
Snake_G030.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043b0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004468  08004468  00005468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f8  080044f8  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080044f8  080044f8  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080044f8  080044f8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f8  080044f8  000054f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044fc  080044fc  000054fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004500  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  2000000c  0800450c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  0800450c  000061c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe8c  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002518  00000000  00000000  00015ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  000183d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000981  00000000  00000000  00019028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016875  00000000  00000000  000199a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010569  00000000  00000000  0003021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b277  00000000  00000000  00040787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb9fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b50  00000000  00000000  000cba44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000ce594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004450 	.word	0x08004450

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08004450 	.word	0x08004450

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <read_adc>:
 *      Author: oleksandrriznicuk
 */

#include "adc.h"

uint16_t read_adc(uint32_t channel, ADC_HandleTypeDef* hadc) {
 80003ec:	b590      	push	{r4, r7, lr}
 80003ee:	b087      	sub	sp, #28
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	6039      	str	r1, [r7, #0]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 80003f6:	2408      	movs	r4, #8
 80003f8:	193b      	adds	r3, r7, r4
 80003fa:	0018      	movs	r0, r3
 80003fc:	230c      	movs	r3, #12
 80003fe:	001a      	movs	r2, r3
 8000400:	2100      	movs	r1, #0
 8000402:	f003 fff9 	bl	80043f8 <memset>
	sConfig.Channel = channel;
 8000406:	193b      	adds	r3, r7, r4
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800040c:	193b      	adds	r3, r7, r4
 800040e:	2200      	movs	r2, #0
 8000410:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 8000412:	193b      	adds	r3, r7, r4
 8000414:	2205      	movs	r2, #5
 8000416:	609a      	str	r2, [r3, #8]

	HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000418:	193a      	adds	r2, r7, r4
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	0011      	movs	r1, r2
 800041e:	0018      	movs	r0, r3
 8000420:	f001 fbd2 	bl	8001bc8 <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(hadc);
 8000424:	683b      	ldr	r3, [r7, #0]
 8000426:	0018      	movs	r0, r3
 8000428:	f001 faa4 	bl	8001974 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 800042c:	2301      	movs	r3, #1
 800042e:	425a      	negs	r2, r3
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	0011      	movs	r1, r2
 8000434:	0018      	movs	r0, r3
 8000436:	f001 fb27 	bl	8001a88 <HAL_ADC_PollForConversion>
	uint16_t value = HAL_ADC_GetValue(hadc);
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	0018      	movs	r0, r3
 800043e:	f001 fbb7 	bl	8001bb0 <HAL_ADC_GetValue>
 8000442:	0002      	movs	r2, r0
 8000444:	2416      	movs	r4, #22
 8000446:	193b      	adds	r3, r7, r4
 8000448:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(hadc);
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	0018      	movs	r0, r3
 800044e:	f001 fadf 	bl	8001a10 <HAL_ADC_Stop>

	return value;
 8000452:	193b      	adds	r3, r7, r4
 8000454:	881b      	ldrh	r3, [r3, #0]

}
 8000456:	0018      	movs	r0, r3
 8000458:	46bd      	mov	sp, r7
 800045a:	b007      	add	sp, #28
 800045c:	bd90      	pop	{r4, r7, pc}

0800045e <read_adc_avg>:

uint16_t read_adc_avg(uint32_t channel, uint8_t samples, ADC_HandleTypeDef* hadc) {
 800045e:	b580      	push	{r7, lr}
 8000460:	b086      	sub	sp, #24
 8000462:	af00      	add	r7, sp, #0
 8000464:	60f8      	str	r0, [r7, #12]
 8000466:	607a      	str	r2, [r7, #4]
 8000468:	230b      	movs	r3, #11
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	1c0a      	adds	r2, r1, #0
 800046e:	701a      	strb	r2, [r3, #0]
	uint32_t sum = 0;
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < samples; i++) {
 8000474:	2313      	movs	r3, #19
 8000476:	18fb      	adds	r3, r7, r3
 8000478:	2200      	movs	r2, #0
 800047a:	701a      	strb	r2, [r3, #0]
 800047c:	e010      	b.n	80004a0 <read_adc_avg+0x42>
		sum += read_adc(channel, hadc);
 800047e:	687a      	ldr	r2, [r7, #4]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	0011      	movs	r1, r2
 8000484:	0018      	movs	r0, r3
 8000486:	f7ff ffb1 	bl	80003ec <read_adc>
 800048a:	0003      	movs	r3, r0
 800048c:	001a      	movs	r2, r3
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	189b      	adds	r3, r3, r2
 8000492:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < samples; i++) {
 8000494:	2113      	movs	r1, #19
 8000496:	187b      	adds	r3, r7, r1
 8000498:	781a      	ldrb	r2, [r3, #0]
 800049a:	187b      	adds	r3, r7, r1
 800049c:	3201      	adds	r2, #1
 800049e:	701a      	strb	r2, [r3, #0]
 80004a0:	2313      	movs	r3, #19
 80004a2:	18fa      	adds	r2, r7, r3
 80004a4:	210b      	movs	r1, #11
 80004a6:	187b      	adds	r3, r7, r1
 80004a8:	7812      	ldrb	r2, [r2, #0]
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d3e6      	bcc.n	800047e <read_adc_avg+0x20>
	}
	return sum / samples;
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	0019      	movs	r1, r3
 80004b6:	6978      	ldr	r0, [r7, #20]
 80004b8:	f7ff fe22 	bl	8000100 <__udivsi3>
 80004bc:	0003      	movs	r3, r0
 80004be:	b29b      	uxth	r3, r3
}
 80004c0:	0018      	movs	r0, r3
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b006      	add	sp, #24
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <setup_game>:
uint8_t snake[64][2];
uint8_t snake_length = 0;

int8_t joy_is_pressed;

void setup_game(SPI_HandleTypeDef *hspi, ADC_HandleTypeDef* hadc) {
 80004c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ca:	b0a9      	sub	sp, #164	@ 0xa4
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
	uint32_t last_update_time = 0;
 80004d2:	2300      	movs	r3, #0
 80004d4:	229c      	movs	r2, #156	@ 0x9c
 80004d6:	18ba      	adds	r2, r7, r2
 80004d8:	6013      	str	r3, [r2, #0]
	const uint32_t display_update_interval = 300;
 80004da:	2396      	movs	r3, #150	@ 0x96
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	2294      	movs	r2, #148	@ 0x94
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	6013      	str	r3, [r2, #0]
	int8_t snake_dir_x = 0;
 80004e4:	2391      	movs	r3, #145	@ 0x91
 80004e6:	18fb      	adds	r3, r7, r3
 80004e8:	2200      	movs	r2, #0
 80004ea:	701a      	strb	r2, [r3, #0]
	int8_t snake_dir_y = 0;
 80004ec:	2390      	movs	r3, #144	@ 0x90
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	2200      	movs	r2, #0
 80004f2:	701a      	strb	r2, [r3, #0]

	uint8_t snake[64][2];
	uint8_t snake_length = 0;
 80004f4:	240f      	movs	r4, #15
 80004f6:	193b      	adds	r3, r7, r4
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]

	int8_t joy_is_pressed;


	add_snake_element(snake, &snake_length, 4, 5);
 80004fc:	1939      	adds	r1, r7, r4
 80004fe:	2510      	movs	r5, #16
 8000500:	1978      	adds	r0, r7, r5
 8000502:	2305      	movs	r3, #5
 8000504:	2204      	movs	r2, #4
 8000506:	f000 f970 	bl	80007ea <add_snake_element>
	add_snake_element(snake, &snake_length, 4, 6);
 800050a:	1939      	adds	r1, r7, r4
 800050c:	1978      	adds	r0, r7, r5
 800050e:	2306      	movs	r3, #6
 8000510:	2204      	movs	r2, #4
 8000512:	f000 f96a 	bl	80007ea <add_snake_element>
	add_snake_element(snake, &snake_length, 4, 7);
 8000516:	1939      	adds	r1, r7, r4
 8000518:	1978      	adds	r0, r7, r5
 800051a:	2307      	movs	r3, #7
 800051c:	2204      	movs	r2, #4
 800051e:	f000 f964 	bl	80007ea <add_snake_element>

	MAX7219_Clear_digit_registers(0x01, 0x08, hspi);
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	001a      	movs	r2, r3
 8000526:	2108      	movs	r1, #8
 8000528:	2001      	movs	r0, #1
 800052a:	f000 fd03 	bl	8000f34 <MAX7219_Clear_digit_registers>

	fill_matrix(ROWS, COLS, MATRIX, 0);
 800052e:	4a39      	ldr	r2, [pc, #228]	@ (8000614 <setup_game+0x14c>)
 8000530:	2300      	movs	r3, #0
 8000532:	2108      	movs	r1, #8
 8000534:	2008      	movs	r0, #8
 8000536:	f000 f8ed 	bl	8000714 <fill_matrix>

	for (uint8_t i = 0; i < snake_length; i++) {
 800053a:	239b      	movs	r3, #155	@ 0x9b
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	2200      	movs	r2, #0
 8000540:	701a      	strb	r2, [r3, #0]
 8000542:	e021      	b.n	8000588 <setup_game+0xc0>
		uint8_t x = snake[i][0];
 8000544:	209b      	movs	r0, #155	@ 0x9b
 8000546:	183b      	adds	r3, r7, r0
 8000548:	7819      	ldrb	r1, [r3, #0]
 800054a:	2493      	movs	r4, #147	@ 0x93
 800054c:	193b      	adds	r3, r7, r4
 800054e:	2510      	movs	r5, #16
 8000550:	197a      	adds	r2, r7, r5
 8000552:	0049      	lsls	r1, r1, #1
 8000554:	5c8a      	ldrb	r2, [r1, r2]
 8000556:	701a      	strb	r2, [r3, #0]
		uint8_t y = snake[i][1];
 8000558:	183b      	adds	r3, r7, r0
 800055a:	781a      	ldrb	r2, [r3, #0]
 800055c:	2692      	movs	r6, #146	@ 0x92
 800055e:	19bb      	adds	r3, r7, r6
 8000560:	1979      	adds	r1, r7, r5
 8000562:	0052      	lsls	r2, r2, #1
 8000564:	188a      	adds	r2, r1, r2
 8000566:	3201      	adds	r2, #1
 8000568:	7812      	ldrb	r2, [r2, #0]
 800056a:	701a      	strb	r2, [r3, #0]
		MATRIX[y][x] = 1;
 800056c:	19bb      	adds	r3, r7, r6
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	193b      	adds	r3, r7, r4
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4927      	ldr	r1, [pc, #156]	@ (8000614 <setup_game+0x14c>)
 8000576:	00d2      	lsls	r2, r2, #3
 8000578:	188a      	adds	r2, r1, r2
 800057a:	2101      	movs	r1, #1
 800057c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < snake_length; i++) {
 800057e:	183b      	adds	r3, r7, r0
 8000580:	781a      	ldrb	r2, [r3, #0]
 8000582:	183b      	adds	r3, r7, r0
 8000584:	3201      	adds	r2, #1
 8000586:	701a      	strb	r2, [r3, #0]
 8000588:	230f      	movs	r3, #15
 800058a:	18fb      	adds	r3, r7, r3
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	229b      	movs	r2, #155	@ 0x9b
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	429a      	cmp	r2, r3
 8000596:	d3d5      	bcc.n	8000544 <setup_game+0x7c>
	}

	MAX7219_LED_Matrix_fill(MATRIX, hspi);
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	4b1e      	ldr	r3, [pc, #120]	@ (8000614 <setup_game+0x14c>)
 800059c:	0011      	movs	r1, r2
 800059e:	0018      	movs	r0, r3
 80005a0:	f000 fbf0 	bl	8000d84 <MAX7219_LED_Matrix_fill>

	snake_dir_y = -1;
 80005a4:	2390      	movs	r3, #144	@ 0x90
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	22ff      	movs	r2, #255	@ 0xff
 80005aa:	701a      	strb	r2, [r3, #0]

		/* USER CODE BEGIN 3 */

		//run_game(hadc1, hspi1);
		//
		joy_controller(&snake_dir_x, &snake_dir_y, &joy_is_pressed, hadc);
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	220e      	movs	r2, #14
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	2490      	movs	r4, #144	@ 0x90
 80005b4:	1939      	adds	r1, r7, r4
 80005b6:	2591      	movs	r5, #145	@ 0x91
 80005b8:	1978      	adds	r0, r7, r5
 80005ba:	f000 f82d 	bl	8000618 <joy_controller>

		if (HAL_GetTick() - last_update_time >= display_update_interval) {
 80005be:	f000 febd 	bl	800133c <HAL_GetTick>
 80005c2:	0002      	movs	r2, r0
 80005c4:	269c      	movs	r6, #156	@ 0x9c
 80005c6:	19bb      	adds	r3, r7, r6
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	1ad3      	subs	r3, r2, r3
 80005cc:	2294      	movs	r2, #148	@ 0x94
 80005ce:	18ba      	adds	r2, r7, r2
 80005d0:	6812      	ldr	r2, [r2, #0]
 80005d2:	429a      	cmp	r2, r3
 80005d4:	d8ea      	bhi.n	80005ac <setup_game+0xe4>
			last_update_time = HAL_GetTick();
 80005d6:	f000 feb1 	bl	800133c <HAL_GetTick>
 80005da:	0003      	movs	r3, r0
 80005dc:	19ba      	adds	r2, r7, r6
 80005de:	6013      	str	r3, [r2, #0]

			update_snake_position(snake_dir_x, snake_dir_y, snake,
 80005e0:	197b      	adds	r3, r7, r5
 80005e2:	2000      	movs	r0, #0
 80005e4:	5618      	ldrsb	r0, [r3, r0]
 80005e6:	193b      	adds	r3, r7, r4
 80005e8:	2100      	movs	r1, #0
 80005ea:	5659      	ldrsb	r1, [r3, r1]
 80005ec:	230f      	movs	r3, #15
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	2210      	movs	r2, #16
 80005f4:	18ba      	adds	r2, r7, r2
 80005f6:	f000 f91d 	bl	8000834 <update_snake_position>
					snake_length);

			MAX7219_LED_Matrix_fill(MATRIX, hspi);
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	4b05      	ldr	r3, [pc, #20]	@ (8000614 <setup_game+0x14c>)
 80005fe:	0011      	movs	r1, r2
 8000600:	0018      	movs	r0, r3
 8000602:	f000 fbbf 	bl	8000d84 <MAX7219_LED_Matrix_fill>


			fill_matrix(ROWS, COLS, MATRIX, 0);
 8000606:	4a03      	ldr	r2, [pc, #12]	@ (8000614 <setup_game+0x14c>)
 8000608:	2300      	movs	r3, #0
 800060a:	2108      	movs	r1, #8
 800060c:	2008      	movs	r0, #8
 800060e:	f000 f881 	bl	8000714 <fill_matrix>
		joy_controller(&snake_dir_x, &snake_dir_y, &joy_is_pressed, hadc);
 8000612:	e7cb      	b.n	80005ac <setup_game+0xe4>
 8000614:	20000028 	.word	0x20000028

08000618 <joy_controller>:
		fill_matrix(8, 8, MATRIX, 0);
	}
}

void joy_controller(int8_t *dir_x, int8_t *dir_y, int8_t *is_pressed,
		ADC_HandleTypeDef *hadc) {
 8000618:	b5b0      	push	{r4, r5, r7, lr}
 800061a:	b086      	sub	sp, #24
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	60b9      	str	r1, [r7, #8]
 8000622:	607a      	str	r2, [r7, #4]
 8000624:	603b      	str	r3, [r7, #0]
	uint16_t joy_x, joy_y;
	uint8_t joy_sw;

	joy_y = read_adc_avg(ADC_CHANNEL_1, 10, hadc);
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	4838      	ldr	r0, [pc, #224]	@ (800070c <joy_controller+0xf4>)
 800062a:	001a      	movs	r2, r3
 800062c:	210a      	movs	r1, #10
 800062e:	f7ff ff16 	bl	800045e <read_adc_avg>
 8000632:	0002      	movs	r2, r0
 8000634:	2316      	movs	r3, #22
 8000636:	18fb      	adds	r3, r7, r3
 8000638:	801a      	strh	r2, [r3, #0]
	joy_x = read_adc_avg(ADC_CHANNEL_0, 10, hadc);
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	001a      	movs	r2, r3
 800063e:	210a      	movs	r1, #10
 8000640:	2001      	movs	r0, #1
 8000642:	f7ff ff0c 	bl	800045e <read_adc_avg>
 8000646:	0002      	movs	r2, r0
 8000648:	2514      	movs	r5, #20
 800064a:	197b      	adds	r3, r7, r5
 800064c:	801a      	strh	r2, [r3, #0]
	joy_sw = HAL_GPIO_ReadPin(GPIOA, SW_Pin);
 800064e:	2313      	movs	r3, #19
 8000650:	18fc      	adds	r4, r7, r3
 8000652:	23a0      	movs	r3, #160	@ 0xa0
 8000654:	05db      	lsls	r3, r3, #23
 8000656:	2104      	movs	r1, #4
 8000658:	0018      	movs	r0, r3
 800065a:	f001 ffcb 	bl	80025f4 <HAL_GPIO_ReadPin>
 800065e:	0003      	movs	r3, r0
 8000660:	7023      	strb	r3, [r4, #0]

	if (joy_x < 100 && *dir_x == 0) {
 8000662:	197b      	adds	r3, r7, r5
 8000664:	881b      	ldrh	r3, [r3, #0]
 8000666:	2b63      	cmp	r3, #99	@ 0x63
 8000668:	d80b      	bhi.n	8000682 <joy_controller+0x6a>
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	b25b      	sxtb	r3, r3
 8000670:	2b00      	cmp	r3, #0
 8000672:	d106      	bne.n	8000682 <joy_controller+0x6a>
		*dir_x = -1;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	22ff      	movs	r2, #255	@ 0xff
 8000678:	701a      	strb	r2, [r3, #0]
		*dir_y = 0;
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	2200      	movs	r2, #0
 800067e:	701a      	strb	r2, [r3, #0]
 8000680:	e033      	b.n	80006ea <joy_controller+0xd2>
	} else if (joy_x > 3700 && *dir_x == 0) {
 8000682:	2314      	movs	r3, #20
 8000684:	18fb      	adds	r3, r7, r3
 8000686:	881b      	ldrh	r3, [r3, #0]
 8000688:	4a21      	ldr	r2, [pc, #132]	@ (8000710 <joy_controller+0xf8>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d90b      	bls.n	80006a6 <joy_controller+0x8e>
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	b25b      	sxtb	r3, r3
 8000694:	2b00      	cmp	r3, #0
 8000696:	d106      	bne.n	80006a6 <joy_controller+0x8e>
		*dir_x = 1;
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	2201      	movs	r2, #1
 800069c:	701a      	strb	r2, [r3, #0]
		*dir_y = 0;
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]
 80006a4:	e021      	b.n	80006ea <joy_controller+0xd2>
	} else if (joy_y < 100 && *dir_y == 0) {
 80006a6:	2316      	movs	r3, #22
 80006a8:	18fb      	adds	r3, r7, r3
 80006aa:	881b      	ldrh	r3, [r3, #0]
 80006ac:	2b63      	cmp	r3, #99	@ 0x63
 80006ae:	d80b      	bhi.n	80006c8 <joy_controller+0xb0>
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b25b      	sxtb	r3, r3
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d106      	bne.n	80006c8 <joy_controller+0xb0>
		*dir_y = -1;
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	22ff      	movs	r2, #255	@ 0xff
 80006be:	701a      	strb	r2, [r3, #0]
		*dir_x = 0;
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	2200      	movs	r2, #0
 80006c4:	701a      	strb	r2, [r3, #0]
 80006c6:	e010      	b.n	80006ea <joy_controller+0xd2>
	} else if (joy_y > 3700 && *dir_y == 0) {
 80006c8:	2316      	movs	r3, #22
 80006ca:	18fb      	adds	r3, r7, r3
 80006cc:	881b      	ldrh	r3, [r3, #0]
 80006ce:	4a10      	ldr	r2, [pc, #64]	@ (8000710 <joy_controller+0xf8>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d90a      	bls.n	80006ea <joy_controller+0xd2>
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	b25b      	sxtb	r3, r3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d105      	bne.n	80006ea <joy_controller+0xd2>
		*dir_y = 1;
 80006de:	68bb      	ldr	r3, [r7, #8]
 80006e0:	2201      	movs	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
		*dir_x = 0;
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
	}

	if (joy_sw == 0) {
 80006ea:	2313      	movs	r3, #19
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d103      	bne.n	80006fc <joy_controller+0xe4>
		*is_pressed = 1;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2201      	movs	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
	} else {
		*is_pressed = 0;
	}
}
 80006fa:	e002      	b.n	8000702 <joy_controller+0xea>
		*is_pressed = 0;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	46bd      	mov	sp, r7
 8000706:	b006      	add	sp, #24
 8000708:	bdb0      	pop	{r4, r5, r7, pc}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	04000002 	.word	0x04000002
 8000710:	00000e74 	.word	0x00000e74

08000714 <fill_matrix>:

void fill_matrix(uint8_t rows, uint8_t cols, uint8_t matrix[rows][cols],
		uint8_t fill_value) {
 8000714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000716:	b087      	sub	sp, #28
 8000718:	af00      	add	r7, sp, #0
 800071a:	0006      	movs	r6, r0
 800071c:	0008      	movs	r0, r1
 800071e:	60ba      	str	r2, [r7, #8]
 8000720:	0019      	movs	r1, r3
 8000722:	230f      	movs	r3, #15
 8000724:	18fb      	adds	r3, r7, r3
 8000726:	1c32      	adds	r2, r6, #0
 8000728:	701a      	strb	r2, [r3, #0]
 800072a:	260e      	movs	r6, #14
 800072c:	19bb      	adds	r3, r7, r6
 800072e:	1c02      	adds	r2, r0, #0
 8000730:	701a      	strb	r2, [r3, #0]
 8000732:	230d      	movs	r3, #13
 8000734:	18fb      	adds	r3, r7, r3
 8000736:	1c0a      	adds	r2, r1, #0
 8000738:	701a      	strb	r2, [r3, #0]
void fill_matrix(uint8_t rows, uint8_t cols, uint8_t matrix[rows][cols],
 800073a:	19bb      	adds	r3, r7, r6
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	001a      	movs	r2, r3
 8000740:	3a01      	subs	r2, #1
 8000742:	613a      	str	r2, [r7, #16]
 8000744:	603b      	str	r3, [r7, #0]
 8000746:	2200      	movs	r2, #0
 8000748:	607a      	str	r2, [r7, #4]
 800074a:	6838      	ldr	r0, [r7, #0]
 800074c:	6879      	ldr	r1, [r7, #4]
 800074e:	0002      	movs	r2, r0
 8000750:	0f52      	lsrs	r2, r2, #29
 8000752:	000e      	movs	r6, r1
 8000754:	00f5      	lsls	r5, r6, #3
 8000756:	4315      	orrs	r5, r2
 8000758:	0002      	movs	r2, r0
 800075a:	00d4      	lsls	r4, r2, #3
	for (uint8_t i = 0; i < rows; i++) {
 800075c:	220f      	movs	r2, #15
 800075e:	2108      	movs	r1, #8
 8000760:	1852      	adds	r2, r2, r1
 8000762:	19d2      	adds	r2, r2, r7
 8000764:	2100      	movs	r1, #0
 8000766:	7011      	strb	r1, [r2, #0]
 8000768:	e030      	b.n	80007cc <fill_matrix+0xb8>
		for (uint8_t j = 0; j < cols; j++) {
 800076a:	220e      	movs	r2, #14
 800076c:	2108      	movs	r1, #8
 800076e:	1852      	adds	r2, r2, r1
 8000770:	19d2      	adds	r2, r2, r7
 8000772:	2100      	movs	r1, #0
 8000774:	7011      	strb	r1, [r2, #0]
 8000776:	e017      	b.n	80007a8 <fill_matrix+0x94>
			matrix[i][j] = fill_value;
 8000778:	220f      	movs	r2, #15
 800077a:	2508      	movs	r5, #8
 800077c:	1952      	adds	r2, r2, r5
 800077e:	19d2      	adds	r2, r2, r7
 8000780:	7812      	ldrb	r2, [r2, #0]
 8000782:	0019      	movs	r1, r3
 8000784:	434a      	muls	r2, r1
 8000786:	68b9      	ldr	r1, [r7, #8]
 8000788:	1889      	adds	r1, r1, r2
 800078a:	240e      	movs	r4, #14
 800078c:	1962      	adds	r2, r4, r5
 800078e:	19d2      	adds	r2, r2, r7
 8000790:	7812      	ldrb	r2, [r2, #0]
 8000792:	200d      	movs	r0, #13
 8000794:	1838      	adds	r0, r7, r0
 8000796:	7800      	ldrb	r0, [r0, #0]
 8000798:	5488      	strb	r0, [r1, r2]
		for (uint8_t j = 0; j < cols; j++) {
 800079a:	1962      	adds	r2, r4, r5
 800079c:	19d2      	adds	r2, r2, r7
 800079e:	7811      	ldrb	r1, [r2, #0]
 80007a0:	1962      	adds	r2, r4, r5
 80007a2:	19d2      	adds	r2, r2, r7
 80007a4:	3101      	adds	r1, #1
 80007a6:	7011      	strb	r1, [r2, #0]
 80007a8:	220e      	movs	r2, #14
 80007aa:	2408      	movs	r4, #8
 80007ac:	1912      	adds	r2, r2, r4
 80007ae:	19d1      	adds	r1, r2, r7
 80007b0:	220e      	movs	r2, #14
 80007b2:	18ba      	adds	r2, r7, r2
 80007b4:	7809      	ldrb	r1, [r1, #0]
 80007b6:	7812      	ldrb	r2, [r2, #0]
 80007b8:	4291      	cmp	r1, r2
 80007ba:	d3dd      	bcc.n	8000778 <fill_matrix+0x64>
	for (uint8_t i = 0; i < rows; i++) {
 80007bc:	200f      	movs	r0, #15
 80007be:	1902      	adds	r2, r0, r4
 80007c0:	19d2      	adds	r2, r2, r7
 80007c2:	7811      	ldrb	r1, [r2, #0]
 80007c4:	1902      	adds	r2, r0, r4
 80007c6:	19d2      	adds	r2, r2, r7
 80007c8:	3101      	adds	r1, #1
 80007ca:	7011      	strb	r1, [r2, #0]
 80007cc:	220f      	movs	r2, #15
 80007ce:	2108      	movs	r1, #8
 80007d0:	1852      	adds	r2, r2, r1
 80007d2:	19d1      	adds	r1, r2, r7
 80007d4:	220f      	movs	r2, #15
 80007d6:	18ba      	adds	r2, r7, r2
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	4291      	cmp	r1, r2
 80007de:	d3c4      	bcc.n	800076a <fill_matrix+0x56>
		}
	}
}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46c0      	nop			@ (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	b007      	add	sp, #28
 80007e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080007ea <add_snake_element>:

void add_snake_element(uint8_t array[64][2], uint8_t *array_length, uint8_t x,
		uint8_t y) {
 80007ea:	b580      	push	{r7, lr}
 80007ec:	b084      	sub	sp, #16
 80007ee:	af00      	add	r7, sp, #0
 80007f0:	60f8      	str	r0, [r7, #12]
 80007f2:	60b9      	str	r1, [r7, #8]
 80007f4:	0019      	movs	r1, r3
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	701a      	strb	r2, [r3, #0]
 80007fa:	1dbb      	adds	r3, r7, #6
 80007fc:	1c0a      	adds	r2, r1, #0
 80007fe:	701a      	strb	r2, [r3, #0]
	array[*array_length][0] = x;
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	68fa      	ldr	r2, [r7, #12]
 8000808:	18d3      	adds	r3, r2, r3
 800080a:	1dfa      	adds	r2, r7, #7
 800080c:	7812      	ldrb	r2, [r2, #0]
 800080e:	701a      	strb	r2, [r3, #0]
	array[*array_length][1] = y;
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	18d3      	adds	r3, r2, r3
 800081a:	1dba      	adds	r2, r7, #6
 800081c:	7812      	ldrb	r2, [r2, #0]
 800081e:	705a      	strb	r2, [r3, #1]
	*array_length += 1;
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	3301      	adds	r3, #1
 8000826:	b2da      	uxtb	r2, r3
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	701a      	strb	r2, [r3, #0]
}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	b004      	add	sp, #16
 8000832:	bd80      	pop	{r7, pc}

08000834 <update_snake_position>:

void update_snake_position(int8_t snake_dir_x, int8_t snake_dir_y,
		uint8_t snake[][2], uint8_t snake_length) {
 8000834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	0004      	movs	r4, r0
 800083c:	0008      	movs	r0, r1
 800083e:	603a      	str	r2, [r7, #0]
 8000840:	0019      	movs	r1, r3
 8000842:	1dfb      	adds	r3, r7, #7
 8000844:	1c22      	adds	r2, r4, #0
 8000846:	701a      	strb	r2, [r3, #0]
 8000848:	1dbb      	adds	r3, r7, #6
 800084a:	1c02      	adds	r2, r0, #0
 800084c:	701a      	strb	r2, [r3, #0]
 800084e:	1d7b      	adds	r3, r7, #5
 8000850:	1c0a      	adds	r2, r1, #0
 8000852:	701a      	strb	r2, [r3, #0]
	uint8_t prev_x;
	uint8_t prev_y;

	for (uint8_t i = 0; i < snake_length; i++) {
 8000854:	230d      	movs	r3, #13
 8000856:	18fb      	adds	r3, r7, r3
 8000858:	2200      	movs	r2, #0
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	e0cb      	b.n	80009f6 <update_snake_position+0x1c2>
		if (i == 0) {
 800085e:	210d      	movs	r1, #13
 8000860:	187b      	adds	r3, r7, r1
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d000      	beq.n	800086a <update_snake_position+0x36>
 8000868:	e075      	b.n	8000956 <update_snake_position+0x122>
			prev_x = snake[i][0];
 800086a:	187b      	adds	r3, r7, r1
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	683a      	ldr	r2, [r7, #0]
 8000872:	18d2      	adds	r2, r2, r3
 8000874:	230f      	movs	r3, #15
 8000876:	18fb      	adds	r3, r7, r3
 8000878:	7812      	ldrb	r2, [r2, #0]
 800087a:	701a      	strb	r2, [r3, #0]
			prev_y = snake[i][1];
 800087c:	187b      	adds	r3, r7, r1
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	683a      	ldr	r2, [r7, #0]
 8000884:	18d2      	adds	r2, r2, r3
 8000886:	230e      	movs	r3, #14
 8000888:	18fb      	adds	r3, r7, r3
 800088a:	7852      	ldrb	r2, [r2, #1]
 800088c:	701a      	strb	r2, [r3, #0]

			int8_t x = snake[i][0] + snake_dir_x;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	005b      	lsls	r3, r3, #1
 8000894:	683a      	ldr	r2, [r7, #0]
 8000896:	18d3      	adds	r3, r2, r3
 8000898:	781a      	ldrb	r2, [r3, #0]
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	18d3      	adds	r3, r2, r3
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	200c      	movs	r0, #12
 80008a4:	183b      	adds	r3, r7, r0
 80008a6:	701a      	strb	r2, [r3, #0]
			int8_t y = snake[i][1] + snake_dir_y;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	683a      	ldr	r2, [r7, #0]
 80008b0:	18d3      	adds	r3, r2, r3
 80008b2:	785a      	ldrb	r2, [r3, #1]
 80008b4:	1dbb      	adds	r3, r7, #6
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	18d3      	adds	r3, r2, r3
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	230b      	movs	r3, #11
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	701a      	strb	r2, [r3, #0]

			if (x > 7) {
 80008c2:	183b      	adds	r3, r7, r0
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	b25b      	sxtb	r3, r3
 80008c8:	2b07      	cmp	r3, #7
 80008ca:	dd03      	ble.n	80008d4 <update_snake_position+0xa0>
				x = 0;
 80008cc:	183b      	adds	r3, r7, r0
 80008ce:	2200      	movs	r2, #0
 80008d0:	701a      	strb	r2, [r3, #0]
 80008d2:	e007      	b.n	80008e4 <update_snake_position+0xb0>
			} else if (x < 0) {
 80008d4:	220c      	movs	r2, #12
 80008d6:	18bb      	adds	r3, r7, r2
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b7f      	cmp	r3, #127	@ 0x7f
 80008dc:	d902      	bls.n	80008e4 <update_snake_position+0xb0>
				x = 7;
 80008de:	18bb      	adds	r3, r7, r2
 80008e0:	2207      	movs	r2, #7
 80008e2:	701a      	strb	r2, [r3, #0]
			}

			if (y > 7) {
 80008e4:	220b      	movs	r2, #11
 80008e6:	18bb      	adds	r3, r7, r2
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	b25b      	sxtb	r3, r3
 80008ec:	2b07      	cmp	r3, #7
 80008ee:	dd03      	ble.n	80008f8 <update_snake_position+0xc4>
				y = 0;
 80008f0:	18bb      	adds	r3, r7, r2
 80008f2:	2200      	movs	r2, #0
 80008f4:	701a      	strb	r2, [r3, #0]
 80008f6:	e007      	b.n	8000908 <update_snake_position+0xd4>
			} else if (y < 0) {
 80008f8:	220b      	movs	r2, #11
 80008fa:	18bb      	adds	r3, r7, r2
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8000900:	d902      	bls.n	8000908 <update_snake_position+0xd4>
				y = 7;
 8000902:	18bb      	adds	r3, r7, r2
 8000904:	2207      	movs	r2, #7
 8000906:	701a      	strb	r2, [r3, #0]
			}

			snake[i][0] = x;
 8000908:	210d      	movs	r1, #13
 800090a:	187b      	adds	r3, r7, r1
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	683a      	ldr	r2, [r7, #0]
 8000912:	18d3      	adds	r3, r2, r3
 8000914:	220c      	movs	r2, #12
 8000916:	18ba      	adds	r2, r7, r2
 8000918:	7812      	ldrb	r2, [r2, #0]
 800091a:	701a      	strb	r2, [r3, #0]
			snake[i][1] = y;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	005b      	lsls	r3, r3, #1
 8000922:	683a      	ldr	r2, [r7, #0]
 8000924:	18d3      	adds	r3, r2, r3
 8000926:	220b      	movs	r2, #11
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	7812      	ldrb	r2, [r2, #0]
 800092c:	705a      	strb	r2, [r3, #1]

			MATRIX[snake[i][1]][snake[i][0]] = 1;
 800092e:	187b      	adds	r3, r7, r1
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	683a      	ldr	r2, [r7, #0]
 8000936:	18d3      	adds	r3, r2, r3
 8000938:	785b      	ldrb	r3, [r3, #1]
 800093a:	0018      	movs	r0, r3
 800093c:	187b      	adds	r3, r7, r1
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	683a      	ldr	r2, [r7, #0]
 8000944:	18d3      	adds	r3, r2, r3
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	0019      	movs	r1, r3
 800094a:	4a31      	ldr	r2, [pc, #196]	@ (8000a10 <update_snake_position+0x1dc>)
 800094c:	00c3      	lsls	r3, r0, #3
 800094e:	18d3      	adds	r3, r2, r3
 8000950:	2201      	movs	r2, #1
 8000952:	545a      	strb	r2, [r3, r1]
 8000954:	e049      	b.n	80009ea <update_snake_position+0x1b6>

		} else {
			int8_t x = snake[i][0];
 8000956:	210d      	movs	r1, #13
 8000958:	187b      	adds	r3, r7, r1
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	683a      	ldr	r2, [r7, #0]
 8000960:	18d3      	adds	r3, r2, r3
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	260a      	movs	r6, #10
 8000966:	19bb      	adds	r3, r7, r6
 8000968:	701a      	strb	r2, [r3, #0]
			int8_t y = snake[i][1];
 800096a:	187b      	adds	r3, r7, r1
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	683a      	ldr	r2, [r7, #0]
 8000972:	18d3      	adds	r3, r2, r3
 8000974:	785a      	ldrb	r2, [r3, #1]
 8000976:	2309      	movs	r3, #9
 8000978:	18fb      	adds	r3, r7, r3
 800097a:	701a      	strb	r2, [r3, #0]

			snake[i][0] = prev_x;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	683a      	ldr	r2, [r7, #0]
 8000984:	18d3      	adds	r3, r2, r3
 8000986:	240f      	movs	r4, #15
 8000988:	193a      	adds	r2, r7, r4
 800098a:	7812      	ldrb	r2, [r2, #0]
 800098c:	701a      	strb	r2, [r3, #0]
			snake[i][1] = prev_y;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	005b      	lsls	r3, r3, #1
 8000994:	683a      	ldr	r2, [r7, #0]
 8000996:	18d3      	adds	r3, r2, r3
 8000998:	250e      	movs	r5, #14
 800099a:	197a      	adds	r2, r7, r5
 800099c:	7812      	ldrb	r2, [r2, #0]
 800099e:	705a      	strb	r2, [r3, #1]

			MATRIX[snake[i][1]][snake[i][0]] = 1;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	005b      	lsls	r3, r3, #1
 80009a6:	683a      	ldr	r2, [r7, #0]
 80009a8:	18d3      	adds	r3, r2, r3
 80009aa:	785b      	ldrb	r3, [r3, #1]
 80009ac:	0018      	movs	r0, r3
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	683a      	ldr	r2, [r7, #0]
 80009b6:	18d3      	adds	r3, r2, r3
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	0019      	movs	r1, r3
 80009bc:	4a14      	ldr	r2, [pc, #80]	@ (8000a10 <update_snake_position+0x1dc>)
 80009be:	00c3      	lsls	r3, r0, #3
 80009c0:	18d3      	adds	r3, r2, r3
 80009c2:	2201      	movs	r2, #1
 80009c4:	545a      	strb	r2, [r3, r1]

			prev_x = x;
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	19ba      	adds	r2, r7, r6
 80009ca:	7812      	ldrb	r2, [r2, #0]
 80009cc:	701a      	strb	r2, [r3, #0]
			prev_y = y;
 80009ce:	197b      	adds	r3, r7, r5
 80009d0:	2209      	movs	r2, #9
 80009d2:	18ba      	adds	r2, r7, r2
 80009d4:	7812      	ldrb	r2, [r2, #0]
 80009d6:	701a      	strb	r2, [r3, #0]
			MATRIX[prev_y][prev_x] = 0;
 80009d8:	197b      	adds	r3, r7, r5
 80009da:	781a      	ldrb	r2, [r3, #0]
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	490b      	ldr	r1, [pc, #44]	@ (8000a10 <update_snake_position+0x1dc>)
 80009e2:	00d2      	lsls	r2, r2, #3
 80009e4:	188a      	adds	r2, r1, r2
 80009e6:	2100      	movs	r1, #0
 80009e8:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < snake_length; i++) {
 80009ea:	210d      	movs	r1, #13
 80009ec:	187b      	adds	r3, r7, r1
 80009ee:	781a      	ldrb	r2, [r3, #0]
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	3201      	adds	r2, #1
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	230d      	movs	r3, #13
 80009f8:	18fa      	adds	r2, r7, r3
 80009fa:	1d7b      	adds	r3, r7, #5
 80009fc:	7812      	ldrb	r2, [r2, #0]
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d200      	bcs.n	8000a06 <update_snake_position+0x1d2>
 8000a04:	e72b      	b.n	800085e <update_snake_position+0x2a>
		}

	}

}
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	46c0      	nop			@ (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b005      	add	sp, #20
 8000a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a10:	20000028 	.word	0x20000028

08000a14 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a18:	f000 fc14 	bl	8001244 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a1c:	f000 f818 	bl	8000a50 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a20:	f000 f956 	bl	8000cd0 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000a24:	f000 f85c 	bl	8000ae0 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 8000a28:	f000 f904 	bl	8000c34 <MX_USART1_UART_Init>
	MX_SPI1_Init();
 8000a2c:	f000 f8c4 	bl	8000bb8 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	MAX7219_Init(&hspi1);
 8000a30:	4b05      	ldr	r3, [pc, #20]	@ (8000a48 <main+0x34>)
 8000a32:	0018      	movs	r0, r3
 8000a34:	f000 fa2c 	bl	8000e90 <MAX7219_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
		setup_game(&hspi1, &hadc1);
 8000a38:	4a04      	ldr	r2, [pc, #16]	@ (8000a4c <main+0x38>)
 8000a3a:	4b03      	ldr	r3, [pc, #12]	@ (8000a48 <main+0x34>)
 8000a3c:	0011      	movs	r1, r2
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f7ff fd42 	bl	80004c8 <setup_game>
 8000a44:	e7f8      	b.n	8000a38 <main+0x24>
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	200000cc 	.word	0x200000cc
 8000a4c:	20000068 	.word	0x20000068

08000a50 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a50:	b590      	push	{r4, r7, lr}
 8000a52:	b093      	sub	sp, #76	@ 0x4c
 8000a54:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a56:	2414      	movs	r4, #20
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	2334      	movs	r3, #52	@ 0x34
 8000a5e:	001a      	movs	r2, r3
 8000a60:	2100      	movs	r1, #0
 8000a62:	f003 fcc9 	bl	80043f8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	0018      	movs	r0, r3
 8000a6a:	2310      	movs	r3, #16
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f003 fcc2 	bl	80043f8 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a74:	2380      	movs	r3, #128	@ 0x80
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f001 fdf5 	bl	8002668 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	2202      	movs	r2, #2
 8000a82:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a84:	193b      	adds	r3, r7, r4
 8000a86:	2280      	movs	r2, #128	@ 0x80
 8000a88:	0052      	lsls	r2, r2, #1
 8000a8a:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a8c:	193b      	adds	r3, r7, r4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a92:	193b      	adds	r3, r7, r4
 8000a94:	2240      	movs	r2, #64	@ 0x40
 8000a96:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	61da      	str	r2, [r3, #28]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f001 fe2d 	bl	8002700 <HAL_RCC_OscConfig>
 8000aa6:	1e03      	subs	r3, r0, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x5e>
		Error_Handler();
 8000aaa:	f000 f965 	bl	8000d78 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000aae:	1d3b      	adds	r3, r7, #4
 8000ab0:	2207      	movs	r2, #7
 8000ab2:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2100      	movs	r1, #0
 8000aca:	0018      	movs	r0, r3
 8000acc:	f002 f928 	bl	8002d20 <HAL_RCC_ClockConfig>
 8000ad0:	1e03      	subs	r3, r0, #0
 8000ad2:	d001      	beq.n	8000ad8 <SystemClock_Config+0x88>
		Error_Handler();
 8000ad4:	f000 f950 	bl	8000d78 <Error_Handler>
	}
}
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	b013      	add	sp, #76	@ 0x4c
 8000ade:	bd90      	pop	{r4, r7, pc}

08000ae0 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	0018      	movs	r0, r3
 8000aea:	230c      	movs	r3, #12
 8000aec:	001a      	movs	r2, r3
 8000aee:	2100      	movs	r1, #0
 8000af0:	f003 fc82 	bl	80043f8 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000af4:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000af6:	4a2e      	ldr	r2, [pc, #184]	@ (8000bb0 <MX_ADC1_Init+0xd0>)
 8000af8:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000afa:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000afc:	2280      	movs	r2, #128	@ 0x80
 8000afe:	05d2      	lsls	r2, r2, #23
 8000b00:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b02:	4b2a      	ldr	r3, [pc, #168]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b08:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b0e:	4b27      	ldr	r3, [pc, #156]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b14:	4b25      	ldr	r3, [pc, #148]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b16:	2204      	movs	r2, #4
 8000b18:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b1a:	4b24      	ldr	r3, [pc, #144]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	761a      	strb	r2, [r3, #24]
	hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000b20:	4b22      	ldr	r3, [pc, #136]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	765a      	strb	r2, [r3, #25]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000b26:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	769a      	strb	r2, [r3, #26]
	hadc1.Init.NbrOfConversion = 1;
 8000b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b32:	4b1e      	ldr	r3, [pc, #120]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b34:	2220      	movs	r2, #32
 8000b36:	2100      	movs	r1, #0
 8000b38:	5499      	strb	r1, [r3, r2]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b46:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b48:	222c      	movs	r2, #44	@ 0x2c
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	5499      	strb	r1, [r3, r2]
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b4e:	4b17      	ldr	r3, [pc, #92]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000b54:	4b15      	ldr	r3, [pc, #84]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000b5a:	4b14      	ldr	r3, [pc, #80]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 8000b60:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b62:	223c      	movs	r2, #60	@ 0x3c
 8000b64:	2100      	movs	r1, #0
 8000b66:	5499      	strb	r1, [r3, r2]
	hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000b68:	4b10      	ldr	r3, [pc, #64]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	64da      	str	r2, [r3, #76]	@ 0x4c
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b70:	0018      	movs	r0, r3
 8000b72:	f000 fd57 	bl	8001624 <HAL_ADC_Init>
 8000b76:	1e03      	subs	r3, r0, #0
 8000b78:	d001      	beq.n	8000b7e <MX_ADC1_Init+0x9e>
		Error_Handler();
 8000b7a:	f000 f8fd 	bl	8000d78 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	4a0c      	ldr	r2, [pc, #48]	@ (8000bb4 <MX_ADC1_Init+0xd4>)
 8000b82:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	2200      	movs	r2, #0
 8000b88:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000b90:	1d3a      	adds	r2, r7, #4
 8000b92:	4b06      	ldr	r3, [pc, #24]	@ (8000bac <MX_ADC1_Init+0xcc>)
 8000b94:	0011      	movs	r1, r2
 8000b96:	0018      	movs	r0, r3
 8000b98:	f001 f816 	bl	8001bc8 <HAL_ADC_ConfigChannel>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_ADC1_Init+0xc4>
		Error_Handler();
 8000ba0:	f000 f8ea 	bl	8000d78 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000ba4:	46c0      	nop			@ (mov r8, r8)
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b004      	add	sp, #16
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000068 	.word	0x20000068
 8000bb0:	40012400 	.word	0x40012400
 8000bb4:	04000002 	.word	0x04000002

08000bb8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8000c30 <MX_SPI1_Init+0x78>)
 8000bc0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bc4:	2282      	movs	r2, #130	@ 0x82
 8000bc6:	0052      	lsls	r2, r2, #1
 8000bc8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bca:	4b18      	ldr	r3, [pc, #96]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bd2:	22e0      	movs	r2, #224	@ 0xe0
 8000bd4:	00d2      	lsls	r2, r2, #3
 8000bd6:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bd8:	4b14      	ldr	r3, [pc, #80]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bde:	4b13      	ldr	r3, [pc, #76]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000be4:	4b11      	ldr	r3, [pc, #68]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000be6:	2280      	movs	r2, #128	@ 0x80
 8000be8:	0092      	lsls	r2, r2, #2
 8000bea:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000bec:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bee:	2230      	movs	r2, #48	@ 0x30
 8000bf0:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000c06:	2207      	movs	r2, #7
 8000c08:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c10:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000c12:	2208      	movs	r2, #8
 8000c14:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000c16:	4b05      	ldr	r3, [pc, #20]	@ (8000c2c <MX_SPI1_Init+0x74>)
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f002 fb51 	bl	80032c0 <HAL_SPI_Init>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d001      	beq.n	8000c26 <MX_SPI1_Init+0x6e>
		Error_Handler();
 8000c22:	f000 f8a9 	bl	8000d78 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000c26:	46c0      	nop			@ (mov r8, r8)
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	200000cc 	.word	0x200000cc
 8000c30:	40013000 	.word	0x40013000

08000c34 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000c38:	4b23      	ldr	r3, [pc, #140]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c3a:	4a24      	ldr	r2, [pc, #144]	@ (8000ccc <MX_USART1_UART_Init+0x98>)
 8000c3c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8000c3e:	4b22      	ldr	r3, [pc, #136]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c40:	2296      	movs	r2, #150	@ 0x96
 8000c42:	0192      	lsls	r2, r2, #6
 8000c44:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c46:	4b20      	ldr	r3, [pc, #128]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000c52:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000c58:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c5a:	220c      	movs	r2, #12
 8000c5c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c64:	4b18      	ldr	r3, [pc, #96]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c6a:	4b17      	ldr	r3, [pc, #92]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c70:	4b15      	ldr	r3, [pc, #84]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c76:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000c7c:	4b12      	ldr	r3, [pc, #72]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f002 feac 	bl	80039dc <HAL_UART_Init>
 8000c84:	1e03      	subs	r3, r0, #0
 8000c86:	d001      	beq.n	8000c8c <MX_USART1_UART_Init+0x58>
		Error_Handler();
 8000c88:	f000 f876 	bl	8000d78 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000c8e:	2100      	movs	r1, #0
 8000c90:	0018      	movs	r0, r3
 8000c92:	f003 fad1 	bl	8004238 <HAL_UARTEx_SetTxFifoThreshold>
 8000c96:	1e03      	subs	r3, r0, #0
 8000c98:	d001      	beq.n	8000c9e <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8000c9a:	f000 f86d 	bl	8000d78 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
 8000c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f003 fb08 	bl	80042b8 <HAL_UARTEx_SetRxFifoThreshold>
 8000ca8:	1e03      	subs	r3, r0, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8000cac:	f000 f864 	bl	8000d78 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 8000cb0:	4b05      	ldr	r3, [pc, #20]	@ (8000cc8 <MX_USART1_UART_Init+0x94>)
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f003 fa86 	bl	80041c4 <HAL_UARTEx_DisableFifoMode>
 8000cb8:	1e03      	subs	r3, r0, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8000cbc:	f000 f85c 	bl	8000d78 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	20000130 	.word	0x20000130
 8000ccc:	40013800 	.word	0x40013800

08000cd0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000cd0:	b590      	push	{r4, r7, lr}
 8000cd2:	b089      	sub	sp, #36	@ 0x24
 8000cd4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000cd6:	240c      	movs	r4, #12
 8000cd8:	193b      	adds	r3, r7, r4
 8000cda:	0018      	movs	r0, r3
 8000cdc:	2314      	movs	r3, #20
 8000cde:	001a      	movs	r2, r3
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f003 fb89 	bl	80043f8 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce6:	4b23      	ldr	r3, [pc, #140]	@ (8000d74 <MX_GPIO_Init+0xa4>)
 8000ce8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cea:	4b22      	ldr	r3, [pc, #136]	@ (8000d74 <MX_GPIO_Init+0xa4>)
 8000cec:	2102      	movs	r1, #2
 8000cee:	430a      	orrs	r2, r1
 8000cf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cf2:	4b20      	ldr	r3, [pc, #128]	@ (8000d74 <MX_GPIO_Init+0xa4>)
 8000cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cf6:	2202      	movs	r2, #2
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000d74 <MX_GPIO_Init+0xa4>)
 8000d00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d02:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <MX_GPIO_Init+0xa4>)
 8000d04:	2101      	movs	r1, #1
 8000d06:	430a      	orrs	r2, r1
 8000d08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8000d74 <MX_GPIO_Init+0xa4>)
 8000d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d0e:	2201      	movs	r2, #1
 8000d10:	4013      	ands	r3, r2
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000d16:	23a0      	movs	r3, #160	@ 0xa0
 8000d18:	05db      	lsls	r3, r3, #23
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2140      	movs	r1, #64	@ 0x40
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f001 fc85 	bl	800262e <HAL_GPIO_WritePin>

	/*Configure GPIO pin : SW_Pin */
	GPIO_InitStruct.Pin = SW_Pin;
 8000d24:	193b      	adds	r3, r7, r4
 8000d26:	2204      	movs	r2, #4
 8000d28:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d30:	193b      	adds	r3, r7, r4
 8000d32:	2201      	movs	r2, #1
 8000d34:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8000d36:	193a      	adds	r2, r7, r4
 8000d38:	23a0      	movs	r3, #160	@ 0xa0
 8000d3a:	05db      	lsls	r3, r3, #23
 8000d3c:	0011      	movs	r1, r2
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f001 faf4 	bl	800232c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI1_CS_Pin */
	GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000d44:	0021      	movs	r1, r4
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2240      	movs	r2, #64	@ 0x40
 8000d4a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2201      	movs	r2, #1
 8000d50:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	2200      	movs	r2, #0
 8000d56:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000d5e:	187a      	adds	r2, r7, r1
 8000d60:	23a0      	movs	r3, #160	@ 0xa0
 8000d62:	05db      	lsls	r3, r3, #23
 8000d64:	0011      	movs	r1, r2
 8000d66:	0018      	movs	r0, r3
 8000d68:	f001 fae0 	bl	800232c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000d6c:	46c0      	nop			@ (mov r8, r8)
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	b009      	add	sp, #36	@ 0x24
 8000d72:	bd90      	pop	{r4, r7, pc}
 8000d74:	40021000 	.word	0x40021000

08000d78 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7c:	b672      	cpsid	i
}
 8000d7e:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	e7fd      	b.n	8000d80 <Error_Handler+0x8>

08000d84 <MAX7219_LED_Matrix_fill>:
 *      Author: oleksandrriznicuk
 */

#include "max7219.h"

void MAX7219_LED_Matrix_fill(uint8_t matrix[ROWS][COLS], SPI_HandleTypeDef* hspi) {
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b089      	sub	sp, #36	@ 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]

	//write_to_max7219_from_matrix(ROWS, COLS, MATRIX);
	uint8_t row_data[8] = { 0, 0, 0, 0, 0, 0, 0, 0 };
 8000d8e:	2314      	movs	r3, #20
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	0018      	movs	r0, r3
 8000d94:	2308      	movs	r3, #8
 8000d96:	001a      	movs	r2, r3
 8000d98:	2100      	movs	r1, #0
 8000d9a:	f003 fb2d 	bl	80043f8 <memset>
	uint8_t cols_addrs[8] = { 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08 };
 8000d9e:	230c      	movs	r3, #12
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	4a3a      	ldr	r2, [pc, #232]	@ (8000e8c <MAX7219_LED_Matrix_fill+0x108>)
 8000da4:	ca03      	ldmia	r2!, {r0, r1}
 8000da6:	c303      	stmia	r3!, {r0, r1}

	// Fill array from matrix
	for (int8_t j = 0; j < 8; j++) {
 8000da8:	231f      	movs	r3, #31
 8000daa:	18fb      	adds	r3, r7, r3
 8000dac:	2200      	movs	r2, #0
 8000dae:	701a      	strb	r2, [r3, #0]
 8000db0:	e043      	b.n	8000e3a <MAX7219_LED_Matrix_fill+0xb6>
		uint8_t data = 0b00000000;
 8000db2:	231e      	movs	r3, #30
 8000db4:	18fb      	adds	r3, r7, r3
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]

		for (int8_t i = 7; i >= 0; i--) {
 8000dba:	231d      	movs	r3, #29
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	2207      	movs	r2, #7
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	e022      	b.n	8000e0a <MAX7219_LED_Matrix_fill+0x86>
			data = data | matrix[i][j] << i;
 8000dc4:	211d      	movs	r1, #29
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	b25b      	sxtb	r3, r3
 8000dcc:	00db      	lsls	r3, r3, #3
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	18d2      	adds	r2, r2, r3
 8000dd2:	231f      	movs	r3, #31
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	b25b      	sxtb	r3, r3
 8000dda:	5cd3      	ldrb	r3, [r2, r3]
 8000ddc:	001a      	movs	r2, r3
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b25b      	sxtb	r3, r3
 8000de4:	409a      	lsls	r2, r3
 8000de6:	0013      	movs	r3, r2
 8000de8:	b25a      	sxtb	r2, r3
 8000dea:	201e      	movs	r0, #30
 8000dec:	183b      	adds	r3, r7, r0
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	b25b      	sxtb	r3, r3
 8000df2:	4313      	orrs	r3, r2
 8000df4:	b25a      	sxtb	r2, r3
 8000df6:	183b      	adds	r3, r7, r0
 8000df8:	701a      	strb	r2, [r3, #0]
		for (int8_t i = 7; i >= 0; i--) {
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	b25b      	sxtb	r3, r3
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	3b01      	subs	r3, #1
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	701a      	strb	r2, [r3, #0]
 8000e0a:	231d      	movs	r3, #29
 8000e0c:	18fb      	adds	r3, r7, r3
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e12:	d9d7      	bls.n	8000dc4 <MAX7219_LED_Matrix_fill+0x40>
		}
		row_data[j] = data;
 8000e14:	201f      	movs	r0, #31
 8000e16:	183b      	adds	r3, r7, r0
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b25b      	sxtb	r3, r3
 8000e1c:	2214      	movs	r2, #20
 8000e1e:	18ba      	adds	r2, r7, r2
 8000e20:	211e      	movs	r1, #30
 8000e22:	1879      	adds	r1, r7, r1
 8000e24:	7809      	ldrb	r1, [r1, #0]
 8000e26:	54d1      	strb	r1, [r2, r3]
	for (int8_t j = 0; j < 8; j++) {
 8000e28:	0001      	movs	r1, r0
 8000e2a:	187b      	adds	r3, r7, r1
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b25b      	sxtb	r3, r3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	3301      	adds	r3, #1
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	701a      	strb	r2, [r3, #0]
 8000e3a:	231f      	movs	r3, #31
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b25b      	sxtb	r3, r3
 8000e42:	2b07      	cmp	r3, #7
 8000e44:	ddb5      	ble.n	8000db2 <MAX7219_LED_Matrix_fill+0x2e>
	}

	for (uint8_t i = 0; i < sizeof(cols_addrs); i++) {
 8000e46:	231c      	movs	r3, #28
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
 8000e4e:	e013      	b.n	8000e78 <MAX7219_LED_Matrix_fill+0xf4>
		MAX7219_write(cols_addrs[i], row_data[i], hspi);
 8000e50:	241c      	movs	r4, #28
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	220c      	movs	r2, #12
 8000e58:	18ba      	adds	r2, r7, r2
 8000e5a:	5cd0      	ldrb	r0, [r2, r3]
 8000e5c:	193b      	adds	r3, r7, r4
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2214      	movs	r2, #20
 8000e62:	18ba      	adds	r2, r7, r2
 8000e64:	5cd3      	ldrb	r3, [r2, r3]
 8000e66:	683a      	ldr	r2, [r7, #0]
 8000e68:	0019      	movs	r1, r3
 8000e6a:	f000 f837 	bl	8000edc <MAX7219_write>
	for (uint8_t i = 0; i < sizeof(cols_addrs); i++) {
 8000e6e:	193b      	adds	r3, r7, r4
 8000e70:	781a      	ldrb	r2, [r3, #0]
 8000e72:	193b      	adds	r3, r7, r4
 8000e74:	3201      	adds	r2, #1
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	231c      	movs	r3, #28
 8000e7a:	18fb      	adds	r3, r7, r3
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b07      	cmp	r3, #7
 8000e80:	d9e6      	bls.n	8000e50 <MAX7219_LED_Matrix_fill+0xcc>
	}

}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	46c0      	nop			@ (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b009      	add	sp, #36	@ 0x24
 8000e8a:	bd90      	pop	{r4, r7, pc}
 8000e8c:	08004468 	.word	0x08004468

08000e90 <MAX7219_Init>:

void MAX7219_Init(SPI_HandleTypeDef* hspi) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	// Set Display to normal mode (Test mode)
	MAX7219_write(0x0F, 0x00, hspi);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	001a      	movs	r2, r3
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	200f      	movs	r0, #15
 8000ea0:	f000 f81c 	bl	8000edc <MAX7219_write>
	// Set display to normal mode (Shutdown mode)
	MAX7219_write(0x0C, 0x01, hspi);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	001a      	movs	r2, r3
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	200c      	movs	r0, #12
 8000eac:	f000 f816 	bl	8000edc <MAX7219_write>

	// Set display intensity
	MAX7219_write(0x0A, 0x07, hspi);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	001a      	movs	r2, r3
 8000eb4:	2107      	movs	r1, #7
 8000eb6:	200a      	movs	r0, #10
 8000eb8:	f000 f810 	bl	8000edc <MAX7219_write>

	MAX7219_write(0x0B, 0x07, hspi);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	001a      	movs	r2, r3
 8000ec0:	2107      	movs	r1, #7
 8000ec2:	200b      	movs	r0, #11
 8000ec4:	f000 f80a 	bl	8000edc <MAX7219_write>
	MAX7219_write(0x09, 0x00, hspi);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	001a      	movs	r2, r3
 8000ecc:	2100      	movs	r1, #0
 8000ece:	2009      	movs	r0, #9
 8000ed0:	f000 f804 	bl	8000edc <MAX7219_write>
}
 8000ed4:	46c0      	nop			@ (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b002      	add	sp, #8
 8000eda:	bd80      	pop	{r7, pc}

08000edc <MAX7219_write>:


void MAX7219_write(uint8_t reg, uint8_t data, SPI_HandleTypeDef* hspi) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	603a      	str	r2, [r7, #0]
 8000ee4:	1dfb      	adds	r3, r7, #7
 8000ee6:	1c02      	adds	r2, r0, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
 8000eea:	1dbb      	adds	r3, r7, #6
 8000eec:	1c0a      	adds	r2, r1, #0
 8000eee:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000ef0:	23a0      	movs	r3, #160	@ 0xa0
 8000ef2:	05db      	lsls	r3, r3, #23
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2140      	movs	r1, #64	@ 0x40
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f001 fb98 	bl	800262e <HAL_GPIO_WritePin>
	uint8_t buf[2] = { reg, data };
 8000efe:	210c      	movs	r1, #12
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	1dfa      	adds	r2, r7, #7
 8000f04:	7812      	ldrb	r2, [r2, #0]
 8000f06:	701a      	strb	r2, [r3, #0]
 8000f08:	187b      	adds	r3, r7, r1
 8000f0a:	1dba      	adds	r2, r7, #6
 8000f0c:	7812      	ldrb	r2, [r2, #0]
 8000f0e:	705a      	strb	r2, [r3, #1]

	HAL_SPI_Transmit(hspi, buf, sizeof(buf), 1000);
 8000f10:	23fa      	movs	r3, #250	@ 0xfa
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	1879      	adds	r1, r7, r1
 8000f16:	6838      	ldr	r0, [r7, #0]
 8000f18:	2202      	movs	r2, #2
 8000f1a:	f002 fa89 	bl	8003430 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin, GPIO_PIN_SET);
 8000f1e:	23a0      	movs	r3, #160	@ 0xa0
 8000f20:	05db      	lsls	r3, r3, #23
 8000f22:	2201      	movs	r2, #1
 8000f24:	2140      	movs	r1, #64	@ 0x40
 8000f26:	0018      	movs	r0, r3
 8000f28:	f001 fb81 	bl	800262e <HAL_GPIO_WritePin>
}
 8000f2c:	46c0      	nop			@ (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b004      	add	sp, #16
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <MAX7219_Clear_digit_registers>:

void MAX7219_Clear_digit_registers(uint8_t min_reg_addr, uint8_t max_reg_addr, SPI_HandleTypeDef* hspi) {
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	603a      	str	r2, [r7, #0]
 8000f3c:	1dfb      	adds	r3, r7, #7
 8000f3e:	1c02      	adds	r2, r0, #0
 8000f40:	701a      	strb	r2, [r3, #0]
 8000f42:	1dbb      	adds	r3, r7, #6
 8000f44:	1c0a      	adds	r2, r1, #0
 8000f46:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = min_reg_addr; i <= max_reg_addr; i++) {
 8000f48:	230f      	movs	r3, #15
 8000f4a:	18fb      	adds	r3, r7, r3
 8000f4c:	1dfa      	adds	r2, r7, #7
 8000f4e:	7812      	ldrb	r2, [r2, #0]
 8000f50:	701a      	strb	r2, [r3, #0]
 8000f52:	e00d      	b.n	8000f70 <MAX7219_Clear_digit_registers+0x3c>
		MAX7219_write(i, 0x0, hspi);
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	240f      	movs	r4, #15
 8000f58:	193b      	adds	r3, r7, r4
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff ffbc 	bl	8000edc <MAX7219_write>
	for (uint8_t i = min_reg_addr; i <= max_reg_addr; i++) {
 8000f64:	0021      	movs	r1, r4
 8000f66:	187b      	adds	r3, r7, r1
 8000f68:	781a      	ldrb	r2, [r3, #0]
 8000f6a:	187b      	adds	r3, r7, r1
 8000f6c:	3201      	adds	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
 8000f70:	230f      	movs	r3, #15
 8000f72:	18fa      	adds	r2, r7, r3
 8000f74:	1dbb      	adds	r3, r7, #6
 8000f76:	7812      	ldrb	r2, [r2, #0]
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d9ea      	bls.n	8000f54 <MAX7219_Clear_digit_registers+0x20>
	}
}
 8000f7e:	46c0      	nop			@ (mov r8, r8)
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b005      	add	sp, #20
 8000f86:	bd90      	pop	{r4, r7, pc}

08000f88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <HAL_MspInit+0x44>)
 8000f90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f92:	4b0e      	ldr	r3, [pc, #56]	@ (8000fcc <HAL_MspInit+0x44>)
 8000f94:	2101      	movs	r1, #1
 8000f96:	430a      	orrs	r2, r1
 8000f98:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fcc <HAL_MspInit+0x44>)
 8000f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	4b09      	ldr	r3, [pc, #36]	@ (8000fcc <HAL_MspInit+0x44>)
 8000fa8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000faa:	4b08      	ldr	r3, [pc, #32]	@ (8000fcc <HAL_MspInit+0x44>)
 8000fac:	2180      	movs	r1, #128	@ 0x80
 8000fae:	0549      	lsls	r1, r1, #21
 8000fb0:	430a      	orrs	r2, r1
 8000fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fb4:	4b05      	ldr	r3, [pc, #20]	@ (8000fcc <HAL_MspInit+0x44>)
 8000fb6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	055b      	lsls	r3, r3, #21
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b002      	add	sp, #8
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			@ (mov r8, r8)
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b08b      	sub	sp, #44	@ 0x2c
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd8:	2414      	movs	r4, #20
 8000fda:	193b      	adds	r3, r7, r4
 8000fdc:	0018      	movs	r0, r3
 8000fde:	2314      	movs	r3, #20
 8000fe0:	001a      	movs	r2, r3
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	f003 fa08 	bl	80043f8 <memset>
  if(hadc->Instance==ADC1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a18      	ldr	r2, [pc, #96]	@ (8001050 <HAL_ADC_MspInit+0x80>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d129      	bne.n	8001046 <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ff2:	4b18      	ldr	r3, [pc, #96]	@ (8001054 <HAL_ADC_MspInit+0x84>)
 8000ff4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ff6:	4b17      	ldr	r3, [pc, #92]	@ (8001054 <HAL_ADC_MspInit+0x84>)
 8000ff8:	2180      	movs	r1, #128	@ 0x80
 8000ffa:	0349      	lsls	r1, r1, #13
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	641a      	str	r2, [r3, #64]	@ 0x40
 8001000:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <HAL_ADC_MspInit+0x84>)
 8001002:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	035b      	lsls	r3, r3, #13
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b11      	ldr	r3, [pc, #68]	@ (8001054 <HAL_ADC_MspInit+0x84>)
 8001010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001012:	4b10      	ldr	r3, [pc, #64]	@ (8001054 <HAL_ADC_MspInit+0x84>)
 8001014:	2101      	movs	r1, #1
 8001016:	430a      	orrs	r2, r1
 8001018:	635a      	str	r2, [r3, #52]	@ 0x34
 800101a:	4b0e      	ldr	r3, [pc, #56]	@ (8001054 <HAL_ADC_MspInit+0x84>)
 800101c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800101e:	2201      	movs	r2, #1
 8001020:	4013      	ands	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = VRx_Pin|VRy_Pin;
 8001026:	193b      	adds	r3, r7, r4
 8001028:	2203      	movs	r2, #3
 800102a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800102c:	193b      	adds	r3, r7, r4
 800102e:	2203      	movs	r2, #3
 8001030:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	193b      	adds	r3, r7, r4
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001038:	193a      	adds	r2, r7, r4
 800103a:	23a0      	movs	r3, #160	@ 0xa0
 800103c:	05db      	lsls	r3, r3, #23
 800103e:	0011      	movs	r1, r2
 8001040:	0018      	movs	r0, r3
 8001042:	f001 f973 	bl	800232c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	46bd      	mov	sp, r7
 800104a:	b00b      	add	sp, #44	@ 0x2c
 800104c:	bd90      	pop	{r4, r7, pc}
 800104e:	46c0      	nop			@ (mov r8, r8)
 8001050:	40012400 	.word	0x40012400
 8001054:	40021000 	.word	0x40021000

08001058 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b08b      	sub	sp, #44	@ 0x2c
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	2414      	movs	r4, #20
 8001062:	193b      	adds	r3, r7, r4
 8001064:	0018      	movs	r0, r3
 8001066:	2314      	movs	r3, #20
 8001068:	001a      	movs	r2, r3
 800106a:	2100      	movs	r1, #0
 800106c:	f003 f9c4 	bl	80043f8 <memset>
  if(hspi->Instance==SPI1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a1c      	ldr	r2, [pc, #112]	@ (80010e8 <HAL_SPI_MspInit+0x90>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d131      	bne.n	80010de <HAL_SPI_MspInit+0x86>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <HAL_SPI_MspInit+0x94>)
 800107c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800107e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ec <HAL_SPI_MspInit+0x94>)
 8001080:	2180      	movs	r1, #128	@ 0x80
 8001082:	0149      	lsls	r1, r1, #5
 8001084:	430a      	orrs	r2, r1
 8001086:	641a      	str	r2, [r3, #64]	@ 0x40
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <HAL_SPI_MspInit+0x94>)
 800108a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800108c:	2380      	movs	r3, #128	@ 0x80
 800108e:	015b      	lsls	r3, r3, #5
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <HAL_SPI_MspInit+0x94>)
 8001098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <HAL_SPI_MspInit+0x94>)
 800109c:	2101      	movs	r1, #1
 800109e:	430a      	orrs	r2, r1
 80010a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010a2:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <HAL_SPI_MspInit+0x94>)
 80010a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010a6:	2201      	movs	r2, #1
 80010a8:	4013      	ands	r3, r2
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA11 [PA9]     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_11;
 80010ae:	193b      	adds	r3, r7, r4
 80010b0:	228a      	movs	r2, #138	@ 0x8a
 80010b2:	0112      	lsls	r2, r2, #4
 80010b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b6:	0021      	movs	r1, r4
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	2202      	movs	r2, #2
 80010bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d0:	187a      	adds	r2, r7, r1
 80010d2:	23a0      	movs	r3, #160	@ 0xa0
 80010d4:	05db      	lsls	r3, r3, #23
 80010d6:	0011      	movs	r1, r2
 80010d8:	0018      	movs	r0, r3
 80010da:	f001 f927 	bl	800232c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b00b      	add	sp, #44	@ 0x2c
 80010e4:	bd90      	pop	{r4, r7, pc}
 80010e6:	46c0      	nop			@ (mov r8, r8)
 80010e8:	40013000 	.word	0x40013000
 80010ec:	40021000 	.word	0x40021000

080010f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b091      	sub	sp, #68	@ 0x44
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	232c      	movs	r3, #44	@ 0x2c
 80010fa:	18fb      	adds	r3, r7, r3
 80010fc:	0018      	movs	r0, r3
 80010fe:	2314      	movs	r3, #20
 8001100:	001a      	movs	r2, r3
 8001102:	2100      	movs	r1, #0
 8001104:	f003 f978 	bl	80043f8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001108:	2414      	movs	r4, #20
 800110a:	193b      	adds	r3, r7, r4
 800110c:	0018      	movs	r0, r3
 800110e:	2318      	movs	r3, #24
 8001110:	001a      	movs	r2, r3
 8001112:	2100      	movs	r1, #0
 8001114:	f003 f970 	bl	80043f8 <memset>
  if(huart->Instance==USART1)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a22      	ldr	r2, [pc, #136]	@ (80011a8 <HAL_UART_MspInit+0xb8>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d13d      	bne.n	800119e <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001122:	193b      	adds	r3, r7, r4
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001128:	193b      	adds	r3, r7, r4
 800112a:	2200      	movs	r2, #0
 800112c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800112e:	193b      	adds	r3, r7, r4
 8001130:	0018      	movs	r0, r3
 8001132:	f001 ff9f 	bl	8003074 <HAL_RCCEx_PeriphCLKConfig>
 8001136:	1e03      	subs	r3, r0, #0
 8001138:	d001      	beq.n	800113e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800113a:	f7ff fe1d 	bl	8000d78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800113e:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <HAL_UART_MspInit+0xbc>)
 8001140:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001142:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <HAL_UART_MspInit+0xbc>)
 8001144:	2180      	movs	r1, #128	@ 0x80
 8001146:	01c9      	lsls	r1, r1, #7
 8001148:	430a      	orrs	r2, r1
 800114a:	641a      	str	r2, [r3, #64]	@ 0x40
 800114c:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <HAL_UART_MspInit+0xbc>)
 800114e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001150:	2380      	movs	r3, #128	@ 0x80
 8001152:	01db      	lsls	r3, r3, #7
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800115a:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <HAL_UART_MspInit+0xbc>)
 800115c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800115e:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <HAL_UART_MspInit+0xbc>)
 8001160:	2102      	movs	r1, #2
 8001162:	430a      	orrs	r2, r1
 8001164:	635a      	str	r2, [r3, #52]	@ 0x34
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <HAL_UART_MspInit+0xbc>)
 8001168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800116a:	2202      	movs	r2, #2
 800116c:	4013      	ands	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001172:	212c      	movs	r1, #44	@ 0x2c
 8001174:	187b      	adds	r3, r7, r1
 8001176:	22c0      	movs	r2, #192	@ 0xc0
 8001178:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117a:	187b      	adds	r3, r7, r1
 800117c:	2202      	movs	r2, #2
 800117e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	187b      	adds	r3, r7, r1
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	187b      	adds	r3, r7, r1
 8001188:	2200      	movs	r2, #0
 800118a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800118c:	187b      	adds	r3, r7, r1
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001192:	187b      	adds	r3, r7, r1
 8001194:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <HAL_UART_MspInit+0xc0>)
 8001196:	0019      	movs	r1, r3
 8001198:	0010      	movs	r0, r2
 800119a:	f001 f8c7 	bl	800232c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800119e:	46c0      	nop			@ (mov r8, r8)
 80011a0:	46bd      	mov	sp, r7
 80011a2:	b011      	add	sp, #68	@ 0x44
 80011a4:	bd90      	pop	{r4, r7, pc}
 80011a6:	46c0      	nop			@ (mov r8, r8)
 80011a8:	40013800 	.word	0x40013800
 80011ac:	40021000 	.word	0x40021000
 80011b0:	50000400 	.word	0x50000400

080011b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011b8:	46c0      	nop			@ (mov r8, r8)
 80011ba:	e7fd      	b.n	80011b8 <NMI_Handler+0x4>

080011bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011c0:	46c0      	nop			@ (mov r8, r8)
 80011c2:	e7fd      	b.n	80011c0 <HardFault_Handler+0x4>

080011c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011c8:	46c0      	nop			@ (mov r8, r8)
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d2:	46c0      	nop			@ (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011dc:	f000 f89c 	bl	8001318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e0:	46c0      	nop			@ (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011ea:	46c0      	nop			@ (mov r8, r8)
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011f0:	480d      	ldr	r0, [pc, #52]	@ (8001228 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80011f4:	f7ff fff7 	bl	80011e6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011f8:	480c      	ldr	r0, [pc, #48]	@ (800122c <LoopForever+0x6>)
  ldr r1, =_edata
 80011fa:	490d      	ldr	r1, [pc, #52]	@ (8001230 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001234 <LoopForever+0xe>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001200:	e002      	b.n	8001208 <LoopCopyDataInit>

08001202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001206:	3304      	adds	r3, #4

08001208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800120c:	d3f9      	bcc.n	8001202 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800120e:	4a0a      	ldr	r2, [pc, #40]	@ (8001238 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001210:	4c0a      	ldr	r4, [pc, #40]	@ (800123c <LoopForever+0x16>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001214:	e001      	b.n	800121a <LoopFillZerobss>

08001216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001218:	3204      	adds	r2, #4

0800121a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800121c:	d3fb      	bcc.n	8001216 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800121e:	f003 f8f3 	bl	8004408 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001222:	f7ff fbf7 	bl	8000a14 <main>

08001226 <LoopForever>:

LoopForever:
  b LoopForever
 8001226:	e7fe      	b.n	8001226 <LoopForever>
  ldr   r0, =_estack
 8001228:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800122c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001230:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001234:	08004500 	.word	0x08004500
  ldr r2, =_sbss
 8001238:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800123c:	200001c8 	.word	0x200001c8

08001240 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001240:	e7fe      	b.n	8001240 <ADC1_IRQHandler>
	...

08001244 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001250:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <HAL_Init+0x3c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <HAL_Init+0x3c>)
 8001256:	2180      	movs	r1, #128	@ 0x80
 8001258:	0049      	lsls	r1, r1, #1
 800125a:	430a      	orrs	r2, r1
 800125c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800125e:	2003      	movs	r0, #3
 8001260:	f000 f810 	bl	8001284 <HAL_InitTick>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d003      	beq.n	8001270 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001268:	1dfb      	adds	r3, r7, #7
 800126a:	2201      	movs	r2, #1
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	e001      	b.n	8001274 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001270:	f7ff fe8a 	bl	8000f88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001274:	1dfb      	adds	r3, r7, #7
 8001276:	781b      	ldrb	r3, [r3, #0]
}
 8001278:	0018      	movs	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	b002      	add	sp, #8
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40022000 	.word	0x40022000

08001284 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800128c:	230f      	movs	r3, #15
 800128e:	18fb      	adds	r3, r7, r3
 8001290:	2200      	movs	r2, #0
 8001292:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001294:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <HAL_InitTick+0x88>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d02b      	beq.n	80012f4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <HAL_InitTick+0x8c>)
 800129e:	681c      	ldr	r4, [r3, #0]
 80012a0:	4b1a      	ldr	r3, [pc, #104]	@ (800130c <HAL_InitTick+0x88>)
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	0019      	movs	r1, r3
 80012a6:	23fa      	movs	r3, #250	@ 0xfa
 80012a8:	0098      	lsls	r0, r3, #2
 80012aa:	f7fe ff29 	bl	8000100 <__udivsi3>
 80012ae:	0003      	movs	r3, r0
 80012b0:	0019      	movs	r1, r3
 80012b2:	0020      	movs	r0, r4
 80012b4:	f7fe ff24 	bl	8000100 <__udivsi3>
 80012b8:	0003      	movs	r3, r0
 80012ba:	0018      	movs	r0, r3
 80012bc:	f001 f829 	bl	8002312 <HAL_SYSTICK_Config>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d112      	bne.n	80012ea <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d80a      	bhi.n	80012e0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	2301      	movs	r3, #1
 80012ce:	425b      	negs	r3, r3
 80012d0:	2200      	movs	r2, #0
 80012d2:	0018      	movs	r0, r3
 80012d4:	f001 f808 	bl	80022e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <HAL_InitTick+0x90>)
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	e00d      	b.n	80012fc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80012e0:	230f      	movs	r3, #15
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	2201      	movs	r2, #1
 80012e6:	701a      	strb	r2, [r3, #0]
 80012e8:	e008      	b.n	80012fc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012ea:	230f      	movs	r3, #15
 80012ec:	18fb      	adds	r3, r7, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	701a      	strb	r2, [r3, #0]
 80012f2:	e003      	b.n	80012fc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012f4:	230f      	movs	r3, #15
 80012f6:	18fb      	adds	r3, r7, r3
 80012f8:	2201      	movs	r2, #1
 80012fa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80012fc:	230f      	movs	r3, #15
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	781b      	ldrb	r3, [r3, #0]
}
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b005      	add	sp, #20
 8001308:	bd90      	pop	{r4, r7, pc}
 800130a:	46c0      	nop			@ (mov r8, r8)
 800130c:	20000008 	.word	0x20000008
 8001310:	20000000 	.word	0x20000000
 8001314:	20000004 	.word	0x20000004

08001318 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800131c:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <HAL_IncTick+0x1c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	001a      	movs	r2, r3
 8001322:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <HAL_IncTick+0x20>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	18d2      	adds	r2, r2, r3
 8001328:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <HAL_IncTick+0x20>)
 800132a:	601a      	str	r2, [r3, #0]
}
 800132c:	46c0      	nop			@ (mov r8, r8)
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			@ (mov r8, r8)
 8001334:	20000008 	.word	0x20000008
 8001338:	200001c4 	.word	0x200001c4

0800133c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  return uwTick;
 8001340:	4b02      	ldr	r3, [pc, #8]	@ (800134c <HAL_GetTick+0x10>)
 8001342:	681b      	ldr	r3, [r3, #0]
}
 8001344:	0018      	movs	r0, r3
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	46c0      	nop			@ (mov r8, r8)
 800134c:	200001c4 	.word	0x200001c4

08001350 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a05      	ldr	r2, [pc, #20]	@ (8001374 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001360:	401a      	ands	r2, r3
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
}
 800136a:	46c0      	nop			@ (mov r8, r8)
 800136c:	46bd      	mov	sp, r7
 800136e:	b002      	add	sp, #8
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	fe3fffff 	.word	0xfe3fffff

08001378 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	23e0      	movs	r3, #224	@ 0xe0
 8001386:	045b      	lsls	r3, r3, #17
 8001388:	4013      	ands	r3, r2
}
 800138a:	0018      	movs	r0, r3
 800138c:	46bd      	mov	sp, r7
 800138e:	b002      	add	sp, #8
 8001390:	bd80      	pop	{r7, pc}

08001392 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b084      	sub	sp, #16
 8001396:	af00      	add	r7, sp, #0
 8001398:	60f8      	str	r0, [r7, #12]
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	2104      	movs	r1, #4
 80013a6:	400a      	ands	r2, r1
 80013a8:	2107      	movs	r1, #7
 80013aa:	4091      	lsls	r1, r2
 80013ac:	000a      	movs	r2, r1
 80013ae:	43d2      	mvns	r2, r2
 80013b0:	401a      	ands	r2, r3
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	2104      	movs	r1, #4
 80013b6:	400b      	ands	r3, r1
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	4099      	lsls	r1, r3
 80013bc:	000b      	movs	r3, r1
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80013c4:	46c0      	nop			@ (mov r8, r8)
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b004      	add	sp, #16
 80013ca:	bd80      	pop	{r7, pc}

080013cc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	683a      	ldr	r2, [r7, #0]
 80013dc:	2104      	movs	r1, #4
 80013de:	400a      	ands	r2, r1
 80013e0:	2107      	movs	r1, #7
 80013e2:	4091      	lsls	r1, r2
 80013e4:	000a      	movs	r2, r1
 80013e6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	2104      	movs	r1, #4
 80013ec:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013ee:	40da      	lsrs	r2, r3
 80013f0:	0013      	movs	r3, r2
}
 80013f2:	0018      	movs	r0, r3
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b002      	add	sp, #8
 80013f8:	bd80      	pop	{r7, pc}

080013fa <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b082      	sub	sp, #8
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	68da      	ldr	r2, [r3, #12]
 8001406:	23c0      	movs	r3, #192	@ 0xc0
 8001408:	011b      	lsls	r3, r3, #4
 800140a:	4013      	ands	r3, r2
 800140c:	d101      	bne.n	8001412 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001412:	2300      	movs	r3, #0
}
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b002      	add	sp, #8
 800141a:	bd80      	pop	{r7, pc}

0800141c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142c:	68ba      	ldr	r2, [r7, #8]
 800142e:	211f      	movs	r1, #31
 8001430:	400a      	ands	r2, r1
 8001432:	210f      	movs	r1, #15
 8001434:	4091      	lsls	r1, r2
 8001436:	000a      	movs	r2, r1
 8001438:	43d2      	mvns	r2, r2
 800143a:	401a      	ands	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	0e9b      	lsrs	r3, r3, #26
 8001440:	210f      	movs	r1, #15
 8001442:	4019      	ands	r1, r3
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	201f      	movs	r0, #31
 8001448:	4003      	ands	r3, r0
 800144a:	4099      	lsls	r1, r3
 800144c:	000b      	movs	r3, r1
 800144e:	431a      	orrs	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001454:	46c0      	nop			@ (mov r8, r8)
 8001456:	46bd      	mov	sp, r7
 8001458:	b004      	add	sp, #16
 800145a:	bd80      	pop	{r7, pc}

0800145c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	035b      	lsls	r3, r3, #13
 800146e:	0b5b      	lsrs	r3, r3, #13
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	46bd      	mov	sp, r7
 800147a:	b002      	add	sp, #8
 800147c:	bd80      	pop	{r7, pc}

0800147e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
 8001486:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148c:	683a      	ldr	r2, [r7, #0]
 800148e:	0352      	lsls	r2, r2, #13
 8001490:	0b52      	lsrs	r2, r2, #13
 8001492:	43d2      	mvns	r2, r2
 8001494:	401a      	ands	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	46bd      	mov	sp, r7
 800149e:	b002      	add	sp, #8
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	60b9      	str	r1, [r7, #8]
 80014ae:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	695b      	ldr	r3, [r3, #20]
 80014b4:	68ba      	ldr	r2, [r7, #8]
 80014b6:	0212      	lsls	r2, r2, #8
 80014b8:	43d2      	mvns	r2, r2
 80014ba:	401a      	ands	r2, r3
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	021b      	lsls	r3, r3, #8
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	400b      	ands	r3, r1
 80014c4:	4904      	ldr	r1, [pc, #16]	@ (80014d8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014c6:	400b      	ands	r3, r1
 80014c8:	431a      	orrs	r2, r3
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014ce:	46c0      	nop			@ (mov r8, r8)
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b004      	add	sp, #16
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	07ffff00 	.word	0x07ffff00

080014dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	4a05      	ldr	r2, [pc, #20]	@ (8001500 <LL_ADC_EnableInternalRegulator+0x24>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	2280      	movs	r2, #128	@ 0x80
 80014ee:	0552      	lsls	r2, r2, #21
 80014f0:	431a      	orrs	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014f6:	46c0      	nop			@ (mov r8, r8)
 80014f8:	46bd      	mov	sp, r7
 80014fa:	b002      	add	sp, #8
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	6fffffe8 	.word	0x6fffffe8

08001504 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	2380      	movs	r3, #128	@ 0x80
 8001512:	055b      	lsls	r3, r3, #21
 8001514:	401a      	ands	r2, r3
 8001516:	2380      	movs	r3, #128	@ 0x80
 8001518:	055b      	lsls	r3, r3, #21
 800151a:	429a      	cmp	r2, r3
 800151c:	d101      	bne.n	8001522 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800151e:	2301      	movs	r3, #1
 8001520:	e000      	b.n	8001524 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001522:	2300      	movs	r3, #0
}
 8001524:	0018      	movs	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	b002      	add	sp, #8
 800152a:	bd80      	pop	{r7, pc}

0800152c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	4a04      	ldr	r2, [pc, #16]	@ (800154c <LL_ADC_Enable+0x20>)
 800153a:	4013      	ands	r3, r2
 800153c:	2201      	movs	r2, #1
 800153e:	431a      	orrs	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001544:	46c0      	nop			@ (mov r8, r8)
 8001546:	46bd      	mov	sp, r7
 8001548:	b002      	add	sp, #8
 800154a:	bd80      	pop	{r7, pc}
 800154c:	7fffffe8 	.word	0x7fffffe8

08001550 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4a04      	ldr	r2, [pc, #16]	@ (8001570 <LL_ADC_Disable+0x20>)
 800155e:	4013      	ands	r3, r2
 8001560:	2202      	movs	r2, #2
 8001562:	431a      	orrs	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001568:	46c0      	nop			@ (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	b002      	add	sp, #8
 800156e:	bd80      	pop	{r7, pc}
 8001570:	7fffffe8 	.word	0x7fffffe8

08001574 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2201      	movs	r2, #1
 8001582:	4013      	ands	r3, r2
 8001584:	2b01      	cmp	r3, #1
 8001586:	d101      	bne.n	800158c <LL_ADC_IsEnabled+0x18>
 8001588:	2301      	movs	r3, #1
 800158a:	e000      	b.n	800158e <LL_ADC_IsEnabled+0x1a>
 800158c:	2300      	movs	r3, #0
}
 800158e:	0018      	movs	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	b002      	add	sp, #8
 8001594:	bd80      	pop	{r7, pc}

08001596 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2202      	movs	r2, #2
 80015a4:	4013      	ands	r3, r2
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d101      	bne.n	80015ae <LL_ADC_IsDisableOngoing+0x18>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e000      	b.n	80015b0 <LL_ADC_IsDisableOngoing+0x1a>
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b002      	add	sp, #8
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <LL_ADC_REG_StartConversion+0x20>)
 80015c6:	4013      	ands	r3, r2
 80015c8:	2204      	movs	r2, #4
 80015ca:	431a      	orrs	r2, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015d0:	46c0      	nop			@ (mov r8, r8)
 80015d2:	46bd      	mov	sp, r7
 80015d4:	b002      	add	sp, #8
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	7fffffe8 	.word	0x7fffffe8

080015dc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <LL_ADC_REG_StopConversion+0x20>)
 80015ea:	4013      	ands	r3, r2
 80015ec:	2210      	movs	r2, #16
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80015f4:	46c0      	nop			@ (mov r8, r8)
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b002      	add	sp, #8
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	7fffffe8 	.word	0x7fffffe8

08001600 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	2204      	movs	r2, #4
 800160e:	4013      	ands	r3, r2
 8001610:	2b04      	cmp	r3, #4
 8001612:	d101      	bne.n	8001618 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001614:	2301      	movs	r3, #1
 8001616:	e000      	b.n	800161a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001618:	2300      	movs	r3, #0
}
 800161a:	0018      	movs	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	b002      	add	sp, #8
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800162c:	231f      	movs	r3, #31
 800162e:	18fb      	adds	r3, r7, r3
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001634:	2300      	movs	r3, #0
 8001636:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001638:	2300      	movs	r3, #0
 800163a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800163c:	2300      	movs	r3, #0
 800163e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e17f      	b.n	800194a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10a      	bne.n	8001668 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	0018      	movs	r0, r3
 8001656:	f7ff fcbb 	bl	8000fd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2254      	movs	r2, #84	@ 0x54
 8001664:	2100      	movs	r1, #0
 8001666:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff ff49 	bl	8001504 <LL_ADC_IsInternalRegulatorEnabled>
 8001672:	1e03      	subs	r3, r0, #0
 8001674:	d115      	bne.n	80016a2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	0018      	movs	r0, r3
 800167c:	f7ff ff2e 	bl	80014dc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001680:	4bb4      	ldr	r3, [pc, #720]	@ (8001954 <HAL_ADC_Init+0x330>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	49b4      	ldr	r1, [pc, #720]	@ (8001958 <HAL_ADC_Init+0x334>)
 8001686:	0018      	movs	r0, r3
 8001688:	f7fe fd3a 	bl	8000100 <__udivsi3>
 800168c:	0003      	movs	r3, r0
 800168e:	3301      	adds	r3, #1
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001694:	e002      	b.n	800169c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	3b01      	subs	r3, #1
 800169a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f9      	bne.n	8001696 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	0018      	movs	r0, r3
 80016a8:	f7ff ff2c 	bl	8001504 <LL_ADC_IsInternalRegulatorEnabled>
 80016ac:	1e03      	subs	r3, r0, #0
 80016ae:	d10f      	bne.n	80016d0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b4:	2210      	movs	r2, #16
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c0:	2201      	movs	r2, #1
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80016c8:	231f      	movs	r3, #31
 80016ca:	18fb      	adds	r3, r7, r3
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f7ff ff93 	bl	8001600 <LL_ADC_REG_IsConversionOngoing>
 80016da:	0003      	movs	r3, r0
 80016dc:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e2:	2210      	movs	r2, #16
 80016e4:	4013      	ands	r3, r2
 80016e6:	d000      	beq.n	80016ea <HAL_ADC_Init+0xc6>
 80016e8:	e122      	b.n	8001930 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d000      	beq.n	80016f2 <HAL_ADC_Init+0xce>
 80016f0:	e11e      	b.n	8001930 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f6:	4a99      	ldr	r2, [pc, #612]	@ (800195c <HAL_ADC_Init+0x338>)
 80016f8:	4013      	ands	r3, r2
 80016fa:	2202      	movs	r2, #2
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	0018      	movs	r0, r3
 8001708:	f7ff ff34 	bl	8001574 <LL_ADC_IsEnabled>
 800170c:	1e03      	subs	r3, r0, #0
 800170e:	d000      	beq.n	8001712 <HAL_ADC_Init+0xee>
 8001710:	e0ad      	b.n	800186e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	7e1b      	ldrb	r3, [r3, #24]
 800171a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800171c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	7e5b      	ldrb	r3, [r3, #25]
 8001722:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001724:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	7e9b      	ldrb	r3, [r3, #26]
 800172a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800172c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	2b00      	cmp	r3, #0
 8001734:	d002      	beq.n	800173c <HAL_ADC_Init+0x118>
 8001736:	2380      	movs	r3, #128	@ 0x80
 8001738:	015b      	lsls	r3, r3, #5
 800173a:	e000      	b.n	800173e <HAL_ADC_Init+0x11a>
 800173c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800173e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001744:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	691b      	ldr	r3, [r3, #16]
 800174a:	2b00      	cmp	r3, #0
 800174c:	da04      	bge.n	8001758 <HAL_ADC_Init+0x134>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	085b      	lsrs	r3, r3, #1
 8001756:	e001      	b.n	800175c <HAL_ADC_Init+0x138>
 8001758:	2380      	movs	r3, #128	@ 0x80
 800175a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800175c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	212c      	movs	r1, #44	@ 0x2c
 8001762:	5c5b      	ldrb	r3, [r3, r1]
 8001764:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001766:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	4313      	orrs	r3, r2
 800176c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2220      	movs	r2, #32
 8001772:	5c9b      	ldrb	r3, [r3, r2]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d115      	bne.n	80017a4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	7e9b      	ldrb	r3, [r3, #26]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d105      	bne.n	800178c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	2280      	movs	r2, #128	@ 0x80
 8001784:	0252      	lsls	r2, r2, #9
 8001786:	4313      	orrs	r3, r2
 8001788:	61bb      	str	r3, [r7, #24]
 800178a:	e00b      	b.n	80017a4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001790:	2220      	movs	r2, #32
 8001792:	431a      	orrs	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800179c:	2201      	movs	r2, #1
 800179e:	431a      	orrs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d00a      	beq.n	80017c2 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017b0:	23e0      	movs	r3, #224	@ 0xe0
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80017ba:	4313      	orrs	r3, r2
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4313      	orrs	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	4a65      	ldr	r2, [pc, #404]	@ (8001960 <HAL_ADC_Init+0x33c>)
 80017ca:	4013      	ands	r3, r2
 80017cc:	0019      	movs	r1, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	430a      	orrs	r2, r1
 80017d6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	0f9b      	lsrs	r3, r3, #30
 80017de:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017e4:	4313      	orrs	r3, r2
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	223c      	movs	r2, #60	@ 0x3c
 80017f0:	5c9b      	ldrb	r3, [r3, r2]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d111      	bne.n	800181a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	0f9b      	lsrs	r3, r3, #30
 80017fc:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001802:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001808:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800180e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	4313      	orrs	r3, r2
 8001814:	2201      	movs	r2, #1
 8001816:	4313      	orrs	r3, r2
 8001818:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	4a50      	ldr	r2, [pc, #320]	@ (8001964 <HAL_ADC_Init+0x340>)
 8001822:	4013      	ands	r3, r2
 8001824:	0019      	movs	r1, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	430a      	orrs	r2, r1
 800182e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	23c0      	movs	r3, #192	@ 0xc0
 8001836:	061b      	lsls	r3, r3, #24
 8001838:	429a      	cmp	r2, r3
 800183a:	d018      	beq.n	800186e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	05db      	lsls	r3, r3, #23
 8001844:	429a      	cmp	r2, r3
 8001846:	d012      	beq.n	800186e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800184c:	2380      	movs	r3, #128	@ 0x80
 800184e:	061b      	lsls	r3, r3, #24
 8001850:	429a      	cmp	r2, r3
 8001852:	d00c      	beq.n	800186e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001854:	4b44      	ldr	r3, [pc, #272]	@ (8001968 <HAL_ADC_Init+0x344>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a44      	ldr	r2, [pc, #272]	@ (800196c <HAL_ADC_Init+0x348>)
 800185a:	4013      	ands	r3, r2
 800185c:	0019      	movs	r1, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	23f0      	movs	r3, #240	@ 0xf0
 8001864:	039b      	lsls	r3, r3, #14
 8001866:	401a      	ands	r2, r3
 8001868:	4b3f      	ldr	r3, [pc, #252]	@ (8001968 <HAL_ADC_Init+0x344>)
 800186a:	430a      	orrs	r2, r1
 800186c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6818      	ldr	r0, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001876:	001a      	movs	r2, r3
 8001878:	2100      	movs	r1, #0
 800187a:	f7ff fd8a 	bl	8001392 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001886:	493a      	ldr	r1, [pc, #232]	@ (8001970 <HAL_ADC_Init+0x34c>)
 8001888:	001a      	movs	r2, r3
 800188a:	f7ff fd82 	bl	8001392 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2110      	movs	r1, #16
 80018a2:	4249      	negs	r1, r1
 80018a4:	430a      	orrs	r2, r1
 80018a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80018a8:	e018      	b.n	80018dc <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	691a      	ldr	r2, [r3, #16]
 80018ae:	2380      	movs	r3, #128	@ 0x80
 80018b0:	039b      	lsls	r3, r3, #14
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d112      	bne.n	80018dc <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	69db      	ldr	r3, [r3, #28]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	221c      	movs	r2, #28
 80018c6:	4013      	ands	r3, r2
 80018c8:	2210      	movs	r2, #16
 80018ca:	4252      	negs	r2, r2
 80018cc:	409a      	lsls	r2, r3
 80018ce:	0011      	movs	r1, r2
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	430a      	orrs	r2, r1
 80018da:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2100      	movs	r1, #0
 80018e2:	0018      	movs	r0, r3
 80018e4:	f7ff fd72 	bl	80013cc <LL_ADC_GetSamplingTimeCommonChannels>
 80018e8:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d10b      	bne.n	800190a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fc:	2203      	movs	r2, #3
 80018fe:	4393      	bics	r3, r2
 8001900:	2201      	movs	r2, #1
 8001902:	431a      	orrs	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001908:	e01c      	b.n	8001944 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190e:	2212      	movs	r2, #18
 8001910:	4393      	bics	r3, r2
 8001912:	2210      	movs	r2, #16
 8001914:	431a      	orrs	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800191e:	2201      	movs	r2, #1
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001926:	231f      	movs	r3, #31
 8001928:	18fb      	adds	r3, r7, r3
 800192a:	2201      	movs	r2, #1
 800192c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800192e:	e009      	b.n	8001944 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001934:	2210      	movs	r2, #16
 8001936:	431a      	orrs	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800193c:	231f      	movs	r3, #31
 800193e:	18fb      	adds	r3, r7, r3
 8001940:	2201      	movs	r2, #1
 8001942:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001944:	231f      	movs	r3, #31
 8001946:	18fb      	adds	r3, r7, r3
 8001948:	781b      	ldrb	r3, [r3, #0]
}
 800194a:	0018      	movs	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	b008      	add	sp, #32
 8001950:	bd80      	pop	{r7, pc}
 8001952:	46c0      	nop			@ (mov r8, r8)
 8001954:	20000000 	.word	0x20000000
 8001958:	00030d40 	.word	0x00030d40
 800195c:	fffffefd 	.word	0xfffffefd
 8001960:	ffde0201 	.word	0xffde0201
 8001964:	1ffffc02 	.word	0x1ffffc02
 8001968:	40012708 	.word	0x40012708
 800196c:	ffc3ffff 	.word	0xffc3ffff
 8001970:	07ffff04 	.word	0x07ffff04

08001974 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001974:	b5b0      	push	{r4, r5, r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	0018      	movs	r0, r3
 8001982:	f7ff fe3d 	bl	8001600 <LL_ADC_REG_IsConversionOngoing>
 8001986:	1e03      	subs	r3, r0, #0
 8001988:	d135      	bne.n	80019f6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2254      	movs	r2, #84	@ 0x54
 800198e:	5c9b      	ldrb	r3, [r3, r2]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d101      	bne.n	8001998 <HAL_ADC_Start+0x24>
 8001994:	2302      	movs	r3, #2
 8001996:	e035      	b.n	8001a04 <HAL_ADC_Start+0x90>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2254      	movs	r2, #84	@ 0x54
 800199c:	2101      	movs	r1, #1
 800199e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80019a0:	250f      	movs	r5, #15
 80019a2:	197c      	adds	r4, r7, r5
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	0018      	movs	r0, r3
 80019a8:	f000 fb28 	bl	8001ffc <ADC_Enable>
 80019ac:	0003      	movs	r3, r0
 80019ae:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019b0:	197b      	adds	r3, r7, r5
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d119      	bne.n	80019ec <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019bc:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <HAL_ADC_Start+0x98>)
 80019be:	4013      	ands	r3, r2
 80019c0:	2280      	movs	r2, #128	@ 0x80
 80019c2:	0052      	lsls	r2, r2, #1
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	221c      	movs	r2, #28
 80019d6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2254      	movs	r2, #84	@ 0x54
 80019dc:	2100      	movs	r1, #0
 80019de:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0018      	movs	r0, r3
 80019e6:	f7ff fde7 	bl	80015b8 <LL_ADC_REG_StartConversion>
 80019ea:	e008      	b.n	80019fe <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2254      	movs	r2, #84	@ 0x54
 80019f0:	2100      	movs	r1, #0
 80019f2:	5499      	strb	r1, [r3, r2]
 80019f4:	e003      	b.n	80019fe <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019f6:	230f      	movs	r3, #15
 80019f8:	18fb      	adds	r3, r7, r3
 80019fa:	2202      	movs	r2, #2
 80019fc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80019fe:	230f      	movs	r3, #15
 8001a00:	18fb      	adds	r3, r7, r3
 8001a02:	781b      	ldrb	r3, [r3, #0]
}
 8001a04:	0018      	movs	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b004      	add	sp, #16
 8001a0a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a0c:	fffff0fe 	.word	0xfffff0fe

08001a10 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001a10:	b5b0      	push	{r4, r5, r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2254      	movs	r2, #84	@ 0x54
 8001a1c:	5c9b      	ldrb	r3, [r3, r2]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <HAL_ADC_Stop+0x16>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e029      	b.n	8001a7a <HAL_ADC_Stop+0x6a>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2254      	movs	r2, #84	@ 0x54
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001a2e:	250f      	movs	r5, #15
 8001a30:	197c      	adds	r4, r7, r5
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	0018      	movs	r0, r3
 8001a36:	f000 fa9f 	bl	8001f78 <ADC_ConversionStop>
 8001a3a:	0003      	movs	r3, r0
 8001a3c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001a3e:	197b      	adds	r3, r7, r5
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d112      	bne.n	8001a6c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001a46:	197c      	adds	r4, r7, r5
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	0018      	movs	r0, r3
 8001a4c:	f000 fb5c 	bl	8002108 <ADC_Disable>
 8001a50:	0003      	movs	r3, r0
 8001a52:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001a54:	197b      	adds	r3, r7, r5
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d107      	bne.n	8001a6c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a60:	4a08      	ldr	r2, [pc, #32]	@ (8001a84 <HAL_ADC_Stop+0x74>)
 8001a62:	4013      	ands	r3, r2
 8001a64:	2201      	movs	r2, #1
 8001a66:	431a      	orrs	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2254      	movs	r2, #84	@ 0x54
 8001a70:	2100      	movs	r1, #0
 8001a72:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001a74:	230f      	movs	r3, #15
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	781b      	ldrb	r3, [r3, #0]
}
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b004      	add	sp, #16
 8001a80:	bdb0      	pop	{r4, r5, r7, pc}
 8001a82:	46c0      	nop			@ (mov r8, r8)
 8001a84:	fffffefe 	.word	0xfffffefe

08001a88 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	695b      	ldr	r3, [r3, #20]
 8001a96:	2b08      	cmp	r3, #8
 8001a98:	d102      	bne.n	8001aa0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	e00f      	b.n	8001ac0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d007      	beq.n	8001abc <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab0:	2220      	movs	r2, #32
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e072      	b.n	8001ba2 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001abc:	2304      	movs	r3, #4
 8001abe:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ac0:	f7ff fc3c 	bl	800133c <HAL_GetTick>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001ac8:	e01f      	b.n	8001b0a <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	3301      	adds	r3, #1
 8001ace:	d01c      	beq.n	8001b0a <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001ad0:	f7ff fc34 	bl	800133c <HAL_GetTick>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d302      	bcc.n	8001ae6 <HAL_ADC_PollForConversion+0x5e>
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d111      	bne.n	8001b0a <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	4013      	ands	r3, r2
 8001af0:	d10b      	bne.n	8001b0a <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af6:	2204      	movs	r2, #4
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2254      	movs	r2, #84	@ 0x54
 8001b02:	2100      	movs	r1, #0
 8001b04:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e04b      	b.n	8001ba2 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	4013      	ands	r3, r2
 8001b14:	d0d9      	beq.n	8001aca <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	2280      	movs	r2, #128	@ 0x80
 8001b1c:	0092      	lsls	r2, r2, #2
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f7ff fc66 	bl	80013fa <LL_ADC_REG_IsTriggerSourceSWStart>
 8001b2e:	1e03      	subs	r3, r0, #0
 8001b30:	d02e      	beq.n	8001b90 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	7e9b      	ldrb	r3, [r3, #26]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d12a      	bne.n	8001b90 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2208      	movs	r2, #8
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d123      	bne.n	8001b90 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	f7ff fd57 	bl	8001600 <LL_ADC_REG_IsConversionOngoing>
 8001b52:	1e03      	subs	r3, r0, #0
 8001b54:	d110      	bne.n	8001b78 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	210c      	movs	r1, #12
 8001b62:	438a      	bics	r2, r1
 8001b64:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6a:	4a10      	ldr	r2, [pc, #64]	@ (8001bac <HAL_ADC_PollForConversion+0x124>)
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	2201      	movs	r2, #1
 8001b70:	431a      	orrs	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b76:	e00b      	b.n	8001b90 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b88:	2201      	movs	r2, #1
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	7e1b      	ldrb	r3, [r3, #24]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d103      	bne.n	8001ba0 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	220c      	movs	r2, #12
 8001b9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b004      	add	sp, #16
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	fffffefe 	.word	0xfffffefe

08001bb0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b002      	add	sp, #8
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd2:	2317      	movs	r3, #23
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2254      	movs	r2, #84	@ 0x54
 8001be2:	5c9b      	ldrb	r3, [r3, r2]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d101      	bne.n	8001bec <HAL_ADC_ConfigChannel+0x24>
 8001be8:	2302      	movs	r3, #2
 8001bea:	e1c0      	b.n	8001f6e <HAL_ADC_ConfigChannel+0x3a6>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2254      	movs	r2, #84	@ 0x54
 8001bf0:	2101      	movs	r1, #1
 8001bf2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f7ff fd01 	bl	8001600 <LL_ADC_REG_IsConversionOngoing>
 8001bfe:	1e03      	subs	r3, r0, #0
 8001c00:	d000      	beq.n	8001c04 <HAL_ADC_ConfigChannel+0x3c>
 8001c02:	e1a3      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d100      	bne.n	8001c0e <HAL_ADC_ConfigChannel+0x46>
 8001c0c:	e143      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691a      	ldr	r2, [r3, #16]
 8001c12:	2380      	movs	r3, #128	@ 0x80
 8001c14:	061b      	lsls	r3, r3, #24
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d004      	beq.n	8001c24 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c1e:	4ac1      	ldr	r2, [pc, #772]	@ (8001f24 <HAL_ADC_ConfigChannel+0x35c>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d108      	bne.n	8001c36 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	0019      	movs	r1, r3
 8001c2e:	0010      	movs	r0, r2
 8001c30:	f7ff fc14 	bl	800145c <LL_ADC_REG_SetSequencerChAdd>
 8001c34:	e0c9      	b.n	8001dca <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	211f      	movs	r1, #31
 8001c40:	400b      	ands	r3, r1
 8001c42:	210f      	movs	r1, #15
 8001c44:	4099      	lsls	r1, r3
 8001c46:	000b      	movs	r3, r1
 8001c48:	43db      	mvns	r3, r3
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	0019      	movs	r1, r3
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	035b      	lsls	r3, r3, #13
 8001c54:	0b5b      	lsrs	r3, r3, #13
 8001c56:	d105      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x9c>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	0e9b      	lsrs	r3, r3, #26
 8001c5e:	221f      	movs	r2, #31
 8001c60:	4013      	ands	r3, r2
 8001c62:	e098      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d000      	beq.n	8001c70 <HAL_ADC_ConfigChannel+0xa8>
 8001c6e:	e091      	b.n	8001d94 <HAL_ADC_ConfigChannel+0x1cc>
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2202      	movs	r2, #2
 8001c76:	4013      	ands	r3, r2
 8001c78:	d000      	beq.n	8001c7c <HAL_ADC_ConfigChannel+0xb4>
 8001c7a:	e089      	b.n	8001d90 <HAL_ADC_ConfigChannel+0x1c8>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2204      	movs	r2, #4
 8001c82:	4013      	ands	r3, r2
 8001c84:	d000      	beq.n	8001c88 <HAL_ADC_ConfigChannel+0xc0>
 8001c86:	e081      	b.n	8001d8c <HAL_ADC_ConfigChannel+0x1c4>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2208      	movs	r2, #8
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d000      	beq.n	8001c94 <HAL_ADC_ConfigChannel+0xcc>
 8001c92:	e079      	b.n	8001d88 <HAL_ADC_ConfigChannel+0x1c0>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2210      	movs	r2, #16
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d000      	beq.n	8001ca0 <HAL_ADC_ConfigChannel+0xd8>
 8001c9e:	e071      	b.n	8001d84 <HAL_ADC_ConfigChannel+0x1bc>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d000      	beq.n	8001cac <HAL_ADC_ConfigChannel+0xe4>
 8001caa:	e069      	b.n	8001d80 <HAL_ADC_ConfigChannel+0x1b8>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2240      	movs	r2, #64	@ 0x40
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d000      	beq.n	8001cb8 <HAL_ADC_ConfigChannel+0xf0>
 8001cb6:	e061      	b.n	8001d7c <HAL_ADC_ConfigChannel+0x1b4>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2280      	movs	r2, #128	@ 0x80
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d000      	beq.n	8001cc4 <HAL_ADC_ConfigChannel+0xfc>
 8001cc2:	e059      	b.n	8001d78 <HAL_ADC_ConfigChannel+0x1b0>
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	2380      	movs	r3, #128	@ 0x80
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d151      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x1ac>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	2380      	movs	r3, #128	@ 0x80
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d149      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x1a8>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	2380      	movs	r3, #128	@ 0x80
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d141      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x1a4>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2380      	movs	r3, #128	@ 0x80
 8001cee:	011b      	lsls	r3, r3, #4
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d139      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x1a0>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	2380      	movs	r3, #128	@ 0x80
 8001cfa:	015b      	lsls	r3, r3, #5
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	d131      	bne.n	8001d64 <HAL_ADC_ConfigChannel+0x19c>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	2380      	movs	r3, #128	@ 0x80
 8001d06:	019b      	lsls	r3, r3, #6
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d129      	bne.n	8001d60 <HAL_ADC_ConfigChannel+0x198>
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	01db      	lsls	r3, r3, #7
 8001d14:	4013      	ands	r3, r2
 8001d16:	d121      	bne.n	8001d5c <HAL_ADC_ConfigChannel+0x194>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	4013      	ands	r3, r2
 8001d22:	d119      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x190>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	2380      	movs	r3, #128	@ 0x80
 8001d2a:	025b      	lsls	r3, r3, #9
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d111      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x18c>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	2380      	movs	r3, #128	@ 0x80
 8001d36:	029b      	lsls	r3, r3, #10
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d109      	bne.n	8001d50 <HAL_ADC_ConfigChannel+0x188>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	2380      	movs	r3, #128	@ 0x80
 8001d42:	02db      	lsls	r3, r3, #11
 8001d44:	4013      	ands	r3, r2
 8001d46:	d001      	beq.n	8001d4c <HAL_ADC_ConfigChannel+0x184>
 8001d48:	2312      	movs	r3, #18
 8001d4a:	e024      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	e022      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d50:	2311      	movs	r3, #17
 8001d52:	e020      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d54:	2310      	movs	r3, #16
 8001d56:	e01e      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d58:	230f      	movs	r3, #15
 8001d5a:	e01c      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d5c:	230e      	movs	r3, #14
 8001d5e:	e01a      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d60:	230d      	movs	r3, #13
 8001d62:	e018      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d64:	230c      	movs	r3, #12
 8001d66:	e016      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d68:	230b      	movs	r3, #11
 8001d6a:	e014      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d6c:	230a      	movs	r3, #10
 8001d6e:	e012      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d70:	2309      	movs	r3, #9
 8001d72:	e010      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d74:	2308      	movs	r3, #8
 8001d76:	e00e      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d78:	2307      	movs	r3, #7
 8001d7a:	e00c      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d7c:	2306      	movs	r3, #6
 8001d7e:	e00a      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d80:	2305      	movs	r3, #5
 8001d82:	e008      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d84:	2304      	movs	r3, #4
 8001d86:	e006      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e004      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	e002      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d90:	2301      	movs	r3, #1
 8001d92:	e000      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x1ce>
 8001d94:	2300      	movs	r3, #0
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	6852      	ldr	r2, [r2, #4]
 8001d9a:	201f      	movs	r0, #31
 8001d9c:	4002      	ands	r2, r0
 8001d9e:	4093      	lsls	r3, r2
 8001da0:	000a      	movs	r2, r1
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	69db      	ldr	r3, [r3, #28]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d808      	bhi.n	8001dca <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	6859      	ldr	r1, [r3, #4]
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	001a      	movs	r2, r3
 8001dc6:	f7ff fb29 	bl	800141c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6818      	ldr	r0, [r3, #0]
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	6819      	ldr	r1, [r3, #0]
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	001a      	movs	r2, r3
 8001dd8:	f7ff fb64 	bl	80014a4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	db00      	blt.n	8001de6 <HAL_ADC_ConfigChannel+0x21e>
 8001de4:	e0bc      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001de6:	4b50      	ldr	r3, [pc, #320]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001de8:	0018      	movs	r0, r3
 8001dea:	f7ff fac5 	bl	8001378 <LL_ADC_GetCommonPathInternalCh>
 8001dee:	0003      	movs	r3, r0
 8001df0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a4d      	ldr	r2, [pc, #308]	@ (8001f2c <HAL_ADC_ConfigChannel+0x364>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d122      	bne.n	8001e42 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	2380      	movs	r3, #128	@ 0x80
 8001e00:	041b      	lsls	r3, r3, #16
 8001e02:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e04:	d11d      	bne.n	8001e42 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	2280      	movs	r2, #128	@ 0x80
 8001e0a:	0412      	lsls	r2, r2, #16
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	4a46      	ldr	r2, [pc, #280]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001e10:	0019      	movs	r1, r3
 8001e12:	0010      	movs	r0, r2
 8001e14:	f7ff fa9c 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e18:	4b45      	ldr	r3, [pc, #276]	@ (8001f30 <HAL_ADC_ConfigChannel+0x368>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4945      	ldr	r1, [pc, #276]	@ (8001f34 <HAL_ADC_ConfigChannel+0x36c>)
 8001e1e:	0018      	movs	r0, r3
 8001e20:	f7fe f96e 	bl	8000100 <__udivsi3>
 8001e24:	0003      	movs	r3, r0
 8001e26:	1c5a      	adds	r2, r3, #1
 8001e28:	0013      	movs	r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	189b      	adds	r3, r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e32:	e002      	b.n	8001e3a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1f9      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e40:	e08e      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a3c      	ldr	r2, [pc, #240]	@ (8001f38 <HAL_ADC_ConfigChannel+0x370>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d10e      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	2380      	movs	r3, #128	@ 0x80
 8001e50:	045b      	lsls	r3, r3, #17
 8001e52:	4013      	ands	r3, r2
 8001e54:	d109      	bne.n	8001e6a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	2280      	movs	r2, #128	@ 0x80
 8001e5a:	0452      	lsls	r2, r2, #17
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	4a32      	ldr	r2, [pc, #200]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001e60:	0019      	movs	r1, r3
 8001e62:	0010      	movs	r0, r2
 8001e64:	f7ff fa74 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 8001e68:	e07a      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a33      	ldr	r2, [pc, #204]	@ (8001f3c <HAL_ADC_ConfigChannel+0x374>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d000      	beq.n	8001e76 <HAL_ADC_ConfigChannel+0x2ae>
 8001e74:	e074      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	2380      	movs	r3, #128	@ 0x80
 8001e7a:	03db      	lsls	r3, r3, #15
 8001e7c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001e7e:	d000      	beq.n	8001e82 <HAL_ADC_ConfigChannel+0x2ba>
 8001e80:	e06e      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	2280      	movs	r2, #128	@ 0x80
 8001e86:	03d2      	lsls	r2, r2, #15
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	4a27      	ldr	r2, [pc, #156]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001e8c:	0019      	movs	r1, r3
 8001e8e:	0010      	movs	r0, r2
 8001e90:	f7ff fa5e 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 8001e94:	e064      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	691a      	ldr	r2, [r3, #16]
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	061b      	lsls	r3, r3, #24
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d004      	beq.n	8001eac <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8001f24 <HAL_ADC_ConfigChannel+0x35c>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d107      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	0019      	movs	r1, r3
 8001eb6:	0010      	movs	r0, r2
 8001eb8:	f7ff fae1 	bl	800147e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	da4d      	bge.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ec4:	4b18      	ldr	r3, [pc, #96]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	f7ff fa56 	bl	8001378 <LL_ADC_GetCommonPathInternalCh>
 8001ecc:	0003      	movs	r3, r0
 8001ece:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a15      	ldr	r2, [pc, #84]	@ (8001f2c <HAL_ADC_ConfigChannel+0x364>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d108      	bne.n	8001eec <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	4a18      	ldr	r2, [pc, #96]	@ (8001f40 <HAL_ADC_ConfigChannel+0x378>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	4a11      	ldr	r2, [pc, #68]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001ee2:	0019      	movs	r1, r3
 8001ee4:	0010      	movs	r0, r2
 8001ee6:	f7ff fa33 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 8001eea:	e039      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a11      	ldr	r2, [pc, #68]	@ (8001f38 <HAL_ADC_ConfigChannel+0x370>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d108      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4a12      	ldr	r2, [pc, #72]	@ (8001f44 <HAL_ADC_ConfigChannel+0x37c>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001efe:	0019      	movs	r1, r3
 8001f00:	0010      	movs	r0, r2
 8001f02:	f7ff fa25 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 8001f06:	e02b      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f3c <HAL_ADC_ConfigChannel+0x374>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d126      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	4a0c      	ldr	r2, [pc, #48]	@ (8001f48 <HAL_ADC_ConfigChannel+0x380>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	4a03      	ldr	r2, [pc, #12]	@ (8001f28 <HAL_ADC_ConfigChannel+0x360>)
 8001f1a:	0019      	movs	r1, r3
 8001f1c:	0010      	movs	r0, r2
 8001f1e:	f7ff fa17 	bl	8001350 <LL_ADC_SetCommonPathInternalCh>
 8001f22:	e01d      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x398>
 8001f24:	80000004 	.word	0x80000004
 8001f28:	40012708 	.word	0x40012708
 8001f2c:	b0001000 	.word	0xb0001000
 8001f30:	20000000 	.word	0x20000000
 8001f34:	00030d40 	.word	0x00030d40
 8001f38:	b8004000 	.word	0xb8004000
 8001f3c:	b4002000 	.word	0xb4002000
 8001f40:	ff7fffff 	.word	0xff7fffff
 8001f44:	feffffff 	.word	0xfeffffff
 8001f48:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f50:	2220      	movs	r2, #32
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f58:	2317      	movs	r3, #23
 8001f5a:	18fb      	adds	r3, r7, r3
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2254      	movs	r2, #84	@ 0x54
 8001f64:	2100      	movs	r1, #0
 8001f66:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001f68:	2317      	movs	r3, #23
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	781b      	ldrb	r3, [r3, #0]
}
 8001f6e:	0018      	movs	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b006      	add	sp, #24
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			@ (mov r8, r8)

08001f78 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7ff fb3b 	bl	8001600 <LL_ADC_REG_IsConversionOngoing>
 8001f8a:	1e03      	subs	r3, r0, #0
 8001f8c:	d031      	beq.n	8001ff2 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	0018      	movs	r0, r3
 8001f94:	f7ff faff 	bl	8001596 <LL_ADC_IsDisableOngoing>
 8001f98:	1e03      	subs	r3, r0, #0
 8001f9a:	d104      	bne.n	8001fa6 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f7ff fb1b 	bl	80015dc <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fa6:	f7ff f9c9 	bl	800133c <HAL_GetTick>
 8001faa:	0003      	movs	r3, r0
 8001fac:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001fae:	e01a      	b.n	8001fe6 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001fb0:	f7ff f9c4 	bl	800133c <HAL_GetTick>
 8001fb4:	0002      	movs	r2, r0
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d913      	bls.n	8001fe6 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d00d      	beq.n	8001fe6 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fce:	2210      	movs	r2, #16
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fda:	2201      	movs	r2, #1
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e006      	b.n	8001ff4 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	2204      	movs	r2, #4
 8001fee:	4013      	ands	r3, r2
 8001ff0:	d1de      	bne.n	8001fb0 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	b004      	add	sp, #16
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	0018      	movs	r0, r3
 800200e:	f7ff fab1 	bl	8001574 <LL_ADC_IsEnabled>
 8002012:	1e03      	subs	r3, r0, #0
 8002014:	d000      	beq.n	8002018 <ADC_Enable+0x1c>
 8002016:	e069      	b.n	80020ec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	4a36      	ldr	r2, [pc, #216]	@ (80020f8 <ADC_Enable+0xfc>)
 8002020:	4013      	ands	r3, r2
 8002022:	d00d      	beq.n	8002040 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002028:	2210      	movs	r2, #16
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002034:	2201      	movs	r2, #1
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e056      	b.n	80020ee <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	0018      	movs	r0, r3
 8002046:	f7ff fa71 	bl	800152c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800204a:	4b2c      	ldr	r3, [pc, #176]	@ (80020fc <ADC_Enable+0x100>)
 800204c:	0018      	movs	r0, r3
 800204e:	f7ff f993 	bl	8001378 <LL_ADC_GetCommonPathInternalCh>
 8002052:	0002      	movs	r2, r0
 8002054:	2380      	movs	r3, #128	@ 0x80
 8002056:	041b      	lsls	r3, r3, #16
 8002058:	4013      	ands	r3, r2
 800205a:	d00f      	beq.n	800207c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800205c:	4b28      	ldr	r3, [pc, #160]	@ (8002100 <ADC_Enable+0x104>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4928      	ldr	r1, [pc, #160]	@ (8002104 <ADC_Enable+0x108>)
 8002062:	0018      	movs	r0, r3
 8002064:	f7fe f84c 	bl	8000100 <__udivsi3>
 8002068:	0003      	movs	r3, r0
 800206a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800206c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800206e:	e002      	b.n	8002076 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	3b01      	subs	r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1f9      	bne.n	8002070 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	7e5b      	ldrb	r3, [r3, #25]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d033      	beq.n	80020ec <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002084:	f7ff f95a 	bl	800133c <HAL_GetTick>
 8002088:	0003      	movs	r3, r0
 800208a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800208c:	e027      	b.n	80020de <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	0018      	movs	r0, r3
 8002094:	f7ff fa6e 	bl	8001574 <LL_ADC_IsEnabled>
 8002098:	1e03      	subs	r3, r0, #0
 800209a:	d104      	bne.n	80020a6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	0018      	movs	r0, r3
 80020a2:	f7ff fa43 	bl	800152c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020a6:	f7ff f949 	bl	800133c <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d914      	bls.n	80020de <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2201      	movs	r2, #1
 80020bc:	4013      	ands	r3, r2
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d00d      	beq.n	80020de <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c6:	2210      	movs	r2, #16
 80020c8:	431a      	orrs	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020d2:	2201      	movs	r2, #1
 80020d4:	431a      	orrs	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e007      	b.n	80020ee <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2201      	movs	r2, #1
 80020e6:	4013      	ands	r3, r2
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d1d0      	bne.n	800208e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	0018      	movs	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b004      	add	sp, #16
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	46c0      	nop			@ (mov r8, r8)
 80020f8:	80000017 	.word	0x80000017
 80020fc:	40012708 	.word	0x40012708
 8002100:	20000000 	.word	0x20000000
 8002104:	00030d40 	.word	0x00030d40

08002108 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	0018      	movs	r0, r3
 8002116:	f7ff fa3e 	bl	8001596 <LL_ADC_IsDisableOngoing>
 800211a:	0003      	movs	r3, r0
 800211c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	0018      	movs	r0, r3
 8002124:	f7ff fa26 	bl	8001574 <LL_ADC_IsEnabled>
 8002128:	1e03      	subs	r3, r0, #0
 800212a:	d046      	beq.n	80021ba <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d143      	bne.n	80021ba <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	2205      	movs	r2, #5
 800213a:	4013      	ands	r3, r2
 800213c:	2b01      	cmp	r3, #1
 800213e:	d10d      	bne.n	800215c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	0018      	movs	r0, r3
 8002146:	f7ff fa03 	bl	8001550 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2203      	movs	r2, #3
 8002150:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002152:	f7ff f8f3 	bl	800133c <HAL_GetTick>
 8002156:	0003      	movs	r3, r0
 8002158:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800215a:	e028      	b.n	80021ae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002160:	2210      	movs	r2, #16
 8002162:	431a      	orrs	r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800216c:	2201      	movs	r2, #1
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e021      	b.n	80021bc <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002178:	f7ff f8e0 	bl	800133c <HAL_GetTick>
 800217c:	0002      	movs	r2, r0
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d913      	bls.n	80021ae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2201      	movs	r2, #1
 800218e:	4013      	ands	r3, r2
 8002190:	d00d      	beq.n	80021ae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002196:	2210      	movs	r2, #16
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021a2:	2201      	movs	r2, #1
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e006      	b.n	80021bc <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2201      	movs	r2, #1
 80021b6:	4013      	ands	r3, r2
 80021b8:	d1de      	bne.n	8002178 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b004      	add	sp, #16
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021c4:	b590      	push	{r4, r7, lr}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	0002      	movs	r2, r0
 80021cc:	6039      	str	r1, [r7, #0]
 80021ce:	1dfb      	adds	r3, r7, #7
 80021d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021d2:	1dfb      	adds	r3, r7, #7
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	2b7f      	cmp	r3, #127	@ 0x7f
 80021d8:	d828      	bhi.n	800222c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021da:	4a2f      	ldr	r2, [pc, #188]	@ (8002298 <__NVIC_SetPriority+0xd4>)
 80021dc:	1dfb      	adds	r3, r7, #7
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	089b      	lsrs	r3, r3, #2
 80021e4:	33c0      	adds	r3, #192	@ 0xc0
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	589b      	ldr	r3, [r3, r2]
 80021ea:	1dfa      	adds	r2, r7, #7
 80021ec:	7812      	ldrb	r2, [r2, #0]
 80021ee:	0011      	movs	r1, r2
 80021f0:	2203      	movs	r2, #3
 80021f2:	400a      	ands	r2, r1
 80021f4:	00d2      	lsls	r2, r2, #3
 80021f6:	21ff      	movs	r1, #255	@ 0xff
 80021f8:	4091      	lsls	r1, r2
 80021fa:	000a      	movs	r2, r1
 80021fc:	43d2      	mvns	r2, r2
 80021fe:	401a      	ands	r2, r3
 8002200:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	019b      	lsls	r3, r3, #6
 8002206:	22ff      	movs	r2, #255	@ 0xff
 8002208:	401a      	ands	r2, r3
 800220a:	1dfb      	adds	r3, r7, #7
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	0018      	movs	r0, r3
 8002210:	2303      	movs	r3, #3
 8002212:	4003      	ands	r3, r0
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002218:	481f      	ldr	r0, [pc, #124]	@ (8002298 <__NVIC_SetPriority+0xd4>)
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	b25b      	sxtb	r3, r3
 8002220:	089b      	lsrs	r3, r3, #2
 8002222:	430a      	orrs	r2, r1
 8002224:	33c0      	adds	r3, #192	@ 0xc0
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800222a:	e031      	b.n	8002290 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800222c:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <__NVIC_SetPriority+0xd8>)
 800222e:	1dfb      	adds	r3, r7, #7
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	0019      	movs	r1, r3
 8002234:	230f      	movs	r3, #15
 8002236:	400b      	ands	r3, r1
 8002238:	3b08      	subs	r3, #8
 800223a:	089b      	lsrs	r3, r3, #2
 800223c:	3306      	adds	r3, #6
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	18d3      	adds	r3, r2, r3
 8002242:	3304      	adds	r3, #4
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	1dfa      	adds	r2, r7, #7
 8002248:	7812      	ldrb	r2, [r2, #0]
 800224a:	0011      	movs	r1, r2
 800224c:	2203      	movs	r2, #3
 800224e:	400a      	ands	r2, r1
 8002250:	00d2      	lsls	r2, r2, #3
 8002252:	21ff      	movs	r1, #255	@ 0xff
 8002254:	4091      	lsls	r1, r2
 8002256:	000a      	movs	r2, r1
 8002258:	43d2      	mvns	r2, r2
 800225a:	401a      	ands	r2, r3
 800225c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	019b      	lsls	r3, r3, #6
 8002262:	22ff      	movs	r2, #255	@ 0xff
 8002264:	401a      	ands	r2, r3
 8002266:	1dfb      	adds	r3, r7, #7
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	0018      	movs	r0, r3
 800226c:	2303      	movs	r3, #3
 800226e:	4003      	ands	r3, r0
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002274:	4809      	ldr	r0, [pc, #36]	@ (800229c <__NVIC_SetPriority+0xd8>)
 8002276:	1dfb      	adds	r3, r7, #7
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	001c      	movs	r4, r3
 800227c:	230f      	movs	r3, #15
 800227e:	4023      	ands	r3, r4
 8002280:	3b08      	subs	r3, #8
 8002282:	089b      	lsrs	r3, r3, #2
 8002284:	430a      	orrs	r2, r1
 8002286:	3306      	adds	r3, #6
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	18c3      	adds	r3, r0, r3
 800228c:	3304      	adds	r3, #4
 800228e:	601a      	str	r2, [r3, #0]
}
 8002290:	46c0      	nop			@ (mov r8, r8)
 8002292:	46bd      	mov	sp, r7
 8002294:	b003      	add	sp, #12
 8002296:	bd90      	pop	{r4, r7, pc}
 8002298:	e000e100 	.word	0xe000e100
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	1e5a      	subs	r2, r3, #1
 80022ac:	2380      	movs	r3, #128	@ 0x80
 80022ae:	045b      	lsls	r3, r3, #17
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d301      	bcc.n	80022b8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022b4:	2301      	movs	r3, #1
 80022b6:	e010      	b.n	80022da <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022b8:	4b0a      	ldr	r3, [pc, #40]	@ (80022e4 <SysTick_Config+0x44>)
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	3a01      	subs	r2, #1
 80022be:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022c0:	2301      	movs	r3, #1
 80022c2:	425b      	negs	r3, r3
 80022c4:	2103      	movs	r1, #3
 80022c6:	0018      	movs	r0, r3
 80022c8:	f7ff ff7c 	bl	80021c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022cc:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <SysTick_Config+0x44>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022d2:	4b04      	ldr	r3, [pc, #16]	@ (80022e4 <SysTick_Config+0x44>)
 80022d4:	2207      	movs	r2, #7
 80022d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022d8:	2300      	movs	r3, #0
}
 80022da:	0018      	movs	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	b002      	add	sp, #8
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	46c0      	nop			@ (mov r8, r8)
 80022e4:	e000e010 	.word	0xe000e010

080022e8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
 80022f2:	210f      	movs	r1, #15
 80022f4:	187b      	adds	r3, r7, r1
 80022f6:	1c02      	adds	r2, r0, #0
 80022f8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80022fa:	68ba      	ldr	r2, [r7, #8]
 80022fc:	187b      	adds	r3, r7, r1
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	b25b      	sxtb	r3, r3
 8002302:	0011      	movs	r1, r2
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff ff5d 	bl	80021c4 <__NVIC_SetPriority>
}
 800230a:	46c0      	nop			@ (mov r8, r8)
 800230c:	46bd      	mov	sp, r7
 800230e:	b004      	add	sp, #16
 8002310:	bd80      	pop	{r7, pc}

08002312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	0018      	movs	r0, r3
 800231e:	f7ff ffbf 	bl	80022a0 <SysTick_Config>
 8002322:	0003      	movs	r3, r0
}
 8002324:	0018      	movs	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002336:	2300      	movs	r3, #0
 8002338:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800233a:	e147      	b.n	80025cc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2101      	movs	r1, #1
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4091      	lsls	r1, r2
 8002346:	000a      	movs	r2, r1
 8002348:	4013      	ands	r3, r2
 800234a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d100      	bne.n	8002354 <HAL_GPIO_Init+0x28>
 8002352:	e138      	b.n	80025c6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2203      	movs	r2, #3
 800235a:	4013      	ands	r3, r2
 800235c:	2b01      	cmp	r3, #1
 800235e:	d005      	beq.n	800236c <HAL_GPIO_Init+0x40>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2203      	movs	r2, #3
 8002366:	4013      	ands	r3, r2
 8002368:	2b02      	cmp	r3, #2
 800236a:	d130      	bne.n	80023ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	2203      	movs	r2, #3
 8002378:	409a      	lsls	r2, r3
 800237a:	0013      	movs	r3, r2
 800237c:	43da      	mvns	r2, r3
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68da      	ldr	r2, [r3, #12]
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	409a      	lsls	r2, r3
 800238e:	0013      	movs	r3, r2
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4313      	orrs	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023a2:	2201      	movs	r2, #1
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
 80023a8:	0013      	movs	r3, r2
 80023aa:	43da      	mvns	r2, r3
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4013      	ands	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	091b      	lsrs	r3, r3, #4
 80023b8:	2201      	movs	r2, #1
 80023ba:	401a      	ands	r2, r3
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	409a      	lsls	r2, r3
 80023c0:	0013      	movs	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2203      	movs	r2, #3
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d017      	beq.n	800240a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	2203      	movs	r2, #3
 80023e6:	409a      	lsls	r2, r3
 80023e8:	0013      	movs	r3, r2
 80023ea:	43da      	mvns	r2, r3
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4013      	ands	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	409a      	lsls	r2, r3
 80023fc:	0013      	movs	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2203      	movs	r2, #3
 8002410:	4013      	ands	r3, r2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d123      	bne.n	800245e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	08da      	lsrs	r2, r3, #3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3208      	adds	r2, #8
 800241e:	0092      	lsls	r2, r2, #2
 8002420:	58d3      	ldr	r3, [r2, r3]
 8002422:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	2207      	movs	r2, #7
 8002428:	4013      	ands	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	220f      	movs	r2, #15
 800242e:	409a      	lsls	r2, r3
 8002430:	0013      	movs	r3, r2
 8002432:	43da      	mvns	r2, r3
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4013      	ands	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	691a      	ldr	r2, [r3, #16]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	2107      	movs	r1, #7
 8002442:	400b      	ands	r3, r1
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	409a      	lsls	r2, r3
 8002448:	0013      	movs	r3, r2
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	08da      	lsrs	r2, r3, #3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3208      	adds	r2, #8
 8002458:	0092      	lsls	r2, r2, #2
 800245a:	6939      	ldr	r1, [r7, #16]
 800245c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	2203      	movs	r2, #3
 800246a:	409a      	lsls	r2, r3
 800246c:	0013      	movs	r3, r2
 800246e:	43da      	mvns	r2, r3
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	4013      	ands	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2203      	movs	r2, #3
 800247c:	401a      	ands	r2, r3
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	409a      	lsls	r2, r3
 8002484:	0013      	movs	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	23c0      	movs	r3, #192	@ 0xc0
 8002498:	029b      	lsls	r3, r3, #10
 800249a:	4013      	ands	r3, r2
 800249c:	d100      	bne.n	80024a0 <HAL_GPIO_Init+0x174>
 800249e:	e092      	b.n	80025c6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80024a0:	4a50      	ldr	r2, [pc, #320]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	089b      	lsrs	r3, r3, #2
 80024a6:	3318      	adds	r3, #24
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	589b      	ldr	r3, [r3, r2]
 80024ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2203      	movs	r2, #3
 80024b2:	4013      	ands	r3, r2
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	220f      	movs	r2, #15
 80024b8:	409a      	lsls	r2, r3
 80024ba:	0013      	movs	r3, r2
 80024bc:	43da      	mvns	r2, r3
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	4013      	ands	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	23a0      	movs	r3, #160	@ 0xa0
 80024c8:	05db      	lsls	r3, r3, #23
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d013      	beq.n	80024f6 <HAL_GPIO_Init+0x1ca>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a45      	ldr	r2, [pc, #276]	@ (80025e8 <HAL_GPIO_Init+0x2bc>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d00d      	beq.n	80024f2 <HAL_GPIO_Init+0x1c6>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a44      	ldr	r2, [pc, #272]	@ (80025ec <HAL_GPIO_Init+0x2c0>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d007      	beq.n	80024ee <HAL_GPIO_Init+0x1c2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a43      	ldr	r2, [pc, #268]	@ (80025f0 <HAL_GPIO_Init+0x2c4>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d101      	bne.n	80024ea <HAL_GPIO_Init+0x1be>
 80024e6:	2303      	movs	r3, #3
 80024e8:	e006      	b.n	80024f8 <HAL_GPIO_Init+0x1cc>
 80024ea:	2305      	movs	r3, #5
 80024ec:	e004      	b.n	80024f8 <HAL_GPIO_Init+0x1cc>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_Init+0x1cc>
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <HAL_GPIO_Init+0x1cc>
 80024f6:	2300      	movs	r3, #0
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	2103      	movs	r1, #3
 80024fc:	400a      	ands	r2, r1
 80024fe:	00d2      	lsls	r2, r2, #3
 8002500:	4093      	lsls	r3, r2
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4313      	orrs	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002508:	4936      	ldr	r1, [pc, #216]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	089b      	lsrs	r3, r3, #2
 800250e:	3318      	adds	r3, #24
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002516:	4b33      	ldr	r3, [pc, #204]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	43da      	mvns	r2, r3
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4013      	ands	r3, r2
 8002524:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	2380      	movs	r3, #128	@ 0x80
 800252c:	035b      	lsls	r3, r3, #13
 800252e:	4013      	ands	r3, r2
 8002530:	d003      	beq.n	800253a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4313      	orrs	r3, r2
 8002538:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800253a:	4b2a      	ldr	r3, [pc, #168]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002540:	4b28      	ldr	r3, [pc, #160]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	43da      	mvns	r2, r3
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4013      	ands	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	2380      	movs	r3, #128	@ 0x80
 8002556:	039b      	lsls	r3, r3, #14
 8002558:	4013      	ands	r3, r2
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800255c:	693a      	ldr	r2, [r7, #16]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002564:	4b1f      	ldr	r3, [pc, #124]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800256a:	4a1e      	ldr	r2, [pc, #120]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 800256c:	2384      	movs	r3, #132	@ 0x84
 800256e:	58d3      	ldr	r3, [r2, r3]
 8002570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	43da      	mvns	r2, r3
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4013      	ands	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	2380      	movs	r3, #128	@ 0x80
 8002582:	029b      	lsls	r3, r3, #10
 8002584:	4013      	ands	r3, r2
 8002586:	d003      	beq.n	8002590 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002590:	4914      	ldr	r1, [pc, #80]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 8002592:	2284      	movs	r2, #132	@ 0x84
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002598:	4a12      	ldr	r2, [pc, #72]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 800259a:	2380      	movs	r3, #128	@ 0x80
 800259c:	58d3      	ldr	r3, [r2, r3]
 800259e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	43da      	mvns	r2, r3
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	4013      	ands	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	2380      	movs	r3, #128	@ 0x80
 80025b0:	025b      	lsls	r3, r3, #9
 80025b2:	4013      	ands	r3, r2
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025be:	4909      	ldr	r1, [pc, #36]	@ (80025e4 <HAL_GPIO_Init+0x2b8>)
 80025c0:	2280      	movs	r2, #128	@ 0x80
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	3301      	adds	r3, #1
 80025ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	40da      	lsrs	r2, r3
 80025d4:	1e13      	subs	r3, r2, #0
 80025d6:	d000      	beq.n	80025da <HAL_GPIO_Init+0x2ae>
 80025d8:	e6b0      	b.n	800233c <HAL_GPIO_Init+0x10>
  }
}
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	46c0      	nop			@ (mov r8, r8)
 80025de:	46bd      	mov	sp, r7
 80025e0:	b006      	add	sp, #24
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40021800 	.word	0x40021800
 80025e8:	50000400 	.word	0x50000400
 80025ec:	50000800 	.word	0x50000800
 80025f0:	50000c00 	.word	0x50000c00

080025f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	000a      	movs	r2, r1
 80025fe:	1cbb      	adds	r3, r7, #2
 8002600:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	1cba      	adds	r2, r7, #2
 8002608:	8812      	ldrh	r2, [r2, #0]
 800260a:	4013      	ands	r3, r2
 800260c:	d004      	beq.n	8002618 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800260e:	230f      	movs	r3, #15
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
 8002616:	e003      	b.n	8002620 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002618:	230f      	movs	r3, #15
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002620:	230f      	movs	r3, #15
 8002622:	18fb      	adds	r3, r7, r3
 8002624:	781b      	ldrb	r3, [r3, #0]
}
 8002626:	0018      	movs	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	b004      	add	sp, #16
 800262c:	bd80      	pop	{r7, pc}

0800262e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	0008      	movs	r0, r1
 8002638:	0011      	movs	r1, r2
 800263a:	1cbb      	adds	r3, r7, #2
 800263c:	1c02      	adds	r2, r0, #0
 800263e:	801a      	strh	r2, [r3, #0]
 8002640:	1c7b      	adds	r3, r7, #1
 8002642:	1c0a      	adds	r2, r1, #0
 8002644:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002646:	1c7b      	adds	r3, r7, #1
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d004      	beq.n	8002658 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800264e:	1cbb      	adds	r3, r7, #2
 8002650:	881a      	ldrh	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002656:	e003      	b.n	8002660 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002658:	1cbb      	adds	r3, r7, #2
 800265a:	881a      	ldrh	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002660:	46c0      	nop			@ (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b002      	add	sp, #8
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002670:	4b19      	ldr	r3, [pc, #100]	@ (80026d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a19      	ldr	r2, [pc, #100]	@ (80026dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002676:	4013      	ands	r3, r2
 8002678:	0019      	movs	r1, r3
 800267a:	4b17      	ldr	r3, [pc, #92]	@ (80026d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	430a      	orrs	r2, r1
 8002680:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	2380      	movs	r3, #128	@ 0x80
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	429a      	cmp	r2, r3
 800268a:	d11f      	bne.n	80026cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	0013      	movs	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	189b      	adds	r3, r3, r2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	4912      	ldr	r1, [pc, #72]	@ (80026e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800269a:	0018      	movs	r0, r3
 800269c:	f7fd fd30 	bl	8000100 <__udivsi3>
 80026a0:	0003      	movs	r3, r0
 80026a2:	3301      	adds	r3, #1
 80026a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026a6:	e008      	b.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3b01      	subs	r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	e001      	b.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e009      	b.n	80026ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026ba:	4b07      	ldr	r3, [pc, #28]	@ (80026d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80026bc:	695a      	ldr	r2, [r3, #20]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	401a      	ands	r2, r3
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d0ed      	beq.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	0018      	movs	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b004      	add	sp, #16
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			@ (mov r8, r8)
 80026d8:	40007000 	.word	0x40007000
 80026dc:	fffff9ff 	.word	0xfffff9ff
 80026e0:	20000000 	.word	0x20000000
 80026e4:	000f4240 	.word	0x000f4240

080026e8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80026ec:	4b03      	ldr	r3, [pc, #12]	@ (80026fc <LL_RCC_GetAPB1Prescaler+0x14>)
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	23e0      	movs	r3, #224	@ 0xe0
 80026f2:	01db      	lsls	r3, r3, #7
 80026f4:	4013      	ands	r3, r2
}
 80026f6:	0018      	movs	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40021000 	.word	0x40021000

08002700 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b088      	sub	sp, #32
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e2f3      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2201      	movs	r2, #1
 8002718:	4013      	ands	r3, r2
 800271a:	d100      	bne.n	800271e <HAL_RCC_OscConfig+0x1e>
 800271c:	e07c      	b.n	8002818 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800271e:	4bc3      	ldr	r3, [pc, #780]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002720:	689b      	ldr	r3, [r3, #8]
 8002722:	2238      	movs	r2, #56	@ 0x38
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002728:	4bc0      	ldr	r3, [pc, #768]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	2203      	movs	r2, #3
 800272e:	4013      	ands	r3, r2
 8002730:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2b10      	cmp	r3, #16
 8002736:	d102      	bne.n	800273e <HAL_RCC_OscConfig+0x3e>
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	2b03      	cmp	r3, #3
 800273c:	d002      	beq.n	8002744 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	2b08      	cmp	r3, #8
 8002742:	d10b      	bne.n	800275c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002744:	4bb9      	ldr	r3, [pc, #740]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2380      	movs	r3, #128	@ 0x80
 800274a:	029b      	lsls	r3, r3, #10
 800274c:	4013      	ands	r3, r2
 800274e:	d062      	beq.n	8002816 <HAL_RCC_OscConfig+0x116>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d15e      	bne.n	8002816 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e2ce      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685a      	ldr	r2, [r3, #4]
 8002760:	2380      	movs	r3, #128	@ 0x80
 8002762:	025b      	lsls	r3, r3, #9
 8002764:	429a      	cmp	r2, r3
 8002766:	d107      	bne.n	8002778 <HAL_RCC_OscConfig+0x78>
 8002768:	4bb0      	ldr	r3, [pc, #704]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4baf      	ldr	r3, [pc, #700]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800276e:	2180      	movs	r1, #128	@ 0x80
 8002770:	0249      	lsls	r1, r1, #9
 8002772:	430a      	orrs	r2, r1
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	e020      	b.n	80027ba <HAL_RCC_OscConfig+0xba>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	23a0      	movs	r3, #160	@ 0xa0
 800277e:	02db      	lsls	r3, r3, #11
 8002780:	429a      	cmp	r2, r3
 8002782:	d10e      	bne.n	80027a2 <HAL_RCC_OscConfig+0xa2>
 8002784:	4ba9      	ldr	r3, [pc, #676]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	4ba8      	ldr	r3, [pc, #672]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800278a:	2180      	movs	r1, #128	@ 0x80
 800278c:	02c9      	lsls	r1, r1, #11
 800278e:	430a      	orrs	r2, r1
 8002790:	601a      	str	r2, [r3, #0]
 8002792:	4ba6      	ldr	r3, [pc, #664]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	4ba5      	ldr	r3, [pc, #660]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002798:	2180      	movs	r1, #128	@ 0x80
 800279a:	0249      	lsls	r1, r1, #9
 800279c:	430a      	orrs	r2, r1
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	e00b      	b.n	80027ba <HAL_RCC_OscConfig+0xba>
 80027a2:	4ba2      	ldr	r3, [pc, #648]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4ba1      	ldr	r3, [pc, #644]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027a8:	49a1      	ldr	r1, [pc, #644]	@ (8002a30 <HAL_RCC_OscConfig+0x330>)
 80027aa:	400a      	ands	r2, r1
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	4b9f      	ldr	r3, [pc, #636]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b9e      	ldr	r3, [pc, #632]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027b4:	499f      	ldr	r1, [pc, #636]	@ (8002a34 <HAL_RCC_OscConfig+0x334>)
 80027b6:	400a      	ands	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d014      	beq.n	80027ec <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c2:	f7fe fdbb 	bl	800133c <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7fe fdb6 	bl	800133c <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	@ 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e28d      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027de:	4b93      	ldr	r3, [pc, #588]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2380      	movs	r3, #128	@ 0x80
 80027e4:	029b      	lsls	r3, r3, #10
 80027e6:	4013      	ands	r3, r2
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0xcc>
 80027ea:	e015      	b.n	8002818 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ec:	f7fe fda6 	bl	800133c <HAL_GetTick>
 80027f0:	0003      	movs	r3, r0
 80027f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f6:	f7fe fda1 	bl	800133c <HAL_GetTick>
 80027fa:	0002      	movs	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b64      	cmp	r3, #100	@ 0x64
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e278      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002808:	4b88      	ldr	r3, [pc, #544]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	029b      	lsls	r3, r3, #10
 8002810:	4013      	ands	r3, r2
 8002812:	d1f0      	bne.n	80027f6 <HAL_RCC_OscConfig+0xf6>
 8002814:	e000      	b.n	8002818 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002816:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2202      	movs	r2, #2
 800281e:	4013      	ands	r3, r2
 8002820:	d100      	bne.n	8002824 <HAL_RCC_OscConfig+0x124>
 8002822:	e099      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002824:	4b81      	ldr	r3, [pc, #516]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2238      	movs	r2, #56	@ 0x38
 800282a:	4013      	ands	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800282e:	4b7f      	ldr	r3, [pc, #508]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	2203      	movs	r2, #3
 8002834:	4013      	ands	r3, r2
 8002836:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	2b10      	cmp	r3, #16
 800283c:	d102      	bne.n	8002844 <HAL_RCC_OscConfig+0x144>
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2b02      	cmp	r3, #2
 8002842:	d002      	beq.n	800284a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d135      	bne.n	80028b6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800284a:	4b78      	ldr	r3, [pc, #480]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	2380      	movs	r3, #128	@ 0x80
 8002850:	00db      	lsls	r3, r3, #3
 8002852:	4013      	ands	r3, r2
 8002854:	d005      	beq.n	8002862 <HAL_RCC_OscConfig+0x162>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e24b      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002862:	4b72      	ldr	r3, [pc, #456]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	4a74      	ldr	r2, [pc, #464]	@ (8002a38 <HAL_RCC_OscConfig+0x338>)
 8002868:	4013      	ands	r3, r2
 800286a:	0019      	movs	r1, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	021a      	lsls	r2, r3, #8
 8002872:	4b6e      	ldr	r3, [pc, #440]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002874:	430a      	orrs	r2, r1
 8002876:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d112      	bne.n	80028a4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800287e:	4b6b      	ldr	r3, [pc, #428]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a6e      	ldr	r2, [pc, #440]	@ (8002a3c <HAL_RCC_OscConfig+0x33c>)
 8002884:	4013      	ands	r3, r2
 8002886:	0019      	movs	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	4b67      	ldr	r3, [pc, #412]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800288e:	430a      	orrs	r2, r1
 8002890:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002892:	4b66      	ldr	r3, [pc, #408]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	0adb      	lsrs	r3, r3, #11
 8002898:	2207      	movs	r2, #7
 800289a:	4013      	ands	r3, r2
 800289c:	4a68      	ldr	r2, [pc, #416]	@ (8002a40 <HAL_RCC_OscConfig+0x340>)
 800289e:	40da      	lsrs	r2, r3
 80028a0:	4b68      	ldr	r3, [pc, #416]	@ (8002a44 <HAL_RCC_OscConfig+0x344>)
 80028a2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80028a4:	4b68      	ldr	r3, [pc, #416]	@ (8002a48 <HAL_RCC_OscConfig+0x348>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	0018      	movs	r0, r3
 80028aa:	f7fe fceb 	bl	8001284 <HAL_InitTick>
 80028ae:	1e03      	subs	r3, r0, #0
 80028b0:	d051      	beq.n	8002956 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e221      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d030      	beq.n	8002920 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80028be:	4b5b      	ldr	r3, [pc, #364]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a5e      	ldr	r2, [pc, #376]	@ (8002a3c <HAL_RCC_OscConfig+0x33c>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	0019      	movs	r1, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	4b57      	ldr	r3, [pc, #348]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028ce:	430a      	orrs	r2, r1
 80028d0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80028d2:	4b56      	ldr	r3, [pc, #344]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	4b55      	ldr	r3, [pc, #340]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028d8:	2180      	movs	r1, #128	@ 0x80
 80028da:	0049      	lsls	r1, r1, #1
 80028dc:	430a      	orrs	r2, r1
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fd2c 	bl	800133c <HAL_GetTick>
 80028e4:	0003      	movs	r3, r0
 80028e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ea:	f7fe fd27 	bl	800133c <HAL_GetTick>
 80028ee:	0002      	movs	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e1fe      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2380      	movs	r3, #128	@ 0x80
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	4013      	ands	r3, r2
 8002906:	d0f0      	beq.n	80028ea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002908:	4b48      	ldr	r3, [pc, #288]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a38 <HAL_RCC_OscConfig+0x338>)
 800290e:	4013      	ands	r3, r2
 8002910:	0019      	movs	r1, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	021a      	lsls	r2, r3, #8
 8002918:	4b44      	ldr	r3, [pc, #272]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800291a:	430a      	orrs	r2, r1
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	e01b      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002920:	4b42      	ldr	r3, [pc, #264]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b41      	ldr	r3, [pc, #260]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002926:	4949      	ldr	r1, [pc, #292]	@ (8002a4c <HAL_RCC_OscConfig+0x34c>)
 8002928:	400a      	ands	r2, r1
 800292a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292c:	f7fe fd06 	bl	800133c <HAL_GetTick>
 8002930:	0003      	movs	r3, r0
 8002932:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002936:	f7fe fd01 	bl	800133c <HAL_GetTick>
 800293a:	0002      	movs	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e1d8      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002948:	4b38      	ldr	r3, [pc, #224]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	2380      	movs	r3, #128	@ 0x80
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4013      	ands	r3, r2
 8002952:	d1f0      	bne.n	8002936 <HAL_RCC_OscConfig+0x236>
 8002954:	e000      	b.n	8002958 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002956:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2208      	movs	r2, #8
 800295e:	4013      	ands	r3, r2
 8002960:	d047      	beq.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002962:	4b32      	ldr	r3, [pc, #200]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2238      	movs	r2, #56	@ 0x38
 8002968:	4013      	ands	r3, r2
 800296a:	2b18      	cmp	r3, #24
 800296c:	d10a      	bne.n	8002984 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800296e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002972:	2202      	movs	r2, #2
 8002974:	4013      	ands	r3, r2
 8002976:	d03c      	beq.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d138      	bne.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e1ba      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d019      	beq.n	80029c0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800298c:	4b27      	ldr	r3, [pc, #156]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 800298e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002990:	4b26      	ldr	r3, [pc, #152]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002992:	2101      	movs	r1, #1
 8002994:	430a      	orrs	r2, r1
 8002996:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7fe fcd0 	bl	800133c <HAL_GetTick>
 800299c:	0003      	movs	r3, r0
 800299e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a2:	f7fe fccb 	bl	800133c <HAL_GetTick>
 80029a6:	0002      	movs	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e1a2      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029b4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	2202      	movs	r2, #2
 80029ba:	4013      	ands	r3, r2
 80029bc:	d0f1      	beq.n	80029a2 <HAL_RCC_OscConfig+0x2a2>
 80029be:	e018      	b.n	80029f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80029c0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80029c4:	4b19      	ldr	r3, [pc, #100]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029c6:	2101      	movs	r1, #1
 80029c8:	438a      	bics	r2, r1
 80029ca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029cc:	f7fe fcb6 	bl	800133c <HAL_GetTick>
 80029d0:	0003      	movs	r3, r0
 80029d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d6:	f7fe fcb1 	bl	800133c <HAL_GetTick>
 80029da:	0002      	movs	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e188      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029e8:	4b10      	ldr	r3, [pc, #64]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 80029ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ec:	2202      	movs	r2, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	d1f1      	bne.n	80029d6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2204      	movs	r2, #4
 80029f8:	4013      	ands	r3, r2
 80029fa:	d100      	bne.n	80029fe <HAL_RCC_OscConfig+0x2fe>
 80029fc:	e0c6      	b.n	8002b8c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029fe:	231f      	movs	r3, #31
 8002a00:	18fb      	adds	r3, r7, r3
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002a06:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	2238      	movs	r2, #56	@ 0x38
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	2b20      	cmp	r3, #32
 8002a10:	d11e      	bne.n	8002a50 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002a12:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <HAL_RCC_OscConfig+0x32c>)
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	2202      	movs	r2, #2
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d100      	bne.n	8002a1e <HAL_RCC_OscConfig+0x31e>
 8002a1c:	e0b6      	b.n	8002b8c <HAL_RCC_OscConfig+0x48c>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d000      	beq.n	8002a28 <HAL_RCC_OscConfig+0x328>
 8002a26:	e0b1      	b.n	8002b8c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e166      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	fffeffff 	.word	0xfffeffff
 8002a34:	fffbffff 	.word	0xfffbffff
 8002a38:	ffff80ff 	.word	0xffff80ff
 8002a3c:	ffffc7ff 	.word	0xffffc7ff
 8002a40:	00f42400 	.word	0x00f42400
 8002a44:	20000000 	.word	0x20000000
 8002a48:	20000004 	.word	0x20000004
 8002a4c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a50:	4bac      	ldr	r3, [pc, #688]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002a52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d101      	bne.n	8002a60 <HAL_RCC_OscConfig+0x360>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e000      	b.n	8002a62 <HAL_RCC_OscConfig+0x362>
 8002a60:	2300      	movs	r3, #0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d011      	beq.n	8002a8a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	4ba7      	ldr	r3, [pc, #668]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002a68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a6a:	4ba6      	ldr	r3, [pc, #664]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002a6c:	2180      	movs	r1, #128	@ 0x80
 8002a6e:	0549      	lsls	r1, r1, #21
 8002a70:	430a      	orrs	r2, r1
 8002a72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a74:	4ba3      	ldr	r3, [pc, #652]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002a76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a78:	2380      	movs	r3, #128	@ 0x80
 8002a7a:	055b      	lsls	r3, r3, #21
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002a82:	231f      	movs	r3, #31
 8002a84:	18fb      	adds	r3, r7, r3
 8002a86:	2201      	movs	r2, #1
 8002a88:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a8a:	4b9f      	ldr	r3, [pc, #636]	@ (8002d08 <HAL_RCC_OscConfig+0x608>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	2380      	movs	r3, #128	@ 0x80
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4013      	ands	r3, r2
 8002a94:	d11a      	bne.n	8002acc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a96:	4b9c      	ldr	r3, [pc, #624]	@ (8002d08 <HAL_RCC_OscConfig+0x608>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	4b9b      	ldr	r3, [pc, #620]	@ (8002d08 <HAL_RCC_OscConfig+0x608>)
 8002a9c:	2180      	movs	r1, #128	@ 0x80
 8002a9e:	0049      	lsls	r1, r1, #1
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002aa4:	f7fe fc4a 	bl	800133c <HAL_GetTick>
 8002aa8:	0003      	movs	r3, r0
 8002aaa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aae:	f7fe fc45 	bl	800133c <HAL_GetTick>
 8002ab2:	0002      	movs	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e11c      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ac0:	4b91      	ldr	r3, [pc, #580]	@ (8002d08 <HAL_RCC_OscConfig+0x608>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d0f0      	beq.n	8002aae <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d106      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x3e2>
 8002ad4:	4b8b      	ldr	r3, [pc, #556]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002ad6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ad8:	4b8a      	ldr	r3, [pc, #552]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002ada:	2101      	movs	r1, #1
 8002adc:	430a      	orrs	r2, r1
 8002ade:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ae0:	e01c      	b.n	8002b1c <HAL_RCC_OscConfig+0x41c>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	2b05      	cmp	r3, #5
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0x404>
 8002aea:	4b86      	ldr	r3, [pc, #536]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002aec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002aee:	4b85      	ldr	r3, [pc, #532]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002af0:	2104      	movs	r1, #4
 8002af2:	430a      	orrs	r2, r1
 8002af4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002af6:	4b83      	ldr	r3, [pc, #524]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002af8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002afa:	4b82      	ldr	r3, [pc, #520]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002afc:	2101      	movs	r1, #1
 8002afe:	430a      	orrs	r2, r1
 8002b00:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b02:	e00b      	b.n	8002b1c <HAL_RCC_OscConfig+0x41c>
 8002b04:	4b7f      	ldr	r3, [pc, #508]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b08:	4b7e      	ldr	r3, [pc, #504]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b10:	4b7c      	ldr	r3, [pc, #496]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b14:	4b7b      	ldr	r3, [pc, #492]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b16:	2104      	movs	r1, #4
 8002b18:	438a      	bics	r2, r1
 8002b1a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d014      	beq.n	8002b4e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7fe fc0a 	bl	800133c <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2c:	e009      	b.n	8002b42 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b2e:	f7fe fc05 	bl	800133c <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	4a74      	ldr	r2, [pc, #464]	@ (8002d0c <HAL_RCC_OscConfig+0x60c>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e0db      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b42:	4b70      	ldr	r3, [pc, #448]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b46:	2202      	movs	r2, #2
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCC_OscConfig+0x42e>
 8002b4c:	e013      	b.n	8002b76 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe fbf5 	bl	800133c <HAL_GetTick>
 8002b52:	0003      	movs	r3, r0
 8002b54:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b56:	e009      	b.n	8002b6c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b58:	f7fe fbf0 	bl	800133c <HAL_GetTick>
 8002b5c:	0002      	movs	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	4a6a      	ldr	r2, [pc, #424]	@ (8002d0c <HAL_RCC_OscConfig+0x60c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e0c6      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b6c:	4b65      	ldr	r3, [pc, #404]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b70:	2202      	movs	r2, #2
 8002b72:	4013      	ands	r3, r2
 8002b74:	d1f0      	bne.n	8002b58 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002b76:	231f      	movs	r3, #31
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d105      	bne.n	8002b8c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002b80:	4b60      	ldr	r3, [pc, #384]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b84:	4b5f      	ldr	r3, [pc, #380]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b86:	4962      	ldr	r1, [pc, #392]	@ (8002d10 <HAL_RCC_OscConfig+0x610>)
 8002b88:	400a      	ands	r2, r1
 8002b8a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	69db      	ldr	r3, [r3, #28]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d100      	bne.n	8002b96 <HAL_RCC_OscConfig+0x496>
 8002b94:	e0b0      	b.n	8002cf8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b96:	4b5b      	ldr	r3, [pc, #364]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	2238      	movs	r2, #56	@ 0x38
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b10      	cmp	r3, #16
 8002ba0:	d100      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x4a4>
 8002ba2:	e078      	b.n	8002c96 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d153      	bne.n	8002c54 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bac:	4b55      	ldr	r3, [pc, #340]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b54      	ldr	r3, [pc, #336]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002bb2:	4958      	ldr	r1, [pc, #352]	@ (8002d14 <HAL_RCC_OscConfig+0x614>)
 8002bb4:	400a      	ands	r2, r1
 8002bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe fbc0 	bl	800133c <HAL_GetTick>
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc2:	f7fe fbbb 	bl	800133c <HAL_GetTick>
 8002bc6:	0002      	movs	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e092      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd4:	4b4b      	ldr	r3, [pc, #300]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	049b      	lsls	r3, r3, #18
 8002bdc:	4013      	ands	r3, r2
 8002bde:	d1f0      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002be0:	4b48      	ldr	r3, [pc, #288]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	4a4c      	ldr	r2, [pc, #304]	@ (8002d18 <HAL_RCC_OscConfig+0x618>)
 8002be6:	4013      	ands	r3, r2
 8002be8:	0019      	movs	r1, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1a      	ldr	r2, [r3, #32]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf8:	021b      	lsls	r3, r3, #8
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c00:	431a      	orrs	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	431a      	orrs	r2, r3
 8002c08:	4b3e      	ldr	r3, [pc, #248]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	4b3c      	ldr	r3, [pc, #240]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c14:	2180      	movs	r1, #128	@ 0x80
 8002c16:	0449      	lsls	r1, r1, #17
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002c1c:	4b39      	ldr	r3, [pc, #228]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c1e:	68da      	ldr	r2, [r3, #12]
 8002c20:	4b38      	ldr	r3, [pc, #224]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c22:	2180      	movs	r1, #128	@ 0x80
 8002c24:	0549      	lsls	r1, r1, #21
 8002c26:	430a      	orrs	r2, r1
 8002c28:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2a:	f7fe fb87 	bl	800133c <HAL_GetTick>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c34:	f7fe fb82 	bl	800133c <HAL_GetTick>
 8002c38:	0002      	movs	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e059      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c46:	4b2f      	ldr	r3, [pc, #188]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	2380      	movs	r3, #128	@ 0x80
 8002c4c:	049b      	lsls	r3, r3, #18
 8002c4e:	4013      	ands	r3, r2
 8002c50:	d0f0      	beq.n	8002c34 <HAL_RCC_OscConfig+0x534>
 8002c52:	e051      	b.n	8002cf8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c54:	4b2b      	ldr	r3, [pc, #172]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b2a      	ldr	r3, [pc, #168]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c5a:	492e      	ldr	r1, [pc, #184]	@ (8002d14 <HAL_RCC_OscConfig+0x614>)
 8002c5c:	400a      	ands	r2, r1
 8002c5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c60:	f7fe fb6c 	bl	800133c <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c6a:	f7fe fb67 	bl	800133c <HAL_GetTick>
 8002c6e:	0002      	movs	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e03e      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c7c:	4b21      	ldr	r3, [pc, #132]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	2380      	movs	r3, #128	@ 0x80
 8002c82:	049b      	lsls	r3, r3, #18
 8002c84:	4013      	ands	r3, r2
 8002c86:	d1f0      	bne.n	8002c6a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002c88:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c8a:	68da      	ldr	r2, [r3, #12]
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002c8e:	4923      	ldr	r1, [pc, #140]	@ (8002d1c <HAL_RCC_OscConfig+0x61c>)
 8002c90:	400a      	ands	r2, r1
 8002c92:	60da      	str	r2, [r3, #12]
 8002c94:	e030      	b.n	8002cf8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	2b01      	cmp	r3, #1
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e02b      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002ca2:	4b18      	ldr	r3, [pc, #96]	@ (8002d04 <HAL_RCC_OscConfig+0x604>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2203      	movs	r2, #3
 8002cac:	401a      	ands	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d11e      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	2270      	movs	r2, #112	@ 0x70
 8002cba:	401a      	ands	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d117      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	23fe      	movs	r3, #254	@ 0xfe
 8002cc8:	01db      	lsls	r3, r3, #7
 8002cca:	401a      	ands	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d10e      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	23f8      	movs	r3, #248	@ 0xf8
 8002cda:	039b      	lsls	r3, r3, #14
 8002cdc:	401a      	ands	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d106      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	0f5b      	lsrs	r3, r3, #29
 8002cea:	075a      	lsls	r2, r3, #29
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d001      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e000      	b.n	8002cfa <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	b008      	add	sp, #32
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			@ (mov r8, r8)
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40007000 	.word	0x40007000
 8002d0c:	00001388 	.word	0x00001388
 8002d10:	efffffff 	.word	0xefffffff
 8002d14:	feffffff 	.word	0xfeffffff
 8002d18:	1fc1808c 	.word	0x1fc1808c
 8002d1c:	effefffc 	.word	0xeffefffc

08002d20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0e9      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d34:	4b76      	ldr	r3, [pc, #472]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2207      	movs	r2, #7
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	683a      	ldr	r2, [r7, #0]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d91e      	bls.n	8002d80 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d42:	4b73      	ldr	r3, [pc, #460]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2207      	movs	r2, #7
 8002d48:	4393      	bics	r3, r2
 8002d4a:	0019      	movs	r1, r3
 8002d4c:	4b70      	ldr	r3, [pc, #448]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d54:	f7fe faf2 	bl	800133c <HAL_GetTick>
 8002d58:	0003      	movs	r3, r0
 8002d5a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d5c:	e009      	b.n	8002d72 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d5e:	f7fe faed 	bl	800133c <HAL_GetTick>
 8002d62:	0002      	movs	r2, r0
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	4a6a      	ldr	r2, [pc, #424]	@ (8002f14 <HAL_RCC_ClockConfig+0x1f4>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e0ca      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d72:	4b67      	ldr	r3, [pc, #412]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2207      	movs	r2, #7
 8002d78:	4013      	ands	r3, r2
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d1ee      	bne.n	8002d5e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2202      	movs	r2, #2
 8002d86:	4013      	ands	r3, r2
 8002d88:	d015      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2204      	movs	r2, #4
 8002d90:	4013      	ands	r3, r2
 8002d92:	d006      	beq.n	8002da2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d94:	4b60      	ldr	r3, [pc, #384]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	4b5f      	ldr	r3, [pc, #380]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d9a:	21e0      	movs	r1, #224	@ 0xe0
 8002d9c:	01c9      	lsls	r1, r1, #7
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da2:	4b5d      	ldr	r3, [pc, #372]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	4a5d      	ldr	r2, [pc, #372]	@ (8002f1c <HAL_RCC_ClockConfig+0x1fc>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	4b59      	ldr	r3, [pc, #356]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002db2:	430a      	orrs	r2, r1
 8002db4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d057      	beq.n	8002e70 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d107      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dc8:	4b53      	ldr	r3, [pc, #332]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	2380      	movs	r3, #128	@ 0x80
 8002dce:	029b      	lsls	r3, r3, #10
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	d12b      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e097      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d107      	bne.n	8002df0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002de0:	4b4d      	ldr	r3, [pc, #308]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	2380      	movs	r3, #128	@ 0x80
 8002de6:	049b      	lsls	r3, r3, #18
 8002de8:	4013      	ands	r3, r2
 8002dea:	d11f      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e08b      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d107      	bne.n	8002e08 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002df8:	4b47      	ldr	r3, [pc, #284]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2380      	movs	r3, #128	@ 0x80
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	4013      	ands	r3, r2
 8002e02:	d113      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e07f      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d106      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e10:	4b41      	ldr	r3, [pc, #260]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002e12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e14:	2202      	movs	r2, #2
 8002e16:	4013      	ands	r3, r2
 8002e18:	d108      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e074      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e22:	2202      	movs	r2, #2
 8002e24:	4013      	ands	r3, r2
 8002e26:	d101      	bne.n	8002e2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e06d      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	2207      	movs	r2, #7
 8002e32:	4393      	bics	r3, r2
 8002e34:	0019      	movs	r1, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	4b37      	ldr	r3, [pc, #220]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e40:	f7fe fa7c 	bl	800133c <HAL_GetTick>
 8002e44:	0003      	movs	r3, r0
 8002e46:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e48:	e009      	b.n	8002e5e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e4a:	f7fe fa77 	bl	800133c <HAL_GetTick>
 8002e4e:	0002      	movs	r2, r0
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	4a2f      	ldr	r2, [pc, #188]	@ (8002f14 <HAL_RCC_ClockConfig+0x1f4>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e054      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	2238      	movs	r2, #56	@ 0x38
 8002e64:	401a      	ands	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d1ec      	bne.n	8002e4a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e70:	4b27      	ldr	r3, [pc, #156]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2207      	movs	r2, #7
 8002e76:	4013      	ands	r3, r2
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d21e      	bcs.n	8002ebc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e7e:	4b24      	ldr	r3, [pc, #144]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2207      	movs	r2, #7
 8002e84:	4393      	bics	r3, r2
 8002e86:	0019      	movs	r1, r3
 8002e88:	4b21      	ldr	r3, [pc, #132]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e90:	f7fe fa54 	bl	800133c <HAL_GetTick>
 8002e94:	0003      	movs	r3, r0
 8002e96:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002e98:	e009      	b.n	8002eae <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e9a:	f7fe fa4f 	bl	800133c <HAL_GetTick>
 8002e9e:	0002      	movs	r2, r0
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f14 <HAL_RCC_ClockConfig+0x1f4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e02c      	b.n	8002f08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002eae:	4b18      	ldr	r3, [pc, #96]	@ (8002f10 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2207      	movs	r2, #7
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d1ee      	bne.n	8002e9a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2204      	movs	r2, #4
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d009      	beq.n	8002eda <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ec6:	4b14      	ldr	r3, [pc, #80]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	4a15      	ldr	r2, [pc, #84]	@ (8002f20 <HAL_RCC_ClockConfig+0x200>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	0019      	movs	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002eda:	f000 f829 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8002ede:	0001      	movs	r1, r0
 8002ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <HAL_RCC_ClockConfig+0x1f8>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	0a1b      	lsrs	r3, r3, #8
 8002ee6:	220f      	movs	r2, #15
 8002ee8:	401a      	ands	r2, r3
 8002eea:	4b0e      	ldr	r3, [pc, #56]	@ (8002f24 <HAL_RCC_ClockConfig+0x204>)
 8002eec:	0092      	lsls	r2, r2, #2
 8002eee:	58d3      	ldr	r3, [r2, r3]
 8002ef0:	221f      	movs	r2, #31
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	000a      	movs	r2, r1
 8002ef6:	40da      	lsrs	r2, r3
 8002ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f28 <HAL_RCC_ClockConfig+0x208>)
 8002efa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002efc:	4b0b      	ldr	r3, [pc, #44]	@ (8002f2c <HAL_RCC_ClockConfig+0x20c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7fe f9bf 	bl	8001284 <HAL_InitTick>
 8002f06:	0003      	movs	r3, r0
}
 8002f08:	0018      	movs	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	b004      	add	sp, #16
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40022000 	.word	0x40022000
 8002f14:	00001388 	.word	0x00001388
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	fffff0ff 	.word	0xfffff0ff
 8002f20:	ffff8fff 	.word	0xffff8fff
 8002f24:	08004470 	.word	0x08004470
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	20000004 	.word	0x20000004

08002f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f36:	4b3c      	ldr	r3, [pc, #240]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2238      	movs	r2, #56	@ 0x38
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	d10f      	bne.n	8002f60 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002f40:	4b39      	ldr	r3, [pc, #228]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0adb      	lsrs	r3, r3, #11
 8002f46:	2207      	movs	r2, #7
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	0013      	movs	r3, r2
 8002f50:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002f52:	6839      	ldr	r1, [r7, #0]
 8002f54:	4835      	ldr	r0, [pc, #212]	@ (800302c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002f56:	f7fd f8d3 	bl	8000100 <__udivsi3>
 8002f5a:	0003      	movs	r3, r0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	e05d      	b.n	800301c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f60:	4b31      	ldr	r3, [pc, #196]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2238      	movs	r2, #56	@ 0x38
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b08      	cmp	r3, #8
 8002f6a:	d102      	bne.n	8002f72 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f6c:	4b30      	ldr	r3, [pc, #192]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x100>)
 8002f6e:	613b      	str	r3, [r7, #16]
 8002f70:	e054      	b.n	800301c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f72:	4b2d      	ldr	r3, [pc, #180]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2238      	movs	r2, #56	@ 0x38
 8002f78:	4013      	ands	r3, r2
 8002f7a:	2b10      	cmp	r3, #16
 8002f7c:	d138      	bne.n	8002ff0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	2203      	movs	r2, #3
 8002f84:	4013      	ands	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f88:	4b27      	ldr	r3, [pc, #156]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	091b      	lsrs	r3, r3, #4
 8002f8e:	2207      	movs	r2, #7
 8002f90:	4013      	ands	r3, r2
 8002f92:	3301      	adds	r3, #1
 8002f94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2b03      	cmp	r3, #3
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	4824      	ldr	r0, [pc, #144]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x100>)
 8002fa0:	f7fd f8ae 	bl	8000100 <__udivsi3>
 8002fa4:	0003      	movs	r3, r0
 8002fa6:	0019      	movs	r1, r3
 8002fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	0a1b      	lsrs	r3, r3, #8
 8002fae:	227f      	movs	r2, #127	@ 0x7f
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	434b      	muls	r3, r1
 8002fb4:	617b      	str	r3, [r7, #20]
        break;
 8002fb6:	e00d      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002fb8:	68b9      	ldr	r1, [r7, #8]
 8002fba:	481c      	ldr	r0, [pc, #112]	@ (800302c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002fbc:	f7fd f8a0 	bl	8000100 <__udivsi3>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	0019      	movs	r1, r3
 8002fc4:	4b18      	ldr	r3, [pc, #96]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	227f      	movs	r2, #127	@ 0x7f
 8002fcc:	4013      	ands	r3, r2
 8002fce:	434b      	muls	r3, r1
 8002fd0:	617b      	str	r3, [r7, #20]
        break;
 8002fd2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002fd4:	4b14      	ldr	r3, [pc, #80]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	0f5b      	lsrs	r3, r3, #29
 8002fda:	2207      	movs	r2, #7
 8002fdc:	4013      	ands	r3, r2
 8002fde:	3301      	adds	r3, #1
 8002fe0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	6978      	ldr	r0, [r7, #20]
 8002fe6:	f7fd f88b 	bl	8000100 <__udivsi3>
 8002fea:	0003      	movs	r3, r0
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	e015      	b.n	800301c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	2238      	movs	r2, #56	@ 0x38
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d103      	bne.n	8003004 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002ffc:	2380      	movs	r3, #128	@ 0x80
 8002ffe:	021b      	lsls	r3, r3, #8
 8003000:	613b      	str	r3, [r7, #16]
 8003002:	e00b      	b.n	800301c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003004:	4b08      	ldr	r3, [pc, #32]	@ (8003028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2238      	movs	r2, #56	@ 0x38
 800300a:	4013      	ands	r3, r2
 800300c:	2b18      	cmp	r3, #24
 800300e:	d103      	bne.n	8003018 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003010:	23fa      	movs	r3, #250	@ 0xfa
 8003012:	01db      	lsls	r3, r3, #7
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	e001      	b.n	800301c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003018:	2300      	movs	r3, #0
 800301a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800301c:	693b      	ldr	r3, [r7, #16]
}
 800301e:	0018      	movs	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	b006      	add	sp, #24
 8003024:	bd80      	pop	{r7, pc}
 8003026:	46c0      	nop			@ (mov r8, r8)
 8003028:	40021000 	.word	0x40021000
 800302c:	00f42400 	.word	0x00f42400
 8003030:	007a1200 	.word	0x007a1200

08003034 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003038:	4b02      	ldr	r3, [pc, #8]	@ (8003044 <HAL_RCC_GetHCLKFreq+0x10>)
 800303a:	681b      	ldr	r3, [r3, #0]
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	46c0      	nop			@ (mov r8, r8)
 8003044:	20000000 	.word	0x20000000

08003048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003048:	b5b0      	push	{r4, r5, r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800304c:	f7ff fff2 	bl	8003034 <HAL_RCC_GetHCLKFreq>
 8003050:	0004      	movs	r4, r0
 8003052:	f7ff fb49 	bl	80026e8 <LL_RCC_GetAPB1Prescaler>
 8003056:	0003      	movs	r3, r0
 8003058:	0b1a      	lsrs	r2, r3, #12
 800305a:	4b05      	ldr	r3, [pc, #20]	@ (8003070 <HAL_RCC_GetPCLK1Freq+0x28>)
 800305c:	0092      	lsls	r2, r2, #2
 800305e:	58d3      	ldr	r3, [r2, r3]
 8003060:	221f      	movs	r2, #31
 8003062:	4013      	ands	r3, r2
 8003064:	40dc      	lsrs	r4, r3
 8003066:	0023      	movs	r3, r4
}
 8003068:	0018      	movs	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	bdb0      	pop	{r4, r5, r7, pc}
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	080044b0 	.word	0x080044b0

08003074 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800307c:	2313      	movs	r3, #19
 800307e:	18fb      	adds	r3, r7, r3
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003084:	2312      	movs	r3, #18
 8003086:	18fb      	adds	r3, r7, r3
 8003088:	2200      	movs	r2, #0
 800308a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	2380      	movs	r3, #128	@ 0x80
 8003092:	029b      	lsls	r3, r3, #10
 8003094:	4013      	ands	r3, r2
 8003096:	d100      	bne.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003098:	e0a3      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800309a:	2011      	movs	r0, #17
 800309c:	183b      	adds	r3, r7, r0
 800309e:	2200      	movs	r2, #0
 80030a0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030a2:	4b7f      	ldr	r3, [pc, #508]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030a6:	2380      	movs	r3, #128	@ 0x80
 80030a8:	055b      	lsls	r3, r3, #21
 80030aa:	4013      	ands	r3, r2
 80030ac:	d110      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ae:	4b7c      	ldr	r3, [pc, #496]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030b2:	4b7b      	ldr	r3, [pc, #492]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030b4:	2180      	movs	r1, #128	@ 0x80
 80030b6:	0549      	lsls	r1, r1, #21
 80030b8:	430a      	orrs	r2, r1
 80030ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030bc:	4b78      	ldr	r3, [pc, #480]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	055b      	lsls	r3, r3, #21
 80030c4:	4013      	ands	r3, r2
 80030c6:	60bb      	str	r3, [r7, #8]
 80030c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ca:	183b      	adds	r3, r7, r0
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030d0:	4b74      	ldr	r3, [pc, #464]	@ (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b73      	ldr	r3, [pc, #460]	@ (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80030d6:	2180      	movs	r1, #128	@ 0x80
 80030d8:	0049      	lsls	r1, r1, #1
 80030da:	430a      	orrs	r2, r1
 80030dc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030de:	f7fe f92d 	bl	800133c <HAL_GetTick>
 80030e2:	0003      	movs	r3, r0
 80030e4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030e6:	e00b      	b.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e8:	f7fe f928 	bl	800133c <HAL_GetTick>
 80030ec:	0002      	movs	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d904      	bls.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80030f6:	2313      	movs	r3, #19
 80030f8:	18fb      	adds	r3, r7, r3
 80030fa:	2203      	movs	r2, #3
 80030fc:	701a      	strb	r2, [r3, #0]
        break;
 80030fe:	e005      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003100:	4b68      	ldr	r3, [pc, #416]	@ (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	2380      	movs	r3, #128	@ 0x80
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	4013      	ands	r3, r2
 800310a:	d0ed      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800310c:	2313      	movs	r3, #19
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d154      	bne.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003116:	4b62      	ldr	r3, [pc, #392]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003118:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800311a:	23c0      	movs	r3, #192	@ 0xc0
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4013      	ands	r3, r2
 8003120:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d019      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	429a      	cmp	r2, r3
 8003130:	d014      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003132:	4b5b      	ldr	r3, [pc, #364]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	4a5c      	ldr	r2, [pc, #368]	@ (80032a8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003138:	4013      	ands	r3, r2
 800313a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800313c:	4b58      	ldr	r3, [pc, #352]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800313e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003140:	4b57      	ldr	r3, [pc, #348]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003142:	2180      	movs	r1, #128	@ 0x80
 8003144:	0249      	lsls	r1, r1, #9
 8003146:	430a      	orrs	r2, r1
 8003148:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800314a:	4b55      	ldr	r3, [pc, #340]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800314c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800314e:	4b54      	ldr	r3, [pc, #336]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003150:	4956      	ldr	r1, [pc, #344]	@ (80032ac <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003152:	400a      	ands	r2, r1
 8003154:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003156:	4b52      	ldr	r3, [pc, #328]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	2201      	movs	r2, #1
 8003160:	4013      	ands	r3, r2
 8003162:	d016      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003164:	f7fe f8ea 	bl	800133c <HAL_GetTick>
 8003168:	0003      	movs	r3, r0
 800316a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800316c:	e00c      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800316e:	f7fe f8e5 	bl	800133c <HAL_GetTick>
 8003172:	0002      	movs	r2, r0
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	4a4d      	ldr	r2, [pc, #308]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d904      	bls.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800317e:	2313      	movs	r3, #19
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2203      	movs	r2, #3
 8003184:	701a      	strb	r2, [r3, #0]
            break;
 8003186:	e004      	b.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003188:	4b45      	ldr	r3, [pc, #276]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800318a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318c:	2202      	movs	r2, #2
 800318e:	4013      	ands	r3, r2
 8003190:	d0ed      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003192:	2313      	movs	r3, #19
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10a      	bne.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800319c:	4b40      	ldr	r3, [pc, #256]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800319e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a0:	4a41      	ldr	r2, [pc, #260]	@ (80032a8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80031a2:	4013      	ands	r3, r2
 80031a4:	0019      	movs	r1, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	695a      	ldr	r2, [r3, #20]
 80031aa:	4b3d      	ldr	r3, [pc, #244]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80031ac:	430a      	orrs	r2, r1
 80031ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80031b0:	e00c      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031b2:	2312      	movs	r3, #18
 80031b4:	18fb      	adds	r3, r7, r3
 80031b6:	2213      	movs	r2, #19
 80031b8:	18ba      	adds	r2, r7, r2
 80031ba:	7812      	ldrb	r2, [r2, #0]
 80031bc:	701a      	strb	r2, [r3, #0]
 80031be:	e005      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031c0:	2312      	movs	r3, #18
 80031c2:	18fb      	adds	r3, r7, r3
 80031c4:	2213      	movs	r2, #19
 80031c6:	18ba      	adds	r2, r7, r2
 80031c8:	7812      	ldrb	r2, [r2, #0]
 80031ca:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031cc:	2311      	movs	r3, #17
 80031ce:	18fb      	adds	r3, r7, r3
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d105      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d6:	4b32      	ldr	r3, [pc, #200]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80031d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031da:	4b31      	ldr	r3, [pc, #196]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80031dc:	4935      	ldr	r1, [pc, #212]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80031de:	400a      	ands	r2, r1
 80031e0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2201      	movs	r2, #1
 80031e8:	4013      	ands	r3, r2
 80031ea:	d009      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ec:	4b2c      	ldr	r3, [pc, #176]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80031ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031f0:	2203      	movs	r2, #3
 80031f2:	4393      	bics	r3, r2
 80031f4:	0019      	movs	r1, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685a      	ldr	r2, [r3, #4]
 80031fa:	4b29      	ldr	r3, [pc, #164]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80031fc:	430a      	orrs	r2, r1
 80031fe:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2220      	movs	r2, #32
 8003206:	4013      	ands	r3, r2
 8003208:	d009      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800320a:	4b25      	ldr	r3, [pc, #148]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800320c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800320e:	4a2a      	ldr	r2, [pc, #168]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003210:	4013      	ands	r3, r2
 8003212:	0019      	movs	r1, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	4b21      	ldr	r3, [pc, #132]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800321a:	430a      	orrs	r2, r1
 800321c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	2380      	movs	r3, #128	@ 0x80
 8003224:	01db      	lsls	r3, r3, #7
 8003226:	4013      	ands	r3, r2
 8003228:	d015      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800322a:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800322c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	0899      	lsrs	r1, r3, #2
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	691a      	ldr	r2, [r3, #16]
 8003236:	4b1a      	ldr	r3, [pc, #104]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003238:	430a      	orrs	r2, r1
 800323a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	2380      	movs	r3, #128	@ 0x80
 8003242:	05db      	lsls	r3, r3, #23
 8003244:	429a      	cmp	r2, r3
 8003246:	d106      	bne.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003248:	4b15      	ldr	r3, [pc, #84]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800324a:	68da      	ldr	r2, [r3, #12]
 800324c:	4b14      	ldr	r3, [pc, #80]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800324e:	2180      	movs	r1, #128	@ 0x80
 8003250:	0249      	lsls	r1, r1, #9
 8003252:	430a      	orrs	r2, r1
 8003254:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	4013      	ands	r3, r2
 8003260:	d016      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003262:	4b0f      	ldr	r3, [pc, #60]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003266:	4a15      	ldr	r2, [pc, #84]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003268:	4013      	ands	r3, r2
 800326a:	0019      	movs	r1, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	4b0b      	ldr	r3, [pc, #44]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003272:	430a      	orrs	r2, r1
 8003274:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	2380      	movs	r3, #128	@ 0x80
 800327c:	01db      	lsls	r3, r3, #7
 800327e:	429a      	cmp	r2, r3
 8003280:	d106      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003282:	4b07      	ldr	r3, [pc, #28]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003284:	68da      	ldr	r2, [r3, #12]
 8003286:	4b06      	ldr	r3, [pc, #24]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003288:	2180      	movs	r1, #128	@ 0x80
 800328a:	0249      	lsls	r1, r1, #9
 800328c:	430a      	orrs	r2, r1
 800328e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003290:	2312      	movs	r3, #18
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	781b      	ldrb	r3, [r3, #0]
}
 8003296:	0018      	movs	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	b006      	add	sp, #24
 800329c:	bd80      	pop	{r7, pc}
 800329e:	46c0      	nop			@ (mov r8, r8)
 80032a0:	40021000 	.word	0x40021000
 80032a4:	40007000 	.word	0x40007000
 80032a8:	fffffcff 	.word	0xfffffcff
 80032ac:	fffeffff 	.word	0xfffeffff
 80032b0:	00001388 	.word	0x00001388
 80032b4:	efffffff 	.word	0xefffffff
 80032b8:	ffffcfff 	.word	0xffffcfff
 80032bc:	ffff3fff 	.word	0xffff3fff

080032c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e0a8      	b.n	8003424 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d109      	bne.n	80032ee <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	2382      	movs	r3, #130	@ 0x82
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d009      	beq.n	80032fa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	61da      	str	r2, [r3, #28]
 80032ec:	e005      	b.n	80032fa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	225d      	movs	r2, #93	@ 0x5d
 8003304:	5c9b      	ldrb	r3, [r3, r2]
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b00      	cmp	r3, #0
 800330a:	d107      	bne.n	800331c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	225c      	movs	r2, #92	@ 0x5c
 8003310:	2100      	movs	r1, #0
 8003312:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	0018      	movs	r0, r3
 8003318:	f7fd fe9e 	bl	8001058 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	225d      	movs	r2, #93	@ 0x5d
 8003320:	2102      	movs	r1, #2
 8003322:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2140      	movs	r1, #64	@ 0x40
 8003330:	438a      	bics	r2, r1
 8003332:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	23e0      	movs	r3, #224	@ 0xe0
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	429a      	cmp	r2, r3
 800333e:	d902      	bls.n	8003346 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003340:	2300      	movs	r3, #0
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	e002      	b.n	800334c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003346:	2380      	movs	r3, #128	@ 0x80
 8003348:	015b      	lsls	r3, r3, #5
 800334a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68da      	ldr	r2, [r3, #12]
 8003350:	23f0      	movs	r3, #240	@ 0xf0
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	429a      	cmp	r2, r3
 8003356:	d008      	beq.n	800336a <HAL_SPI_Init+0xaa>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68da      	ldr	r2, [r3, #12]
 800335c:	23e0      	movs	r3, #224	@ 0xe0
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	429a      	cmp	r2, r3
 8003362:	d002      	beq.n	800336a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	2382      	movs	r3, #130	@ 0x82
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6899      	ldr	r1, [r3, #8]
 8003378:	2384      	movs	r3, #132	@ 0x84
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	400b      	ands	r3, r1
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2102      	movs	r1, #2
 8003386:	400b      	ands	r3, r1
 8003388:	431a      	orrs	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	2101      	movs	r1, #1
 8003390:	400b      	ands	r3, r1
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6999      	ldr	r1, [r3, #24]
 8003398:	2380      	movs	r3, #128	@ 0x80
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	400b      	ands	r3, r1
 800339e:	431a      	orrs	r2, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	2138      	movs	r1, #56	@ 0x38
 80033a6:	400b      	ands	r3, r1
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	2180      	movs	r1, #128	@ 0x80
 80033b0:	400b      	ands	r3, r1
 80033b2:	431a      	orrs	r2, r3
 80033b4:	0011      	movs	r1, r2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033ba:	2380      	movs	r3, #128	@ 0x80
 80033bc:	019b      	lsls	r3, r3, #6
 80033be:	401a      	ands	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	0c1b      	lsrs	r3, r3, #16
 80033ce:	2204      	movs	r2, #4
 80033d0:	401a      	ands	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	2110      	movs	r1, #16
 80033d8:	400b      	ands	r3, r1
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033e0:	2108      	movs	r1, #8
 80033e2:	400b      	ands	r3, r1
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68d9      	ldr	r1, [r3, #12]
 80033ea:	23f0      	movs	r3, #240	@ 0xf0
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	400b      	ands	r3, r1
 80033f0:	431a      	orrs	r2, r3
 80033f2:	0011      	movs	r1, r2
 80033f4:	68fa      	ldr	r2, [r7, #12]
 80033f6:	2380      	movs	r3, #128	@ 0x80
 80033f8:	015b      	lsls	r3, r3, #5
 80033fa:	401a      	ands	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	69da      	ldr	r2, [r3, #28]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4907      	ldr	r1, [pc, #28]	@ (800342c <HAL_SPI_Init+0x16c>)
 8003410:	400a      	ands	r2, r1
 8003412:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	225d      	movs	r2, #93	@ 0x5d
 800341e:	2101      	movs	r1, #1
 8003420:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	0018      	movs	r0, r3
 8003426:	46bd      	mov	sp, r7
 8003428:	b004      	add	sp, #16
 800342a:	bd80      	pop	{r7, pc}
 800342c:	fffff7ff 	.word	0xfffff7ff

08003430 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b088      	sub	sp, #32
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	603b      	str	r3, [r7, #0]
 800343c:	1dbb      	adds	r3, r7, #6
 800343e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003440:	231f      	movs	r3, #31
 8003442:	18fb      	adds	r3, r7, r3
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	225c      	movs	r2, #92	@ 0x5c
 800344c:	5c9b      	ldrb	r3, [r3, r2]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <HAL_SPI_Transmit+0x26>
 8003452:	2302      	movs	r3, #2
 8003454:	e147      	b.n	80036e6 <HAL_SPI_Transmit+0x2b6>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	225c      	movs	r2, #92	@ 0x5c
 800345a:	2101      	movs	r1, #1
 800345c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800345e:	f7fd ff6d 	bl	800133c <HAL_GetTick>
 8003462:	0003      	movs	r3, r0
 8003464:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003466:	2316      	movs	r3, #22
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	1dba      	adds	r2, r7, #6
 800346c:	8812      	ldrh	r2, [r2, #0]
 800346e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	225d      	movs	r2, #93	@ 0x5d
 8003474:	5c9b      	ldrb	r3, [r3, r2]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b01      	cmp	r3, #1
 800347a:	d004      	beq.n	8003486 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800347c:	231f      	movs	r3, #31
 800347e:	18fb      	adds	r3, r7, r3
 8003480:	2202      	movs	r2, #2
 8003482:	701a      	strb	r2, [r3, #0]
    goto error;
 8003484:	e128      	b.n	80036d8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_SPI_Transmit+0x64>
 800348c:	1dbb      	adds	r3, r7, #6
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d104      	bne.n	800349e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003494:	231f      	movs	r3, #31
 8003496:	18fb      	adds	r3, r7, r3
 8003498:	2201      	movs	r2, #1
 800349a:	701a      	strb	r2, [r3, #0]
    goto error;
 800349c:	e11c      	b.n	80036d8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	225d      	movs	r2, #93	@ 0x5d
 80034a2:	2103      	movs	r1, #3
 80034a4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1dba      	adds	r2, r7, #6
 80034b6:	8812      	ldrh	r2, [r2, #0]
 80034b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1dba      	adds	r2, r7, #6
 80034be:	8812      	ldrh	r2, [r2, #0]
 80034c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2244      	movs	r2, #68	@ 0x44
 80034cc:	2100      	movs	r1, #0
 80034ce:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2246      	movs	r2, #70	@ 0x46
 80034d4:	2100      	movs	r1, #0
 80034d6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d110      	bne.n	8003512 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2140      	movs	r1, #64	@ 0x40
 80034fc:	438a      	bics	r2, r1
 80034fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2180      	movs	r1, #128	@ 0x80
 800350c:	01c9      	lsls	r1, r1, #7
 800350e:	430a      	orrs	r2, r1
 8003510:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	2240      	movs	r2, #64	@ 0x40
 800351a:	4013      	ands	r3, r2
 800351c:	2b40      	cmp	r3, #64	@ 0x40
 800351e:	d007      	beq.n	8003530 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2140      	movs	r1, #64	@ 0x40
 800352c:	430a      	orrs	r2, r1
 800352e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	23e0      	movs	r3, #224	@ 0xe0
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	429a      	cmp	r2, r3
 800353a:	d952      	bls.n	80035e2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d004      	beq.n	800354e <HAL_SPI_Transmit+0x11e>
 8003544:	2316      	movs	r3, #22
 8003546:	18fb      	adds	r3, r7, r3
 8003548:	881b      	ldrh	r3, [r3, #0]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d143      	bne.n	80035d6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003552:	881a      	ldrh	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800355e:	1c9a      	adds	r2, r3, #2
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003572:	e030      	b.n	80035d6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	2202      	movs	r2, #2
 800357c:	4013      	ands	r3, r2
 800357e:	2b02      	cmp	r3, #2
 8003580:	d112      	bne.n	80035a8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003586:	881a      	ldrh	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003592:	1c9a      	adds	r2, r3, #2
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800359c:	b29b      	uxth	r3, r3
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035a6:	e016      	b.n	80035d6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035a8:	f7fd fec8 	bl	800133c <HAL_GetTick>
 80035ac:	0002      	movs	r2, r0
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d802      	bhi.n	80035be <HAL_SPI_Transmit+0x18e>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	3301      	adds	r3, #1
 80035bc:	d102      	bne.n	80035c4 <HAL_SPI_Transmit+0x194>
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d108      	bne.n	80035d6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80035c4:	231f      	movs	r3, #31
 80035c6:	18fb      	adds	r3, r7, r3
 80035c8:	2203      	movs	r2, #3
 80035ca:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	225d      	movs	r2, #93	@ 0x5d
 80035d0:	2101      	movs	r1, #1
 80035d2:	5499      	strb	r1, [r3, r2]
          goto error;
 80035d4:	e080      	b.n	80036d8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035da:	b29b      	uxth	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1c9      	bne.n	8003574 <HAL_SPI_Transmit+0x144>
 80035e0:	e053      	b.n	800368a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d004      	beq.n	80035f4 <HAL_SPI_Transmit+0x1c4>
 80035ea:	2316      	movs	r3, #22
 80035ec:	18fb      	adds	r3, r7, r3
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d145      	bne.n	8003680 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	330c      	adds	r3, #12
 80035fe:	7812      	ldrb	r2, [r2, #0]
 8003600:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003610:	b29b      	uxth	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800361a:	e031      	b.n	8003680 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	2202      	movs	r2, #2
 8003624:	4013      	ands	r3, r2
 8003626:	2b02      	cmp	r3, #2
 8003628:	d113      	bne.n	8003652 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	330c      	adds	r3, #12
 8003634:	7812      	ldrb	r2, [r2, #0]
 8003636:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003646:	b29b      	uxth	r3, r3
 8003648:	3b01      	subs	r3, #1
 800364a:	b29a      	uxth	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003650:	e016      	b.n	8003680 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003652:	f7fd fe73 	bl	800133c <HAL_GetTick>
 8003656:	0002      	movs	r2, r0
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d802      	bhi.n	8003668 <HAL_SPI_Transmit+0x238>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	3301      	adds	r3, #1
 8003666:	d102      	bne.n	800366e <HAL_SPI_Transmit+0x23e>
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d108      	bne.n	8003680 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800366e:	231f      	movs	r3, #31
 8003670:	18fb      	adds	r3, r7, r3
 8003672:	2203      	movs	r2, #3
 8003674:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	225d      	movs	r2, #93	@ 0x5d
 800367a:	2101      	movs	r1, #1
 800367c:	5499      	strb	r1, [r3, r2]
          goto error;
 800367e:	e02b      	b.n	80036d8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1c8      	bne.n	800361c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	6839      	ldr	r1, [r7, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	0018      	movs	r0, r3
 8003692:	f000 f95d 	bl	8003950 <SPI_EndRxTxTransaction>
 8003696:	1e03      	subs	r3, r0, #0
 8003698:	d002      	beq.n	80036a0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2220      	movs	r2, #32
 800369e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d10a      	bne.n	80036be <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036a8:	2300      	movs	r3, #0
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d004      	beq.n	80036d0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80036c6:	231f      	movs	r3, #31
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	2201      	movs	r2, #1
 80036cc:	701a      	strb	r2, [r3, #0]
 80036ce:	e003      	b.n	80036d8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	225d      	movs	r2, #93	@ 0x5d
 80036d4:	2101      	movs	r1, #1
 80036d6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	225c      	movs	r2, #92	@ 0x5c
 80036dc:	2100      	movs	r1, #0
 80036de:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80036e0:	231f      	movs	r3, #31
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	781b      	ldrb	r3, [r3, #0]
}
 80036e6:	0018      	movs	r0, r3
 80036e8:	46bd      	mov	sp, r7
 80036ea:	b008      	add	sp, #32
 80036ec:	bd80      	pop	{r7, pc}
	...

080036f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b088      	sub	sp, #32
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	1dfb      	adds	r3, r7, #7
 80036fe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003700:	f7fd fe1c 	bl	800133c <HAL_GetTick>
 8003704:	0002      	movs	r2, r0
 8003706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	18d3      	adds	r3, r2, r3
 800370e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003710:	f7fd fe14 	bl	800133c <HAL_GetTick>
 8003714:	0003      	movs	r3, r0
 8003716:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003718:	4b3a      	ldr	r3, [pc, #232]	@ (8003804 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	015b      	lsls	r3, r3, #5
 800371e:	0d1b      	lsrs	r3, r3, #20
 8003720:	69fa      	ldr	r2, [r7, #28]
 8003722:	4353      	muls	r3, r2
 8003724:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003726:	e058      	b.n	80037da <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	3301      	adds	r3, #1
 800372c:	d055      	beq.n	80037da <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800372e:	f7fd fe05 	bl	800133c <HAL_GetTick>
 8003732:	0002      	movs	r2, r0
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	429a      	cmp	r2, r3
 800373c:	d902      	bls.n	8003744 <SPI_WaitFlagStateUntilTimeout+0x54>
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d142      	bne.n	80037ca <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	21e0      	movs	r1, #224	@ 0xe0
 8003750:	438a      	bics	r2, r1
 8003752:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	685a      	ldr	r2, [r3, #4]
 8003758:	2382      	movs	r3, #130	@ 0x82
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	429a      	cmp	r2, r3
 800375e:	d113      	bne.n	8003788 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	2380      	movs	r3, #128	@ 0x80
 8003766:	021b      	lsls	r3, r3, #8
 8003768:	429a      	cmp	r2, r3
 800376a:	d005      	beq.n	8003778 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	2380      	movs	r3, #128	@ 0x80
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	429a      	cmp	r2, r3
 8003776:	d107      	bne.n	8003788 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2140      	movs	r1, #64	@ 0x40
 8003784:	438a      	bics	r2, r1
 8003786:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800378c:	2380      	movs	r3, #128	@ 0x80
 800378e:	019b      	lsls	r3, r3, #6
 8003790:	429a      	cmp	r2, r3
 8003792:	d110      	bne.n	80037b6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	491a      	ldr	r1, [pc, #104]	@ (8003808 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80037a0:	400a      	ands	r2, r1
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2180      	movs	r1, #128	@ 0x80
 80037b0:	0189      	lsls	r1, r1, #6
 80037b2:	430a      	orrs	r2, r1
 80037b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	225d      	movs	r2, #93	@ 0x5d
 80037ba:	2101      	movs	r1, #1
 80037bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	225c      	movs	r2, #92	@ 0x5c
 80037c2:	2100      	movs	r1, #0
 80037c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e017      	b.n	80037fa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d101      	bne.n	80037d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	4013      	ands	r3, r2
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	425a      	negs	r2, r3
 80037ea:	4153      	adcs	r3, r2
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	001a      	movs	r2, r3
 80037f0:	1dfb      	adds	r3, r7, #7
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d197      	bne.n	8003728 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	0018      	movs	r0, r3
 80037fc:	46bd      	mov	sp, r7
 80037fe:	b008      	add	sp, #32
 8003800:	bd80      	pop	{r7, pc}
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	20000000 	.word	0x20000000
 8003808:	ffffdfff 	.word	0xffffdfff

0800380c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b08a      	sub	sp, #40	@ 0x28
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
 8003818:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800381a:	2317      	movs	r3, #23
 800381c:	18fb      	adds	r3, r7, r3
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003822:	f7fd fd8b 	bl	800133c <HAL_GetTick>
 8003826:	0002      	movs	r2, r0
 8003828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	18d3      	adds	r3, r2, r3
 8003830:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003832:	f7fd fd83 	bl	800133c <HAL_GetTick>
 8003836:	0003      	movs	r3, r0
 8003838:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	330c      	adds	r3, #12
 8003840:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003842:	4b41      	ldr	r3, [pc, #260]	@ (8003948 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	0013      	movs	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	189b      	adds	r3, r3, r2
 800384c:	00da      	lsls	r2, r3, #3
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	0d1b      	lsrs	r3, r3, #20
 8003852:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003854:	4353      	muls	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003858:	e068      	b.n	800392c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	23c0      	movs	r3, #192	@ 0xc0
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	429a      	cmp	r2, r3
 8003862:	d10a      	bne.n	800387a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d107      	bne.n	800387a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	b2da      	uxtb	r2, r3
 8003870:	2117      	movs	r1, #23
 8003872:	187b      	adds	r3, r7, r1
 8003874:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003876:	187b      	adds	r3, r7, r1
 8003878:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	3301      	adds	r3, #1
 800387e:	d055      	beq.n	800392c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003880:	f7fd fd5c 	bl	800133c <HAL_GetTick>
 8003884:	0002      	movs	r2, r0
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800388c:	429a      	cmp	r2, r3
 800388e:	d902      	bls.n	8003896 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	d142      	bne.n	800391c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	21e0      	movs	r1, #224	@ 0xe0
 80038a2:	438a      	bics	r2, r1
 80038a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	2382      	movs	r3, #130	@ 0x82
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d113      	bne.n	80038da <SPI_WaitFifoStateUntilTimeout+0xce>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	2380      	movs	r3, #128	@ 0x80
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d005      	beq.n	80038ca <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	2380      	movs	r3, #128	@ 0x80
 80038c4:	00db      	lsls	r3, r3, #3
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d107      	bne.n	80038da <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2140      	movs	r1, #64	@ 0x40
 80038d6:	438a      	bics	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038de:	2380      	movs	r3, #128	@ 0x80
 80038e0:	019b      	lsls	r3, r3, #6
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d110      	bne.n	8003908 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4916      	ldr	r1, [pc, #88]	@ (800394c <SPI_WaitFifoStateUntilTimeout+0x140>)
 80038f2:	400a      	ands	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2180      	movs	r1, #128	@ 0x80
 8003902:	0189      	lsls	r1, r1, #6
 8003904:	430a      	orrs	r2, r1
 8003906:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	225d      	movs	r2, #93	@ 0x5d
 800390c:	2101      	movs	r1, #1
 800390e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	225c      	movs	r2, #92	@ 0x5c
 8003914:	2100      	movs	r1, #0
 8003916:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e010      	b.n	800393e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003922:	2300      	movs	r3, #0
 8003924:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	3b01      	subs	r3, #1
 800392a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	4013      	ands	r3, r2
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	429a      	cmp	r2, r3
 800393a:	d18e      	bne.n	800385a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	0018      	movs	r0, r3
 8003940:	46bd      	mov	sp, r7
 8003942:	b00a      	add	sp, #40	@ 0x28
 8003944:	bd80      	pop	{r7, pc}
 8003946:	46c0      	nop			@ (mov r8, r8)
 8003948:	20000000 	.word	0x20000000
 800394c:	ffffdfff 	.word	0xffffdfff

08003950 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	23c0      	movs	r3, #192	@ 0xc0
 8003960:	0159      	lsls	r1, r3, #5
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	0013      	movs	r3, r2
 800396a:	2200      	movs	r2, #0
 800396c:	f7ff ff4e 	bl	800380c <SPI_WaitFifoStateUntilTimeout>
 8003970:	1e03      	subs	r3, r0, #0
 8003972:	d007      	beq.n	8003984 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003978:	2220      	movs	r2, #32
 800397a:	431a      	orrs	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e027      	b.n	80039d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	0013      	movs	r3, r2
 800398e:	2200      	movs	r2, #0
 8003990:	2180      	movs	r1, #128	@ 0x80
 8003992:	f7ff fead 	bl	80036f0 <SPI_WaitFlagStateUntilTimeout>
 8003996:	1e03      	subs	r3, r0, #0
 8003998:	d007      	beq.n	80039aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399e:	2220      	movs	r2, #32
 80039a0:	431a      	orrs	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e014      	b.n	80039d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	23c0      	movs	r3, #192	@ 0xc0
 80039ae:	00d9      	lsls	r1, r3, #3
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	0013      	movs	r3, r2
 80039b8:	2200      	movs	r2, #0
 80039ba:	f7ff ff27 	bl	800380c <SPI_WaitFifoStateUntilTimeout>
 80039be:	1e03      	subs	r3, r0, #0
 80039c0:	d007      	beq.n	80039d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039c6:	2220      	movs	r2, #32
 80039c8:	431a      	orrs	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e000      	b.n	80039d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	0018      	movs	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b004      	add	sp, #16
 80039da:	bd80      	pop	{r7, pc}

080039dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e046      	b.n	8003a7c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2288      	movs	r2, #136	@ 0x88
 80039f2:	589b      	ldr	r3, [r3, r2]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d107      	bne.n	8003a08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2284      	movs	r2, #132	@ 0x84
 80039fc:	2100      	movs	r1, #0
 80039fe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	0018      	movs	r0, r3
 8003a04:	f7fd fb74 	bl	80010f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2288      	movs	r2, #136	@ 0x88
 8003a0c:	2124      	movs	r1, #36	@ 0x24
 8003a0e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	438a      	bics	r2, r1
 8003a1e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f000 f996 	bl	8003d5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	0018      	movs	r0, r3
 8003a34:	f000 f828 	bl	8003a88 <UART_SetConfig>
 8003a38:	0003      	movs	r3, r0
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d101      	bne.n	8003a42 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e01c      	b.n	8003a7c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	490d      	ldr	r1, [pc, #52]	@ (8003a84 <HAL_UART_Init+0xa8>)
 8003a4e:	400a      	ands	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	212a      	movs	r1, #42	@ 0x2a
 8003a5e:	438a      	bics	r2, r1
 8003a60:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	0018      	movs	r0, r3
 8003a76:	f000 fa25 	bl	8003ec4 <UART_CheckIdleState>
 8003a7a:	0003      	movs	r3, r0
}
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	b002      	add	sp, #8
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	ffffb7ff 	.word	0xffffb7ff

08003a88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b088      	sub	sp, #32
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a90:	231a      	movs	r3, #26
 8003a92:	18fb      	adds	r3, r7, r3
 8003a94:	2200      	movs	r2, #0
 8003a96:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689a      	ldr	r2, [r3, #8]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	69db      	ldr	r3, [r3, #28]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4aa1      	ldr	r2, [pc, #644]	@ (8003d3c <UART_SetConfig+0x2b4>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	0019      	movs	r1, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	69fa      	ldr	r2, [r7, #28]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	4a9c      	ldr	r2, [pc, #624]	@ (8003d40 <UART_SetConfig+0x2b8>)
 8003ace:	4013      	ands	r3, r2
 8003ad0:	0019      	movs	r1, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68da      	ldr	r2, [r3, #12]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	69fa      	ldr	r2, [r7, #28]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	4a93      	ldr	r2, [pc, #588]	@ (8003d44 <UART_SetConfig+0x2bc>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	0019      	movs	r1, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	69fa      	ldr	r2, [r7, #28]
 8003b00:	430a      	orrs	r2, r1
 8003b02:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0a:	220f      	movs	r2, #15
 8003b0c:	4393      	bics	r3, r2
 8003b0e:	0019      	movs	r1, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a89      	ldr	r2, [pc, #548]	@ (8003d48 <UART_SetConfig+0x2c0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d127      	bne.n	8003b76 <UART_SetConfig+0xee>
 8003b26:	4b89      	ldr	r3, [pc, #548]	@ (8003d4c <UART_SetConfig+0x2c4>)
 8003b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d017      	beq.n	8003b62 <UART_SetConfig+0xda>
 8003b32:	d81b      	bhi.n	8003b6c <UART_SetConfig+0xe4>
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d00a      	beq.n	8003b4e <UART_SetConfig+0xc6>
 8003b38:	d818      	bhi.n	8003b6c <UART_SetConfig+0xe4>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <UART_SetConfig+0xbc>
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d00a      	beq.n	8003b58 <UART_SetConfig+0xd0>
 8003b42:	e013      	b.n	8003b6c <UART_SetConfig+0xe4>
 8003b44:	231b      	movs	r3, #27
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]
 8003b4c:	e021      	b.n	8003b92 <UART_SetConfig+0x10a>
 8003b4e:	231b      	movs	r3, #27
 8003b50:	18fb      	adds	r3, r7, r3
 8003b52:	2202      	movs	r2, #2
 8003b54:	701a      	strb	r2, [r3, #0]
 8003b56:	e01c      	b.n	8003b92 <UART_SetConfig+0x10a>
 8003b58:	231b      	movs	r3, #27
 8003b5a:	18fb      	adds	r3, r7, r3
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	701a      	strb	r2, [r3, #0]
 8003b60:	e017      	b.n	8003b92 <UART_SetConfig+0x10a>
 8003b62:	231b      	movs	r3, #27
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	2208      	movs	r2, #8
 8003b68:	701a      	strb	r2, [r3, #0]
 8003b6a:	e012      	b.n	8003b92 <UART_SetConfig+0x10a>
 8003b6c:	231b      	movs	r3, #27
 8003b6e:	18fb      	adds	r3, r7, r3
 8003b70:	2210      	movs	r2, #16
 8003b72:	701a      	strb	r2, [r3, #0]
 8003b74:	e00d      	b.n	8003b92 <UART_SetConfig+0x10a>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a75      	ldr	r2, [pc, #468]	@ (8003d50 <UART_SetConfig+0x2c8>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d104      	bne.n	8003b8a <UART_SetConfig+0x102>
 8003b80:	231b      	movs	r3, #27
 8003b82:	18fb      	adds	r3, r7, r3
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
 8003b88:	e003      	b.n	8003b92 <UART_SetConfig+0x10a>
 8003b8a:	231b      	movs	r3, #27
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	2210      	movs	r2, #16
 8003b90:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	69da      	ldr	r2, [r3, #28]
 8003b96:	2380      	movs	r3, #128	@ 0x80
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d000      	beq.n	8003ba0 <UART_SetConfig+0x118>
 8003b9e:	e065      	b.n	8003c6c <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8003ba0:	231b      	movs	r3, #27
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d015      	beq.n	8003bd6 <UART_SetConfig+0x14e>
 8003baa:	dc18      	bgt.n	8003bde <UART_SetConfig+0x156>
 8003bac:	2b04      	cmp	r3, #4
 8003bae:	d00d      	beq.n	8003bcc <UART_SetConfig+0x144>
 8003bb0:	dc15      	bgt.n	8003bde <UART_SetConfig+0x156>
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <UART_SetConfig+0x134>
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d005      	beq.n	8003bc6 <UART_SetConfig+0x13e>
 8003bba:	e010      	b.n	8003bde <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bbc:	f7ff fa44 	bl	8003048 <HAL_RCC_GetPCLK1Freq>
 8003bc0:	0003      	movs	r3, r0
 8003bc2:	617b      	str	r3, [r7, #20]
        break;
 8003bc4:	e012      	b.n	8003bec <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003bc6:	4b63      	ldr	r3, [pc, #396]	@ (8003d54 <UART_SetConfig+0x2cc>)
 8003bc8:	617b      	str	r3, [r7, #20]
        break;
 8003bca:	e00f      	b.n	8003bec <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bcc:	f7ff f9b0 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8003bd0:	0003      	movs	r3, r0
 8003bd2:	617b      	str	r3, [r7, #20]
        break;
 8003bd4:	e00a      	b.n	8003bec <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bd6:	2380      	movs	r3, #128	@ 0x80
 8003bd8:	021b      	lsls	r3, r3, #8
 8003bda:	617b      	str	r3, [r7, #20]
        break;
 8003bdc:	e006      	b.n	8003bec <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003be2:	231a      	movs	r3, #26
 8003be4:	18fb      	adds	r3, r7, r3
 8003be6:	2201      	movs	r2, #1
 8003be8:	701a      	strb	r2, [r3, #0]
        break;
 8003bea:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d100      	bne.n	8003bf4 <UART_SetConfig+0x16c>
 8003bf2:	e08d      	b.n	8003d10 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bf8:	4b57      	ldr	r3, [pc, #348]	@ (8003d58 <UART_SetConfig+0x2d0>)
 8003bfa:	0052      	lsls	r2, r2, #1
 8003bfc:	5ad3      	ldrh	r3, [r2, r3]
 8003bfe:	0019      	movs	r1, r3
 8003c00:	6978      	ldr	r0, [r7, #20]
 8003c02:	f7fc fa7d 	bl	8000100 <__udivsi3>
 8003c06:	0003      	movs	r3, r0
 8003c08:	005a      	lsls	r2, r3, #1
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	085b      	lsrs	r3, r3, #1
 8003c10:	18d2      	adds	r2, r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	0019      	movs	r1, r3
 8003c18:	0010      	movs	r0, r2
 8003c1a:	f7fc fa71 	bl	8000100 <__udivsi3>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	2b0f      	cmp	r3, #15
 8003c26:	d91c      	bls.n	8003c62 <UART_SetConfig+0x1da>
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	2380      	movs	r3, #128	@ 0x80
 8003c2c:	025b      	lsls	r3, r3, #9
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d217      	bcs.n	8003c62 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	200e      	movs	r0, #14
 8003c38:	183b      	adds	r3, r7, r0
 8003c3a:	210f      	movs	r1, #15
 8003c3c:	438a      	bics	r2, r1
 8003c3e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	085b      	lsrs	r3, r3, #1
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	2207      	movs	r2, #7
 8003c48:	4013      	ands	r3, r2
 8003c4a:	b299      	uxth	r1, r3
 8003c4c:	183b      	adds	r3, r7, r0
 8003c4e:	183a      	adds	r2, r7, r0
 8003c50:	8812      	ldrh	r2, [r2, #0]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	183a      	adds	r2, r7, r0
 8003c5c:	8812      	ldrh	r2, [r2, #0]
 8003c5e:	60da      	str	r2, [r3, #12]
 8003c60:	e056      	b.n	8003d10 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003c62:	231a      	movs	r3, #26
 8003c64:	18fb      	adds	r3, r7, r3
 8003c66:	2201      	movs	r2, #1
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	e051      	b.n	8003d10 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c6c:	231b      	movs	r3, #27
 8003c6e:	18fb      	adds	r3, r7, r3
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b08      	cmp	r3, #8
 8003c74:	d015      	beq.n	8003ca2 <UART_SetConfig+0x21a>
 8003c76:	dc18      	bgt.n	8003caa <UART_SetConfig+0x222>
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d00d      	beq.n	8003c98 <UART_SetConfig+0x210>
 8003c7c:	dc15      	bgt.n	8003caa <UART_SetConfig+0x222>
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <UART_SetConfig+0x200>
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d005      	beq.n	8003c92 <UART_SetConfig+0x20a>
 8003c86:	e010      	b.n	8003caa <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c88:	f7ff f9de 	bl	8003048 <HAL_RCC_GetPCLK1Freq>
 8003c8c:	0003      	movs	r3, r0
 8003c8e:	617b      	str	r3, [r7, #20]
        break;
 8003c90:	e012      	b.n	8003cb8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c92:	4b30      	ldr	r3, [pc, #192]	@ (8003d54 <UART_SetConfig+0x2cc>)
 8003c94:	617b      	str	r3, [r7, #20]
        break;
 8003c96:	e00f      	b.n	8003cb8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c98:	f7ff f94a 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8003c9c:	0003      	movs	r3, r0
 8003c9e:	617b      	str	r3, [r7, #20]
        break;
 8003ca0:	e00a      	b.n	8003cb8 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ca2:	2380      	movs	r3, #128	@ 0x80
 8003ca4:	021b      	lsls	r3, r3, #8
 8003ca6:	617b      	str	r3, [r7, #20]
        break;
 8003ca8:	e006      	b.n	8003cb8 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003cae:	231a      	movs	r3, #26
 8003cb0:	18fb      	adds	r3, r7, r3
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	701a      	strb	r2, [r3, #0]
        break;
 8003cb6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d028      	beq.n	8003d10 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cc2:	4b25      	ldr	r3, [pc, #148]	@ (8003d58 <UART_SetConfig+0x2d0>)
 8003cc4:	0052      	lsls	r2, r2, #1
 8003cc6:	5ad3      	ldrh	r3, [r2, r3]
 8003cc8:	0019      	movs	r1, r3
 8003cca:	6978      	ldr	r0, [r7, #20]
 8003ccc:	f7fc fa18 	bl	8000100 <__udivsi3>
 8003cd0:	0003      	movs	r3, r0
 8003cd2:	001a      	movs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	085b      	lsrs	r3, r3, #1
 8003cda:	18d2      	adds	r2, r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	0010      	movs	r0, r2
 8003ce4:	f7fc fa0c 	bl	8000100 <__udivsi3>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	2b0f      	cmp	r3, #15
 8003cf0:	d90a      	bls.n	8003d08 <UART_SetConfig+0x280>
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	2380      	movs	r3, #128	@ 0x80
 8003cf6:	025b      	lsls	r3, r3, #9
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d205      	bcs.n	8003d08 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	60da      	str	r2, [r3, #12]
 8003d06:	e003      	b.n	8003d10 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003d08:	231a      	movs	r3, #26
 8003d0a:	18fb      	adds	r3, r7, r3
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	226a      	movs	r2, #106	@ 0x6a
 8003d14:	2101      	movs	r1, #1
 8003d16:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2268      	movs	r2, #104	@ 0x68
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003d2c:	231a      	movs	r3, #26
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	781b      	ldrb	r3, [r3, #0]
}
 8003d32:	0018      	movs	r0, r3
 8003d34:	46bd      	mov	sp, r7
 8003d36:	b008      	add	sp, #32
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	46c0      	nop			@ (mov r8, r8)
 8003d3c:	cfff69f3 	.word	0xcfff69f3
 8003d40:	ffffcfff 	.word	0xffffcfff
 8003d44:	11fff4ff 	.word	0x11fff4ff
 8003d48:	40013800 	.word	0x40013800
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	40004400 	.word	0x40004400
 8003d54:	00f42400 	.word	0x00f42400
 8003d58:	080044d0 	.word	0x080044d0

08003d5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d68:	2208      	movs	r2, #8
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	d00b      	beq.n	8003d86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	4a4a      	ldr	r2, [pc, #296]	@ (8003ea0 <UART_AdvFeatureConfig+0x144>)
 8003d76:	4013      	ands	r3, r2
 8003d78:	0019      	movs	r1, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	d00b      	beq.n	8003da8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	4a43      	ldr	r2, [pc, #268]	@ (8003ea4 <UART_AdvFeatureConfig+0x148>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	0019      	movs	r1, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dac:	2202      	movs	r2, #2
 8003dae:	4013      	ands	r3, r2
 8003db0:	d00b      	beq.n	8003dca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ea8 <UART_AdvFeatureConfig+0x14c>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	0019      	movs	r1, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dce:	2204      	movs	r2, #4
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	d00b      	beq.n	8003dec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	4a34      	ldr	r2, [pc, #208]	@ (8003eac <UART_AdvFeatureConfig+0x150>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	0019      	movs	r1, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df0:	2210      	movs	r2, #16
 8003df2:	4013      	ands	r3, r2
 8003df4:	d00b      	beq.n	8003e0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	4a2c      	ldr	r2, [pc, #176]	@ (8003eb0 <UART_AdvFeatureConfig+0x154>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	0019      	movs	r1, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e12:	2220      	movs	r2, #32
 8003e14:	4013      	ands	r3, r2
 8003e16:	d00b      	beq.n	8003e30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	4a25      	ldr	r2, [pc, #148]	@ (8003eb4 <UART_AdvFeatureConfig+0x158>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	0019      	movs	r1, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e34:	2240      	movs	r2, #64	@ 0x40
 8003e36:	4013      	ands	r3, r2
 8003e38:	d01d      	beq.n	8003e76 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb8 <UART_AdvFeatureConfig+0x15c>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	0019      	movs	r1, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e56:	2380      	movs	r3, #128	@ 0x80
 8003e58:	035b      	lsls	r3, r3, #13
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d10b      	bne.n	8003e76 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	4a15      	ldr	r2, [pc, #84]	@ (8003ebc <UART_AdvFeatureConfig+0x160>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7a:	2280      	movs	r2, #128	@ 0x80
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d00b      	beq.n	8003e98 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	4a0e      	ldr	r2, [pc, #56]	@ (8003ec0 <UART_AdvFeatureConfig+0x164>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	0019      	movs	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	605a      	str	r2, [r3, #4]
  }
}
 8003e98:	46c0      	nop			@ (mov r8, r8)
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	b002      	add	sp, #8
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	ffff7fff 	.word	0xffff7fff
 8003ea4:	fffdffff 	.word	0xfffdffff
 8003ea8:	fffeffff 	.word	0xfffeffff
 8003eac:	fffbffff 	.word	0xfffbffff
 8003eb0:	ffffefff 	.word	0xffffefff
 8003eb4:	ffffdfff 	.word	0xffffdfff
 8003eb8:	ffefffff 	.word	0xffefffff
 8003ebc:	ff9fffff 	.word	0xff9fffff
 8003ec0:	fff7ffff 	.word	0xfff7ffff

08003ec4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b092      	sub	sp, #72	@ 0x48
 8003ec8:	af02      	add	r7, sp, #8
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2290      	movs	r2, #144	@ 0x90
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ed4:	f7fd fa32 	bl	800133c <HAL_GetTick>
 8003ed8:	0003      	movs	r3, r0
 8003eda:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2208      	movs	r2, #8
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	2b08      	cmp	r3, #8
 8003ee8:	d12d      	bne.n	8003f46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eec:	2280      	movs	r2, #128	@ 0x80
 8003eee:	0391      	lsls	r1, r2, #14
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4a47      	ldr	r2, [pc, #284]	@ (8004010 <UART_CheckIdleState+0x14c>)
 8003ef4:	9200      	str	r2, [sp, #0]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f000 f88e 	bl	8004018 <UART_WaitOnFlagUntilTimeout>
 8003efc:	1e03      	subs	r3, r0, #0
 8003efe:	d022      	beq.n	8003f46 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f00:	f3ef 8310 	mrs	r3, PRIMASK
 8003f04:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003f08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f10:	f383 8810 	msr	PRIMASK, r3
}
 8003f14:	46c0      	nop			@ (mov r8, r8)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2180      	movs	r1, #128	@ 0x80
 8003f22:	438a      	bics	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2c:	f383 8810 	msr	PRIMASK, r3
}
 8003f30:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2288      	movs	r2, #136	@ 0x88
 8003f36:	2120      	movs	r1, #32
 8003f38:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2284      	movs	r2, #132	@ 0x84
 8003f3e:	2100      	movs	r1, #0
 8003f40:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e060      	b.n	8004008 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2204      	movs	r2, #4
 8003f4e:	4013      	ands	r3, r2
 8003f50:	2b04      	cmp	r3, #4
 8003f52:	d146      	bne.n	8003fe2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f56:	2280      	movs	r2, #128	@ 0x80
 8003f58:	03d1      	lsls	r1, r2, #15
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	4a2c      	ldr	r2, [pc, #176]	@ (8004010 <UART_CheckIdleState+0x14c>)
 8003f5e:	9200      	str	r2, [sp, #0]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f000 f859 	bl	8004018 <UART_WaitOnFlagUntilTimeout>
 8003f66:	1e03      	subs	r3, r0, #0
 8003f68:	d03b      	beq.n	8003fe2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f6e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f70:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f72:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f74:	2301      	movs	r3, #1
 8003f76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	f383 8810 	msr	PRIMASK, r3
}
 8003f7e:	46c0      	nop			@ (mov r8, r8)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4922      	ldr	r1, [pc, #136]	@ (8004014 <UART_CheckIdleState+0x150>)
 8003f8c:	400a      	ands	r2, r1
 8003f8e:	601a      	str	r2, [r3, #0]
 8003f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f383 8810 	msr	PRIMASK, r3
}
 8003f9a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f9c:	f3ef 8310 	mrs	r3, PRIMASK
 8003fa0:	61bb      	str	r3, [r7, #24]
  return(result);
 8003fa2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fa4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	f383 8810 	msr	PRIMASK, r3
}
 8003fb0:	46c0      	nop			@ (mov r8, r8)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2101      	movs	r1, #1
 8003fbe:	438a      	bics	r2, r1
 8003fc0:	609a      	str	r2, [r3, #8]
 8003fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	f383 8810 	msr	PRIMASK, r3
}
 8003fcc:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	228c      	movs	r2, #140	@ 0x8c
 8003fd2:	2120      	movs	r1, #32
 8003fd4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2284      	movs	r2, #132	@ 0x84
 8003fda:	2100      	movs	r1, #0
 8003fdc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e012      	b.n	8004008 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2288      	movs	r2, #136	@ 0x88
 8003fe6:	2120      	movs	r1, #32
 8003fe8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	228c      	movs	r2, #140	@ 0x8c
 8003fee:	2120      	movs	r1, #32
 8003ff0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2284      	movs	r2, #132	@ 0x84
 8004002:	2100      	movs	r1, #0
 8004004:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	0018      	movs	r0, r3
 800400a:	46bd      	mov	sp, r7
 800400c:	b010      	add	sp, #64	@ 0x40
 800400e:	bd80      	pop	{r7, pc}
 8004010:	01ffffff 	.word	0x01ffffff
 8004014:	fffffedf 	.word	0xfffffedf

08004018 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	603b      	str	r3, [r7, #0]
 8004024:	1dfb      	adds	r3, r7, #7
 8004026:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004028:	e051      	b.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	3301      	adds	r3, #1
 800402e:	d04e      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004030:	f7fd f984 	bl	800133c <HAL_GetTick>
 8004034:	0002      	movs	r2, r0
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	429a      	cmp	r2, r3
 800403e:	d302      	bcc.n	8004046 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e051      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2204      	movs	r2, #4
 8004052:	4013      	ands	r3, r2
 8004054:	d03b      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb6>
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2b80      	cmp	r3, #128	@ 0x80
 800405a:	d038      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb6>
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b40      	cmp	r3, #64	@ 0x40
 8004060:	d035      	beq.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	2208      	movs	r2, #8
 800406a:	4013      	ands	r3, r2
 800406c:	2b08      	cmp	r3, #8
 800406e:	d111      	bne.n	8004094 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2208      	movs	r2, #8
 8004076:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	0018      	movs	r0, r3
 800407c:	f000 f83c 	bl	80040f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2290      	movs	r2, #144	@ 0x90
 8004084:	2108      	movs	r1, #8
 8004086:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2284      	movs	r2, #132	@ 0x84
 800408c:	2100      	movs	r1, #0
 800408e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e02c      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	69da      	ldr	r2, [r3, #28]
 800409a:	2380      	movs	r3, #128	@ 0x80
 800409c:	011b      	lsls	r3, r3, #4
 800409e:	401a      	ands	r2, r3
 80040a0:	2380      	movs	r3, #128	@ 0x80
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d112      	bne.n	80040ce <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2280      	movs	r2, #128	@ 0x80
 80040ae:	0112      	lsls	r2, r2, #4
 80040b0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	0018      	movs	r0, r3
 80040b6:	f000 f81f 	bl	80040f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2290      	movs	r2, #144	@ 0x90
 80040be:	2120      	movs	r1, #32
 80040c0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2284      	movs	r2, #132	@ 0x84
 80040c6:	2100      	movs	r1, #0
 80040c8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e00f      	b.n	80040ee <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	69db      	ldr	r3, [r3, #28]
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	4013      	ands	r3, r2
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	425a      	negs	r2, r3
 80040de:	4153      	adcs	r3, r2
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	001a      	movs	r2, r3
 80040e4:	1dfb      	adds	r3, r7, #7
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d09e      	beq.n	800402a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	0018      	movs	r0, r3
 80040f0:	46bd      	mov	sp, r7
 80040f2:	b004      	add	sp, #16
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b08e      	sub	sp, #56	@ 0x38
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004100:	f3ef 8310 	mrs	r3, PRIMASK
 8004104:	617b      	str	r3, [r7, #20]
  return(result);
 8004106:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004108:	637b      	str	r3, [r7, #52]	@ 0x34
 800410a:	2301      	movs	r3, #1
 800410c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	f383 8810 	msr	PRIMASK, r3
}
 8004114:	46c0      	nop			@ (mov r8, r8)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4926      	ldr	r1, [pc, #152]	@ (80041bc <UART_EndRxTransfer+0xc4>)
 8004122:	400a      	ands	r2, r1
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004128:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	f383 8810 	msr	PRIMASK, r3
}
 8004130:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004132:	f3ef 8310 	mrs	r3, PRIMASK
 8004136:	623b      	str	r3, [r7, #32]
  return(result);
 8004138:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800413a:	633b      	str	r3, [r7, #48]	@ 0x30
 800413c:	2301      	movs	r3, #1
 800413e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	f383 8810 	msr	PRIMASK, r3
}
 8004146:	46c0      	nop			@ (mov r8, r8)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	491b      	ldr	r1, [pc, #108]	@ (80041c0 <UART_EndRxTransfer+0xc8>)
 8004154:	400a      	ands	r2, r1
 8004156:	609a      	str	r2, [r3, #8]
 8004158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415e:	f383 8810 	msr	PRIMASK, r3
}
 8004162:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004168:	2b01      	cmp	r3, #1
 800416a:	d118      	bne.n	800419e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800416c:	f3ef 8310 	mrs	r3, PRIMASK
 8004170:	60bb      	str	r3, [r7, #8]
  return(result);
 8004172:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004174:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004176:	2301      	movs	r3, #1
 8004178:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f383 8810 	msr	PRIMASK, r3
}
 8004180:	46c0      	nop			@ (mov r8, r8)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2110      	movs	r1, #16
 800418e:	438a      	bics	r2, r1
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004194:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f383 8810 	msr	PRIMASK, r3
}
 800419c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	228c      	movs	r2, #140	@ 0x8c
 80041a2:	2120      	movs	r1, #32
 80041a4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80041b2:	46c0      	nop			@ (mov r8, r8)
 80041b4:	46bd      	mov	sp, r7
 80041b6:	b00e      	add	sp, #56	@ 0x38
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	fffffedf 	.word	0xfffffedf
 80041c0:	effffffe 	.word	0xeffffffe

080041c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2284      	movs	r2, #132	@ 0x84
 80041d0:	5c9b      	ldrb	r3, [r3, r2]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d101      	bne.n	80041da <HAL_UARTEx_DisableFifoMode+0x16>
 80041d6:	2302      	movs	r3, #2
 80041d8:	e027      	b.n	800422a <HAL_UARTEx_DisableFifoMode+0x66>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2284      	movs	r2, #132	@ 0x84
 80041de:	2101      	movs	r1, #1
 80041e0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2288      	movs	r2, #136	@ 0x88
 80041e6:	2124      	movs	r1, #36	@ 0x24
 80041e8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2101      	movs	r1, #1
 80041fe:	438a      	bics	r2, r1
 8004200:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4a0b      	ldr	r2, [pc, #44]	@ (8004234 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004206:	4013      	ands	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2288      	movs	r2, #136	@ 0x88
 800421c:	2120      	movs	r1, #32
 800421e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2284      	movs	r2, #132	@ 0x84
 8004224:	2100      	movs	r1, #0
 8004226:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	0018      	movs	r0, r3
 800422c:	46bd      	mov	sp, r7
 800422e:	b004      	add	sp, #16
 8004230:	bd80      	pop	{r7, pc}
 8004232:	46c0      	nop			@ (mov r8, r8)
 8004234:	dfffffff 	.word	0xdfffffff

08004238 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2284      	movs	r2, #132	@ 0x84
 8004246:	5c9b      	ldrb	r3, [r3, r2]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800424c:	2302      	movs	r3, #2
 800424e:	e02e      	b.n	80042ae <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2284      	movs	r2, #132	@ 0x84
 8004254:	2101      	movs	r1, #1
 8004256:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2288      	movs	r2, #136	@ 0x88
 800425c:	2124      	movs	r1, #36	@ 0x24
 800425e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2101      	movs	r1, #1
 8004274:	438a      	bics	r2, r1
 8004276:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	08d9      	lsrs	r1, r3, #3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	430a      	orrs	r2, r1
 800428a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	0018      	movs	r0, r3
 8004290:	f000 f854 	bl	800433c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2288      	movs	r2, #136	@ 0x88
 80042a0:	2120      	movs	r1, #32
 80042a2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2284      	movs	r2, #132	@ 0x84
 80042a8:	2100      	movs	r1, #0
 80042aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	0018      	movs	r0, r3
 80042b0:	46bd      	mov	sp, r7
 80042b2:	b004      	add	sp, #16
 80042b4:	bd80      	pop	{r7, pc}
	...

080042b8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2284      	movs	r2, #132	@ 0x84
 80042c6:	5c9b      	ldrb	r3, [r3, r2]
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d101      	bne.n	80042d0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80042cc:	2302      	movs	r3, #2
 80042ce:	e02f      	b.n	8004330 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2284      	movs	r2, #132	@ 0x84
 80042d4:	2101      	movs	r1, #1
 80042d6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2288      	movs	r2, #136	@ 0x88
 80042dc:	2124      	movs	r1, #36	@ 0x24
 80042de:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2101      	movs	r1, #1
 80042f4:	438a      	bics	r2, r1
 80042f6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004338 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004300:	4013      	ands	r3, r2
 8004302:	0019      	movs	r1, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	430a      	orrs	r2, r1
 800430c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	0018      	movs	r0, r3
 8004312:	f000 f813 	bl	800433c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2288      	movs	r2, #136	@ 0x88
 8004322:	2120      	movs	r1, #32
 8004324:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2284      	movs	r2, #132	@ 0x84
 800432a:	2100      	movs	r1, #0
 800432c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	0018      	movs	r0, r3
 8004332:	46bd      	mov	sp, r7
 8004334:	b004      	add	sp, #16
 8004336:	bd80      	pop	{r7, pc}
 8004338:	f1ffffff 	.word	0xf1ffffff

0800433c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800433c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800433e:	b085      	sub	sp, #20
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004348:	2b00      	cmp	r3, #0
 800434a:	d108      	bne.n	800435e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	226a      	movs	r2, #106	@ 0x6a
 8004350:	2101      	movs	r1, #1
 8004352:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2268      	movs	r2, #104	@ 0x68
 8004358:	2101      	movs	r1, #1
 800435a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800435c:	e043      	b.n	80043e6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800435e:	260f      	movs	r6, #15
 8004360:	19bb      	adds	r3, r7, r6
 8004362:	2208      	movs	r2, #8
 8004364:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004366:	200e      	movs	r0, #14
 8004368:	183b      	adds	r3, r7, r0
 800436a:	2208      	movs	r2, #8
 800436c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	0e5b      	lsrs	r3, r3, #25
 8004376:	b2da      	uxtb	r2, r3
 8004378:	240d      	movs	r4, #13
 800437a:	193b      	adds	r3, r7, r4
 800437c:	2107      	movs	r1, #7
 800437e:	400a      	ands	r2, r1
 8004380:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	0f5b      	lsrs	r3, r3, #29
 800438a:	b2da      	uxtb	r2, r3
 800438c:	250c      	movs	r5, #12
 800438e:	197b      	adds	r3, r7, r5
 8004390:	2107      	movs	r1, #7
 8004392:	400a      	ands	r2, r1
 8004394:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004396:	183b      	adds	r3, r7, r0
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	197a      	adds	r2, r7, r5
 800439c:	7812      	ldrb	r2, [r2, #0]
 800439e:	4914      	ldr	r1, [pc, #80]	@ (80043f0 <UARTEx_SetNbDataToProcess+0xb4>)
 80043a0:	5c8a      	ldrb	r2, [r1, r2]
 80043a2:	435a      	muls	r2, r3
 80043a4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80043a6:	197b      	adds	r3, r7, r5
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	4a12      	ldr	r2, [pc, #72]	@ (80043f4 <UARTEx_SetNbDataToProcess+0xb8>)
 80043ac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80043ae:	0019      	movs	r1, r3
 80043b0:	f7fb ff30 	bl	8000214 <__divsi3>
 80043b4:	0003      	movs	r3, r0
 80043b6:	b299      	uxth	r1, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	226a      	movs	r2, #106	@ 0x6a
 80043bc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80043be:	19bb      	adds	r3, r7, r6
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	193a      	adds	r2, r7, r4
 80043c4:	7812      	ldrb	r2, [r2, #0]
 80043c6:	490a      	ldr	r1, [pc, #40]	@ (80043f0 <UARTEx_SetNbDataToProcess+0xb4>)
 80043c8:	5c8a      	ldrb	r2, [r1, r2]
 80043ca:	435a      	muls	r2, r3
 80043cc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80043ce:	193b      	adds	r3, r7, r4
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	4a08      	ldr	r2, [pc, #32]	@ (80043f4 <UARTEx_SetNbDataToProcess+0xb8>)
 80043d4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80043d6:	0019      	movs	r1, r3
 80043d8:	f7fb ff1c 	bl	8000214 <__divsi3>
 80043dc:	0003      	movs	r3, r0
 80043de:	b299      	uxth	r1, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2268      	movs	r2, #104	@ 0x68
 80043e4:	5299      	strh	r1, [r3, r2]
}
 80043e6:	46c0      	nop			@ (mov r8, r8)
 80043e8:	46bd      	mov	sp, r7
 80043ea:	b005      	add	sp, #20
 80043ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ee:	46c0      	nop			@ (mov r8, r8)
 80043f0:	080044e8 	.word	0x080044e8
 80043f4:	080044f0 	.word	0x080044f0

080043f8 <memset>:
 80043f8:	0003      	movs	r3, r0
 80043fa:	1882      	adds	r2, r0, r2
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d100      	bne.n	8004402 <memset+0xa>
 8004400:	4770      	bx	lr
 8004402:	7019      	strb	r1, [r3, #0]
 8004404:	3301      	adds	r3, #1
 8004406:	e7f9      	b.n	80043fc <memset+0x4>

08004408 <__libc_init_array>:
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	2600      	movs	r6, #0
 800440c:	4c0c      	ldr	r4, [pc, #48]	@ (8004440 <__libc_init_array+0x38>)
 800440e:	4d0d      	ldr	r5, [pc, #52]	@ (8004444 <__libc_init_array+0x3c>)
 8004410:	1b64      	subs	r4, r4, r5
 8004412:	10a4      	asrs	r4, r4, #2
 8004414:	42a6      	cmp	r6, r4
 8004416:	d109      	bne.n	800442c <__libc_init_array+0x24>
 8004418:	2600      	movs	r6, #0
 800441a:	f000 f819 	bl	8004450 <_init>
 800441e:	4c0a      	ldr	r4, [pc, #40]	@ (8004448 <__libc_init_array+0x40>)
 8004420:	4d0a      	ldr	r5, [pc, #40]	@ (800444c <__libc_init_array+0x44>)
 8004422:	1b64      	subs	r4, r4, r5
 8004424:	10a4      	asrs	r4, r4, #2
 8004426:	42a6      	cmp	r6, r4
 8004428:	d105      	bne.n	8004436 <__libc_init_array+0x2e>
 800442a:	bd70      	pop	{r4, r5, r6, pc}
 800442c:	00b3      	lsls	r3, r6, #2
 800442e:	58eb      	ldr	r3, [r5, r3]
 8004430:	4798      	blx	r3
 8004432:	3601      	adds	r6, #1
 8004434:	e7ee      	b.n	8004414 <__libc_init_array+0xc>
 8004436:	00b3      	lsls	r3, r6, #2
 8004438:	58eb      	ldr	r3, [r5, r3]
 800443a:	4798      	blx	r3
 800443c:	3601      	adds	r6, #1
 800443e:	e7f2      	b.n	8004426 <__libc_init_array+0x1e>
 8004440:	080044f8 	.word	0x080044f8
 8004444:	080044f8 	.word	0x080044f8
 8004448:	080044fc 	.word	0x080044fc
 800444c:	080044f8 	.word	0x080044f8

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	46c0      	nop			@ (mov r8, r8)
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
