$date
	Sat Oct 22 20:20:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#381066
b10001 &
b10001 %
1$
b10001 !
1"
#381067
0"
#381070
b110100 &
b110100 %
#381074
b11010 &
b11010 %
#381078
b1101 &
b1101 %
#381082
b101000 &
b101000 %
#381086
b10100 &
b10100 %
#381090
b1010 &
b1010 %
#381094
b101 &
b101 %
#381098
b10000 &
b10000 %
#381102
b1000 &
b1000 %
#381106
b100 &
b100 %
#381110
b10 &
b10 %
#381114
b1 &
b1 %
1#
#381118
b0 &
0#
b0 %
0$
#1397210
b10000 &
b10000 %
1$
b10000 !
1"
#1397211
0"
#1397214
b1000 &
b1000 %
#1397218
b100 &
b100 %
#1397222
b10 &
b10 %
#1397226
b1 &
b1 %
1#
#1397230
b0 &
0#
b0 %
0$
#2412933
b11101 !
1"
#2412934
b11101 &
b11101 %
1$
#2412935
0"
#2412938
b1011000 &
b1011000 %
#2412942
b101100 &
b101100 %
#2412946
b10110 &
b10110 %
#2412950
b1011 &
b1011 %
#2412954
b100010 &
b100010 %
#2412958
b10001 &
b10001 %
#2412962
b110100 &
b110100 %
#2412966
b11010 &
b11010 %
#2412970
b1101 &
b1101 %
#2412974
b101000 &
b101000 %
#2412978
b10100 &
b10100 %
#2412982
b1010 &
b1010 %
#2412986
b101 &
b101 %
#2412990
b10000 &
b10000 %
#2412994
b1000 &
b1000 %
#2412998
b100 &
b100 %
#2413002
b10 &
b10 %
#2413006
b1 &
1#
b1 %
#2413010
b0 &
b0 %
0#
0$
#4500012
