Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Nov  5 17:24:12 2025
| Host         : BOOK-Q06N8541RB running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 53
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 2          |
| PDCN-1569 | Warning  | LUT equation term check    | 10         |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#7 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#8 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#9 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#10 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_7_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_6_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_5_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0_i_4_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_in/dpram_in_addra[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_5__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_4__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_3__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/dpram_out_addrb[10]) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/FSM_sequential_c_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1 has an input control pin design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dpram_out/ram_reg_0_i_6__0_n_0) which is driven by a register (design_1_i/sa_engine_ip_0/inst/u_core/u_sa_core/dma_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
110 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb
 (the first 15 of 70 listed).
Related violations: <none>


