
ctrlMCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a5e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006e  00800060  00004a5e  00004af2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000016  008000ce  008000ce  00004b60  2**0
                  ALLOC
  3 .stab         000054b4  00000000  00000000  00004b60  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006d0d  00000000  00000000  0000a014  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00010d21  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00010e81  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00011010  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00013055  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00014156  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  000150d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  00015258  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0001551a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00015da8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 9a 00 	jmp	0x134	; 0x134 <__ctors_end>
       4:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
       8:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
       c:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      10:	0c 94 84 12 	jmp	0x2508	; 0x2508 <__vector_4>
      14:	0c 94 b7 12 	jmp	0x256e	; 0x256e <__vector_5>
      18:	0c 94 ae 0c 	jmp	0x195c	; 0x195c <__vector_6>
      1c:	0c 94 e3 10 	jmp	0x21c6	; 0x21c6 <__vector_7>
      20:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      24:	0c 94 16 11 	jmp	0x222c	; 0x222c <__vector_9>
      28:	0c 94 b3 0e 	jmp	0x1d66	; 0x1d66 <__vector_10>
      2c:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__vector_11>
      30:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      34:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      38:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      3c:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      40:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      44:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      48:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      4c:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>
      50:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__bad_interrupt>

00000054 <ioPins>:
      54:	39 00 3b 00 3a 00 00 39 00 3b 00 3a 00 01 39 00     9.;.:..9.;.:..9.
      64:	3b 00 3a 00 02 39 00 3b 00 3a 00 03 39 00 3b 00     ;.:..9.;.:..9.;.
      74:	3a 00 04 39 00 3b 00 3a 00 05 39 00 3b 00 3a 00     :..9.;.:..9.;.:.
      84:	06 39 00 3b 00 3a 00 07 36 00 38 00 37 00 00 36     .9.;.:..6.8.7..6
      94:	00 38 00 37 00 01 36 00 38 00 37 00 02 36 00 38     .8.7..6.8.7..6.8
      a4:	00 37 00 03 36 00 38 00 37 00 04 36 00 38 00 37     .7..6.8.7..6.8.7
      b4:	00 05 36 00 38 00 37 00 06 36 00 38 00 37 00 07     ..6.8.7..6.8.7..
      c4:	33 00 35 00 34 00 00 33 00 35 00 34 00 01 33 00     3.5.4..3.5.4..3.
      d4:	35 00 34 00 02 33 00 35 00 34 00 03 33 00 35 00     5.4..3.5.4..3.5.
      e4:	34 00 04 33 00 35 00 34 00 05 33 00 35 00 34 00     4..3.5.4..3.5.4.
      f4:	06 33 00 35 00 34 00 07 30 00 32 00 31 00 00 30     .3.5.4..0.2.1..0
     104:	00 32 00 31 00 01 30 00 32 00 31 00 02 30 00 32     .2.1..0.2.1..0.2
     114:	00 31 00 03 30 00 32 00 31 00 04 30 00 32 00 31     .1..0.2.1..0.2.1
     124:	00 05 30 00 32 00 31 00 06 30 00 32 00 31 00 07     ..0.2.1..0.2.1..

00000134 <__ctors_end>:
     134:	11 24       	eor	r1, r1
     136:	1f be       	out	0x3f, r1	; 63
     138:	cf e5       	ldi	r28, 0x5F	; 95
     13a:	d8 e0       	ldi	r29, 0x08	; 8
     13c:	de bf       	out	0x3e, r29	; 62
     13e:	cd bf       	out	0x3d, r28	; 61

00000140 <__do_copy_data>:
     140:	10 e0       	ldi	r17, 0x00	; 0
     142:	a0 e6       	ldi	r26, 0x60	; 96
     144:	b0 e0       	ldi	r27, 0x00	; 0
     146:	ee e5       	ldi	r30, 0x5E	; 94
     148:	fa e4       	ldi	r31, 0x4A	; 74
     14a:	02 c0       	rjmp	.+4      	; 0x150 <.do_copy_data_start>

0000014c <.do_copy_data_loop>:
     14c:	05 90       	lpm	r0, Z+
     14e:	0d 92       	st	X+, r0

00000150 <.do_copy_data_start>:
     150:	ae 3c       	cpi	r26, 0xCE	; 206
     152:	b1 07       	cpc	r27, r17
     154:	d9 f7       	brne	.-10     	; 0x14c <.do_copy_data_loop>

00000156 <__do_clear_bss>:
     156:	10 e0       	ldi	r17, 0x00	; 0
     158:	ae ec       	ldi	r26, 0xCE	; 206
     15a:	b0 e0       	ldi	r27, 0x00	; 0
     15c:	01 c0       	rjmp	.+2      	; 0x160 <.do_clear_bss_start>

0000015e <.do_clear_bss_loop>:
     15e:	1d 92       	st	X+, r1

00000160 <.do_clear_bss_start>:
     160:	a4 3e       	cpi	r26, 0xE4	; 228
     162:	b1 07       	cpc	r27, r17
     164:	e1 f7       	brne	.-8      	; 0x15e <.do_clear_bss_loop>
     166:	0e 94 02 24 	call	0x4804	; 0x4804 <main>
     16a:	0c 94 2d 25 	jmp	0x4a5a	; 0x4a5a <_exit>

0000016e <__bad_interrupt>:
     16e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000172 <__fixunssfsi>:
     172:	ef 92       	push	r14
     174:	ff 92       	push	r15
     176:	0f 93       	push	r16
     178:	1f 93       	push	r17
     17a:	7b 01       	movw	r14, r22
     17c:	8c 01       	movw	r16, r24
     17e:	20 e0       	ldi	r18, 0x00	; 0
     180:	30 e0       	ldi	r19, 0x00	; 0
     182:	40 e0       	ldi	r20, 0x00	; 0
     184:	5f e4       	ldi	r21, 0x4F	; 79
     186:	0e 94 65 04 	call	0x8ca	; 0x8ca <__gesf2>
     18a:	88 23       	and	r24, r24
     18c:	8c f0       	brlt	.+34     	; 0x1b0 <__fixunssfsi+0x3e>
     18e:	c8 01       	movw	r24, r16
     190:	b7 01       	movw	r22, r14
     192:	20 e0       	ldi	r18, 0x00	; 0
     194:	30 e0       	ldi	r19, 0x00	; 0
     196:	40 e0       	ldi	r20, 0x00	; 0
     198:	5f e4       	ldi	r21, 0x4F	; 79
     19a:	0e 94 31 02 	call	0x462	; 0x462 <__subsf3>
     19e:	0e 94 c5 04 	call	0x98a	; 0x98a <__fixsfsi>
     1a2:	9b 01       	movw	r18, r22
     1a4:	ac 01       	movw	r20, r24
     1a6:	20 50       	subi	r18, 0x00	; 0
     1a8:	30 40       	sbci	r19, 0x00	; 0
     1aa:	40 40       	sbci	r20, 0x00	; 0
     1ac:	50 48       	sbci	r21, 0x80	; 128
     1ae:	06 c0       	rjmp	.+12     	; 0x1bc <__fixunssfsi+0x4a>
     1b0:	c8 01       	movw	r24, r16
     1b2:	b7 01       	movw	r22, r14
     1b4:	0e 94 c5 04 	call	0x98a	; 0x98a <__fixsfsi>
     1b8:	9b 01       	movw	r18, r22
     1ba:	ac 01       	movw	r20, r24
     1bc:	b9 01       	movw	r22, r18
     1be:	ca 01       	movw	r24, r20
     1c0:	1f 91       	pop	r17
     1c2:	0f 91       	pop	r16
     1c4:	ff 90       	pop	r15
     1c6:	ef 90       	pop	r14
     1c8:	08 95       	ret

000001ca <_fpadd_parts>:
     1ca:	a0 e0       	ldi	r26, 0x00	; 0
     1cc:	b0 e0       	ldi	r27, 0x00	; 0
     1ce:	eb ee       	ldi	r30, 0xEB	; 235
     1d0:	f0 e0       	ldi	r31, 0x00	; 0
     1d2:	0c 94 c5 24 	jmp	0x498a	; 0x498a <__prologue_saves__>
     1d6:	dc 01       	movw	r26, r24
     1d8:	2b 01       	movw	r4, r22
     1da:	fa 01       	movw	r30, r20
     1dc:	9c 91       	ld	r25, X
     1de:	92 30       	cpi	r25, 0x02	; 2
     1e0:	08 f4       	brcc	.+2      	; 0x1e4 <_fpadd_parts+0x1a>
     1e2:	39 c1       	rjmp	.+626    	; 0x456 <_fpadd_parts+0x28c>
     1e4:	eb 01       	movw	r28, r22
     1e6:	88 81       	ld	r24, Y
     1e8:	82 30       	cpi	r24, 0x02	; 2
     1ea:	08 f4       	brcc	.+2      	; 0x1ee <_fpadd_parts+0x24>
     1ec:	33 c1       	rjmp	.+614    	; 0x454 <_fpadd_parts+0x28a>
     1ee:	94 30       	cpi	r25, 0x04	; 4
     1f0:	69 f4       	brne	.+26     	; 0x20c <_fpadd_parts+0x42>
     1f2:	84 30       	cpi	r24, 0x04	; 4
     1f4:	09 f0       	breq	.+2      	; 0x1f8 <_fpadd_parts+0x2e>
     1f6:	2f c1       	rjmp	.+606    	; 0x456 <_fpadd_parts+0x28c>
     1f8:	11 96       	adiw	r26, 0x01	; 1
     1fa:	9c 91       	ld	r25, X
     1fc:	11 97       	sbiw	r26, 0x01	; 1
     1fe:	89 81       	ldd	r24, Y+1	; 0x01
     200:	98 17       	cp	r25, r24
     202:	09 f4       	brne	.+2      	; 0x206 <_fpadd_parts+0x3c>
     204:	28 c1       	rjmp	.+592    	; 0x456 <_fpadd_parts+0x28c>
     206:	ae ea       	ldi	r26, 0xAE	; 174
     208:	b0 e0       	ldi	r27, 0x00	; 0
     20a:	25 c1       	rjmp	.+586    	; 0x456 <_fpadd_parts+0x28c>
     20c:	84 30       	cpi	r24, 0x04	; 4
     20e:	09 f4       	brne	.+2      	; 0x212 <_fpadd_parts+0x48>
     210:	21 c1       	rjmp	.+578    	; 0x454 <_fpadd_parts+0x28a>
     212:	82 30       	cpi	r24, 0x02	; 2
     214:	a9 f4       	brne	.+42     	; 0x240 <_fpadd_parts+0x76>
     216:	92 30       	cpi	r25, 0x02	; 2
     218:	09 f0       	breq	.+2      	; 0x21c <_fpadd_parts+0x52>
     21a:	1d c1       	rjmp	.+570    	; 0x456 <_fpadd_parts+0x28c>
     21c:	9a 01       	movw	r18, r20
     21e:	ad 01       	movw	r20, r26
     220:	88 e0       	ldi	r24, 0x08	; 8
     222:	ea 01       	movw	r28, r20
     224:	09 90       	ld	r0, Y+
     226:	ae 01       	movw	r20, r28
     228:	e9 01       	movw	r28, r18
     22a:	09 92       	st	Y+, r0
     22c:	9e 01       	movw	r18, r28
     22e:	81 50       	subi	r24, 0x01	; 1
     230:	c1 f7       	brne	.-16     	; 0x222 <_fpadd_parts+0x58>
     232:	e2 01       	movw	r28, r4
     234:	89 81       	ldd	r24, Y+1	; 0x01
     236:	11 96       	adiw	r26, 0x01	; 1
     238:	9c 91       	ld	r25, X
     23a:	89 23       	and	r24, r25
     23c:	81 83       	std	Z+1, r24	; 0x01
     23e:	08 c1       	rjmp	.+528    	; 0x450 <_fpadd_parts+0x286>
     240:	92 30       	cpi	r25, 0x02	; 2
     242:	09 f4       	brne	.+2      	; 0x246 <_fpadd_parts+0x7c>
     244:	07 c1       	rjmp	.+526    	; 0x454 <_fpadd_parts+0x28a>
     246:	12 96       	adiw	r26, 0x02	; 2
     248:	2d 90       	ld	r2, X+
     24a:	3c 90       	ld	r3, X
     24c:	13 97       	sbiw	r26, 0x03	; 3
     24e:	eb 01       	movw	r28, r22
     250:	8a 81       	ldd	r24, Y+2	; 0x02
     252:	9b 81       	ldd	r25, Y+3	; 0x03
     254:	14 96       	adiw	r26, 0x04	; 4
     256:	ad 90       	ld	r10, X+
     258:	bd 90       	ld	r11, X+
     25a:	cd 90       	ld	r12, X+
     25c:	dc 90       	ld	r13, X
     25e:	17 97       	sbiw	r26, 0x07	; 7
     260:	ec 80       	ldd	r14, Y+4	; 0x04
     262:	fd 80       	ldd	r15, Y+5	; 0x05
     264:	0e 81       	ldd	r16, Y+6	; 0x06
     266:	1f 81       	ldd	r17, Y+7	; 0x07
     268:	91 01       	movw	r18, r2
     26a:	28 1b       	sub	r18, r24
     26c:	39 0b       	sbc	r19, r25
     26e:	b9 01       	movw	r22, r18
     270:	37 ff       	sbrs	r19, 7
     272:	04 c0       	rjmp	.+8      	; 0x27c <_fpadd_parts+0xb2>
     274:	66 27       	eor	r22, r22
     276:	77 27       	eor	r23, r23
     278:	62 1b       	sub	r22, r18
     27a:	73 0b       	sbc	r23, r19
     27c:	60 32       	cpi	r22, 0x20	; 32
     27e:	71 05       	cpc	r23, r1
     280:	0c f0       	brlt	.+2      	; 0x284 <_fpadd_parts+0xba>
     282:	61 c0       	rjmp	.+194    	; 0x346 <_fpadd_parts+0x17c>
     284:	12 16       	cp	r1, r18
     286:	13 06       	cpc	r1, r19
     288:	6c f5       	brge	.+90     	; 0x2e4 <_fpadd_parts+0x11a>
     28a:	37 01       	movw	r6, r14
     28c:	48 01       	movw	r8, r16
     28e:	06 2e       	mov	r0, r22
     290:	04 c0       	rjmp	.+8      	; 0x29a <_fpadd_parts+0xd0>
     292:	96 94       	lsr	r9
     294:	87 94       	ror	r8
     296:	77 94       	ror	r7
     298:	67 94       	ror	r6
     29a:	0a 94       	dec	r0
     29c:	d2 f7       	brpl	.-12     	; 0x292 <_fpadd_parts+0xc8>
     29e:	21 e0       	ldi	r18, 0x01	; 1
     2a0:	30 e0       	ldi	r19, 0x00	; 0
     2a2:	40 e0       	ldi	r20, 0x00	; 0
     2a4:	50 e0       	ldi	r21, 0x00	; 0
     2a6:	04 c0       	rjmp	.+8      	; 0x2b0 <_fpadd_parts+0xe6>
     2a8:	22 0f       	add	r18, r18
     2aa:	33 1f       	adc	r19, r19
     2ac:	44 1f       	adc	r20, r20
     2ae:	55 1f       	adc	r21, r21
     2b0:	6a 95       	dec	r22
     2b2:	d2 f7       	brpl	.-12     	; 0x2a8 <_fpadd_parts+0xde>
     2b4:	21 50       	subi	r18, 0x01	; 1
     2b6:	30 40       	sbci	r19, 0x00	; 0
     2b8:	40 40       	sbci	r20, 0x00	; 0
     2ba:	50 40       	sbci	r21, 0x00	; 0
     2bc:	2e 21       	and	r18, r14
     2be:	3f 21       	and	r19, r15
     2c0:	40 23       	and	r20, r16
     2c2:	51 23       	and	r21, r17
     2c4:	21 15       	cp	r18, r1
     2c6:	31 05       	cpc	r19, r1
     2c8:	41 05       	cpc	r20, r1
     2ca:	51 05       	cpc	r21, r1
     2cc:	21 f0       	breq	.+8      	; 0x2d6 <_fpadd_parts+0x10c>
     2ce:	21 e0       	ldi	r18, 0x01	; 1
     2d0:	30 e0       	ldi	r19, 0x00	; 0
     2d2:	40 e0       	ldi	r20, 0x00	; 0
     2d4:	50 e0       	ldi	r21, 0x00	; 0
     2d6:	79 01       	movw	r14, r18
     2d8:	8a 01       	movw	r16, r20
     2da:	e6 28       	or	r14, r6
     2dc:	f7 28       	or	r15, r7
     2de:	08 29       	or	r16, r8
     2e0:	19 29       	or	r17, r9
     2e2:	3c c0       	rjmp	.+120    	; 0x35c <_fpadd_parts+0x192>
     2e4:	23 2b       	or	r18, r19
     2e6:	d1 f1       	breq	.+116    	; 0x35c <_fpadd_parts+0x192>
     2e8:	26 0e       	add	r2, r22
     2ea:	37 1e       	adc	r3, r23
     2ec:	35 01       	movw	r6, r10
     2ee:	46 01       	movw	r8, r12
     2f0:	06 2e       	mov	r0, r22
     2f2:	04 c0       	rjmp	.+8      	; 0x2fc <_fpadd_parts+0x132>
     2f4:	96 94       	lsr	r9
     2f6:	87 94       	ror	r8
     2f8:	77 94       	ror	r7
     2fa:	67 94       	ror	r6
     2fc:	0a 94       	dec	r0
     2fe:	d2 f7       	brpl	.-12     	; 0x2f4 <_fpadd_parts+0x12a>
     300:	21 e0       	ldi	r18, 0x01	; 1
     302:	30 e0       	ldi	r19, 0x00	; 0
     304:	40 e0       	ldi	r20, 0x00	; 0
     306:	50 e0       	ldi	r21, 0x00	; 0
     308:	04 c0       	rjmp	.+8      	; 0x312 <_fpadd_parts+0x148>
     30a:	22 0f       	add	r18, r18
     30c:	33 1f       	adc	r19, r19
     30e:	44 1f       	adc	r20, r20
     310:	55 1f       	adc	r21, r21
     312:	6a 95       	dec	r22
     314:	d2 f7       	brpl	.-12     	; 0x30a <_fpadd_parts+0x140>
     316:	21 50       	subi	r18, 0x01	; 1
     318:	30 40       	sbci	r19, 0x00	; 0
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	50 40       	sbci	r21, 0x00	; 0
     31e:	2a 21       	and	r18, r10
     320:	3b 21       	and	r19, r11
     322:	4c 21       	and	r20, r12
     324:	5d 21       	and	r21, r13
     326:	21 15       	cp	r18, r1
     328:	31 05       	cpc	r19, r1
     32a:	41 05       	cpc	r20, r1
     32c:	51 05       	cpc	r21, r1
     32e:	21 f0       	breq	.+8      	; 0x338 <_fpadd_parts+0x16e>
     330:	21 e0       	ldi	r18, 0x01	; 1
     332:	30 e0       	ldi	r19, 0x00	; 0
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	50 e0       	ldi	r21, 0x00	; 0
     338:	59 01       	movw	r10, r18
     33a:	6a 01       	movw	r12, r20
     33c:	a6 28       	or	r10, r6
     33e:	b7 28       	or	r11, r7
     340:	c8 28       	or	r12, r8
     342:	d9 28       	or	r13, r9
     344:	0b c0       	rjmp	.+22     	; 0x35c <_fpadd_parts+0x192>
     346:	82 15       	cp	r24, r2
     348:	93 05       	cpc	r25, r3
     34a:	2c f0       	brlt	.+10     	; 0x356 <_fpadd_parts+0x18c>
     34c:	1c 01       	movw	r2, r24
     34e:	aa 24       	eor	r10, r10
     350:	bb 24       	eor	r11, r11
     352:	65 01       	movw	r12, r10
     354:	03 c0       	rjmp	.+6      	; 0x35c <_fpadd_parts+0x192>
     356:	ee 24       	eor	r14, r14
     358:	ff 24       	eor	r15, r15
     35a:	87 01       	movw	r16, r14
     35c:	11 96       	adiw	r26, 0x01	; 1
     35e:	9c 91       	ld	r25, X
     360:	d2 01       	movw	r26, r4
     362:	11 96       	adiw	r26, 0x01	; 1
     364:	8c 91       	ld	r24, X
     366:	98 17       	cp	r25, r24
     368:	09 f4       	brne	.+2      	; 0x36c <_fpadd_parts+0x1a2>
     36a:	45 c0       	rjmp	.+138    	; 0x3f6 <_fpadd_parts+0x22c>
     36c:	99 23       	and	r25, r25
     36e:	39 f0       	breq	.+14     	; 0x37e <_fpadd_parts+0x1b4>
     370:	a8 01       	movw	r20, r16
     372:	97 01       	movw	r18, r14
     374:	2a 19       	sub	r18, r10
     376:	3b 09       	sbc	r19, r11
     378:	4c 09       	sbc	r20, r12
     37a:	5d 09       	sbc	r21, r13
     37c:	06 c0       	rjmp	.+12     	; 0x38a <_fpadd_parts+0x1c0>
     37e:	a6 01       	movw	r20, r12
     380:	95 01       	movw	r18, r10
     382:	2e 19       	sub	r18, r14
     384:	3f 09       	sbc	r19, r15
     386:	40 0b       	sbc	r20, r16
     388:	51 0b       	sbc	r21, r17
     38a:	57 fd       	sbrc	r21, 7
     38c:	08 c0       	rjmp	.+16     	; 0x39e <_fpadd_parts+0x1d4>
     38e:	11 82       	std	Z+1, r1	; 0x01
     390:	33 82       	std	Z+3, r3	; 0x03
     392:	22 82       	std	Z+2, r2	; 0x02
     394:	24 83       	std	Z+4, r18	; 0x04
     396:	35 83       	std	Z+5, r19	; 0x05
     398:	46 83       	std	Z+6, r20	; 0x06
     39a:	57 83       	std	Z+7, r21	; 0x07
     39c:	1d c0       	rjmp	.+58     	; 0x3d8 <_fpadd_parts+0x20e>
     39e:	81 e0       	ldi	r24, 0x01	; 1
     3a0:	81 83       	std	Z+1, r24	; 0x01
     3a2:	33 82       	std	Z+3, r3	; 0x03
     3a4:	22 82       	std	Z+2, r2	; 0x02
     3a6:	88 27       	eor	r24, r24
     3a8:	99 27       	eor	r25, r25
     3aa:	dc 01       	movw	r26, r24
     3ac:	82 1b       	sub	r24, r18
     3ae:	93 0b       	sbc	r25, r19
     3b0:	a4 0b       	sbc	r26, r20
     3b2:	b5 0b       	sbc	r27, r21
     3b4:	84 83       	std	Z+4, r24	; 0x04
     3b6:	95 83       	std	Z+5, r25	; 0x05
     3b8:	a6 83       	std	Z+6, r26	; 0x06
     3ba:	b7 83       	std	Z+7, r27	; 0x07
     3bc:	0d c0       	rjmp	.+26     	; 0x3d8 <_fpadd_parts+0x20e>
     3be:	22 0f       	add	r18, r18
     3c0:	33 1f       	adc	r19, r19
     3c2:	44 1f       	adc	r20, r20
     3c4:	55 1f       	adc	r21, r21
     3c6:	24 83       	std	Z+4, r18	; 0x04
     3c8:	35 83       	std	Z+5, r19	; 0x05
     3ca:	46 83       	std	Z+6, r20	; 0x06
     3cc:	57 83       	std	Z+7, r21	; 0x07
     3ce:	82 81       	ldd	r24, Z+2	; 0x02
     3d0:	93 81       	ldd	r25, Z+3	; 0x03
     3d2:	01 97       	sbiw	r24, 0x01	; 1
     3d4:	93 83       	std	Z+3, r25	; 0x03
     3d6:	82 83       	std	Z+2, r24	; 0x02
     3d8:	24 81       	ldd	r18, Z+4	; 0x04
     3da:	35 81       	ldd	r19, Z+5	; 0x05
     3dc:	46 81       	ldd	r20, Z+6	; 0x06
     3de:	57 81       	ldd	r21, Z+7	; 0x07
     3e0:	da 01       	movw	r26, r20
     3e2:	c9 01       	movw	r24, r18
     3e4:	01 97       	sbiw	r24, 0x01	; 1
     3e6:	a1 09       	sbc	r26, r1
     3e8:	b1 09       	sbc	r27, r1
     3ea:	8f 5f       	subi	r24, 0xFF	; 255
     3ec:	9f 4f       	sbci	r25, 0xFF	; 255
     3ee:	af 4f       	sbci	r26, 0xFF	; 255
     3f0:	bf 43       	sbci	r27, 0x3F	; 63
     3f2:	28 f3       	brcs	.-54     	; 0x3be <_fpadd_parts+0x1f4>
     3f4:	0b c0       	rjmp	.+22     	; 0x40c <_fpadd_parts+0x242>
     3f6:	91 83       	std	Z+1, r25	; 0x01
     3f8:	33 82       	std	Z+3, r3	; 0x03
     3fa:	22 82       	std	Z+2, r2	; 0x02
     3fc:	ea 0c       	add	r14, r10
     3fe:	fb 1c       	adc	r15, r11
     400:	0c 1d       	adc	r16, r12
     402:	1d 1d       	adc	r17, r13
     404:	e4 82       	std	Z+4, r14	; 0x04
     406:	f5 82       	std	Z+5, r15	; 0x05
     408:	06 83       	std	Z+6, r16	; 0x06
     40a:	17 83       	std	Z+7, r17	; 0x07
     40c:	83 e0       	ldi	r24, 0x03	; 3
     40e:	80 83       	st	Z, r24
     410:	24 81       	ldd	r18, Z+4	; 0x04
     412:	35 81       	ldd	r19, Z+5	; 0x05
     414:	46 81       	ldd	r20, Z+6	; 0x06
     416:	57 81       	ldd	r21, Z+7	; 0x07
     418:	57 ff       	sbrs	r21, 7
     41a:	1a c0       	rjmp	.+52     	; 0x450 <_fpadd_parts+0x286>
     41c:	c9 01       	movw	r24, r18
     41e:	aa 27       	eor	r26, r26
     420:	97 fd       	sbrc	r25, 7
     422:	a0 95       	com	r26
     424:	ba 2f       	mov	r27, r26
     426:	81 70       	andi	r24, 0x01	; 1
     428:	90 70       	andi	r25, 0x00	; 0
     42a:	a0 70       	andi	r26, 0x00	; 0
     42c:	b0 70       	andi	r27, 0x00	; 0
     42e:	56 95       	lsr	r21
     430:	47 95       	ror	r20
     432:	37 95       	ror	r19
     434:	27 95       	ror	r18
     436:	82 2b       	or	r24, r18
     438:	93 2b       	or	r25, r19
     43a:	a4 2b       	or	r26, r20
     43c:	b5 2b       	or	r27, r21
     43e:	84 83       	std	Z+4, r24	; 0x04
     440:	95 83       	std	Z+5, r25	; 0x05
     442:	a6 83       	std	Z+6, r26	; 0x06
     444:	b7 83       	std	Z+7, r27	; 0x07
     446:	82 81       	ldd	r24, Z+2	; 0x02
     448:	93 81       	ldd	r25, Z+3	; 0x03
     44a:	01 96       	adiw	r24, 0x01	; 1
     44c:	93 83       	std	Z+3, r25	; 0x03
     44e:	82 83       	std	Z+2, r24	; 0x02
     450:	df 01       	movw	r26, r30
     452:	01 c0       	rjmp	.+2      	; 0x456 <_fpadd_parts+0x28c>
     454:	d2 01       	movw	r26, r4
     456:	cd 01       	movw	r24, r26
     458:	cd b7       	in	r28, 0x3d	; 61
     45a:	de b7       	in	r29, 0x3e	; 62
     45c:	e2 e1       	ldi	r30, 0x12	; 18
     45e:	0c 94 e1 24 	jmp	0x49c2	; 0x49c2 <__epilogue_restores__>

00000462 <__subsf3>:
     462:	a0 e2       	ldi	r26, 0x20	; 32
     464:	b0 e0       	ldi	r27, 0x00	; 0
     466:	e7 e3       	ldi	r30, 0x37	; 55
     468:	f2 e0       	ldi	r31, 0x02	; 2
     46a:	0c 94 d1 24 	jmp	0x49a2	; 0x49a2 <__prologue_saves__+0x18>
     46e:	69 83       	std	Y+1, r22	; 0x01
     470:	7a 83       	std	Y+2, r23	; 0x02
     472:	8b 83       	std	Y+3, r24	; 0x03
     474:	9c 83       	std	Y+4, r25	; 0x04
     476:	2d 83       	std	Y+5, r18	; 0x05
     478:	3e 83       	std	Y+6, r19	; 0x06
     47a:	4f 83       	std	Y+7, r20	; 0x07
     47c:	58 87       	std	Y+8, r21	; 0x08
     47e:	e9 e0       	ldi	r30, 0x09	; 9
     480:	ee 2e       	mov	r14, r30
     482:	f1 2c       	mov	r15, r1
     484:	ec 0e       	add	r14, r28
     486:	fd 1e       	adc	r15, r29
     488:	ce 01       	movw	r24, r28
     48a:	01 96       	adiw	r24, 0x01	; 1
     48c:	b7 01       	movw	r22, r14
     48e:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     492:	8e 01       	movw	r16, r28
     494:	0f 5e       	subi	r16, 0xEF	; 239
     496:	1f 4f       	sbci	r17, 0xFF	; 255
     498:	ce 01       	movw	r24, r28
     49a:	05 96       	adiw	r24, 0x05	; 5
     49c:	b8 01       	movw	r22, r16
     49e:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	91 e0       	ldi	r25, 0x01	; 1
     4a6:	89 27       	eor	r24, r25
     4a8:	8a 8b       	std	Y+18, r24	; 0x12
     4aa:	c7 01       	movw	r24, r14
     4ac:	b8 01       	movw	r22, r16
     4ae:	ae 01       	movw	r20, r28
     4b0:	47 5e       	subi	r20, 0xE7	; 231
     4b2:	5f 4f       	sbci	r21, 0xFF	; 255
     4b4:	0e 94 e5 00 	call	0x1ca	; 0x1ca <_fpadd_parts>
     4b8:	0e 94 19 05 	call	0xa32	; 0xa32 <__pack_f>
     4bc:	a0 96       	adiw	r28, 0x20	; 32
     4be:	e6 e0       	ldi	r30, 0x06	; 6
     4c0:	0c 94 ed 24 	jmp	0x49da	; 0x49da <__epilogue_restores__+0x18>

000004c4 <__addsf3>:
     4c4:	a0 e2       	ldi	r26, 0x20	; 32
     4c6:	b0 e0       	ldi	r27, 0x00	; 0
     4c8:	e8 e6       	ldi	r30, 0x68	; 104
     4ca:	f2 e0       	ldi	r31, 0x02	; 2
     4cc:	0c 94 d1 24 	jmp	0x49a2	; 0x49a2 <__prologue_saves__+0x18>
     4d0:	69 83       	std	Y+1, r22	; 0x01
     4d2:	7a 83       	std	Y+2, r23	; 0x02
     4d4:	8b 83       	std	Y+3, r24	; 0x03
     4d6:	9c 83       	std	Y+4, r25	; 0x04
     4d8:	2d 83       	std	Y+5, r18	; 0x05
     4da:	3e 83       	std	Y+6, r19	; 0x06
     4dc:	4f 83       	std	Y+7, r20	; 0x07
     4de:	58 87       	std	Y+8, r21	; 0x08
     4e0:	f9 e0       	ldi	r31, 0x09	; 9
     4e2:	ef 2e       	mov	r14, r31
     4e4:	f1 2c       	mov	r15, r1
     4e6:	ec 0e       	add	r14, r28
     4e8:	fd 1e       	adc	r15, r29
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	b7 01       	movw	r22, r14
     4f0:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     4f4:	8e 01       	movw	r16, r28
     4f6:	0f 5e       	subi	r16, 0xEF	; 239
     4f8:	1f 4f       	sbci	r17, 0xFF	; 255
     4fa:	ce 01       	movw	r24, r28
     4fc:	05 96       	adiw	r24, 0x05	; 5
     4fe:	b8 01       	movw	r22, r16
     500:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     504:	c7 01       	movw	r24, r14
     506:	b8 01       	movw	r22, r16
     508:	ae 01       	movw	r20, r28
     50a:	47 5e       	subi	r20, 0xE7	; 231
     50c:	5f 4f       	sbci	r21, 0xFF	; 255
     50e:	0e 94 e5 00 	call	0x1ca	; 0x1ca <_fpadd_parts>
     512:	0e 94 19 05 	call	0xa32	; 0xa32 <__pack_f>
     516:	a0 96       	adiw	r28, 0x20	; 32
     518:	e6 e0       	ldi	r30, 0x06	; 6
     51a:	0c 94 ed 24 	jmp	0x49da	; 0x49da <__epilogue_restores__+0x18>

0000051e <__mulsf3>:
     51e:	a0 e2       	ldi	r26, 0x20	; 32
     520:	b0 e0       	ldi	r27, 0x00	; 0
     522:	e5 e9       	ldi	r30, 0x95	; 149
     524:	f2 e0       	ldi	r31, 0x02	; 2
     526:	0c 94 c5 24 	jmp	0x498a	; 0x498a <__prologue_saves__>
     52a:	69 83       	std	Y+1, r22	; 0x01
     52c:	7a 83       	std	Y+2, r23	; 0x02
     52e:	8b 83       	std	Y+3, r24	; 0x03
     530:	9c 83       	std	Y+4, r25	; 0x04
     532:	2d 83       	std	Y+5, r18	; 0x05
     534:	3e 83       	std	Y+6, r19	; 0x06
     536:	4f 83       	std	Y+7, r20	; 0x07
     538:	58 87       	std	Y+8, r21	; 0x08
     53a:	ce 01       	movw	r24, r28
     53c:	01 96       	adiw	r24, 0x01	; 1
     53e:	be 01       	movw	r22, r28
     540:	67 5f       	subi	r22, 0xF7	; 247
     542:	7f 4f       	sbci	r23, 0xFF	; 255
     544:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     548:	ce 01       	movw	r24, r28
     54a:	05 96       	adiw	r24, 0x05	; 5
     54c:	be 01       	movw	r22, r28
     54e:	6f 5e       	subi	r22, 0xEF	; 239
     550:	7f 4f       	sbci	r23, 0xFF	; 255
     552:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     556:	99 85       	ldd	r25, Y+9	; 0x09
     558:	92 30       	cpi	r25, 0x02	; 2
     55a:	88 f0       	brcs	.+34     	; 0x57e <__mulsf3+0x60>
     55c:	89 89       	ldd	r24, Y+17	; 0x11
     55e:	82 30       	cpi	r24, 0x02	; 2
     560:	c8 f0       	brcs	.+50     	; 0x594 <__mulsf3+0x76>
     562:	94 30       	cpi	r25, 0x04	; 4
     564:	19 f4       	brne	.+6      	; 0x56c <__mulsf3+0x4e>
     566:	82 30       	cpi	r24, 0x02	; 2
     568:	51 f4       	brne	.+20     	; 0x57e <__mulsf3+0x60>
     56a:	04 c0       	rjmp	.+8      	; 0x574 <__mulsf3+0x56>
     56c:	84 30       	cpi	r24, 0x04	; 4
     56e:	29 f4       	brne	.+10     	; 0x57a <__mulsf3+0x5c>
     570:	92 30       	cpi	r25, 0x02	; 2
     572:	81 f4       	brne	.+32     	; 0x594 <__mulsf3+0x76>
     574:	8e ea       	ldi	r24, 0xAE	; 174
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	c6 c0       	rjmp	.+396    	; 0x706 <__mulsf3+0x1e8>
     57a:	92 30       	cpi	r25, 0x02	; 2
     57c:	49 f4       	brne	.+18     	; 0x590 <__mulsf3+0x72>
     57e:	20 e0       	ldi	r18, 0x00	; 0
     580:	9a 85       	ldd	r25, Y+10	; 0x0a
     582:	8a 89       	ldd	r24, Y+18	; 0x12
     584:	98 13       	cpse	r25, r24
     586:	21 e0       	ldi	r18, 0x01	; 1
     588:	2a 87       	std	Y+10, r18	; 0x0a
     58a:	ce 01       	movw	r24, r28
     58c:	09 96       	adiw	r24, 0x09	; 9
     58e:	bb c0       	rjmp	.+374    	; 0x706 <__mulsf3+0x1e8>
     590:	82 30       	cpi	r24, 0x02	; 2
     592:	49 f4       	brne	.+18     	; 0x5a6 <__mulsf3+0x88>
     594:	20 e0       	ldi	r18, 0x00	; 0
     596:	9a 85       	ldd	r25, Y+10	; 0x0a
     598:	8a 89       	ldd	r24, Y+18	; 0x12
     59a:	98 13       	cpse	r25, r24
     59c:	21 e0       	ldi	r18, 0x01	; 1
     59e:	2a 8b       	std	Y+18, r18	; 0x12
     5a0:	ce 01       	movw	r24, r28
     5a2:	41 96       	adiw	r24, 0x11	; 17
     5a4:	b0 c0       	rjmp	.+352    	; 0x706 <__mulsf3+0x1e8>
     5a6:	2d 84       	ldd	r2, Y+13	; 0x0d
     5a8:	3e 84       	ldd	r3, Y+14	; 0x0e
     5aa:	4f 84       	ldd	r4, Y+15	; 0x0f
     5ac:	58 88       	ldd	r5, Y+16	; 0x10
     5ae:	6d 88       	ldd	r6, Y+21	; 0x15
     5b0:	7e 88       	ldd	r7, Y+22	; 0x16
     5b2:	8f 88       	ldd	r8, Y+23	; 0x17
     5b4:	98 8c       	ldd	r9, Y+24	; 0x18
     5b6:	ee 24       	eor	r14, r14
     5b8:	ff 24       	eor	r15, r15
     5ba:	87 01       	movw	r16, r14
     5bc:	aa 24       	eor	r10, r10
     5be:	bb 24       	eor	r11, r11
     5c0:	65 01       	movw	r12, r10
     5c2:	40 e0       	ldi	r20, 0x00	; 0
     5c4:	50 e0       	ldi	r21, 0x00	; 0
     5c6:	60 e0       	ldi	r22, 0x00	; 0
     5c8:	70 e0       	ldi	r23, 0x00	; 0
     5ca:	e0 e0       	ldi	r30, 0x00	; 0
     5cc:	f0 e0       	ldi	r31, 0x00	; 0
     5ce:	c1 01       	movw	r24, r2
     5d0:	81 70       	andi	r24, 0x01	; 1
     5d2:	90 70       	andi	r25, 0x00	; 0
     5d4:	89 2b       	or	r24, r25
     5d6:	e9 f0       	breq	.+58     	; 0x612 <__mulsf3+0xf4>
     5d8:	e6 0c       	add	r14, r6
     5da:	f7 1c       	adc	r15, r7
     5dc:	08 1d       	adc	r16, r8
     5de:	19 1d       	adc	r17, r9
     5e0:	9a 01       	movw	r18, r20
     5e2:	ab 01       	movw	r20, r22
     5e4:	2a 0d       	add	r18, r10
     5e6:	3b 1d       	adc	r19, r11
     5e8:	4c 1d       	adc	r20, r12
     5ea:	5d 1d       	adc	r21, r13
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	a0 e0       	ldi	r26, 0x00	; 0
     5f2:	b0 e0       	ldi	r27, 0x00	; 0
     5f4:	e6 14       	cp	r14, r6
     5f6:	f7 04       	cpc	r15, r7
     5f8:	08 05       	cpc	r16, r8
     5fa:	19 05       	cpc	r17, r9
     5fc:	20 f4       	brcc	.+8      	; 0x606 <__mulsf3+0xe8>
     5fe:	81 e0       	ldi	r24, 0x01	; 1
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	a0 e0       	ldi	r26, 0x00	; 0
     604:	b0 e0       	ldi	r27, 0x00	; 0
     606:	ba 01       	movw	r22, r20
     608:	a9 01       	movw	r20, r18
     60a:	48 0f       	add	r20, r24
     60c:	59 1f       	adc	r21, r25
     60e:	6a 1f       	adc	r22, r26
     610:	7b 1f       	adc	r23, r27
     612:	aa 0c       	add	r10, r10
     614:	bb 1c       	adc	r11, r11
     616:	cc 1c       	adc	r12, r12
     618:	dd 1c       	adc	r13, r13
     61a:	97 fe       	sbrs	r9, 7
     61c:	08 c0       	rjmp	.+16     	; 0x62e <__mulsf3+0x110>
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	a0 e0       	ldi	r26, 0x00	; 0
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	a8 2a       	or	r10, r24
     628:	b9 2a       	or	r11, r25
     62a:	ca 2a       	or	r12, r26
     62c:	db 2a       	or	r13, r27
     62e:	31 96       	adiw	r30, 0x01	; 1
     630:	e0 32       	cpi	r30, 0x20	; 32
     632:	f1 05       	cpc	r31, r1
     634:	49 f0       	breq	.+18     	; 0x648 <__mulsf3+0x12a>
     636:	66 0c       	add	r6, r6
     638:	77 1c       	adc	r7, r7
     63a:	88 1c       	adc	r8, r8
     63c:	99 1c       	adc	r9, r9
     63e:	56 94       	lsr	r5
     640:	47 94       	ror	r4
     642:	37 94       	ror	r3
     644:	27 94       	ror	r2
     646:	c3 cf       	rjmp	.-122    	; 0x5ce <__mulsf3+0xb0>
     648:	fa 85       	ldd	r31, Y+10	; 0x0a
     64a:	ea 89       	ldd	r30, Y+18	; 0x12
     64c:	2b 89       	ldd	r18, Y+19	; 0x13
     64e:	3c 89       	ldd	r19, Y+20	; 0x14
     650:	8b 85       	ldd	r24, Y+11	; 0x0b
     652:	9c 85       	ldd	r25, Y+12	; 0x0c
     654:	28 0f       	add	r18, r24
     656:	39 1f       	adc	r19, r25
     658:	2e 5f       	subi	r18, 0xFE	; 254
     65a:	3f 4f       	sbci	r19, 0xFF	; 255
     65c:	17 c0       	rjmp	.+46     	; 0x68c <__mulsf3+0x16e>
     65e:	ca 01       	movw	r24, r20
     660:	81 70       	andi	r24, 0x01	; 1
     662:	90 70       	andi	r25, 0x00	; 0
     664:	89 2b       	or	r24, r25
     666:	61 f0       	breq	.+24     	; 0x680 <__mulsf3+0x162>
     668:	16 95       	lsr	r17
     66a:	07 95       	ror	r16
     66c:	f7 94       	ror	r15
     66e:	e7 94       	ror	r14
     670:	80 e0       	ldi	r24, 0x00	; 0
     672:	90 e0       	ldi	r25, 0x00	; 0
     674:	a0 e0       	ldi	r26, 0x00	; 0
     676:	b0 e8       	ldi	r27, 0x80	; 128
     678:	e8 2a       	or	r14, r24
     67a:	f9 2a       	or	r15, r25
     67c:	0a 2b       	or	r16, r26
     67e:	1b 2b       	or	r17, r27
     680:	76 95       	lsr	r23
     682:	67 95       	ror	r22
     684:	57 95       	ror	r21
     686:	47 95       	ror	r20
     688:	2f 5f       	subi	r18, 0xFF	; 255
     68a:	3f 4f       	sbci	r19, 0xFF	; 255
     68c:	77 fd       	sbrc	r23, 7
     68e:	e7 cf       	rjmp	.-50     	; 0x65e <__mulsf3+0x140>
     690:	0c c0       	rjmp	.+24     	; 0x6aa <__mulsf3+0x18c>
     692:	44 0f       	add	r20, r20
     694:	55 1f       	adc	r21, r21
     696:	66 1f       	adc	r22, r22
     698:	77 1f       	adc	r23, r23
     69a:	17 fd       	sbrc	r17, 7
     69c:	41 60       	ori	r20, 0x01	; 1
     69e:	ee 0c       	add	r14, r14
     6a0:	ff 1c       	adc	r15, r15
     6a2:	00 1f       	adc	r16, r16
     6a4:	11 1f       	adc	r17, r17
     6a6:	21 50       	subi	r18, 0x01	; 1
     6a8:	30 40       	sbci	r19, 0x00	; 0
     6aa:	40 30       	cpi	r20, 0x00	; 0
     6ac:	90 e0       	ldi	r25, 0x00	; 0
     6ae:	59 07       	cpc	r21, r25
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	69 07       	cpc	r22, r25
     6b4:	90 e4       	ldi	r25, 0x40	; 64
     6b6:	79 07       	cpc	r23, r25
     6b8:	60 f3       	brcs	.-40     	; 0x692 <__mulsf3+0x174>
     6ba:	2b 8f       	std	Y+27, r18	; 0x1b
     6bc:	3c 8f       	std	Y+28, r19	; 0x1c
     6be:	db 01       	movw	r26, r22
     6c0:	ca 01       	movw	r24, r20
     6c2:	8f 77       	andi	r24, 0x7F	; 127
     6c4:	90 70       	andi	r25, 0x00	; 0
     6c6:	a0 70       	andi	r26, 0x00	; 0
     6c8:	b0 70       	andi	r27, 0x00	; 0
     6ca:	80 34       	cpi	r24, 0x40	; 64
     6cc:	91 05       	cpc	r25, r1
     6ce:	a1 05       	cpc	r26, r1
     6d0:	b1 05       	cpc	r27, r1
     6d2:	61 f4       	brne	.+24     	; 0x6ec <__mulsf3+0x1ce>
     6d4:	47 fd       	sbrc	r20, 7
     6d6:	0a c0       	rjmp	.+20     	; 0x6ec <__mulsf3+0x1ce>
     6d8:	e1 14       	cp	r14, r1
     6da:	f1 04       	cpc	r15, r1
     6dc:	01 05       	cpc	r16, r1
     6de:	11 05       	cpc	r17, r1
     6e0:	29 f0       	breq	.+10     	; 0x6ec <__mulsf3+0x1ce>
     6e2:	40 5c       	subi	r20, 0xC0	; 192
     6e4:	5f 4f       	sbci	r21, 0xFF	; 255
     6e6:	6f 4f       	sbci	r22, 0xFF	; 255
     6e8:	7f 4f       	sbci	r23, 0xFF	; 255
     6ea:	40 78       	andi	r20, 0x80	; 128
     6ec:	1a 8e       	std	Y+26, r1	; 0x1a
     6ee:	fe 17       	cp	r31, r30
     6f0:	11 f0       	breq	.+4      	; 0x6f6 <__mulsf3+0x1d8>
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	8a 8f       	std	Y+26, r24	; 0x1a
     6f6:	4d 8f       	std	Y+29, r20	; 0x1d
     6f8:	5e 8f       	std	Y+30, r21	; 0x1e
     6fa:	6f 8f       	std	Y+31, r22	; 0x1f
     6fc:	78 a3       	std	Y+32, r23	; 0x20
     6fe:	83 e0       	ldi	r24, 0x03	; 3
     700:	89 8f       	std	Y+25, r24	; 0x19
     702:	ce 01       	movw	r24, r28
     704:	49 96       	adiw	r24, 0x19	; 25
     706:	0e 94 19 05 	call	0xa32	; 0xa32 <__pack_f>
     70a:	a0 96       	adiw	r28, 0x20	; 32
     70c:	e2 e1       	ldi	r30, 0x12	; 18
     70e:	0c 94 e1 24 	jmp	0x49c2	; 0x49c2 <__epilogue_restores__>

00000712 <__divsf3>:
     712:	a8 e1       	ldi	r26, 0x18	; 24
     714:	b0 e0       	ldi	r27, 0x00	; 0
     716:	ef e8       	ldi	r30, 0x8F	; 143
     718:	f3 e0       	ldi	r31, 0x03	; 3
     71a:	0c 94 cd 24 	jmp	0x499a	; 0x499a <__prologue_saves__+0x10>
     71e:	69 83       	std	Y+1, r22	; 0x01
     720:	7a 83       	std	Y+2, r23	; 0x02
     722:	8b 83       	std	Y+3, r24	; 0x03
     724:	9c 83       	std	Y+4, r25	; 0x04
     726:	2d 83       	std	Y+5, r18	; 0x05
     728:	3e 83       	std	Y+6, r19	; 0x06
     72a:	4f 83       	std	Y+7, r20	; 0x07
     72c:	58 87       	std	Y+8, r21	; 0x08
     72e:	b9 e0       	ldi	r27, 0x09	; 9
     730:	eb 2e       	mov	r14, r27
     732:	f1 2c       	mov	r15, r1
     734:	ec 0e       	add	r14, r28
     736:	fd 1e       	adc	r15, r29
     738:	ce 01       	movw	r24, r28
     73a:	01 96       	adiw	r24, 0x01	; 1
     73c:	b7 01       	movw	r22, r14
     73e:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     742:	8e 01       	movw	r16, r28
     744:	0f 5e       	subi	r16, 0xEF	; 239
     746:	1f 4f       	sbci	r17, 0xFF	; 255
     748:	ce 01       	movw	r24, r28
     74a:	05 96       	adiw	r24, 0x05	; 5
     74c:	b8 01       	movw	r22, r16
     74e:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     752:	29 85       	ldd	r18, Y+9	; 0x09
     754:	22 30       	cpi	r18, 0x02	; 2
     756:	08 f4       	brcc	.+2      	; 0x75a <__divsf3+0x48>
     758:	7e c0       	rjmp	.+252    	; 0x856 <__divsf3+0x144>
     75a:	39 89       	ldd	r19, Y+17	; 0x11
     75c:	32 30       	cpi	r19, 0x02	; 2
     75e:	10 f4       	brcc	.+4      	; 0x764 <__divsf3+0x52>
     760:	b8 01       	movw	r22, r16
     762:	7c c0       	rjmp	.+248    	; 0x85c <__divsf3+0x14a>
     764:	8a 85       	ldd	r24, Y+10	; 0x0a
     766:	9a 89       	ldd	r25, Y+18	; 0x12
     768:	89 27       	eor	r24, r25
     76a:	8a 87       	std	Y+10, r24	; 0x0a
     76c:	24 30       	cpi	r18, 0x04	; 4
     76e:	11 f0       	breq	.+4      	; 0x774 <__divsf3+0x62>
     770:	22 30       	cpi	r18, 0x02	; 2
     772:	31 f4       	brne	.+12     	; 0x780 <__divsf3+0x6e>
     774:	23 17       	cp	r18, r19
     776:	09 f0       	breq	.+2      	; 0x77a <__divsf3+0x68>
     778:	6e c0       	rjmp	.+220    	; 0x856 <__divsf3+0x144>
     77a:	6e ea       	ldi	r22, 0xAE	; 174
     77c:	70 e0       	ldi	r23, 0x00	; 0
     77e:	6e c0       	rjmp	.+220    	; 0x85c <__divsf3+0x14a>
     780:	34 30       	cpi	r19, 0x04	; 4
     782:	39 f4       	brne	.+14     	; 0x792 <__divsf3+0x80>
     784:	1d 86       	std	Y+13, r1	; 0x0d
     786:	1e 86       	std	Y+14, r1	; 0x0e
     788:	1f 86       	std	Y+15, r1	; 0x0f
     78a:	18 8a       	std	Y+16, r1	; 0x10
     78c:	1c 86       	std	Y+12, r1	; 0x0c
     78e:	1b 86       	std	Y+11, r1	; 0x0b
     790:	04 c0       	rjmp	.+8      	; 0x79a <__divsf3+0x88>
     792:	32 30       	cpi	r19, 0x02	; 2
     794:	21 f4       	brne	.+8      	; 0x79e <__divsf3+0x8c>
     796:	84 e0       	ldi	r24, 0x04	; 4
     798:	89 87       	std	Y+9, r24	; 0x09
     79a:	b7 01       	movw	r22, r14
     79c:	5f c0       	rjmp	.+190    	; 0x85c <__divsf3+0x14a>
     79e:	2b 85       	ldd	r18, Y+11	; 0x0b
     7a0:	3c 85       	ldd	r19, Y+12	; 0x0c
     7a2:	8b 89       	ldd	r24, Y+19	; 0x13
     7a4:	9c 89       	ldd	r25, Y+20	; 0x14
     7a6:	28 1b       	sub	r18, r24
     7a8:	39 0b       	sbc	r19, r25
     7aa:	3c 87       	std	Y+12, r19	; 0x0c
     7ac:	2b 87       	std	Y+11, r18	; 0x0b
     7ae:	ed 84       	ldd	r14, Y+13	; 0x0d
     7b0:	fe 84       	ldd	r15, Y+14	; 0x0e
     7b2:	0f 85       	ldd	r16, Y+15	; 0x0f
     7b4:	18 89       	ldd	r17, Y+16	; 0x10
     7b6:	ad 88       	ldd	r10, Y+21	; 0x15
     7b8:	be 88       	ldd	r11, Y+22	; 0x16
     7ba:	cf 88       	ldd	r12, Y+23	; 0x17
     7bc:	d8 8c       	ldd	r13, Y+24	; 0x18
     7be:	ea 14       	cp	r14, r10
     7c0:	fb 04       	cpc	r15, r11
     7c2:	0c 05       	cpc	r16, r12
     7c4:	1d 05       	cpc	r17, r13
     7c6:	40 f4       	brcc	.+16     	; 0x7d8 <__divsf3+0xc6>
     7c8:	ee 0c       	add	r14, r14
     7ca:	ff 1c       	adc	r15, r15
     7cc:	00 1f       	adc	r16, r16
     7ce:	11 1f       	adc	r17, r17
     7d0:	21 50       	subi	r18, 0x01	; 1
     7d2:	30 40       	sbci	r19, 0x00	; 0
     7d4:	3c 87       	std	Y+12, r19	; 0x0c
     7d6:	2b 87       	std	Y+11, r18	; 0x0b
     7d8:	20 e0       	ldi	r18, 0x00	; 0
     7da:	30 e0       	ldi	r19, 0x00	; 0
     7dc:	40 e0       	ldi	r20, 0x00	; 0
     7de:	50 e0       	ldi	r21, 0x00	; 0
     7e0:	80 e0       	ldi	r24, 0x00	; 0
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	a0 e0       	ldi	r26, 0x00	; 0
     7e6:	b0 e4       	ldi	r27, 0x40	; 64
     7e8:	60 e0       	ldi	r22, 0x00	; 0
     7ea:	70 e0       	ldi	r23, 0x00	; 0
     7ec:	ea 14       	cp	r14, r10
     7ee:	fb 04       	cpc	r15, r11
     7f0:	0c 05       	cpc	r16, r12
     7f2:	1d 05       	cpc	r17, r13
     7f4:	40 f0       	brcs	.+16     	; 0x806 <__divsf3+0xf4>
     7f6:	28 2b       	or	r18, r24
     7f8:	39 2b       	or	r19, r25
     7fa:	4a 2b       	or	r20, r26
     7fc:	5b 2b       	or	r21, r27
     7fe:	ea 18       	sub	r14, r10
     800:	fb 08       	sbc	r15, r11
     802:	0c 09       	sbc	r16, r12
     804:	1d 09       	sbc	r17, r13
     806:	b6 95       	lsr	r27
     808:	a7 95       	ror	r26
     80a:	97 95       	ror	r25
     80c:	87 95       	ror	r24
     80e:	ee 0c       	add	r14, r14
     810:	ff 1c       	adc	r15, r15
     812:	00 1f       	adc	r16, r16
     814:	11 1f       	adc	r17, r17
     816:	6f 5f       	subi	r22, 0xFF	; 255
     818:	7f 4f       	sbci	r23, 0xFF	; 255
     81a:	6f 31       	cpi	r22, 0x1F	; 31
     81c:	71 05       	cpc	r23, r1
     81e:	31 f7       	brne	.-52     	; 0x7ec <__divsf3+0xda>
     820:	da 01       	movw	r26, r20
     822:	c9 01       	movw	r24, r18
     824:	8f 77       	andi	r24, 0x7F	; 127
     826:	90 70       	andi	r25, 0x00	; 0
     828:	a0 70       	andi	r26, 0x00	; 0
     82a:	b0 70       	andi	r27, 0x00	; 0
     82c:	80 34       	cpi	r24, 0x40	; 64
     82e:	91 05       	cpc	r25, r1
     830:	a1 05       	cpc	r26, r1
     832:	b1 05       	cpc	r27, r1
     834:	61 f4       	brne	.+24     	; 0x84e <__divsf3+0x13c>
     836:	27 fd       	sbrc	r18, 7
     838:	0a c0       	rjmp	.+20     	; 0x84e <__divsf3+0x13c>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	29 f0       	breq	.+10     	; 0x84e <__divsf3+0x13c>
     844:	20 5c       	subi	r18, 0xC0	; 192
     846:	3f 4f       	sbci	r19, 0xFF	; 255
     848:	4f 4f       	sbci	r20, 0xFF	; 255
     84a:	5f 4f       	sbci	r21, 0xFF	; 255
     84c:	20 78       	andi	r18, 0x80	; 128
     84e:	2d 87       	std	Y+13, r18	; 0x0d
     850:	3e 87       	std	Y+14, r19	; 0x0e
     852:	4f 87       	std	Y+15, r20	; 0x0f
     854:	58 8b       	std	Y+16, r21	; 0x10
     856:	be 01       	movw	r22, r28
     858:	67 5f       	subi	r22, 0xF7	; 247
     85a:	7f 4f       	sbci	r23, 0xFF	; 255
     85c:	cb 01       	movw	r24, r22
     85e:	0e 94 19 05 	call	0xa32	; 0xa32 <__pack_f>
     862:	68 96       	adiw	r28, 0x18	; 24
     864:	ea e0       	ldi	r30, 0x0A	; 10
     866:	0c 94 e9 24 	jmp	0x49d2	; 0x49d2 <__epilogue_restores__+0x10>

0000086a <__gtsf2>:
     86a:	a8 e1       	ldi	r26, 0x18	; 24
     86c:	b0 e0       	ldi	r27, 0x00	; 0
     86e:	eb e3       	ldi	r30, 0x3B	; 59
     870:	f4 e0       	ldi	r31, 0x04	; 4
     872:	0c 94 d1 24 	jmp	0x49a2	; 0x49a2 <__prologue_saves__+0x18>
     876:	69 83       	std	Y+1, r22	; 0x01
     878:	7a 83       	std	Y+2, r23	; 0x02
     87a:	8b 83       	std	Y+3, r24	; 0x03
     87c:	9c 83       	std	Y+4, r25	; 0x04
     87e:	2d 83       	std	Y+5, r18	; 0x05
     880:	3e 83       	std	Y+6, r19	; 0x06
     882:	4f 83       	std	Y+7, r20	; 0x07
     884:	58 87       	std	Y+8, r21	; 0x08
     886:	89 e0       	ldi	r24, 0x09	; 9
     888:	e8 2e       	mov	r14, r24
     88a:	f1 2c       	mov	r15, r1
     88c:	ec 0e       	add	r14, r28
     88e:	fd 1e       	adc	r15, r29
     890:	ce 01       	movw	r24, r28
     892:	01 96       	adiw	r24, 0x01	; 1
     894:	b7 01       	movw	r22, r14
     896:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     89a:	8e 01       	movw	r16, r28
     89c:	0f 5e       	subi	r16, 0xEF	; 239
     89e:	1f 4f       	sbci	r17, 0xFF	; 255
     8a0:	ce 01       	movw	r24, r28
     8a2:	05 96       	adiw	r24, 0x05	; 5
     8a4:	b8 01       	movw	r22, r16
     8a6:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     8aa:	89 85       	ldd	r24, Y+9	; 0x09
     8ac:	82 30       	cpi	r24, 0x02	; 2
     8ae:	40 f0       	brcs	.+16     	; 0x8c0 <__gtsf2+0x56>
     8b0:	89 89       	ldd	r24, Y+17	; 0x11
     8b2:	82 30       	cpi	r24, 0x02	; 2
     8b4:	28 f0       	brcs	.+10     	; 0x8c0 <__gtsf2+0x56>
     8b6:	c7 01       	movw	r24, r14
     8b8:	b8 01       	movw	r22, r16
     8ba:	0e 94 66 06 	call	0xccc	; 0xccc <__fpcmp_parts_f>
     8be:	01 c0       	rjmp	.+2      	; 0x8c2 <__gtsf2+0x58>
     8c0:	8f ef       	ldi	r24, 0xFF	; 255
     8c2:	68 96       	adiw	r28, 0x18	; 24
     8c4:	e6 e0       	ldi	r30, 0x06	; 6
     8c6:	0c 94 ed 24 	jmp	0x49da	; 0x49da <__epilogue_restores__+0x18>

000008ca <__gesf2>:
     8ca:	a8 e1       	ldi	r26, 0x18	; 24
     8cc:	b0 e0       	ldi	r27, 0x00	; 0
     8ce:	eb e6       	ldi	r30, 0x6B	; 107
     8d0:	f4 e0       	ldi	r31, 0x04	; 4
     8d2:	0c 94 d1 24 	jmp	0x49a2	; 0x49a2 <__prologue_saves__+0x18>
     8d6:	69 83       	std	Y+1, r22	; 0x01
     8d8:	7a 83       	std	Y+2, r23	; 0x02
     8da:	8b 83       	std	Y+3, r24	; 0x03
     8dc:	9c 83       	std	Y+4, r25	; 0x04
     8de:	2d 83       	std	Y+5, r18	; 0x05
     8e0:	3e 83       	std	Y+6, r19	; 0x06
     8e2:	4f 83       	std	Y+7, r20	; 0x07
     8e4:	58 87       	std	Y+8, r21	; 0x08
     8e6:	89 e0       	ldi	r24, 0x09	; 9
     8e8:	e8 2e       	mov	r14, r24
     8ea:	f1 2c       	mov	r15, r1
     8ec:	ec 0e       	add	r14, r28
     8ee:	fd 1e       	adc	r15, r29
     8f0:	ce 01       	movw	r24, r28
     8f2:	01 96       	adiw	r24, 0x01	; 1
     8f4:	b7 01       	movw	r22, r14
     8f6:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     8fa:	8e 01       	movw	r16, r28
     8fc:	0f 5e       	subi	r16, 0xEF	; 239
     8fe:	1f 4f       	sbci	r17, 0xFF	; 255
     900:	ce 01       	movw	r24, r28
     902:	05 96       	adiw	r24, 0x05	; 5
     904:	b8 01       	movw	r22, r16
     906:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     90a:	89 85       	ldd	r24, Y+9	; 0x09
     90c:	82 30       	cpi	r24, 0x02	; 2
     90e:	40 f0       	brcs	.+16     	; 0x920 <__gesf2+0x56>
     910:	89 89       	ldd	r24, Y+17	; 0x11
     912:	82 30       	cpi	r24, 0x02	; 2
     914:	28 f0       	brcs	.+10     	; 0x920 <__gesf2+0x56>
     916:	c7 01       	movw	r24, r14
     918:	b8 01       	movw	r22, r16
     91a:	0e 94 66 06 	call	0xccc	; 0xccc <__fpcmp_parts_f>
     91e:	01 c0       	rjmp	.+2      	; 0x922 <__gesf2+0x58>
     920:	8f ef       	ldi	r24, 0xFF	; 255
     922:	68 96       	adiw	r28, 0x18	; 24
     924:	e6 e0       	ldi	r30, 0x06	; 6
     926:	0c 94 ed 24 	jmp	0x49da	; 0x49da <__epilogue_restores__+0x18>

0000092a <__ltsf2>:
     92a:	a8 e1       	ldi	r26, 0x18	; 24
     92c:	b0 e0       	ldi	r27, 0x00	; 0
     92e:	eb e9       	ldi	r30, 0x9B	; 155
     930:	f4 e0       	ldi	r31, 0x04	; 4
     932:	0c 94 d1 24 	jmp	0x49a2	; 0x49a2 <__prologue_saves__+0x18>
     936:	69 83       	std	Y+1, r22	; 0x01
     938:	7a 83       	std	Y+2, r23	; 0x02
     93a:	8b 83       	std	Y+3, r24	; 0x03
     93c:	9c 83       	std	Y+4, r25	; 0x04
     93e:	2d 83       	std	Y+5, r18	; 0x05
     940:	3e 83       	std	Y+6, r19	; 0x06
     942:	4f 83       	std	Y+7, r20	; 0x07
     944:	58 87       	std	Y+8, r21	; 0x08
     946:	89 e0       	ldi	r24, 0x09	; 9
     948:	e8 2e       	mov	r14, r24
     94a:	f1 2c       	mov	r15, r1
     94c:	ec 0e       	add	r14, r28
     94e:	fd 1e       	adc	r15, r29
     950:	ce 01       	movw	r24, r28
     952:	01 96       	adiw	r24, 0x01	; 1
     954:	b7 01       	movw	r22, r14
     956:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     95a:	8e 01       	movw	r16, r28
     95c:	0f 5e       	subi	r16, 0xEF	; 239
     95e:	1f 4f       	sbci	r17, 0xFF	; 255
     960:	ce 01       	movw	r24, r28
     962:	05 96       	adiw	r24, 0x05	; 5
     964:	b8 01       	movw	r22, r16
     966:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     96a:	89 85       	ldd	r24, Y+9	; 0x09
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	40 f0       	brcs	.+16     	; 0x980 <__ltsf2+0x56>
     970:	89 89       	ldd	r24, Y+17	; 0x11
     972:	82 30       	cpi	r24, 0x02	; 2
     974:	28 f0       	brcs	.+10     	; 0x980 <__ltsf2+0x56>
     976:	c7 01       	movw	r24, r14
     978:	b8 01       	movw	r22, r16
     97a:	0e 94 66 06 	call	0xccc	; 0xccc <__fpcmp_parts_f>
     97e:	01 c0       	rjmp	.+2      	; 0x982 <__ltsf2+0x58>
     980:	81 e0       	ldi	r24, 0x01	; 1
     982:	68 96       	adiw	r28, 0x18	; 24
     984:	e6 e0       	ldi	r30, 0x06	; 6
     986:	0c 94 ed 24 	jmp	0x49da	; 0x49da <__epilogue_restores__+0x18>

0000098a <__fixsfsi>:
     98a:	ac e0       	ldi	r26, 0x0C	; 12
     98c:	b0 e0       	ldi	r27, 0x00	; 0
     98e:	eb ec       	ldi	r30, 0xCB	; 203
     990:	f4 e0       	ldi	r31, 0x04	; 4
     992:	0c 94 d5 24 	jmp	0x49aa	; 0x49aa <__prologue_saves__+0x20>
     996:	69 83       	std	Y+1, r22	; 0x01
     998:	7a 83       	std	Y+2, r23	; 0x02
     99a:	8b 83       	std	Y+3, r24	; 0x03
     99c:	9c 83       	std	Y+4, r25	; 0x04
     99e:	ce 01       	movw	r24, r28
     9a0:	01 96       	adiw	r24, 0x01	; 1
     9a2:	be 01       	movw	r22, r28
     9a4:	6b 5f       	subi	r22, 0xFB	; 251
     9a6:	7f 4f       	sbci	r23, 0xFF	; 255
     9a8:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__unpack_f>
     9ac:	8d 81       	ldd	r24, Y+5	; 0x05
     9ae:	82 30       	cpi	r24, 0x02	; 2
     9b0:	61 f1       	breq	.+88     	; 0xa0a <__fixsfsi+0x80>
     9b2:	82 30       	cpi	r24, 0x02	; 2
     9b4:	50 f1       	brcs	.+84     	; 0xa0a <__fixsfsi+0x80>
     9b6:	84 30       	cpi	r24, 0x04	; 4
     9b8:	21 f4       	brne	.+8      	; 0x9c2 <__fixsfsi+0x38>
     9ba:	8e 81       	ldd	r24, Y+6	; 0x06
     9bc:	88 23       	and	r24, r24
     9be:	51 f1       	breq	.+84     	; 0xa14 <__fixsfsi+0x8a>
     9c0:	2e c0       	rjmp	.+92     	; 0xa1e <__fixsfsi+0x94>
     9c2:	2f 81       	ldd	r18, Y+7	; 0x07
     9c4:	38 85       	ldd	r19, Y+8	; 0x08
     9c6:	37 fd       	sbrc	r19, 7
     9c8:	20 c0       	rjmp	.+64     	; 0xa0a <__fixsfsi+0x80>
     9ca:	6e 81       	ldd	r22, Y+6	; 0x06
     9cc:	2f 31       	cpi	r18, 0x1F	; 31
     9ce:	31 05       	cpc	r19, r1
     9d0:	1c f0       	brlt	.+6      	; 0x9d8 <__fixsfsi+0x4e>
     9d2:	66 23       	and	r22, r22
     9d4:	f9 f0       	breq	.+62     	; 0xa14 <__fixsfsi+0x8a>
     9d6:	23 c0       	rjmp	.+70     	; 0xa1e <__fixsfsi+0x94>
     9d8:	8e e1       	ldi	r24, 0x1E	; 30
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	82 1b       	sub	r24, r18
     9de:	93 0b       	sbc	r25, r19
     9e0:	29 85       	ldd	r18, Y+9	; 0x09
     9e2:	3a 85       	ldd	r19, Y+10	; 0x0a
     9e4:	4b 85       	ldd	r20, Y+11	; 0x0b
     9e6:	5c 85       	ldd	r21, Y+12	; 0x0c
     9e8:	04 c0       	rjmp	.+8      	; 0x9f2 <__fixsfsi+0x68>
     9ea:	56 95       	lsr	r21
     9ec:	47 95       	ror	r20
     9ee:	37 95       	ror	r19
     9f0:	27 95       	ror	r18
     9f2:	8a 95       	dec	r24
     9f4:	d2 f7       	brpl	.-12     	; 0x9ea <__fixsfsi+0x60>
     9f6:	66 23       	and	r22, r22
     9f8:	b1 f0       	breq	.+44     	; 0xa26 <__fixsfsi+0x9c>
     9fa:	50 95       	com	r21
     9fc:	40 95       	com	r20
     9fe:	30 95       	com	r19
     a00:	21 95       	neg	r18
     a02:	3f 4f       	sbci	r19, 0xFF	; 255
     a04:	4f 4f       	sbci	r20, 0xFF	; 255
     a06:	5f 4f       	sbci	r21, 0xFF	; 255
     a08:	0e c0       	rjmp	.+28     	; 0xa26 <__fixsfsi+0x9c>
     a0a:	20 e0       	ldi	r18, 0x00	; 0
     a0c:	30 e0       	ldi	r19, 0x00	; 0
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	50 e0       	ldi	r21, 0x00	; 0
     a12:	09 c0       	rjmp	.+18     	; 0xa26 <__fixsfsi+0x9c>
     a14:	2f ef       	ldi	r18, 0xFF	; 255
     a16:	3f ef       	ldi	r19, 0xFF	; 255
     a18:	4f ef       	ldi	r20, 0xFF	; 255
     a1a:	5f e7       	ldi	r21, 0x7F	; 127
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <__fixsfsi+0x9c>
     a1e:	20 e0       	ldi	r18, 0x00	; 0
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	40 e0       	ldi	r20, 0x00	; 0
     a24:	50 e8       	ldi	r21, 0x80	; 128
     a26:	b9 01       	movw	r22, r18
     a28:	ca 01       	movw	r24, r20
     a2a:	2c 96       	adiw	r28, 0x0c	; 12
     a2c:	e2 e0       	ldi	r30, 0x02	; 2
     a2e:	0c 94 f1 24 	jmp	0x49e2	; 0x49e2 <__epilogue_restores__+0x20>

00000a32 <__pack_f>:
     a32:	df 92       	push	r13
     a34:	ef 92       	push	r14
     a36:	ff 92       	push	r15
     a38:	0f 93       	push	r16
     a3a:	1f 93       	push	r17
     a3c:	fc 01       	movw	r30, r24
     a3e:	e4 80       	ldd	r14, Z+4	; 0x04
     a40:	f5 80       	ldd	r15, Z+5	; 0x05
     a42:	06 81       	ldd	r16, Z+6	; 0x06
     a44:	17 81       	ldd	r17, Z+7	; 0x07
     a46:	d1 80       	ldd	r13, Z+1	; 0x01
     a48:	80 81       	ld	r24, Z
     a4a:	82 30       	cpi	r24, 0x02	; 2
     a4c:	48 f4       	brcc	.+18     	; 0xa60 <__pack_f+0x2e>
     a4e:	80 e0       	ldi	r24, 0x00	; 0
     a50:	90 e0       	ldi	r25, 0x00	; 0
     a52:	a0 e1       	ldi	r26, 0x10	; 16
     a54:	b0 e0       	ldi	r27, 0x00	; 0
     a56:	e8 2a       	or	r14, r24
     a58:	f9 2a       	or	r15, r25
     a5a:	0a 2b       	or	r16, r26
     a5c:	1b 2b       	or	r17, r27
     a5e:	a5 c0       	rjmp	.+330    	; 0xbaa <__pack_f+0x178>
     a60:	84 30       	cpi	r24, 0x04	; 4
     a62:	09 f4       	brne	.+2      	; 0xa66 <__pack_f+0x34>
     a64:	9f c0       	rjmp	.+318    	; 0xba4 <__pack_f+0x172>
     a66:	82 30       	cpi	r24, 0x02	; 2
     a68:	21 f4       	brne	.+8      	; 0xa72 <__pack_f+0x40>
     a6a:	ee 24       	eor	r14, r14
     a6c:	ff 24       	eor	r15, r15
     a6e:	87 01       	movw	r16, r14
     a70:	05 c0       	rjmp	.+10     	; 0xa7c <__pack_f+0x4a>
     a72:	e1 14       	cp	r14, r1
     a74:	f1 04       	cpc	r15, r1
     a76:	01 05       	cpc	r16, r1
     a78:	11 05       	cpc	r17, r1
     a7a:	19 f4       	brne	.+6      	; 0xa82 <__pack_f+0x50>
     a7c:	e0 e0       	ldi	r30, 0x00	; 0
     a7e:	f0 e0       	ldi	r31, 0x00	; 0
     a80:	96 c0       	rjmp	.+300    	; 0xbae <__pack_f+0x17c>
     a82:	62 81       	ldd	r22, Z+2	; 0x02
     a84:	73 81       	ldd	r23, Z+3	; 0x03
     a86:	9f ef       	ldi	r25, 0xFF	; 255
     a88:	62 38       	cpi	r22, 0x82	; 130
     a8a:	79 07       	cpc	r23, r25
     a8c:	0c f0       	brlt	.+2      	; 0xa90 <__pack_f+0x5e>
     a8e:	5b c0       	rjmp	.+182    	; 0xb46 <__pack_f+0x114>
     a90:	22 e8       	ldi	r18, 0x82	; 130
     a92:	3f ef       	ldi	r19, 0xFF	; 255
     a94:	26 1b       	sub	r18, r22
     a96:	37 0b       	sbc	r19, r23
     a98:	2a 31       	cpi	r18, 0x1A	; 26
     a9a:	31 05       	cpc	r19, r1
     a9c:	2c f0       	brlt	.+10     	; 0xaa8 <__pack_f+0x76>
     a9e:	20 e0       	ldi	r18, 0x00	; 0
     aa0:	30 e0       	ldi	r19, 0x00	; 0
     aa2:	40 e0       	ldi	r20, 0x00	; 0
     aa4:	50 e0       	ldi	r21, 0x00	; 0
     aa6:	2a c0       	rjmp	.+84     	; 0xafc <__pack_f+0xca>
     aa8:	b8 01       	movw	r22, r16
     aaa:	a7 01       	movw	r20, r14
     aac:	02 2e       	mov	r0, r18
     aae:	04 c0       	rjmp	.+8      	; 0xab8 <__pack_f+0x86>
     ab0:	76 95       	lsr	r23
     ab2:	67 95       	ror	r22
     ab4:	57 95       	ror	r21
     ab6:	47 95       	ror	r20
     ab8:	0a 94       	dec	r0
     aba:	d2 f7       	brpl	.-12     	; 0xab0 <__pack_f+0x7e>
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	a0 e0       	ldi	r26, 0x00	; 0
     ac2:	b0 e0       	ldi	r27, 0x00	; 0
     ac4:	04 c0       	rjmp	.+8      	; 0xace <__pack_f+0x9c>
     ac6:	88 0f       	add	r24, r24
     ac8:	99 1f       	adc	r25, r25
     aca:	aa 1f       	adc	r26, r26
     acc:	bb 1f       	adc	r27, r27
     ace:	2a 95       	dec	r18
     ad0:	d2 f7       	brpl	.-12     	; 0xac6 <__pack_f+0x94>
     ad2:	01 97       	sbiw	r24, 0x01	; 1
     ad4:	a1 09       	sbc	r26, r1
     ad6:	b1 09       	sbc	r27, r1
     ad8:	8e 21       	and	r24, r14
     ada:	9f 21       	and	r25, r15
     adc:	a0 23       	and	r26, r16
     ade:	b1 23       	and	r27, r17
     ae0:	00 97       	sbiw	r24, 0x00	; 0
     ae2:	a1 05       	cpc	r26, r1
     ae4:	b1 05       	cpc	r27, r1
     ae6:	21 f0       	breq	.+8      	; 0xaf0 <__pack_f+0xbe>
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	a0 e0       	ldi	r26, 0x00	; 0
     aee:	b0 e0       	ldi	r27, 0x00	; 0
     af0:	9a 01       	movw	r18, r20
     af2:	ab 01       	movw	r20, r22
     af4:	28 2b       	or	r18, r24
     af6:	39 2b       	or	r19, r25
     af8:	4a 2b       	or	r20, r26
     afa:	5b 2b       	or	r21, r27
     afc:	da 01       	movw	r26, r20
     afe:	c9 01       	movw	r24, r18
     b00:	8f 77       	andi	r24, 0x7F	; 127
     b02:	90 70       	andi	r25, 0x00	; 0
     b04:	a0 70       	andi	r26, 0x00	; 0
     b06:	b0 70       	andi	r27, 0x00	; 0
     b08:	80 34       	cpi	r24, 0x40	; 64
     b0a:	91 05       	cpc	r25, r1
     b0c:	a1 05       	cpc	r26, r1
     b0e:	b1 05       	cpc	r27, r1
     b10:	39 f4       	brne	.+14     	; 0xb20 <__pack_f+0xee>
     b12:	27 ff       	sbrs	r18, 7
     b14:	09 c0       	rjmp	.+18     	; 0xb28 <__pack_f+0xf6>
     b16:	20 5c       	subi	r18, 0xC0	; 192
     b18:	3f 4f       	sbci	r19, 0xFF	; 255
     b1a:	4f 4f       	sbci	r20, 0xFF	; 255
     b1c:	5f 4f       	sbci	r21, 0xFF	; 255
     b1e:	04 c0       	rjmp	.+8      	; 0xb28 <__pack_f+0xf6>
     b20:	21 5c       	subi	r18, 0xC1	; 193
     b22:	3f 4f       	sbci	r19, 0xFF	; 255
     b24:	4f 4f       	sbci	r20, 0xFF	; 255
     b26:	5f 4f       	sbci	r21, 0xFF	; 255
     b28:	e0 e0       	ldi	r30, 0x00	; 0
     b2a:	f0 e0       	ldi	r31, 0x00	; 0
     b2c:	20 30       	cpi	r18, 0x00	; 0
     b2e:	a0 e0       	ldi	r26, 0x00	; 0
     b30:	3a 07       	cpc	r19, r26
     b32:	a0 e0       	ldi	r26, 0x00	; 0
     b34:	4a 07       	cpc	r20, r26
     b36:	a0 e4       	ldi	r26, 0x40	; 64
     b38:	5a 07       	cpc	r21, r26
     b3a:	10 f0       	brcs	.+4      	; 0xb40 <__pack_f+0x10e>
     b3c:	e1 e0       	ldi	r30, 0x01	; 1
     b3e:	f0 e0       	ldi	r31, 0x00	; 0
     b40:	79 01       	movw	r14, r18
     b42:	8a 01       	movw	r16, r20
     b44:	27 c0       	rjmp	.+78     	; 0xb94 <__pack_f+0x162>
     b46:	60 38       	cpi	r22, 0x80	; 128
     b48:	71 05       	cpc	r23, r1
     b4a:	64 f5       	brge	.+88     	; 0xba4 <__pack_f+0x172>
     b4c:	fb 01       	movw	r30, r22
     b4e:	e1 58       	subi	r30, 0x81	; 129
     b50:	ff 4f       	sbci	r31, 0xFF	; 255
     b52:	d8 01       	movw	r26, r16
     b54:	c7 01       	movw	r24, r14
     b56:	8f 77       	andi	r24, 0x7F	; 127
     b58:	90 70       	andi	r25, 0x00	; 0
     b5a:	a0 70       	andi	r26, 0x00	; 0
     b5c:	b0 70       	andi	r27, 0x00	; 0
     b5e:	80 34       	cpi	r24, 0x40	; 64
     b60:	91 05       	cpc	r25, r1
     b62:	a1 05       	cpc	r26, r1
     b64:	b1 05       	cpc	r27, r1
     b66:	39 f4       	brne	.+14     	; 0xb76 <__pack_f+0x144>
     b68:	e7 fe       	sbrs	r14, 7
     b6a:	0d c0       	rjmp	.+26     	; 0xb86 <__pack_f+0x154>
     b6c:	80 e4       	ldi	r24, 0x40	; 64
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x14c>
     b76:	8f e3       	ldi	r24, 0x3F	; 63
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	a0 e0       	ldi	r26, 0x00	; 0
     b7c:	b0 e0       	ldi	r27, 0x00	; 0
     b7e:	e8 0e       	add	r14, r24
     b80:	f9 1e       	adc	r15, r25
     b82:	0a 1f       	adc	r16, r26
     b84:	1b 1f       	adc	r17, r27
     b86:	17 ff       	sbrs	r17, 7
     b88:	05 c0       	rjmp	.+10     	; 0xb94 <__pack_f+0x162>
     b8a:	16 95       	lsr	r17
     b8c:	07 95       	ror	r16
     b8e:	f7 94       	ror	r15
     b90:	e7 94       	ror	r14
     b92:	31 96       	adiw	r30, 0x01	; 1
     b94:	87 e0       	ldi	r24, 0x07	; 7
     b96:	16 95       	lsr	r17
     b98:	07 95       	ror	r16
     b9a:	f7 94       	ror	r15
     b9c:	e7 94       	ror	r14
     b9e:	8a 95       	dec	r24
     ba0:	d1 f7       	brne	.-12     	; 0xb96 <__pack_f+0x164>
     ba2:	05 c0       	rjmp	.+10     	; 0xbae <__pack_f+0x17c>
     ba4:	ee 24       	eor	r14, r14
     ba6:	ff 24       	eor	r15, r15
     ba8:	87 01       	movw	r16, r14
     baa:	ef ef       	ldi	r30, 0xFF	; 255
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	6e 2f       	mov	r22, r30
     bb0:	67 95       	ror	r22
     bb2:	66 27       	eor	r22, r22
     bb4:	67 95       	ror	r22
     bb6:	90 2f       	mov	r25, r16
     bb8:	9f 77       	andi	r25, 0x7F	; 127
     bba:	d7 94       	ror	r13
     bbc:	dd 24       	eor	r13, r13
     bbe:	d7 94       	ror	r13
     bc0:	8e 2f       	mov	r24, r30
     bc2:	86 95       	lsr	r24
     bc4:	49 2f       	mov	r20, r25
     bc6:	46 2b       	or	r20, r22
     bc8:	58 2f       	mov	r21, r24
     bca:	5d 29       	or	r21, r13
     bcc:	b7 01       	movw	r22, r14
     bce:	ca 01       	movw	r24, r20
     bd0:	1f 91       	pop	r17
     bd2:	0f 91       	pop	r16
     bd4:	ff 90       	pop	r15
     bd6:	ef 90       	pop	r14
     bd8:	df 90       	pop	r13
     bda:	08 95       	ret

00000bdc <__unpack_f>:
     bdc:	fc 01       	movw	r30, r24
     bde:	db 01       	movw	r26, r22
     be0:	40 81       	ld	r20, Z
     be2:	51 81       	ldd	r21, Z+1	; 0x01
     be4:	22 81       	ldd	r18, Z+2	; 0x02
     be6:	62 2f       	mov	r22, r18
     be8:	6f 77       	andi	r22, 0x7F	; 127
     bea:	70 e0       	ldi	r23, 0x00	; 0
     bec:	22 1f       	adc	r18, r18
     bee:	22 27       	eor	r18, r18
     bf0:	22 1f       	adc	r18, r18
     bf2:	93 81       	ldd	r25, Z+3	; 0x03
     bf4:	89 2f       	mov	r24, r25
     bf6:	88 0f       	add	r24, r24
     bf8:	82 2b       	or	r24, r18
     bfa:	28 2f       	mov	r18, r24
     bfc:	30 e0       	ldi	r19, 0x00	; 0
     bfe:	99 1f       	adc	r25, r25
     c00:	99 27       	eor	r25, r25
     c02:	99 1f       	adc	r25, r25
     c04:	11 96       	adiw	r26, 0x01	; 1
     c06:	9c 93       	st	X, r25
     c08:	11 97       	sbiw	r26, 0x01	; 1
     c0a:	21 15       	cp	r18, r1
     c0c:	31 05       	cpc	r19, r1
     c0e:	a9 f5       	brne	.+106    	; 0xc7a <__unpack_f+0x9e>
     c10:	41 15       	cp	r20, r1
     c12:	51 05       	cpc	r21, r1
     c14:	61 05       	cpc	r22, r1
     c16:	71 05       	cpc	r23, r1
     c18:	11 f4       	brne	.+4      	; 0xc1e <__unpack_f+0x42>
     c1a:	82 e0       	ldi	r24, 0x02	; 2
     c1c:	37 c0       	rjmp	.+110    	; 0xc8c <__unpack_f+0xb0>
     c1e:	82 e8       	ldi	r24, 0x82	; 130
     c20:	9f ef       	ldi	r25, 0xFF	; 255
     c22:	13 96       	adiw	r26, 0x03	; 3
     c24:	9c 93       	st	X, r25
     c26:	8e 93       	st	-X, r24
     c28:	12 97       	sbiw	r26, 0x02	; 2
     c2a:	9a 01       	movw	r18, r20
     c2c:	ab 01       	movw	r20, r22
     c2e:	67 e0       	ldi	r22, 0x07	; 7
     c30:	22 0f       	add	r18, r18
     c32:	33 1f       	adc	r19, r19
     c34:	44 1f       	adc	r20, r20
     c36:	55 1f       	adc	r21, r21
     c38:	6a 95       	dec	r22
     c3a:	d1 f7       	brne	.-12     	; 0xc30 <__unpack_f+0x54>
     c3c:	83 e0       	ldi	r24, 0x03	; 3
     c3e:	8c 93       	st	X, r24
     c40:	0d c0       	rjmp	.+26     	; 0xc5c <__unpack_f+0x80>
     c42:	22 0f       	add	r18, r18
     c44:	33 1f       	adc	r19, r19
     c46:	44 1f       	adc	r20, r20
     c48:	55 1f       	adc	r21, r21
     c4a:	12 96       	adiw	r26, 0x02	; 2
     c4c:	8d 91       	ld	r24, X+
     c4e:	9c 91       	ld	r25, X
     c50:	13 97       	sbiw	r26, 0x03	; 3
     c52:	01 97       	sbiw	r24, 0x01	; 1
     c54:	13 96       	adiw	r26, 0x03	; 3
     c56:	9c 93       	st	X, r25
     c58:	8e 93       	st	-X, r24
     c5a:	12 97       	sbiw	r26, 0x02	; 2
     c5c:	20 30       	cpi	r18, 0x00	; 0
     c5e:	80 e0       	ldi	r24, 0x00	; 0
     c60:	38 07       	cpc	r19, r24
     c62:	80 e0       	ldi	r24, 0x00	; 0
     c64:	48 07       	cpc	r20, r24
     c66:	80 e4       	ldi	r24, 0x40	; 64
     c68:	58 07       	cpc	r21, r24
     c6a:	58 f3       	brcs	.-42     	; 0xc42 <__unpack_f+0x66>
     c6c:	14 96       	adiw	r26, 0x04	; 4
     c6e:	2d 93       	st	X+, r18
     c70:	3d 93       	st	X+, r19
     c72:	4d 93       	st	X+, r20
     c74:	5c 93       	st	X, r21
     c76:	17 97       	sbiw	r26, 0x07	; 7
     c78:	08 95       	ret
     c7a:	2f 3f       	cpi	r18, 0xFF	; 255
     c7c:	31 05       	cpc	r19, r1
     c7e:	79 f4       	brne	.+30     	; 0xc9e <__unpack_f+0xc2>
     c80:	41 15       	cp	r20, r1
     c82:	51 05       	cpc	r21, r1
     c84:	61 05       	cpc	r22, r1
     c86:	71 05       	cpc	r23, r1
     c88:	19 f4       	brne	.+6      	; 0xc90 <__unpack_f+0xb4>
     c8a:	84 e0       	ldi	r24, 0x04	; 4
     c8c:	8c 93       	st	X, r24
     c8e:	08 95       	ret
     c90:	64 ff       	sbrs	r22, 4
     c92:	03 c0       	rjmp	.+6      	; 0xc9a <__unpack_f+0xbe>
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	8c 93       	st	X, r24
     c98:	12 c0       	rjmp	.+36     	; 0xcbe <__unpack_f+0xe2>
     c9a:	1c 92       	st	X, r1
     c9c:	10 c0       	rjmp	.+32     	; 0xcbe <__unpack_f+0xe2>
     c9e:	2f 57       	subi	r18, 0x7F	; 127
     ca0:	30 40       	sbci	r19, 0x00	; 0
     ca2:	13 96       	adiw	r26, 0x03	; 3
     ca4:	3c 93       	st	X, r19
     ca6:	2e 93       	st	-X, r18
     ca8:	12 97       	sbiw	r26, 0x02	; 2
     caa:	83 e0       	ldi	r24, 0x03	; 3
     cac:	8c 93       	st	X, r24
     cae:	87 e0       	ldi	r24, 0x07	; 7
     cb0:	44 0f       	add	r20, r20
     cb2:	55 1f       	adc	r21, r21
     cb4:	66 1f       	adc	r22, r22
     cb6:	77 1f       	adc	r23, r23
     cb8:	8a 95       	dec	r24
     cba:	d1 f7       	brne	.-12     	; 0xcb0 <__unpack_f+0xd4>
     cbc:	70 64       	ori	r23, 0x40	; 64
     cbe:	14 96       	adiw	r26, 0x04	; 4
     cc0:	4d 93       	st	X+, r20
     cc2:	5d 93       	st	X+, r21
     cc4:	6d 93       	st	X+, r22
     cc6:	7c 93       	st	X, r23
     cc8:	17 97       	sbiw	r26, 0x07	; 7
     cca:	08 95       	ret

00000ccc <__fpcmp_parts_f>:
     ccc:	1f 93       	push	r17
     cce:	dc 01       	movw	r26, r24
     cd0:	fb 01       	movw	r30, r22
     cd2:	9c 91       	ld	r25, X
     cd4:	92 30       	cpi	r25, 0x02	; 2
     cd6:	08 f4       	brcc	.+2      	; 0xcda <__fpcmp_parts_f+0xe>
     cd8:	47 c0       	rjmp	.+142    	; 0xd68 <__fpcmp_parts_f+0x9c>
     cda:	80 81       	ld	r24, Z
     cdc:	82 30       	cpi	r24, 0x02	; 2
     cde:	08 f4       	brcc	.+2      	; 0xce2 <__fpcmp_parts_f+0x16>
     ce0:	43 c0       	rjmp	.+134    	; 0xd68 <__fpcmp_parts_f+0x9c>
     ce2:	94 30       	cpi	r25, 0x04	; 4
     ce4:	51 f4       	brne	.+20     	; 0xcfa <__fpcmp_parts_f+0x2e>
     ce6:	11 96       	adiw	r26, 0x01	; 1
     ce8:	1c 91       	ld	r17, X
     cea:	84 30       	cpi	r24, 0x04	; 4
     cec:	99 f5       	brne	.+102    	; 0xd54 <__fpcmp_parts_f+0x88>
     cee:	81 81       	ldd	r24, Z+1	; 0x01
     cf0:	68 2f       	mov	r22, r24
     cf2:	70 e0       	ldi	r23, 0x00	; 0
     cf4:	61 1b       	sub	r22, r17
     cf6:	71 09       	sbc	r23, r1
     cf8:	3f c0       	rjmp	.+126    	; 0xd78 <__fpcmp_parts_f+0xac>
     cfa:	84 30       	cpi	r24, 0x04	; 4
     cfc:	21 f0       	breq	.+8      	; 0xd06 <__fpcmp_parts_f+0x3a>
     cfe:	92 30       	cpi	r25, 0x02	; 2
     d00:	31 f4       	brne	.+12     	; 0xd0e <__fpcmp_parts_f+0x42>
     d02:	82 30       	cpi	r24, 0x02	; 2
     d04:	b9 f1       	breq	.+110    	; 0xd74 <__fpcmp_parts_f+0xa8>
     d06:	81 81       	ldd	r24, Z+1	; 0x01
     d08:	88 23       	and	r24, r24
     d0a:	89 f1       	breq	.+98     	; 0xd6e <__fpcmp_parts_f+0xa2>
     d0c:	2d c0       	rjmp	.+90     	; 0xd68 <__fpcmp_parts_f+0x9c>
     d0e:	11 96       	adiw	r26, 0x01	; 1
     d10:	1c 91       	ld	r17, X
     d12:	11 97       	sbiw	r26, 0x01	; 1
     d14:	82 30       	cpi	r24, 0x02	; 2
     d16:	f1 f0       	breq	.+60     	; 0xd54 <__fpcmp_parts_f+0x88>
     d18:	81 81       	ldd	r24, Z+1	; 0x01
     d1a:	18 17       	cp	r17, r24
     d1c:	d9 f4       	brne	.+54     	; 0xd54 <__fpcmp_parts_f+0x88>
     d1e:	12 96       	adiw	r26, 0x02	; 2
     d20:	2d 91       	ld	r18, X+
     d22:	3c 91       	ld	r19, X
     d24:	13 97       	sbiw	r26, 0x03	; 3
     d26:	82 81       	ldd	r24, Z+2	; 0x02
     d28:	93 81       	ldd	r25, Z+3	; 0x03
     d2a:	82 17       	cp	r24, r18
     d2c:	93 07       	cpc	r25, r19
     d2e:	94 f0       	brlt	.+36     	; 0xd54 <__fpcmp_parts_f+0x88>
     d30:	28 17       	cp	r18, r24
     d32:	39 07       	cpc	r19, r25
     d34:	bc f0       	brlt	.+46     	; 0xd64 <__fpcmp_parts_f+0x98>
     d36:	14 96       	adiw	r26, 0x04	; 4
     d38:	8d 91       	ld	r24, X+
     d3a:	9d 91       	ld	r25, X+
     d3c:	0d 90       	ld	r0, X+
     d3e:	bc 91       	ld	r27, X
     d40:	a0 2d       	mov	r26, r0
     d42:	24 81       	ldd	r18, Z+4	; 0x04
     d44:	35 81       	ldd	r19, Z+5	; 0x05
     d46:	46 81       	ldd	r20, Z+6	; 0x06
     d48:	57 81       	ldd	r21, Z+7	; 0x07
     d4a:	28 17       	cp	r18, r24
     d4c:	39 07       	cpc	r19, r25
     d4e:	4a 07       	cpc	r20, r26
     d50:	5b 07       	cpc	r21, r27
     d52:	18 f4       	brcc	.+6      	; 0xd5a <__fpcmp_parts_f+0x8e>
     d54:	11 23       	and	r17, r17
     d56:	41 f0       	breq	.+16     	; 0xd68 <__fpcmp_parts_f+0x9c>
     d58:	0a c0       	rjmp	.+20     	; 0xd6e <__fpcmp_parts_f+0xa2>
     d5a:	82 17       	cp	r24, r18
     d5c:	93 07       	cpc	r25, r19
     d5e:	a4 07       	cpc	r26, r20
     d60:	b5 07       	cpc	r27, r21
     d62:	40 f4       	brcc	.+16     	; 0xd74 <__fpcmp_parts_f+0xa8>
     d64:	11 23       	and	r17, r17
     d66:	19 f0       	breq	.+6      	; 0xd6e <__fpcmp_parts_f+0xa2>
     d68:	61 e0       	ldi	r22, 0x01	; 1
     d6a:	70 e0       	ldi	r23, 0x00	; 0
     d6c:	05 c0       	rjmp	.+10     	; 0xd78 <__fpcmp_parts_f+0xac>
     d6e:	6f ef       	ldi	r22, 0xFF	; 255
     d70:	7f ef       	ldi	r23, 0xFF	; 255
     d72:	02 c0       	rjmp	.+4      	; 0xd78 <__fpcmp_parts_f+0xac>
     d74:	60 e0       	ldi	r22, 0x00	; 0
     d76:	70 e0       	ldi	r23, 0x00	; 0
     d78:	cb 01       	movw	r24, r22
     d7a:	1f 91       	pop	r17
     d7c:	08 95       	ret

00000d7e <PGM_readPtrToRam>:
 * @param __addr16 The 16-bit address in program memory to read.
 * @return Pointer to the corresponding location in RAM.
 */
static uint8*
PGM_readPtrToRam(const uint16_t a_addr16)
    {
     d7e:	df 93       	push	r29
     d80:	cf 93       	push	r28
     d82:	00 d0       	rcall	.+0      	; 0xd84 <PGM_readPtrToRam+0x6>
     d84:	00 d0       	rcall	.+0      	; 0xd86 <PGM_readPtrToRam+0x8>
     d86:	cd b7       	in	r28, 0x3d	; 61
     d88:	de b7       	in	r29, 0x3e	; 62
     d8a:	9c 83       	std	Y+4, r25	; 0x04
     d8c:	8b 83       	std	Y+3, r24	; 0x03
    uint16_t ram_addr;

    /* Use inline assembly to read two bytes from program memory (flash)*/
    __asm__ volatile (
     d8e:	eb 81       	ldd	r30, Y+3	; 0x03
     d90:	fc 81       	ldd	r31, Y+4	; 0x04
     d92:	85 91       	lpm	r24, Z+
     d94:	94 91       	lpm	r25, Z+
     d96:	9a 83       	std	Y+2, r25	; 0x02
     d98:	89 83       	std	Y+1, r24	; 0x01
	    : "=r" (ram_addr) /* Output: ram_addr is where the 16-bit address is stored */
	    : "z" (a_addr16) /* Input: Z register holds the flash memory address (__addr16) */
    );

    /* Return the loaded 16-bit address as a pointer to RAM*/
    return (uint8*) ram_addr;
     d9a:	89 81       	ldd	r24, Y+1	; 0x01
     d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    }
     d9e:	0f 90       	pop	r0
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <GPIO_setupPortDirection>:
 *
 * @param port_num Port_ID PORTA_ID, PORTB_IB ,...etc
 * @param a_value The desired direction PORT_INPUT,PORT_OUTPUT or the desired value
 */
void GPIO_setupPortDirection(uint8 port_num, uint8 direction)
    {
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	00 d0       	rcall	.+0      	; 0xdb2 <GPIO_setupPortDirection+0x6>
     db2:	00 d0       	rcall	.+0      	; 0xdb4 <GPIO_setupPortDirection+0x8>
     db4:	cd b7       	in	r28, 0x3d	; 61
     db6:	de b7       	in	r29, 0x3e	; 62
     db8:	89 83       	std	Y+1, r24	; 0x01
     dba:	6a 83       	std	Y+2, r22	; 0x02
    /*
     * Check if the input number is greater than NUM_OF_PORTS value.
     * In this case the input is not valid port number
     */
    if (port_num >= NUM_OF_PORTS)
     dbc:	89 81       	ldd	r24, Y+1	; 0x01
     dbe:	84 30       	cpi	r24, 0x04	; 4
     dc0:	90 f5       	brcc	.+100    	; 0xe26 <GPIO_setupPortDirection+0x7a>
	/* Do Nothing */
	}
    else
	{
	/* Setup the port direction as required */
	switch (port_num)
     dc2:	89 81       	ldd	r24, Y+1	; 0x01
     dc4:	28 2f       	mov	r18, r24
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	3c 83       	std	Y+4, r19	; 0x04
     dca:	2b 83       	std	Y+3, r18	; 0x03
     dcc:	8b 81       	ldd	r24, Y+3	; 0x03
     dce:	9c 81       	ldd	r25, Y+4	; 0x04
     dd0:	81 30       	cpi	r24, 0x01	; 1
     dd2:	91 05       	cpc	r25, r1
     dd4:	d1 f0       	breq	.+52     	; 0xe0a <GPIO_setupPortDirection+0x5e>
     dd6:	2b 81       	ldd	r18, Y+3	; 0x03
     dd8:	3c 81       	ldd	r19, Y+4	; 0x04
     dda:	22 30       	cpi	r18, 0x02	; 2
     ddc:	31 05       	cpc	r19, r1
     dde:	2c f4       	brge	.+10     	; 0xdea <GPIO_setupPortDirection+0x3e>
     de0:	8b 81       	ldd	r24, Y+3	; 0x03
     de2:	9c 81       	ldd	r25, Y+4	; 0x04
     de4:	00 97       	sbiw	r24, 0x00	; 0
     de6:	61 f0       	breq	.+24     	; 0xe00 <GPIO_setupPortDirection+0x54>
     de8:	1e c0       	rjmp	.+60     	; 0xe26 <GPIO_setupPortDirection+0x7a>
     dea:	2b 81       	ldd	r18, Y+3	; 0x03
     dec:	3c 81       	ldd	r19, Y+4	; 0x04
     dee:	22 30       	cpi	r18, 0x02	; 2
     df0:	31 05       	cpc	r19, r1
     df2:	81 f0       	breq	.+32     	; 0xe14 <GPIO_setupPortDirection+0x68>
     df4:	8b 81       	ldd	r24, Y+3	; 0x03
     df6:	9c 81       	ldd	r25, Y+4	; 0x04
     df8:	83 30       	cpi	r24, 0x03	; 3
     dfa:	91 05       	cpc	r25, r1
     dfc:	81 f0       	breq	.+32     	; 0xe1e <GPIO_setupPortDirection+0x72>
     dfe:	13 c0       	rjmp	.+38     	; 0xe26 <GPIO_setupPortDirection+0x7a>
	    {
	case PORTA_ID:
	    DDRA = direction;
     e00:	ea e3       	ldi	r30, 0x3A	; 58
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	8a 81       	ldd	r24, Y+2	; 0x02
     e06:	80 83       	st	Z, r24
     e08:	0e c0       	rjmp	.+28     	; 0xe26 <GPIO_setupPortDirection+0x7a>
	    break;
	case PORTB_ID:
	    DDRB = direction;
     e0a:	e7 e3       	ldi	r30, 0x37	; 55
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	8a 81       	ldd	r24, Y+2	; 0x02
     e10:	80 83       	st	Z, r24
     e12:	09 c0       	rjmp	.+18     	; 0xe26 <GPIO_setupPortDirection+0x7a>
	    break;
	case PORTC_ID:
	    DDRC = direction;
     e14:	e4 e3       	ldi	r30, 0x34	; 52
     e16:	f0 e0       	ldi	r31, 0x00	; 0
     e18:	8a 81       	ldd	r24, Y+2	; 0x02
     e1a:	80 83       	st	Z, r24
     e1c:	04 c0       	rjmp	.+8      	; 0xe26 <GPIO_setupPortDirection+0x7a>
	    break;
	case PORTD_ID:
	    DDRD = direction;
     e1e:	e1 e3       	ldi	r30, 0x31	; 49
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	8a 81       	ldd	r24, Y+2	; 0x02
     e24:	80 83       	st	Z, r24
	    break;
	    }
	}
    }
     e26:	0f 90       	pop	r0
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <GPIO_writePort>:
 * @param port_num Port_ID PORTA_ID, PORTB_IB ,...etc
 * @param a_value The desired 8-bit  value to be set into the port.
 */

void GPIO_writePort(uint8 port_num, uint8 value)
    {
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	00 d0       	rcall	.+0      	; 0xe3a <GPIO_writePort+0x6>
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <GPIO_writePort+0x8>
     e3c:	cd b7       	in	r28, 0x3d	; 61
     e3e:	de b7       	in	r29, 0x3e	; 62
     e40:	89 83       	std	Y+1, r24	; 0x01
     e42:	6a 83       	std	Y+2, r22	; 0x02

    if (port_num >= NUM_OF_PORTS)
     e44:	89 81       	ldd	r24, Y+1	; 0x01
     e46:	84 30       	cpi	r24, 0x04	; 4
     e48:	90 f5       	brcc	.+100    	; 0xeae <GPIO_writePort+0x7a>
	/* Do Nothing */
	}
    else
	{

	switch (port_num)
     e4a:	89 81       	ldd	r24, Y+1	; 0x01
     e4c:	28 2f       	mov	r18, r24
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	3c 83       	std	Y+4, r19	; 0x04
     e52:	2b 83       	std	Y+3, r18	; 0x03
     e54:	8b 81       	ldd	r24, Y+3	; 0x03
     e56:	9c 81       	ldd	r25, Y+4	; 0x04
     e58:	81 30       	cpi	r24, 0x01	; 1
     e5a:	91 05       	cpc	r25, r1
     e5c:	d1 f0       	breq	.+52     	; 0xe92 <GPIO_writePort+0x5e>
     e5e:	2b 81       	ldd	r18, Y+3	; 0x03
     e60:	3c 81       	ldd	r19, Y+4	; 0x04
     e62:	22 30       	cpi	r18, 0x02	; 2
     e64:	31 05       	cpc	r19, r1
     e66:	2c f4       	brge	.+10     	; 0xe72 <GPIO_writePort+0x3e>
     e68:	8b 81       	ldd	r24, Y+3	; 0x03
     e6a:	9c 81       	ldd	r25, Y+4	; 0x04
     e6c:	00 97       	sbiw	r24, 0x00	; 0
     e6e:	61 f0       	breq	.+24     	; 0xe88 <GPIO_writePort+0x54>
     e70:	1e c0       	rjmp	.+60     	; 0xeae <GPIO_writePort+0x7a>
     e72:	2b 81       	ldd	r18, Y+3	; 0x03
     e74:	3c 81       	ldd	r19, Y+4	; 0x04
     e76:	22 30       	cpi	r18, 0x02	; 2
     e78:	31 05       	cpc	r19, r1
     e7a:	81 f0       	breq	.+32     	; 0xe9c <GPIO_writePort+0x68>
     e7c:	8b 81       	ldd	r24, Y+3	; 0x03
     e7e:	9c 81       	ldd	r25, Y+4	; 0x04
     e80:	83 30       	cpi	r24, 0x03	; 3
     e82:	91 05       	cpc	r25, r1
     e84:	81 f0       	breq	.+32     	; 0xea6 <GPIO_writePort+0x72>
     e86:	13 c0       	rjmp	.+38     	; 0xeae <GPIO_writePort+0x7a>
	    {
	case PORTA_ID:
	    PORTA = value;
     e88:	eb e3       	ldi	r30, 0x3B	; 59
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	8a 81       	ldd	r24, Y+2	; 0x02
     e8e:	80 83       	st	Z, r24
     e90:	0e c0       	rjmp	.+28     	; 0xeae <GPIO_writePort+0x7a>
	    break;
	case PORTB_ID:
	    PORTB = value;
     e92:	e8 e3       	ldi	r30, 0x38	; 56
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	8a 81       	ldd	r24, Y+2	; 0x02
     e98:	80 83       	st	Z, r24
     e9a:	09 c0       	rjmp	.+18     	; 0xeae <GPIO_writePort+0x7a>
	    break;
	case PORTC_ID:
	    PORTC = value;
     e9c:	e5 e3       	ldi	r30, 0x35	; 53
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	8a 81       	ldd	r24, Y+2	; 0x02
     ea2:	80 83       	st	Z, r24
     ea4:	04 c0       	rjmp	.+8      	; 0xeae <GPIO_writePort+0x7a>
	    break;
	case PORTD_ID:
	    PORTD = value;
     ea6:	e2 e3       	ldi	r30, 0x32	; 50
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	8a 81       	ldd	r24, Y+2	; 0x02
     eac:	80 83       	st	Z, r24
	    break;
	    }
	}
    }
     eae:	0f 90       	pop	r0
     eb0:	0f 90       	pop	r0
     eb2:	0f 90       	pop	r0
     eb4:	0f 90       	pop	r0
     eb6:	cf 91       	pop	r28
     eb8:	df 91       	pop	r29
     eba:	08 95       	ret

00000ebc <GPIO_setupPinDirection>:
 * @param a_port The port ID (PORTA_ID, PORTB_ID, etc.)
 * @param a_pin The pin number on the port.
 * @param a_state The desired direction (PIN_INPUT, PIN_OUTPUT, PIN_INPUT_PULLUP).
 */
void GPIO_setupPinDirection(uint8 a_port, uint8 a_pin, uint8 a_state)
    {
     ebc:	df 93       	push	r29
     ebe:	cf 93       	push	r28
     ec0:	cd b7       	in	r28, 0x3d	; 61
     ec2:	de b7       	in	r29, 0x3e	; 62
     ec4:	2d 97       	sbiw	r28, 0x0d	; 13
     ec6:	0f b6       	in	r0, 0x3f	; 63
     ec8:	f8 94       	cli
     eca:	de bf       	out	0x3e, r29	; 62
     ecc:	0f be       	out	0x3f, r0	; 63
     ece:	cd bf       	out	0x3d, r28	; 61
     ed0:	89 83       	std	Y+1, r24	; 0x01
     ed2:	6a 83       	std	Y+2, r22	; 0x02
     ed4:	4b 83       	std	Y+3, r20	; 0x03
    switch (a_port)
     ed6:	89 81       	ldd	r24, Y+1	; 0x01
     ed8:	28 2f       	mov	r18, r24
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	3d 87       	std	Y+13, r19	; 0x0d
     ede:	2c 87       	std	Y+12, r18	; 0x0c
     ee0:	8c 85       	ldd	r24, Y+12	; 0x0c
     ee2:	9d 85       	ldd	r25, Y+13	; 0x0d
     ee4:	81 30       	cpi	r24, 0x01	; 1
     ee6:	91 05       	cpc	r25, r1
     ee8:	09 f4       	brne	.+2      	; 0xeec <GPIO_setupPinDirection+0x30>
     eea:	7b c0       	rjmp	.+246    	; 0xfe2 <GPIO_setupPinDirection+0x126>
     eec:	2c 85       	ldd	r18, Y+12	; 0x0c
     eee:	3d 85       	ldd	r19, Y+13	; 0x0d
     ef0:	22 30       	cpi	r18, 0x02	; 2
     ef2:	31 05       	cpc	r19, r1
     ef4:	2c f4       	brge	.+10     	; 0xf00 <GPIO_setupPinDirection+0x44>
     ef6:	8c 85       	ldd	r24, Y+12	; 0x0c
     ef8:	9d 85       	ldd	r25, Y+13	; 0x0d
     efa:	00 97       	sbiw	r24, 0x00	; 0
     efc:	71 f0       	breq	.+28     	; 0xf1a <GPIO_setupPinDirection+0x5e>
     efe:	9c c1       	rjmp	.+824    	; 0x1238 <GPIO_setupPinDirection+0x37c>
     f00:	2c 85       	ldd	r18, Y+12	; 0x0c
     f02:	3d 85       	ldd	r19, Y+13	; 0x0d
     f04:	22 30       	cpi	r18, 0x02	; 2
     f06:	31 05       	cpc	r19, r1
     f08:	09 f4       	brne	.+2      	; 0xf0c <GPIO_setupPinDirection+0x50>
     f0a:	cf c0       	rjmp	.+414    	; 0x10aa <GPIO_setupPinDirection+0x1ee>
     f0c:	8c 85       	ldd	r24, Y+12	; 0x0c
     f0e:	9d 85       	ldd	r25, Y+13	; 0x0d
     f10:	83 30       	cpi	r24, 0x03	; 3
     f12:	91 05       	cpc	r25, r1
     f14:	09 f4       	brne	.+2      	; 0xf18 <GPIO_setupPinDirection+0x5c>
     f16:	2d c1       	rjmp	.+602    	; 0x1172 <GPIO_setupPinDirection+0x2b6>
     f18:	8f c1       	rjmp	.+798    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	{
    case PORTA_ID:
	switch (a_state)
     f1a:	8b 81       	ldd	r24, Y+3	; 0x03
     f1c:	28 2f       	mov	r18, r24
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	3b 87       	std	Y+11, r19	; 0x0b
     f22:	2a 87       	std	Y+10, r18	; 0x0a
     f24:	8a 85       	ldd	r24, Y+10	; 0x0a
     f26:	9b 85       	ldd	r25, Y+11	; 0x0b
     f28:	81 30       	cpi	r24, 0x01	; 1
     f2a:	91 05       	cpc	r25, r1
     f2c:	f9 f0       	breq	.+62     	; 0xf6c <GPIO_setupPinDirection+0xb0>
     f2e:	2a 85       	ldd	r18, Y+10	; 0x0a
     f30:	3b 85       	ldd	r19, Y+11	; 0x0b
     f32:	22 30       	cpi	r18, 0x02	; 2
     f34:	31 05       	cpc	r19, r1
     f36:	71 f1       	breq	.+92     	; 0xf94 <GPIO_setupPinDirection+0xd8>
     f38:	8a 85       	ldd	r24, Y+10	; 0x0a
     f3a:	9b 85       	ldd	r25, Y+11	; 0x0b
     f3c:	00 97       	sbiw	r24, 0x00	; 0
     f3e:	09 f0       	breq	.+2      	; 0xf42 <GPIO_setupPinDirection+0x86>
     f40:	7b c1       	rjmp	.+758    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    {
	case PIN_INPUT:
	    CLEAR_BIT(DDRA, a_pin);
     f42:	aa e3       	ldi	r26, 0x3A	; 58
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	ea e3       	ldi	r30, 0x3A	; 58
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	48 2f       	mov	r20, r24
     f4e:	8a 81       	ldd	r24, Y+2	; 0x02
     f50:	28 2f       	mov	r18, r24
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	02 2e       	mov	r0, r18
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <GPIO_setupPinDirection+0xa4>
     f5c:	88 0f       	add	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	0a 94       	dec	r0
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <GPIO_setupPinDirection+0xa0>
     f64:	80 95       	com	r24
     f66:	84 23       	and	r24, r20
     f68:	8c 93       	st	X, r24
     f6a:	66 c1       	rjmp	.+716    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_OUTPUT:
	    SET_BIT(DDRA, a_pin);
     f6c:	aa e3       	ldi	r26, 0x3A	; 58
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	ea e3       	ldi	r30, 0x3A	; 58
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	80 81       	ld	r24, Z
     f76:	48 2f       	mov	r20, r24
     f78:	8a 81       	ldd	r24, Y+2	; 0x02
     f7a:	28 2f       	mov	r18, r24
     f7c:	30 e0       	ldi	r19, 0x00	; 0
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	02 2e       	mov	r0, r18
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <GPIO_setupPinDirection+0xce>
     f86:	88 0f       	add	r24, r24
     f88:	99 1f       	adc	r25, r25
     f8a:	0a 94       	dec	r0
     f8c:	e2 f7       	brpl	.-8      	; 0xf86 <GPIO_setupPinDirection+0xca>
     f8e:	84 2b       	or	r24, r20
     f90:	8c 93       	st	X, r24
     f92:	52 c1       	rjmp	.+676    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_INPUT_PULLUP:
	    CLEAR_BIT(DDRA, a_pin);
     f94:	aa e3       	ldi	r26, 0x3A	; 58
     f96:	b0 e0       	ldi	r27, 0x00	; 0
     f98:	ea e3       	ldi	r30, 0x3A	; 58
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	48 2f       	mov	r20, r24
     fa0:	8a 81       	ldd	r24, Y+2	; 0x02
     fa2:	28 2f       	mov	r18, r24
     fa4:	30 e0       	ldi	r19, 0x00	; 0
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <GPIO_setupPinDirection+0xf4>
     fac:	88 0f       	add	r24, r24
     fae:	99 1f       	adc	r25, r25
     fb0:	2a 95       	dec	r18
     fb2:	e2 f7       	brpl	.-8      	; 0xfac <GPIO_setupPinDirection+0xf0>
     fb4:	80 95       	com	r24
     fb6:	84 23       	and	r24, r20
     fb8:	8c 93       	st	X, r24
	    SET_BIT(PORTA, a_pin);
     fba:	ab e3       	ldi	r26, 0x3B	; 59
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	eb e3       	ldi	r30, 0x3B	; 59
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	48 2f       	mov	r20, r24
     fc6:	8a 81       	ldd	r24, Y+2	; 0x02
     fc8:	28 2f       	mov	r18, r24
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	02 2e       	mov	r0, r18
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <GPIO_setupPinDirection+0x11c>
     fd4:	88 0f       	add	r24, r24
     fd6:	99 1f       	adc	r25, r25
     fd8:	0a 94       	dec	r0
     fda:	e2 f7       	brpl	.-8      	; 0xfd4 <GPIO_setupPinDirection+0x118>
     fdc:	84 2b       	or	r24, r20
     fde:	8c 93       	st	X, r24
     fe0:	2b c1       	rjmp	.+598    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	    }
	break;

    case PORTB_ID:
	switch (a_state)
     fe2:	8b 81       	ldd	r24, Y+3	; 0x03
     fe4:	28 2f       	mov	r18, r24
     fe6:	30 e0       	ldi	r19, 0x00	; 0
     fe8:	39 87       	std	Y+9, r19	; 0x09
     fea:	28 87       	std	Y+8, r18	; 0x08
     fec:	88 85       	ldd	r24, Y+8	; 0x08
     fee:	99 85       	ldd	r25, Y+9	; 0x09
     ff0:	81 30       	cpi	r24, 0x01	; 1
     ff2:	91 05       	cpc	r25, r1
     ff4:	f9 f0       	breq	.+62     	; 0x1034 <GPIO_setupPinDirection+0x178>
     ff6:	28 85       	ldd	r18, Y+8	; 0x08
     ff8:	39 85       	ldd	r19, Y+9	; 0x09
     ffa:	22 30       	cpi	r18, 0x02	; 2
     ffc:	31 05       	cpc	r19, r1
     ffe:	71 f1       	breq	.+92     	; 0x105c <GPIO_setupPinDirection+0x1a0>
    1000:	88 85       	ldd	r24, Y+8	; 0x08
    1002:	99 85       	ldd	r25, Y+9	; 0x09
    1004:	00 97       	sbiw	r24, 0x00	; 0
    1006:	09 f0       	breq	.+2      	; 0x100a <GPIO_setupPinDirection+0x14e>
    1008:	17 c1       	rjmp	.+558    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    {
	case PIN_INPUT:
	    CLEAR_BIT(DDRB, a_pin);
    100a:	a7 e3       	ldi	r26, 0x37	; 55
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	e7 e3       	ldi	r30, 0x37	; 55
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	48 2f       	mov	r20, r24
    1016:	8a 81       	ldd	r24, Y+2	; 0x02
    1018:	28 2f       	mov	r18, r24
    101a:	30 e0       	ldi	r19, 0x00	; 0
    101c:	81 e0       	ldi	r24, 0x01	; 1
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	02 2e       	mov	r0, r18
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <GPIO_setupPinDirection+0x16c>
    1024:	88 0f       	add	r24, r24
    1026:	99 1f       	adc	r25, r25
    1028:	0a 94       	dec	r0
    102a:	e2 f7       	brpl	.-8      	; 0x1024 <GPIO_setupPinDirection+0x168>
    102c:	80 95       	com	r24
    102e:	84 23       	and	r24, r20
    1030:	8c 93       	st	X, r24
    1032:	02 c1       	rjmp	.+516    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_OUTPUT:
	    SET_BIT(DDRB, a_pin);
    1034:	a7 e3       	ldi	r26, 0x37	; 55
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	e7 e3       	ldi	r30, 0x37	; 55
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	48 2f       	mov	r20, r24
    1040:	8a 81       	ldd	r24, Y+2	; 0x02
    1042:	28 2f       	mov	r18, r24
    1044:	30 e0       	ldi	r19, 0x00	; 0
    1046:	81 e0       	ldi	r24, 0x01	; 1
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	02 2e       	mov	r0, r18
    104c:	02 c0       	rjmp	.+4      	; 0x1052 <GPIO_setupPinDirection+0x196>
    104e:	88 0f       	add	r24, r24
    1050:	99 1f       	adc	r25, r25
    1052:	0a 94       	dec	r0
    1054:	e2 f7       	brpl	.-8      	; 0x104e <GPIO_setupPinDirection+0x192>
    1056:	84 2b       	or	r24, r20
    1058:	8c 93       	st	X, r24
    105a:	ee c0       	rjmp	.+476    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_INPUT_PULLUP:
	    CLEAR_BIT(DDRB, a_pin);
    105c:	a7 e3       	ldi	r26, 0x37	; 55
    105e:	b0 e0       	ldi	r27, 0x00	; 0
    1060:	e7 e3       	ldi	r30, 0x37	; 55
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	48 2f       	mov	r20, r24
    1068:	8a 81       	ldd	r24, Y+2	; 0x02
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <GPIO_setupPinDirection+0x1bc>
    1074:	88 0f       	add	r24, r24
    1076:	99 1f       	adc	r25, r25
    1078:	2a 95       	dec	r18
    107a:	e2 f7       	brpl	.-8      	; 0x1074 <GPIO_setupPinDirection+0x1b8>
    107c:	80 95       	com	r24
    107e:	84 23       	and	r24, r20
    1080:	8c 93       	st	X, r24
	    SET_BIT(PORTB, a_pin);
    1082:	a8 e3       	ldi	r26, 0x38	; 56
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	e8 e3       	ldi	r30, 0x38	; 56
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	80 81       	ld	r24, Z
    108c:	48 2f       	mov	r20, r24
    108e:	8a 81       	ldd	r24, Y+2	; 0x02
    1090:	28 2f       	mov	r18, r24
    1092:	30 e0       	ldi	r19, 0x00	; 0
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	02 2e       	mov	r0, r18
    109a:	02 c0       	rjmp	.+4      	; 0x10a0 <GPIO_setupPinDirection+0x1e4>
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	0a 94       	dec	r0
    10a2:	e2 f7       	brpl	.-8      	; 0x109c <GPIO_setupPinDirection+0x1e0>
    10a4:	84 2b       	or	r24, r20
    10a6:	8c 93       	st	X, r24
    10a8:	c7 c0       	rjmp	.+398    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	    }
	break;

    case PORTC_ID:
	switch (a_state)
    10aa:	8b 81       	ldd	r24, Y+3	; 0x03
    10ac:	28 2f       	mov	r18, r24
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	3f 83       	std	Y+7, r19	; 0x07
    10b2:	2e 83       	std	Y+6, r18	; 0x06
    10b4:	8e 81       	ldd	r24, Y+6	; 0x06
    10b6:	9f 81       	ldd	r25, Y+7	; 0x07
    10b8:	81 30       	cpi	r24, 0x01	; 1
    10ba:	91 05       	cpc	r25, r1
    10bc:	f9 f0       	breq	.+62     	; 0x10fc <GPIO_setupPinDirection+0x240>
    10be:	2e 81       	ldd	r18, Y+6	; 0x06
    10c0:	3f 81       	ldd	r19, Y+7	; 0x07
    10c2:	22 30       	cpi	r18, 0x02	; 2
    10c4:	31 05       	cpc	r19, r1
    10c6:	71 f1       	breq	.+92     	; 0x1124 <GPIO_setupPinDirection+0x268>
    10c8:	8e 81       	ldd	r24, Y+6	; 0x06
    10ca:	9f 81       	ldd	r25, Y+7	; 0x07
    10cc:	00 97       	sbiw	r24, 0x00	; 0
    10ce:	09 f0       	breq	.+2      	; 0x10d2 <GPIO_setupPinDirection+0x216>
    10d0:	b3 c0       	rjmp	.+358    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    {
	case PIN_INPUT:
	    CLEAR_BIT(DDRC, a_pin);
    10d2:	a4 e3       	ldi	r26, 0x34	; 52
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e4 e3       	ldi	r30, 0x34	; 52
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	48 2f       	mov	r20, r24
    10de:	8a 81       	ldd	r24, Y+2	; 0x02
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	02 2e       	mov	r0, r18
    10ea:	02 c0       	rjmp	.+4      	; 0x10f0 <GPIO_setupPinDirection+0x234>
    10ec:	88 0f       	add	r24, r24
    10ee:	99 1f       	adc	r25, r25
    10f0:	0a 94       	dec	r0
    10f2:	e2 f7       	brpl	.-8      	; 0x10ec <GPIO_setupPinDirection+0x230>
    10f4:	80 95       	com	r24
    10f6:	84 23       	and	r24, r20
    10f8:	8c 93       	st	X, r24
    10fa:	9e c0       	rjmp	.+316    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_OUTPUT:
	    SET_BIT(DDRC, a_pin);
    10fc:	a4 e3       	ldi	r26, 0x34	; 52
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	e4 e3       	ldi	r30, 0x34	; 52
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	48 2f       	mov	r20, r24
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	28 2f       	mov	r18, r24
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	81 e0       	ldi	r24, 0x01	; 1
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	02 2e       	mov	r0, r18
    1114:	02 c0       	rjmp	.+4      	; 0x111a <GPIO_setupPinDirection+0x25e>
    1116:	88 0f       	add	r24, r24
    1118:	99 1f       	adc	r25, r25
    111a:	0a 94       	dec	r0
    111c:	e2 f7       	brpl	.-8      	; 0x1116 <GPIO_setupPinDirection+0x25a>
    111e:	84 2b       	or	r24, r20
    1120:	8c 93       	st	X, r24
    1122:	8a c0       	rjmp	.+276    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_INPUT_PULLUP:
	    CLEAR_BIT(DDRC, a_pin);
    1124:	a4 e3       	ldi	r26, 0x34	; 52
    1126:	b0 e0       	ldi	r27, 0x00	; 0
    1128:	e4 e3       	ldi	r30, 0x34	; 52
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	48 2f       	mov	r20, r24
    1130:	8a 81       	ldd	r24, Y+2	; 0x02
    1132:	28 2f       	mov	r18, r24
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <GPIO_setupPinDirection+0x284>
    113c:	88 0f       	add	r24, r24
    113e:	99 1f       	adc	r25, r25
    1140:	2a 95       	dec	r18
    1142:	e2 f7       	brpl	.-8      	; 0x113c <GPIO_setupPinDirection+0x280>
    1144:	80 95       	com	r24
    1146:	84 23       	and	r24, r20
    1148:	8c 93       	st	X, r24
	    SET_BIT(PORTC, a_pin);
    114a:	a5 e3       	ldi	r26, 0x35	; 53
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e5 e3       	ldi	r30, 0x35	; 53
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	48 2f       	mov	r20, r24
    1156:	8a 81       	ldd	r24, Y+2	; 0x02
    1158:	28 2f       	mov	r18, r24
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	02 2e       	mov	r0, r18
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <GPIO_setupPinDirection+0x2ac>
    1164:	88 0f       	add	r24, r24
    1166:	99 1f       	adc	r25, r25
    1168:	0a 94       	dec	r0
    116a:	e2 f7       	brpl	.-8      	; 0x1164 <GPIO_setupPinDirection+0x2a8>
    116c:	84 2b       	or	r24, r20
    116e:	8c 93       	st	X, r24
    1170:	63 c0       	rjmp	.+198    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	    }
	break;

    case PORTD_ID:
	switch (a_state)
    1172:	8b 81       	ldd	r24, Y+3	; 0x03
    1174:	28 2f       	mov	r18, r24
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	3d 83       	std	Y+5, r19	; 0x05
    117a:	2c 83       	std	Y+4, r18	; 0x04
    117c:	8c 81       	ldd	r24, Y+4	; 0x04
    117e:	9d 81       	ldd	r25, Y+5	; 0x05
    1180:	81 30       	cpi	r24, 0x01	; 1
    1182:	91 05       	cpc	r25, r1
    1184:	f9 f0       	breq	.+62     	; 0x11c4 <GPIO_setupPinDirection+0x308>
    1186:	2c 81       	ldd	r18, Y+4	; 0x04
    1188:	3d 81       	ldd	r19, Y+5	; 0x05
    118a:	22 30       	cpi	r18, 0x02	; 2
    118c:	31 05       	cpc	r19, r1
    118e:	71 f1       	breq	.+92     	; 0x11ec <GPIO_setupPinDirection+0x330>
    1190:	8c 81       	ldd	r24, Y+4	; 0x04
    1192:	9d 81       	ldd	r25, Y+5	; 0x05
    1194:	00 97       	sbiw	r24, 0x00	; 0
    1196:	09 f0       	breq	.+2      	; 0x119a <GPIO_setupPinDirection+0x2de>
    1198:	4f c0       	rjmp	.+158    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    {
	case PIN_INPUT:
	    CLEAR_BIT(DDRD, a_pin);
    119a:	a1 e3       	ldi	r26, 0x31	; 49
    119c:	b0 e0       	ldi	r27, 0x00	; 0
    119e:	e1 e3       	ldi	r30, 0x31	; 49
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	48 2f       	mov	r20, r24
    11a6:	8a 81       	ldd	r24, Y+2	; 0x02
    11a8:	28 2f       	mov	r18, r24
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	02 2e       	mov	r0, r18
    11b2:	02 c0       	rjmp	.+4      	; 0x11b8 <GPIO_setupPinDirection+0x2fc>
    11b4:	88 0f       	add	r24, r24
    11b6:	99 1f       	adc	r25, r25
    11b8:	0a 94       	dec	r0
    11ba:	e2 f7       	brpl	.-8      	; 0x11b4 <GPIO_setupPinDirection+0x2f8>
    11bc:	80 95       	com	r24
    11be:	84 23       	and	r24, r20
    11c0:	8c 93       	st	X, r24
    11c2:	3a c0       	rjmp	.+116    	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_OUTPUT:
	    SET_BIT(DDRD, a_pin);
    11c4:	a1 e3       	ldi	r26, 0x31	; 49
    11c6:	b0 e0       	ldi	r27, 0x00	; 0
    11c8:	e1 e3       	ldi	r30, 0x31	; 49
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	80 81       	ld	r24, Z
    11ce:	48 2f       	mov	r20, r24
    11d0:	8a 81       	ldd	r24, Y+2	; 0x02
    11d2:	28 2f       	mov	r18, r24
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	81 e0       	ldi	r24, 0x01	; 1
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	02 2e       	mov	r0, r18
    11dc:	02 c0       	rjmp	.+4      	; 0x11e2 <GPIO_setupPinDirection+0x326>
    11de:	88 0f       	add	r24, r24
    11e0:	99 1f       	adc	r25, r25
    11e2:	0a 94       	dec	r0
    11e4:	e2 f7       	brpl	.-8      	; 0x11de <GPIO_setupPinDirection+0x322>
    11e6:	84 2b       	or	r24, r20
    11e8:	8c 93       	st	X, r24
    11ea:	26 c0       	rjmp	.+76     	; 0x1238 <GPIO_setupPinDirection+0x37c>
	    break;
	case PIN_INPUT_PULLUP:
	    CLEAR_BIT(DDRD, a_pin);
    11ec:	a1 e3       	ldi	r26, 0x31	; 49
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e1 e3       	ldi	r30, 0x31	; 49
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	48 2f       	mov	r20, r24
    11f8:	8a 81       	ldd	r24, Y+2	; 0x02
    11fa:	28 2f       	mov	r18, r24
    11fc:	30 e0       	ldi	r19, 0x00	; 0
    11fe:	81 e0       	ldi	r24, 0x01	; 1
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	02 c0       	rjmp	.+4      	; 0x1208 <GPIO_setupPinDirection+0x34c>
    1204:	88 0f       	add	r24, r24
    1206:	99 1f       	adc	r25, r25
    1208:	2a 95       	dec	r18
    120a:	e2 f7       	brpl	.-8      	; 0x1204 <GPIO_setupPinDirection+0x348>
    120c:	80 95       	com	r24
    120e:	84 23       	and	r24, r20
    1210:	8c 93       	st	X, r24
	    SET_BIT(PORTD, a_pin);
    1212:	a2 e3       	ldi	r26, 0x32	; 50
    1214:	b0 e0       	ldi	r27, 0x00	; 0
    1216:	e2 e3       	ldi	r30, 0x32	; 50
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	48 2f       	mov	r20, r24
    121e:	8a 81       	ldd	r24, Y+2	; 0x02
    1220:	28 2f       	mov	r18, r24
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	02 2e       	mov	r0, r18
    122a:	02 c0       	rjmp	.+4      	; 0x1230 <GPIO_setupPinDirection+0x374>
    122c:	88 0f       	add	r24, r24
    122e:	99 1f       	adc	r25, r25
    1230:	0a 94       	dec	r0
    1232:	e2 f7       	brpl	.-8      	; 0x122c <GPIO_setupPinDirection+0x370>
    1234:	84 2b       	or	r24, r20
    1236:	8c 93       	st	X, r24
	    break;
	    }
	break;
	}
    }
    1238:	2d 96       	adiw	r28, 0x0d	; 13
    123a:	0f b6       	in	r0, 0x3f	; 63
    123c:	f8 94       	cli
    123e:	de bf       	out	0x3e, r29	; 62
    1240:	0f be       	out	0x3f, r0	; 63
    1242:	cd bf       	out	0x3d, r28	; 61
    1244:	cf 91       	pop	r28
    1246:	df 91       	pop	r29
    1248:	08 95       	ret

0000124a <GPIO_writePin>:
 * @param a_port The port ID (PORTA_ID, PORTB_ID, etc.)
 * @param a_pin The pin number on the port.
 * @param a_state The desired state (HIGH or LOW).
 */
void GPIO_writePin(uint8 a_port, uint8 a_pin, uint8 a_state)
    {
    124a:	df 93       	push	r29
    124c:	cf 93       	push	r28
    124e:	00 d0       	rcall	.+0      	; 0x1250 <GPIO_writePin+0x6>
    1250:	00 d0       	rcall	.+0      	; 0x1252 <GPIO_writePin+0x8>
    1252:	0f 92       	push	r0
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
    1258:	89 83       	std	Y+1, r24	; 0x01
    125a:	6a 83       	std	Y+2, r22	; 0x02
    125c:	4b 83       	std	Y+3, r20	; 0x03
    switch (a_port)
    125e:	89 81       	ldd	r24, Y+1	; 0x01
    1260:	28 2f       	mov	r18, r24
    1262:	30 e0       	ldi	r19, 0x00	; 0
    1264:	3d 83       	std	Y+5, r19	; 0x05
    1266:	2c 83       	std	Y+4, r18	; 0x04
    1268:	8c 81       	ldd	r24, Y+4	; 0x04
    126a:	9d 81       	ldd	r25, Y+5	; 0x05
    126c:	81 30       	cpi	r24, 0x01	; 1
    126e:	91 05       	cpc	r25, r1
    1270:	09 f4       	brne	.+2      	; 0x1274 <GPIO_writePin+0x2a>
    1272:	43 c0       	rjmp	.+134    	; 0x12fa <GPIO_writePin+0xb0>
    1274:	2c 81       	ldd	r18, Y+4	; 0x04
    1276:	3d 81       	ldd	r19, Y+5	; 0x05
    1278:	22 30       	cpi	r18, 0x02	; 2
    127a:	31 05       	cpc	r19, r1
    127c:	2c f4       	brge	.+10     	; 0x1288 <GPIO_writePin+0x3e>
    127e:	8c 81       	ldd	r24, Y+4	; 0x04
    1280:	9d 81       	ldd	r25, Y+5	; 0x05
    1282:	00 97       	sbiw	r24, 0x00	; 0
    1284:	71 f0       	breq	.+28     	; 0x12a2 <GPIO_writePin+0x58>
    1286:	bc c0       	rjmp	.+376    	; 0x1400 <GPIO_writePin+0x1b6>
    1288:	2c 81       	ldd	r18, Y+4	; 0x04
    128a:	3d 81       	ldd	r19, Y+5	; 0x05
    128c:	22 30       	cpi	r18, 0x02	; 2
    128e:	31 05       	cpc	r19, r1
    1290:	09 f4       	brne	.+2      	; 0x1294 <GPIO_writePin+0x4a>
    1292:	5f c0       	rjmp	.+190    	; 0x1352 <GPIO_writePin+0x108>
    1294:	8c 81       	ldd	r24, Y+4	; 0x04
    1296:	9d 81       	ldd	r25, Y+5	; 0x05
    1298:	83 30       	cpi	r24, 0x03	; 3
    129a:	91 05       	cpc	r25, r1
    129c:	09 f4       	brne	.+2      	; 0x12a0 <GPIO_writePin+0x56>
    129e:	85 c0       	rjmp	.+266    	; 0x13aa <GPIO_writePin+0x160>
    12a0:	af c0       	rjmp	.+350    	; 0x1400 <GPIO_writePin+0x1b6>
	{
    case PORTA_ID:
	if (a_state == LOW)
    12a2:	8b 81       	ldd	r24, Y+3	; 0x03
    12a4:	88 23       	and	r24, r24
    12a6:	a9 f4       	brne	.+42     	; 0x12d2 <GPIO_writePin+0x88>
	    {
	    CLEAR_BIT(PORTA, a_pin);
    12a8:	ab e3       	ldi	r26, 0x3B	; 59
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	eb e3       	ldi	r30, 0x3B	; 59
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	48 2f       	mov	r20, r24
    12b4:	8a 81       	ldd	r24, Y+2	; 0x02
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	81 e0       	ldi	r24, 0x01	; 1
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	02 2e       	mov	r0, r18
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <GPIO_writePin+0x7c>
    12c2:	88 0f       	add	r24, r24
    12c4:	99 1f       	adc	r25, r25
    12c6:	0a 94       	dec	r0
    12c8:	e2 f7       	brpl	.-8      	; 0x12c2 <GPIO_writePin+0x78>
    12ca:	80 95       	com	r24
    12cc:	84 23       	and	r24, r20
    12ce:	8c 93       	st	X, r24
    12d0:	97 c0       	rjmp	.+302    	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	else
	    {
	    SET_BIT(PORTA, a_pin);
    12d2:	ab e3       	ldi	r26, 0x3B	; 59
    12d4:	b0 e0       	ldi	r27, 0x00	; 0
    12d6:	eb e3       	ldi	r30, 0x3B	; 59
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	48 2f       	mov	r20, r24
    12de:	8a 81       	ldd	r24, Y+2	; 0x02
    12e0:	28 2f       	mov	r18, r24
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	02 2e       	mov	r0, r18
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <GPIO_writePin+0xa6>
    12ec:	88 0f       	add	r24, r24
    12ee:	99 1f       	adc	r25, r25
    12f0:	0a 94       	dec	r0
    12f2:	e2 f7       	brpl	.-8      	; 0x12ec <GPIO_writePin+0xa2>
    12f4:	84 2b       	or	r24, r20
    12f6:	8c 93       	st	X, r24
    12f8:	83 c0       	rjmp	.+262    	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	break;

    case PORTB_ID:
	if (a_state == LOW)
    12fa:	8b 81       	ldd	r24, Y+3	; 0x03
    12fc:	88 23       	and	r24, r24
    12fe:	a9 f4       	brne	.+42     	; 0x132a <GPIO_writePin+0xe0>
	    {
	    CLEAR_BIT(PORTB, a_pin);
    1300:	a8 e3       	ldi	r26, 0x38	; 56
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	e8 e3       	ldi	r30, 0x38	; 56
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	80 81       	ld	r24, Z
    130a:	48 2f       	mov	r20, r24
    130c:	8a 81       	ldd	r24, Y+2	; 0x02
    130e:	28 2f       	mov	r18, r24
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	02 2e       	mov	r0, r18
    1318:	02 c0       	rjmp	.+4      	; 0x131e <GPIO_writePin+0xd4>
    131a:	88 0f       	add	r24, r24
    131c:	99 1f       	adc	r25, r25
    131e:	0a 94       	dec	r0
    1320:	e2 f7       	brpl	.-8      	; 0x131a <GPIO_writePin+0xd0>
    1322:	80 95       	com	r24
    1324:	84 23       	and	r24, r20
    1326:	8c 93       	st	X, r24
    1328:	6b c0       	rjmp	.+214    	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	else
	    {
	    SET_BIT(PORTB, a_pin);
    132a:	a8 e3       	ldi	r26, 0x38	; 56
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	e8 e3       	ldi	r30, 0x38	; 56
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	48 2f       	mov	r20, r24
    1336:	8a 81       	ldd	r24, Y+2	; 0x02
    1338:	28 2f       	mov	r18, r24
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	02 2e       	mov	r0, r18
    1342:	02 c0       	rjmp	.+4      	; 0x1348 <GPIO_writePin+0xfe>
    1344:	88 0f       	add	r24, r24
    1346:	99 1f       	adc	r25, r25
    1348:	0a 94       	dec	r0
    134a:	e2 f7       	brpl	.-8      	; 0x1344 <GPIO_writePin+0xfa>
    134c:	84 2b       	or	r24, r20
    134e:	8c 93       	st	X, r24
    1350:	57 c0       	rjmp	.+174    	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	break;

    case PORTC_ID:
	if (a_state == LOW)
    1352:	8b 81       	ldd	r24, Y+3	; 0x03
    1354:	88 23       	and	r24, r24
    1356:	a9 f4       	brne	.+42     	; 0x1382 <GPIO_writePin+0x138>
	    {
	    CLEAR_BIT(PORTC, a_pin);
    1358:	a5 e3       	ldi	r26, 0x35	; 53
    135a:	b0 e0       	ldi	r27, 0x00	; 0
    135c:	e5 e3       	ldi	r30, 0x35	; 53
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	80 81       	ld	r24, Z
    1362:	48 2f       	mov	r20, r24
    1364:	8a 81       	ldd	r24, Y+2	; 0x02
    1366:	28 2f       	mov	r18, r24
    1368:	30 e0       	ldi	r19, 0x00	; 0
    136a:	81 e0       	ldi	r24, 0x01	; 1
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	02 2e       	mov	r0, r18
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <GPIO_writePin+0x12c>
    1372:	88 0f       	add	r24, r24
    1374:	99 1f       	adc	r25, r25
    1376:	0a 94       	dec	r0
    1378:	e2 f7       	brpl	.-8      	; 0x1372 <GPIO_writePin+0x128>
    137a:	80 95       	com	r24
    137c:	84 23       	and	r24, r20
    137e:	8c 93       	st	X, r24
    1380:	3f c0       	rjmp	.+126    	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	else
	    {
	    SET_BIT(PORTC, a_pin);
    1382:	a5 e3       	ldi	r26, 0x35	; 53
    1384:	b0 e0       	ldi	r27, 0x00	; 0
    1386:	e5 e3       	ldi	r30, 0x35	; 53
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	80 81       	ld	r24, Z
    138c:	48 2f       	mov	r20, r24
    138e:	8a 81       	ldd	r24, Y+2	; 0x02
    1390:	28 2f       	mov	r18, r24
    1392:	30 e0       	ldi	r19, 0x00	; 0
    1394:	81 e0       	ldi	r24, 0x01	; 1
    1396:	90 e0       	ldi	r25, 0x00	; 0
    1398:	02 2e       	mov	r0, r18
    139a:	02 c0       	rjmp	.+4      	; 0x13a0 <GPIO_writePin+0x156>
    139c:	88 0f       	add	r24, r24
    139e:	99 1f       	adc	r25, r25
    13a0:	0a 94       	dec	r0
    13a2:	e2 f7       	brpl	.-8      	; 0x139c <GPIO_writePin+0x152>
    13a4:	84 2b       	or	r24, r20
    13a6:	8c 93       	st	X, r24
    13a8:	2b c0       	rjmp	.+86     	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	break;

    case PORTD_ID:
	if (a_state == LOW)
    13aa:	8b 81       	ldd	r24, Y+3	; 0x03
    13ac:	88 23       	and	r24, r24
    13ae:	a9 f4       	brne	.+42     	; 0x13da <GPIO_writePin+0x190>
	    {
	    CLEAR_BIT(PORTD, a_pin);
    13b0:	a2 e3       	ldi	r26, 0x32	; 50
    13b2:	b0 e0       	ldi	r27, 0x00	; 0
    13b4:	e2 e3       	ldi	r30, 0x32	; 50
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	80 81       	ld	r24, Z
    13ba:	48 2f       	mov	r20, r24
    13bc:	8a 81       	ldd	r24, Y+2	; 0x02
    13be:	28 2f       	mov	r18, r24
    13c0:	30 e0       	ldi	r19, 0x00	; 0
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	90 e0       	ldi	r25, 0x00	; 0
    13c6:	02 2e       	mov	r0, r18
    13c8:	02 c0       	rjmp	.+4      	; 0x13ce <GPIO_writePin+0x184>
    13ca:	88 0f       	add	r24, r24
    13cc:	99 1f       	adc	r25, r25
    13ce:	0a 94       	dec	r0
    13d0:	e2 f7       	brpl	.-8      	; 0x13ca <GPIO_writePin+0x180>
    13d2:	80 95       	com	r24
    13d4:	84 23       	and	r24, r20
    13d6:	8c 93       	st	X, r24
    13d8:	13 c0       	rjmp	.+38     	; 0x1400 <GPIO_writePin+0x1b6>
	    }
	else
	    {
	    SET_BIT(PORTD, a_pin);
    13da:	a2 e3       	ldi	r26, 0x32	; 50
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	e2 e3       	ldi	r30, 0x32	; 50
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	48 2f       	mov	r20, r24
    13e6:	8a 81       	ldd	r24, Y+2	; 0x02
    13e8:	28 2f       	mov	r18, r24
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	81 e0       	ldi	r24, 0x01	; 1
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	02 2e       	mov	r0, r18
    13f2:	02 c0       	rjmp	.+4      	; 0x13f8 <GPIO_writePin+0x1ae>
    13f4:	88 0f       	add	r24, r24
    13f6:	99 1f       	adc	r25, r25
    13f8:	0a 94       	dec	r0
    13fa:	e2 f7       	brpl	.-8      	; 0x13f4 <GPIO_writePin+0x1aa>
    13fc:	84 2b       	or	r24, r20
    13fe:	8c 93       	st	X, r24
	    }
	break;
	}
    }
    1400:	0f 90       	pop	r0
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	0f 90       	pop	r0
    1408:	0f 90       	pop	r0
    140a:	cf 91       	pop	r28
    140c:	df 91       	pop	r29
    140e:	08 95       	ret

00001410 <GPIO_tooglePin>:
 *
 * @param a_port The port ID (PORTA_ID, PORTB_ID, etc.)
 * @param pin The pin number on the port.
 */
void GPIO_tooglePin(uint8 a_port, uint8 pin)
    {
    1410:	df 93       	push	r29
    1412:	cf 93       	push	r28
    1414:	00 d0       	rcall	.+0      	; 0x1416 <GPIO_tooglePin+0x6>
    1416:	00 d0       	rcall	.+0      	; 0x1418 <GPIO_tooglePin+0x8>
    1418:	cd b7       	in	r28, 0x3d	; 61
    141a:	de b7       	in	r29, 0x3e	; 62
    141c:	89 83       	std	Y+1, r24	; 0x01
    141e:	6a 83       	std	Y+2, r22	; 0x02
    switch (a_port)
    1420:	89 81       	ldd	r24, Y+1	; 0x01
    1422:	28 2f       	mov	r18, r24
    1424:	30 e0       	ldi	r19, 0x00	; 0
    1426:	3c 83       	std	Y+4, r19	; 0x04
    1428:	2b 83       	std	Y+3, r18	; 0x03
    142a:	8b 81       	ldd	r24, Y+3	; 0x03
    142c:	9c 81       	ldd	r25, Y+4	; 0x04
    142e:	81 30       	cpi	r24, 0x01	; 1
    1430:	91 05       	cpc	r25, r1
    1432:	49 f1       	breq	.+82     	; 0x1486 <GPIO_tooglePin+0x76>
    1434:	2b 81       	ldd	r18, Y+3	; 0x03
    1436:	3c 81       	ldd	r19, Y+4	; 0x04
    1438:	22 30       	cpi	r18, 0x02	; 2
    143a:	31 05       	cpc	r19, r1
    143c:	2c f4       	brge	.+10     	; 0x1448 <GPIO_tooglePin+0x38>
    143e:	8b 81       	ldd	r24, Y+3	; 0x03
    1440:	9c 81       	ldd	r25, Y+4	; 0x04
    1442:	00 97       	sbiw	r24, 0x00	; 0
    1444:	61 f0       	breq	.+24     	; 0x145e <GPIO_tooglePin+0x4e>
    1446:	5a c0       	rjmp	.+180    	; 0x14fc <GPIO_tooglePin+0xec>
    1448:	2b 81       	ldd	r18, Y+3	; 0x03
    144a:	3c 81       	ldd	r19, Y+4	; 0x04
    144c:	22 30       	cpi	r18, 0x02	; 2
    144e:	31 05       	cpc	r19, r1
    1450:	71 f1       	breq	.+92     	; 0x14ae <GPIO_tooglePin+0x9e>
    1452:	8b 81       	ldd	r24, Y+3	; 0x03
    1454:	9c 81       	ldd	r25, Y+4	; 0x04
    1456:	83 30       	cpi	r24, 0x03	; 3
    1458:	91 05       	cpc	r25, r1
    145a:	e9 f1       	breq	.+122    	; 0x14d6 <GPIO_tooglePin+0xc6>
    145c:	4f c0       	rjmp	.+158    	; 0x14fc <GPIO_tooglePin+0xec>
	{
    case PORTA_ID:
	TOGGLE_BIT(PORTA, pin);
    145e:	ab e3       	ldi	r26, 0x3B	; 59
    1460:	b0 e0       	ldi	r27, 0x00	; 0
    1462:	eb e3       	ldi	r30, 0x3B	; 59
    1464:	f0 e0       	ldi	r31, 0x00	; 0
    1466:	80 81       	ld	r24, Z
    1468:	48 2f       	mov	r20, r24
    146a:	8a 81       	ldd	r24, Y+2	; 0x02
    146c:	28 2f       	mov	r18, r24
    146e:	30 e0       	ldi	r19, 0x00	; 0
    1470:	81 e0       	ldi	r24, 0x01	; 1
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	02 2e       	mov	r0, r18
    1476:	02 c0       	rjmp	.+4      	; 0x147c <GPIO_tooglePin+0x6c>
    1478:	88 0f       	add	r24, r24
    147a:	99 1f       	adc	r25, r25
    147c:	0a 94       	dec	r0
    147e:	e2 f7       	brpl	.-8      	; 0x1478 <GPIO_tooglePin+0x68>
    1480:	84 27       	eor	r24, r20
    1482:	8c 93       	st	X, r24
    1484:	3b c0       	rjmp	.+118    	; 0x14fc <GPIO_tooglePin+0xec>
	break;
    case PORTB_ID:
	TOGGLE_BIT(PORTB, pin);
    1486:	a8 e3       	ldi	r26, 0x38	; 56
    1488:	b0 e0       	ldi	r27, 0x00	; 0
    148a:	e8 e3       	ldi	r30, 0x38	; 56
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	80 81       	ld	r24, Z
    1490:	48 2f       	mov	r20, r24
    1492:	8a 81       	ldd	r24, Y+2	; 0x02
    1494:	28 2f       	mov	r18, r24
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	81 e0       	ldi	r24, 0x01	; 1
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	02 2e       	mov	r0, r18
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <GPIO_tooglePin+0x94>
    14a0:	88 0f       	add	r24, r24
    14a2:	99 1f       	adc	r25, r25
    14a4:	0a 94       	dec	r0
    14a6:	e2 f7       	brpl	.-8      	; 0x14a0 <GPIO_tooglePin+0x90>
    14a8:	84 27       	eor	r24, r20
    14aa:	8c 93       	st	X, r24
    14ac:	27 c0       	rjmp	.+78     	; 0x14fc <GPIO_tooglePin+0xec>
	break;
    case PORTC_ID:
	TOGGLE_BIT(PORTC, pin);
    14ae:	a5 e3       	ldi	r26, 0x35	; 53
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	e5 e3       	ldi	r30, 0x35	; 53
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	48 2f       	mov	r20, r24
    14ba:	8a 81       	ldd	r24, Y+2	; 0x02
    14bc:	28 2f       	mov	r18, r24
    14be:	30 e0       	ldi	r19, 0x00	; 0
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	90 e0       	ldi	r25, 0x00	; 0
    14c4:	02 2e       	mov	r0, r18
    14c6:	02 c0       	rjmp	.+4      	; 0x14cc <GPIO_tooglePin+0xbc>
    14c8:	88 0f       	add	r24, r24
    14ca:	99 1f       	adc	r25, r25
    14cc:	0a 94       	dec	r0
    14ce:	e2 f7       	brpl	.-8      	; 0x14c8 <GPIO_tooglePin+0xb8>
    14d0:	84 27       	eor	r24, r20
    14d2:	8c 93       	st	X, r24
    14d4:	13 c0       	rjmp	.+38     	; 0x14fc <GPIO_tooglePin+0xec>
	break;
    case PORTD_ID:
	TOGGLE_BIT(PORTD, pin);
    14d6:	a2 e3       	ldi	r26, 0x32	; 50
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	e2 e3       	ldi	r30, 0x32	; 50
    14dc:	f0 e0       	ldi	r31, 0x00	; 0
    14de:	80 81       	ld	r24, Z
    14e0:	48 2f       	mov	r20, r24
    14e2:	8a 81       	ldd	r24, Y+2	; 0x02
    14e4:	28 2f       	mov	r18, r24
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	81 e0       	ldi	r24, 0x01	; 1
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	02 2e       	mov	r0, r18
    14ee:	02 c0       	rjmp	.+4      	; 0x14f4 <GPIO_tooglePin+0xe4>
    14f0:	88 0f       	add	r24, r24
    14f2:	99 1f       	adc	r25, r25
    14f4:	0a 94       	dec	r0
    14f6:	e2 f7       	brpl	.-8      	; 0x14f0 <GPIO_tooglePin+0xe0>
    14f8:	84 27       	eor	r24, r20
    14fa:	8c 93       	st	X, r24
	break;
	}
    }
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	cf 91       	pop	r28
    1506:	df 91       	pop	r29
    1508:	08 95       	ret

0000150a <GPIO_readPin>:
 * @param a_port The port ID (PORTA_ID, PORTB_ID, etc.)
 * @param pin The pin number on the port.
 * @return The current state of the pin (1 for HIGH, 0 for LOW).
 */
uint8 GPIO_readPin(uint8 a_port, uint8 pin)
    {
    150a:	df 93       	push	r29
    150c:	cf 93       	push	r28
    150e:	00 d0       	rcall	.+0      	; 0x1510 <GPIO_readPin+0x6>
    1510:	00 d0       	rcall	.+0      	; 0x1512 <GPIO_readPin+0x8>
    1512:	0f 92       	push	r0
    1514:	cd b7       	in	r28, 0x3d	; 61
    1516:	de b7       	in	r29, 0x3e	; 62
    1518:	89 83       	std	Y+1, r24	; 0x01
    151a:	6a 83       	std	Y+2, r22	; 0x02
    switch (a_port)
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	3d 83       	std	Y+5, r19	; 0x05
    1524:	2c 83       	std	Y+4, r18	; 0x04
    1526:	4c 81       	ldd	r20, Y+4	; 0x04
    1528:	5d 81       	ldd	r21, Y+5	; 0x05
    152a:	41 30       	cpi	r20, 0x01	; 1
    152c:	51 05       	cpc	r21, r1
    152e:	b1 f1       	breq	.+108    	; 0x159c <GPIO_readPin+0x92>
    1530:	8c 81       	ldd	r24, Y+4	; 0x04
    1532:	9d 81       	ldd	r25, Y+5	; 0x05
    1534:	82 30       	cpi	r24, 0x02	; 2
    1536:	91 05       	cpc	r25, r1
    1538:	34 f4       	brge	.+12     	; 0x1546 <GPIO_readPin+0x3c>
    153a:	2c 81       	ldd	r18, Y+4	; 0x04
    153c:	3d 81       	ldd	r19, Y+5	; 0x05
    153e:	21 15       	cp	r18, r1
    1540:	31 05       	cpc	r19, r1
    1542:	71 f0       	breq	.+28     	; 0x1560 <GPIO_readPin+0x56>
    1544:	85 c0       	rjmp	.+266    	; 0x1650 <GPIO_readPin+0x146>
    1546:	4c 81       	ldd	r20, Y+4	; 0x04
    1548:	5d 81       	ldd	r21, Y+5	; 0x05
    154a:	42 30       	cpi	r20, 0x02	; 2
    154c:	51 05       	cpc	r21, r1
    154e:	09 f4       	brne	.+2      	; 0x1552 <GPIO_readPin+0x48>
    1550:	43 c0       	rjmp	.+134    	; 0x15d8 <GPIO_readPin+0xce>
    1552:	8c 81       	ldd	r24, Y+4	; 0x04
    1554:	9d 81       	ldd	r25, Y+5	; 0x05
    1556:	83 30       	cpi	r24, 0x03	; 3
    1558:	91 05       	cpc	r25, r1
    155a:	09 f4       	brne	.+2      	; 0x155e <GPIO_readPin+0x54>
    155c:	5b c0       	rjmp	.+182    	; 0x1614 <GPIO_readPin+0x10a>
    155e:	78 c0       	rjmp	.+240    	; 0x1650 <GPIO_readPin+0x146>
	{
    case PORTA_ID:
	return GET_BIT(PINA, pin);
    1560:	e9 e3       	ldi	r30, 0x39	; 57
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	48 2f       	mov	r20, r24
    1568:	50 e0       	ldi	r21, 0x00	; 0
    156a:	8a 81       	ldd	r24, Y+2	; 0x02
    156c:	28 2f       	mov	r18, r24
    156e:	30 e0       	ldi	r19, 0x00	; 0
    1570:	81 e0       	ldi	r24, 0x01	; 1
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	02 c0       	rjmp	.+4      	; 0x157a <GPIO_readPin+0x70>
    1576:	88 0f       	add	r24, r24
    1578:	99 1f       	adc	r25, r25
    157a:	2a 95       	dec	r18
    157c:	e2 f7       	brpl	.-8      	; 0x1576 <GPIO_readPin+0x6c>
    157e:	9a 01       	movw	r18, r20
    1580:	28 23       	and	r18, r24
    1582:	39 23       	and	r19, r25
    1584:	8a 81       	ldd	r24, Y+2	; 0x02
    1586:	88 2f       	mov	r24, r24
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	a9 01       	movw	r20, r18
    158c:	02 c0       	rjmp	.+4      	; 0x1592 <GPIO_readPin+0x88>
    158e:	55 95       	asr	r21
    1590:	47 95       	ror	r20
    1592:	8a 95       	dec	r24
    1594:	e2 f7       	brpl	.-8      	; 0x158e <GPIO_readPin+0x84>
    1596:	ca 01       	movw	r24, r20
    1598:	8b 83       	std	Y+3, r24	; 0x03
    159a:	5b c0       	rjmp	.+182    	; 0x1652 <GPIO_readPin+0x148>
    case PORTB_ID:
	return GET_BIT(PINB, pin);
    159c:	e6 e3       	ldi	r30, 0x36	; 54
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	80 81       	ld	r24, Z
    15a2:	48 2f       	mov	r20, r24
    15a4:	50 e0       	ldi	r21, 0x00	; 0
    15a6:	8a 81       	ldd	r24, Y+2	; 0x02
    15a8:	28 2f       	mov	r18, r24
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	02 c0       	rjmp	.+4      	; 0x15b6 <GPIO_readPin+0xac>
    15b2:	88 0f       	add	r24, r24
    15b4:	99 1f       	adc	r25, r25
    15b6:	2a 95       	dec	r18
    15b8:	e2 f7       	brpl	.-8      	; 0x15b2 <GPIO_readPin+0xa8>
    15ba:	9a 01       	movw	r18, r20
    15bc:	28 23       	and	r18, r24
    15be:	39 23       	and	r19, r25
    15c0:	8a 81       	ldd	r24, Y+2	; 0x02
    15c2:	88 2f       	mov	r24, r24
    15c4:	90 e0       	ldi	r25, 0x00	; 0
    15c6:	a9 01       	movw	r20, r18
    15c8:	02 c0       	rjmp	.+4      	; 0x15ce <GPIO_readPin+0xc4>
    15ca:	55 95       	asr	r21
    15cc:	47 95       	ror	r20
    15ce:	8a 95       	dec	r24
    15d0:	e2 f7       	brpl	.-8      	; 0x15ca <GPIO_readPin+0xc0>
    15d2:	ca 01       	movw	r24, r20
    15d4:	8b 83       	std	Y+3, r24	; 0x03
    15d6:	3d c0       	rjmp	.+122    	; 0x1652 <GPIO_readPin+0x148>
    case PORTC_ID:
	return GET_BIT(PINC, pin);
    15d8:	e3 e3       	ldi	r30, 0x33	; 51
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	48 2f       	mov	r20, r24
    15e0:	50 e0       	ldi	r21, 0x00	; 0
    15e2:	8a 81       	ldd	r24, Y+2	; 0x02
    15e4:	28 2f       	mov	r18, r24
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	81 e0       	ldi	r24, 0x01	; 1
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <GPIO_readPin+0xe8>
    15ee:	88 0f       	add	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	2a 95       	dec	r18
    15f4:	e2 f7       	brpl	.-8      	; 0x15ee <GPIO_readPin+0xe4>
    15f6:	9a 01       	movw	r18, r20
    15f8:	28 23       	and	r18, r24
    15fa:	39 23       	and	r19, r25
    15fc:	8a 81       	ldd	r24, Y+2	; 0x02
    15fe:	88 2f       	mov	r24, r24
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	a9 01       	movw	r20, r18
    1604:	02 c0       	rjmp	.+4      	; 0x160a <GPIO_readPin+0x100>
    1606:	55 95       	asr	r21
    1608:	47 95       	ror	r20
    160a:	8a 95       	dec	r24
    160c:	e2 f7       	brpl	.-8      	; 0x1606 <GPIO_readPin+0xfc>
    160e:	ca 01       	movw	r24, r20
    1610:	8b 83       	std	Y+3, r24	; 0x03
    1612:	1f c0       	rjmp	.+62     	; 0x1652 <GPIO_readPin+0x148>
    case PORTD_ID:
	return GET_BIT(PIND, pin);
    1614:	e0 e3       	ldi	r30, 0x30	; 48
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	80 81       	ld	r24, Z
    161a:	48 2f       	mov	r20, r24
    161c:	50 e0       	ldi	r21, 0x00	; 0
    161e:	8a 81       	ldd	r24, Y+2	; 0x02
    1620:	28 2f       	mov	r18, r24
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	02 c0       	rjmp	.+4      	; 0x162e <GPIO_readPin+0x124>
    162a:	88 0f       	add	r24, r24
    162c:	99 1f       	adc	r25, r25
    162e:	2a 95       	dec	r18
    1630:	e2 f7       	brpl	.-8      	; 0x162a <GPIO_readPin+0x120>
    1632:	9a 01       	movw	r18, r20
    1634:	28 23       	and	r18, r24
    1636:	39 23       	and	r19, r25
    1638:	8a 81       	ldd	r24, Y+2	; 0x02
    163a:	88 2f       	mov	r24, r24
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	a9 01       	movw	r20, r18
    1640:	02 c0       	rjmp	.+4      	; 0x1646 <GPIO_readPin+0x13c>
    1642:	55 95       	asr	r21
    1644:	47 95       	ror	r20
    1646:	8a 95       	dec	r24
    1648:	e2 f7       	brpl	.-8      	; 0x1642 <GPIO_readPin+0x138>
    164a:	ca 01       	movw	r24, r20
    164c:	8b 83       	std	Y+3, r24	; 0x03
    164e:	01 c0       	rjmp	.+2      	; 0x1652 <GPIO_readPin+0x148>
    default:
	return 0;
    1650:	1b 82       	std	Y+3, r1	; 0x03
    1652:	8b 81       	ldd	r24, Y+3	; 0x03
	}
    }
    1654:	0f 90       	pop	r0
    1656:	0f 90       	pop	r0
    1658:	0f 90       	pop	r0
    165a:	0f 90       	pop	r0
    165c:	0f 90       	pop	r0
    165e:	cf 91       	pop	r28
    1660:	df 91       	pop	r29
    1662:	08 95       	ret

00001664 <GPIO_ARR_setPinState>:
 *
 * @param a_pin The index of the pin in the `ioPins` array stored in flash memory.
 * @param a_value The desired state (HIGH or LOW).
 */
void GPIO_ARR_setPinState(uint8 a_pin, uint8 a_value)
    {
    1664:	df 93       	push	r29
    1666:	cf 93       	push	r28
    1668:	cd b7       	in	r28, 0x3d	; 61
    166a:	de b7       	in	r29, 0x3e	; 62
    166c:	28 97       	sbiw	r28, 0x08	; 8
    166e:	0f b6       	in	r0, 0x3f	; 63
    1670:	f8 94       	cli
    1672:	de bf       	out	0x3e, r29	; 62
    1674:	0f be       	out	0x3f, r0	; 63
    1676:	cd bf       	out	0x3d, r28	; 61
    1678:	8f 83       	std	Y+7, r24	; 0x07
    167a:	68 87       	std	Y+8, r22	; 0x08
    if (a_pin > NUM_OF_PINS)
    167c:	8f 81       	ldd	r24, Y+7	; 0x07
    167e:	81 32       	cpi	r24, 0x21	; 33
    1680:	08 f0       	brcs	.+2      	; 0x1684 <GPIO_ARR_setPinState+0x20>
    1682:	55 c0       	rjmp	.+170    	; 0x172e <GPIO_ARR_setPinState+0xca>
	return;
    volatile uint8 *port = (volatile uint8*) PGM_readPtrToRam(
	    (uint16) (&ioPins[a_pin].port_addr));
    1684:	8f 81       	ldd	r24, Y+7	; 0x07
    1686:	28 2f       	mov	r18, r24
    1688:	30 e0       	ldi	r19, 0x00	; 0
    168a:	c9 01       	movw	r24, r18
    168c:	88 0f       	add	r24, r24
    168e:	99 1f       	adc	r25, r25
    1690:	88 0f       	add	r24, r24
    1692:	99 1f       	adc	r25, r25
    1694:	88 0f       	add	r24, r24
    1696:	99 1f       	adc	r25, r25
    1698:	82 1b       	sub	r24, r18
    169a:	93 0b       	sbc	r25, r19
    169c:	02 96       	adiw	r24, 0x02	; 2
    169e:	8c 5a       	subi	r24, 0xAC	; 172
    16a0:	9f 4f       	sbci	r25, 0xFF	; 255
    16a2:	0e 94 bf 06 	call	0xd7e	; 0xd7e <PGM_readPtrToRam>
    16a6:	9e 83       	std	Y+6, r25	; 0x06
    16a8:	8d 83       	std	Y+5, r24	; 0x05
    uint8 pin = pgm_read_byte(&(ioPins[a_pin].pin));
    16aa:	8f 81       	ldd	r24, Y+7	; 0x07
    16ac:	28 2f       	mov	r18, r24
    16ae:	30 e0       	ldi	r19, 0x00	; 0
    16b0:	c9 01       	movw	r24, r18
    16b2:	88 0f       	add	r24, r24
    16b4:	99 1f       	adc	r25, r25
    16b6:	88 0f       	add	r24, r24
    16b8:	99 1f       	adc	r25, r25
    16ba:	88 0f       	add	r24, r24
    16bc:	99 1f       	adc	r25, r25
    16be:	82 1b       	sub	r24, r18
    16c0:	93 0b       	sbc	r25, r19
    16c2:	06 96       	adiw	r24, 0x06	; 6
    16c4:	8c 5a       	subi	r24, 0xAC	; 172
    16c6:	9f 4f       	sbci	r25, 0xFF	; 255
    16c8:	9b 83       	std	Y+3, r25	; 0x03
    16ca:	8a 83       	std	Y+2, r24	; 0x02
    16cc:	ea 81       	ldd	r30, Y+2	; 0x02
    16ce:	fb 81       	ldd	r31, Y+3	; 0x03
    16d0:	84 91       	lpm	r24, Z+
    16d2:	89 83       	std	Y+1, r24	; 0x01
    16d4:	89 81       	ldd	r24, Y+1	; 0x01
    16d6:	8c 83       	std	Y+4, r24	; 0x04

    if (a_value == HIGH)
    16d8:	88 85       	ldd	r24, Y+8	; 0x08
    16da:	81 30       	cpi	r24, 0x01	; 1
    16dc:	a1 f4       	brne	.+40     	; 0x1706 <GPIO_ARR_setPinState+0xa2>
	{
	SET_BIT(*port, pin);
    16de:	ed 81       	ldd	r30, Y+5	; 0x05
    16e0:	fe 81       	ldd	r31, Y+6	; 0x06
    16e2:	80 81       	ld	r24, Z
    16e4:	48 2f       	mov	r20, r24
    16e6:	8c 81       	ldd	r24, Y+4	; 0x04
    16e8:	28 2f       	mov	r18, r24
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	81 e0       	ldi	r24, 0x01	; 1
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	02 2e       	mov	r0, r18
    16f2:	02 c0       	rjmp	.+4      	; 0x16f8 <GPIO_ARR_setPinState+0x94>
    16f4:	88 0f       	add	r24, r24
    16f6:	99 1f       	adc	r25, r25
    16f8:	0a 94       	dec	r0
    16fa:	e2 f7       	brpl	.-8      	; 0x16f4 <GPIO_ARR_setPinState+0x90>
    16fc:	84 2b       	or	r24, r20
    16fe:	ed 81       	ldd	r30, Y+5	; 0x05
    1700:	fe 81       	ldd	r31, Y+6	; 0x06
    1702:	80 83       	st	Z, r24
    1704:	14 c0       	rjmp	.+40     	; 0x172e <GPIO_ARR_setPinState+0xca>
	}
    else
	{
	CLEAR_BIT(*port, pin);
    1706:	ed 81       	ldd	r30, Y+5	; 0x05
    1708:	fe 81       	ldd	r31, Y+6	; 0x06
    170a:	80 81       	ld	r24, Z
    170c:	48 2f       	mov	r20, r24
    170e:	8c 81       	ldd	r24, Y+4	; 0x04
    1710:	28 2f       	mov	r18, r24
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	90 e0       	ldi	r25, 0x00	; 0
    1718:	02 2e       	mov	r0, r18
    171a:	02 c0       	rjmp	.+4      	; 0x1720 <GPIO_ARR_setPinState+0xbc>
    171c:	88 0f       	add	r24, r24
    171e:	99 1f       	adc	r25, r25
    1720:	0a 94       	dec	r0
    1722:	e2 f7       	brpl	.-8      	; 0x171c <GPIO_ARR_setPinState+0xb8>
    1724:	80 95       	com	r24
    1726:	84 23       	and	r24, r20
    1728:	ed 81       	ldd	r30, Y+5	; 0x05
    172a:	fe 81       	ldd	r31, Y+6	; 0x06
    172c:	80 83       	st	Z, r24
	}
    }
    172e:	28 96       	adiw	r28, 0x08	; 8
    1730:	0f b6       	in	r0, 0x3f	; 63
    1732:	f8 94       	cli
    1734:	de bf       	out	0x3e, r29	; 62
    1736:	0f be       	out	0x3f, r0	; 63
    1738:	cd bf       	out	0x3d, r28	; 61
    173a:	cf 91       	pop	r28
    173c:	df 91       	pop	r29
    173e:	08 95       	ret

00001740 <GPIO_ARR_setPinDirection>:
 *
 * @param a_pin The index of the pin in the `ioPins` array stored in flash memory.
 * @param a_state The desired direction (PIN_INPUT, PIN_OUTPUT, PIN_INPUT_PULLUP).
 */
void GPIO_ARR_setPinDirection(uint8 a_pin, uint8 a_state)
    {
    1740:	df 93       	push	r29
    1742:	cf 93       	push	r28
    1744:	cd b7       	in	r28, 0x3d	; 61
    1746:	de b7       	in	r29, 0x3e	; 62
    1748:	2a 97       	sbiw	r28, 0x0a	; 10
    174a:	0f b6       	in	r0, 0x3f	; 63
    174c:	f8 94       	cli
    174e:	de bf       	out	0x3e, r29	; 62
    1750:	0f be       	out	0x3f, r0	; 63
    1752:	cd bf       	out	0x3d, r28	; 61
    1754:	89 87       	std	Y+9, r24	; 0x09
    1756:	6a 87       	std	Y+10, r22	; 0x0a
    if (a_pin > NUM_OF_PINS)
    1758:	89 85       	ldd	r24, Y+9	; 0x09
    175a:	81 32       	cpi	r24, 0x21	; 33
    175c:	08 f0       	brcs	.+2      	; 0x1760 <GPIO_ARR_setPinDirection+0x20>
    175e:	95 c0       	rjmp	.+298    	; 0x188a <GPIO_ARR_setPinDirection+0x14a>
	return;
    volatile uint8 *ddr = (volatile uint8*) PGM_readPtrToRam(
	    (uint16) (&ioPins[a_pin].ddr_addr));
    1760:	89 85       	ldd	r24, Y+9	; 0x09
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	c9 01       	movw	r24, r18
    1768:	88 0f       	add	r24, r24
    176a:	99 1f       	adc	r25, r25
    176c:	88 0f       	add	r24, r24
    176e:	99 1f       	adc	r25, r25
    1770:	88 0f       	add	r24, r24
    1772:	99 1f       	adc	r25, r25
    1774:	82 1b       	sub	r24, r18
    1776:	93 0b       	sbc	r25, r19
    1778:	04 96       	adiw	r24, 0x04	; 4
    177a:	8c 5a       	subi	r24, 0xAC	; 172
    177c:	9f 4f       	sbci	r25, 0xFF	; 255
    177e:	0e 94 bf 06 	call	0xd7e	; 0xd7e <PGM_readPtrToRam>
    1782:	98 87       	std	Y+8, r25	; 0x08
    1784:	8f 83       	std	Y+7, r24	; 0x07
    volatile uint8 *port = (volatile uint8*) PGM_readPtrToRam(
	    (uint16) (&ioPins[a_pin].port_addr));
    1786:	89 85       	ldd	r24, Y+9	; 0x09
    1788:	28 2f       	mov	r18, r24
    178a:	30 e0       	ldi	r19, 0x00	; 0
    178c:	c9 01       	movw	r24, r18
    178e:	88 0f       	add	r24, r24
    1790:	99 1f       	adc	r25, r25
    1792:	88 0f       	add	r24, r24
    1794:	99 1f       	adc	r25, r25
    1796:	88 0f       	add	r24, r24
    1798:	99 1f       	adc	r25, r25
    179a:	82 1b       	sub	r24, r18
    179c:	93 0b       	sbc	r25, r19
    179e:	02 96       	adiw	r24, 0x02	; 2
    17a0:	8c 5a       	subi	r24, 0xAC	; 172
    17a2:	9f 4f       	sbci	r25, 0xFF	; 255
    17a4:	0e 94 bf 06 	call	0xd7e	; 0xd7e <PGM_readPtrToRam>
    17a8:	9e 83       	std	Y+6, r25	; 0x06
    17aa:	8d 83       	std	Y+5, r24	; 0x05
    uint8 pin = pgm_read_byte(&(ioPins[a_pin].pin));
    17ac:	89 85       	ldd	r24, Y+9	; 0x09
    17ae:	28 2f       	mov	r18, r24
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	c9 01       	movw	r24, r18
    17b4:	88 0f       	add	r24, r24
    17b6:	99 1f       	adc	r25, r25
    17b8:	88 0f       	add	r24, r24
    17ba:	99 1f       	adc	r25, r25
    17bc:	88 0f       	add	r24, r24
    17be:	99 1f       	adc	r25, r25
    17c0:	82 1b       	sub	r24, r18
    17c2:	93 0b       	sbc	r25, r19
    17c4:	06 96       	adiw	r24, 0x06	; 6
    17c6:	8c 5a       	subi	r24, 0xAC	; 172
    17c8:	9f 4f       	sbci	r25, 0xFF	; 255
    17ca:	9b 83       	std	Y+3, r25	; 0x03
    17cc:	8a 83       	std	Y+2, r24	; 0x02
    17ce:	ea 81       	ldd	r30, Y+2	; 0x02
    17d0:	fb 81       	ldd	r31, Y+3	; 0x03
    17d2:	84 91       	lpm	r24, Z+
    17d4:	89 83       	std	Y+1, r24	; 0x01
    17d6:	89 81       	ldd	r24, Y+1	; 0x01
    17d8:	8c 83       	std	Y+4, r24	; 0x04

    if (a_state == PIN_INPUT)
    17da:	8a 85       	ldd	r24, Y+10	; 0x0a
    17dc:	88 23       	and	r24, r24
    17de:	a9 f4       	brne	.+42     	; 0x180a <GPIO_ARR_setPinDirection+0xca>
	{
	CLEAR_BIT(*ddr, pin);
    17e0:	ef 81       	ldd	r30, Y+7	; 0x07
    17e2:	f8 85       	ldd	r31, Y+8	; 0x08
    17e4:	80 81       	ld	r24, Z
    17e6:	48 2f       	mov	r20, r24
    17e8:	8c 81       	ldd	r24, Y+4	; 0x04
    17ea:	28 2f       	mov	r18, r24
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	81 e0       	ldi	r24, 0x01	; 1
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	02 2e       	mov	r0, r18
    17f4:	02 c0       	rjmp	.+4      	; 0x17fa <GPIO_ARR_setPinDirection+0xba>
    17f6:	88 0f       	add	r24, r24
    17f8:	99 1f       	adc	r25, r25
    17fa:	0a 94       	dec	r0
    17fc:	e2 f7       	brpl	.-8      	; 0x17f6 <GPIO_ARR_setPinDirection+0xb6>
    17fe:	80 95       	com	r24
    1800:	84 23       	and	r24, r20
    1802:	ef 81       	ldd	r30, Y+7	; 0x07
    1804:	f8 85       	ldd	r31, Y+8	; 0x08
    1806:	80 83       	st	Z, r24
    1808:	40 c0       	rjmp	.+128    	; 0x188a <GPIO_ARR_setPinDirection+0x14a>
	}
    else if (a_state == PIN_OUTPUT)
    180a:	8a 85       	ldd	r24, Y+10	; 0x0a
    180c:	81 30       	cpi	r24, 0x01	; 1
    180e:	a1 f4       	brne	.+40     	; 0x1838 <GPIO_ARR_setPinDirection+0xf8>
	{
	SET_BIT(*ddr, pin);
    1810:	ef 81       	ldd	r30, Y+7	; 0x07
    1812:	f8 85       	ldd	r31, Y+8	; 0x08
    1814:	80 81       	ld	r24, Z
    1816:	48 2f       	mov	r20, r24
    1818:	8c 81       	ldd	r24, Y+4	; 0x04
    181a:	28 2f       	mov	r18, r24
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	81 e0       	ldi	r24, 0x01	; 1
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	02 2e       	mov	r0, r18
    1824:	02 c0       	rjmp	.+4      	; 0x182a <GPIO_ARR_setPinDirection+0xea>
    1826:	88 0f       	add	r24, r24
    1828:	99 1f       	adc	r25, r25
    182a:	0a 94       	dec	r0
    182c:	e2 f7       	brpl	.-8      	; 0x1826 <GPIO_ARR_setPinDirection+0xe6>
    182e:	84 2b       	or	r24, r20
    1830:	ef 81       	ldd	r30, Y+7	; 0x07
    1832:	f8 85       	ldd	r31, Y+8	; 0x08
    1834:	80 83       	st	Z, r24
    1836:	29 c0       	rjmp	.+82     	; 0x188a <GPIO_ARR_setPinDirection+0x14a>
	}
    else if (a_state == PIN_INPUT_PULLUP)
    1838:	8a 85       	ldd	r24, Y+10	; 0x0a
    183a:	82 30       	cpi	r24, 0x02	; 2
    183c:	31 f5       	brne	.+76     	; 0x188a <GPIO_ARR_setPinDirection+0x14a>
	{
	CLEAR_BIT(*ddr, pin);
    183e:	ef 81       	ldd	r30, Y+7	; 0x07
    1840:	f8 85       	ldd	r31, Y+8	; 0x08
    1842:	80 81       	ld	r24, Z
    1844:	48 2f       	mov	r20, r24
    1846:	8c 81       	ldd	r24, Y+4	; 0x04
    1848:	28 2f       	mov	r18, r24
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	81 e0       	ldi	r24, 0x01	; 1
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	02 c0       	rjmp	.+4      	; 0x1856 <GPIO_ARR_setPinDirection+0x116>
    1852:	88 0f       	add	r24, r24
    1854:	99 1f       	adc	r25, r25
    1856:	2a 95       	dec	r18
    1858:	e2 f7       	brpl	.-8      	; 0x1852 <GPIO_ARR_setPinDirection+0x112>
    185a:	80 95       	com	r24
    185c:	84 23       	and	r24, r20
    185e:	ef 81       	ldd	r30, Y+7	; 0x07
    1860:	f8 85       	ldd	r31, Y+8	; 0x08
    1862:	80 83       	st	Z, r24
	SET_BIT(*port, pin);
    1864:	ed 81       	ldd	r30, Y+5	; 0x05
    1866:	fe 81       	ldd	r31, Y+6	; 0x06
    1868:	80 81       	ld	r24, Z
    186a:	48 2f       	mov	r20, r24
    186c:	8c 81       	ldd	r24, Y+4	; 0x04
    186e:	28 2f       	mov	r18, r24
    1870:	30 e0       	ldi	r19, 0x00	; 0
    1872:	81 e0       	ldi	r24, 0x01	; 1
    1874:	90 e0       	ldi	r25, 0x00	; 0
    1876:	02 2e       	mov	r0, r18
    1878:	02 c0       	rjmp	.+4      	; 0x187e <GPIO_ARR_setPinDirection+0x13e>
    187a:	88 0f       	add	r24, r24
    187c:	99 1f       	adc	r25, r25
    187e:	0a 94       	dec	r0
    1880:	e2 f7       	brpl	.-8      	; 0x187a <GPIO_ARR_setPinDirection+0x13a>
    1882:	84 2b       	or	r24, r20
    1884:	ed 81       	ldd	r30, Y+5	; 0x05
    1886:	fe 81       	ldd	r31, Y+6	; 0x06
    1888:	80 83       	st	Z, r24
	}
    }
    188a:	2a 96       	adiw	r28, 0x0a	; 10
    188c:	0f b6       	in	r0, 0x3f	; 63
    188e:	f8 94       	cli
    1890:	de bf       	out	0x3e, r29	; 62
    1892:	0f be       	out	0x3f, r0	; 63
    1894:	cd bf       	out	0x3d, r28	; 61
    1896:	cf 91       	pop	r28
    1898:	df 91       	pop	r29
    189a:	08 95       	ret

0000189c <GPIO_ARR_readPin>:
 *
 * @param a_pin The index of the pin in the `ioPins` array stored in flash memory.
 * @return The current state of the pin (1 for HIGH, 0 for LOW).
 */
uint8 GPIO_ARR_readPin(uint8 a_pin)
    {
    189c:	df 93       	push	r29
    189e:	cf 93       	push	r28
    18a0:	cd b7       	in	r28, 0x3d	; 61
    18a2:	de b7       	in	r29, 0x3e	; 62
    18a4:	28 97       	sbiw	r28, 0x08	; 8
    18a6:	0f b6       	in	r0, 0x3f	; 63
    18a8:	f8 94       	cli
    18aa:	de bf       	out	0x3e, r29	; 62
    18ac:	0f be       	out	0x3f, r0	; 63
    18ae:	cd bf       	out	0x3d, r28	; 61
    18b0:	8f 83       	std	Y+7, r24	; 0x07
    if (a_pin > NUM_OF_PINS)
    18b2:	8f 81       	ldd	r24, Y+7	; 0x07
    18b4:	81 32       	cpi	r24, 0x21	; 33
    18b6:	10 f0       	brcs	.+4      	; 0x18bc <GPIO_ARR_readPin+0x20>
	return 0;
    18b8:	18 86       	std	Y+8, r1	; 0x08
    18ba:	46 c0       	rjmp	.+140    	; 0x1948 <GPIO_ARR_readPin+0xac>
    volatile uint8 *pin_addr = (volatile uint8*) PGM_readPtrToRam(
	    (uint16) (&ioPins[a_pin].pin_addr));
    18bc:	8f 81       	ldd	r24, Y+7	; 0x07
    18be:	28 2f       	mov	r18, r24
    18c0:	30 e0       	ldi	r19, 0x00	; 0
    18c2:	c9 01       	movw	r24, r18
    18c4:	88 0f       	add	r24, r24
    18c6:	99 1f       	adc	r25, r25
    18c8:	88 0f       	add	r24, r24
    18ca:	99 1f       	adc	r25, r25
    18cc:	88 0f       	add	r24, r24
    18ce:	99 1f       	adc	r25, r25
    18d0:	82 1b       	sub	r24, r18
    18d2:	93 0b       	sbc	r25, r19
    18d4:	8c 5a       	subi	r24, 0xAC	; 172
    18d6:	9f 4f       	sbci	r25, 0xFF	; 255
    18d8:	0e 94 bf 06 	call	0xd7e	; 0xd7e <PGM_readPtrToRam>
    18dc:	9e 83       	std	Y+6, r25	; 0x06
    18de:	8d 83       	std	Y+5, r24	; 0x05
    uint8 pin = pgm_read_byte(&(ioPins[a_pin].pin));
    18e0:	8f 81       	ldd	r24, Y+7	; 0x07
    18e2:	28 2f       	mov	r18, r24
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	c9 01       	movw	r24, r18
    18e8:	88 0f       	add	r24, r24
    18ea:	99 1f       	adc	r25, r25
    18ec:	88 0f       	add	r24, r24
    18ee:	99 1f       	adc	r25, r25
    18f0:	88 0f       	add	r24, r24
    18f2:	99 1f       	adc	r25, r25
    18f4:	82 1b       	sub	r24, r18
    18f6:	93 0b       	sbc	r25, r19
    18f8:	06 96       	adiw	r24, 0x06	; 6
    18fa:	8c 5a       	subi	r24, 0xAC	; 172
    18fc:	9f 4f       	sbci	r25, 0xFF	; 255
    18fe:	9b 83       	std	Y+3, r25	; 0x03
    1900:	8a 83       	std	Y+2, r24	; 0x02
    1902:	ea 81       	ldd	r30, Y+2	; 0x02
    1904:	fb 81       	ldd	r31, Y+3	; 0x03
    1906:	84 91       	lpm	r24, Z+
    1908:	89 83       	std	Y+1, r24	; 0x01
    190a:	89 81       	ldd	r24, Y+1	; 0x01
    190c:	8c 83       	std	Y+4, r24	; 0x04
    return GET_BIT(*pin_addr, pin);
    190e:	ed 81       	ldd	r30, Y+5	; 0x05
    1910:	fe 81       	ldd	r31, Y+6	; 0x06
    1912:	80 81       	ld	r24, Z
    1914:	48 2f       	mov	r20, r24
    1916:	50 e0       	ldi	r21, 0x00	; 0
    1918:	8c 81       	ldd	r24, Y+4	; 0x04
    191a:	28 2f       	mov	r18, r24
    191c:	30 e0       	ldi	r19, 0x00	; 0
    191e:	81 e0       	ldi	r24, 0x01	; 1
    1920:	90 e0       	ldi	r25, 0x00	; 0
    1922:	02 c0       	rjmp	.+4      	; 0x1928 <GPIO_ARR_readPin+0x8c>
    1924:	88 0f       	add	r24, r24
    1926:	99 1f       	adc	r25, r25
    1928:	2a 95       	dec	r18
    192a:	e2 f7       	brpl	.-8      	; 0x1924 <GPIO_ARR_readPin+0x88>
    192c:	9a 01       	movw	r18, r20
    192e:	28 23       	and	r18, r24
    1930:	39 23       	and	r19, r25
    1932:	8c 81       	ldd	r24, Y+4	; 0x04
    1934:	88 2f       	mov	r24, r24
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	a9 01       	movw	r20, r18
    193a:	02 c0       	rjmp	.+4      	; 0x1940 <GPIO_ARR_readPin+0xa4>
    193c:	55 95       	asr	r21
    193e:	47 95       	ror	r20
    1940:	8a 95       	dec	r24
    1942:	e2 f7       	brpl	.-8      	; 0x193c <GPIO_ARR_readPin+0xa0>
    1944:	ca 01       	movw	r24, r20
    1946:	88 87       	std	Y+8, r24	; 0x08
    1948:	88 85       	ldd	r24, Y+8	; 0x08
    }
    194a:	28 96       	adiw	r28, 0x08	; 8
    194c:	0f b6       	in	r0, 0x3f	; 63
    194e:	f8 94       	cli
    1950:	de bf       	out	0x3e, r29	; 62
    1952:	0f be       	out	0x3f, r0	; 63
    1954:	cd bf       	out	0x3d, r28	; 61
    1956:	cf 91       	pop	r28
    1958:	df 91       	pop	r29
    195a:	08 95       	ret

0000195c <__vector_6>:

/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_CAPT_vect) {
    195c:	1f 92       	push	r1
    195e:	0f 92       	push	r0
    1960:	0f b6       	in	r0, 0x3f	; 63
    1962:	0f 92       	push	r0
    1964:	11 24       	eor	r1, r1
    1966:	2f 93       	push	r18
    1968:	3f 93       	push	r19
    196a:	4f 93       	push	r20
    196c:	5f 93       	push	r21
    196e:	6f 93       	push	r22
    1970:	7f 93       	push	r23
    1972:	8f 93       	push	r24
    1974:	9f 93       	push	r25
    1976:	af 93       	push	r26
    1978:	bf 93       	push	r27
    197a:	ef 93       	push	r30
    197c:	ff 93       	push	r31
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	cd b7       	in	r28, 0x3d	; 61
    1984:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
    1986:	80 91 ce 00 	lds	r24, 0x00CE
    198a:	90 91 cf 00 	lds	r25, 0x00CF
    198e:	00 97       	sbiw	r24, 0x00	; 0
    1990:	29 f0       	breq	.+10     	; 0x199c <__vector_6+0x40>
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1992:	e0 91 ce 00 	lds	r30, 0x00CE
    1996:	f0 91 cf 00 	lds	r31, 0x00CF
    199a:	09 95       	icall
	}
}
    199c:	cf 91       	pop	r28
    199e:	df 91       	pop	r29
    19a0:	ff 91       	pop	r31
    19a2:	ef 91       	pop	r30
    19a4:	bf 91       	pop	r27
    19a6:	af 91       	pop	r26
    19a8:	9f 91       	pop	r25
    19aa:	8f 91       	pop	r24
    19ac:	7f 91       	pop	r23
    19ae:	6f 91       	pop	r22
    19b0:	5f 91       	pop	r21
    19b2:	4f 91       	pop	r20
    19b4:	3f 91       	pop	r19
    19b6:	2f 91       	pop	r18
    19b8:	0f 90       	pop	r0
    19ba:	0f be       	out	0x3f, r0	; 63
    19bc:	0f 90       	pop	r0
    19be:	1f 90       	pop	r1
    19c0:	18 95       	reti

000019c2 <ICU_init>:
 * 	1. Set the required clock.
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void ICU_init(const ICU_ConfigType *Config_Ptr) {
    19c2:	df 93       	push	r29
    19c4:	cf 93       	push	r28
    19c6:	00 d0       	rcall	.+0      	; 0x19c8 <ICU_init+0x6>
    19c8:	cd b7       	in	r28, 0x3d	; 61
    19ca:	de b7       	in	r29, 0x3e	; 62
    19cc:	9a 83       	std	Y+2, r25	; 0x02
    19ce:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP1/PD6 as i/p pin */

	DDRD_REG.bits.ddd6 = LOGIC_LOW;
    19d0:	e1 e3       	ldi	r30, 0x31	; 49
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	80 81       	ld	r24, Z
    19d6:	8f 7b       	andi	r24, 0xBF	; 191
    19d8:	80 83       	st	Z, r24
	/* Timer1 always operates in Normal Mode */
	TCCR1A_REG.bits.foc1a = LOGIC_HIGH;
    19da:	ef e4       	ldi	r30, 0x4F	; 79
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	80 81       	ld	r24, Z
    19e0:	88 60       	ori	r24, 0x08	; 8
    19e2:	80 83       	st	Z, r24
	TCCR1A_REG.bits.foc1b = LOGIC_HIGH;
    19e4:	ef e4       	ldi	r30, 0x4F	; 79
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	80 81       	ld	r24, Z
    19ea:	84 60       	ori	r24, 0x04	; 4
    19ec:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS10, CS11 and CS12)
	 * of TCCR1B Register
	 */
	TCCR1B_REG.byte = (TCCR1B_REG.byte & 0xF8) | (Config_Ptr->clock);
    19ee:	ae e4       	ldi	r26, 0x4E	; 78
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	ee e4       	ldi	r30, 0x4E	; 78
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	80 81       	ld	r24, Z
    19f8:	98 2f       	mov	r25, r24
    19fa:	98 7f       	andi	r25, 0xF8	; 248
    19fc:	e9 81       	ldd	r30, Y+1	; 0x01
    19fe:	fa 81       	ldd	r31, Y+2	; 0x02
    1a00:	80 81       	ld	r24, Z
    1a02:	89 2b       	or	r24, r25
    1a04:	8c 93       	st	X, r24

	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B_REG.byte = (TCCR1B_REG.byte & 0xBF) | ((Config_Ptr->edge) << 6);
    1a06:	ae e4       	ldi	r26, 0x4E	; 78
    1a08:	b0 e0       	ldi	r27, 0x00	; 0
    1a0a:	ee e4       	ldi	r30, 0x4E	; 78
    1a0c:	f0 e0       	ldi	r31, 0x00	; 0
    1a0e:	80 81       	ld	r24, Z
    1a10:	28 2f       	mov	r18, r24
    1a12:	2f 7b       	andi	r18, 0xBF	; 191
    1a14:	e9 81       	ldd	r30, Y+1	; 0x01
    1a16:	fa 81       	ldd	r31, Y+2	; 0x02
    1a18:	81 81       	ldd	r24, Z+1	; 0x01
    1a1a:	88 2f       	mov	r24, r24
    1a1c:	90 e0       	ldi	r25, 0x00	; 0
    1a1e:	00 24       	eor	r0, r0
    1a20:	96 95       	lsr	r25
    1a22:	87 95       	ror	r24
    1a24:	07 94       	ror	r0
    1a26:	96 95       	lsr	r25
    1a28:	87 95       	ror	r24
    1a2a:	07 94       	ror	r0
    1a2c:	98 2f       	mov	r25, r24
    1a2e:	80 2d       	mov	r24, r0
    1a30:	82 2b       	or	r24, r18
    1a32:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT1_REG.word = 0;
    1a34:	ec e4       	ldi	r30, 0x4C	; 76
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	11 82       	std	Z+1, r1	; 0x01
    1a3a:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR1_REG.word = 0;
    1a3c:	e6 e4       	ldi	r30, 0x46	; 70
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	11 82       	std	Z+1, r1	; 0x01
    1a42:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	TIMSK_REG.bits.ticie1 = LOGIC_HIGH;
    1a44:	e9 e5       	ldi	r30, 0x59	; 89
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	80 62       	ori	r24, 0x20	; 32
    1a4c:	80 83       	st	Z, r24
}
    1a4e:	0f 90       	pop	r0
    1a50:	0f 90       	pop	r0
    1a52:	cf 91       	pop	r28
    1a54:	df 91       	pop	r29
    1a56:	08 95       	ret

00001a58 <ICU_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void ICU_setCallBack(void (*a_ptr)(void)) {
    1a58:	df 93       	push	r29
    1a5a:	cf 93       	push	r28
    1a5c:	00 d0       	rcall	.+0      	; 0x1a5e <ICU_setCallBack+0x6>
    1a5e:	cd b7       	in	r28, 0x3d	; 61
    1a60:	de b7       	in	r29, 0x3e	; 62
    1a62:	9a 83       	std	Y+2, r25	; 0x02
    1a64:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = (volatile void*) a_ptr;
    1a66:	89 81       	ldd	r24, Y+1	; 0x01
    1a68:	9a 81       	ldd	r25, Y+2	; 0x02
    1a6a:	90 93 cf 00 	sts	0x00CF, r25
    1a6e:	80 93 ce 00 	sts	0x00CE, r24
}
    1a72:	0f 90       	pop	r0
    1a74:	0f 90       	pop	r0
    1a76:	cf 91       	pop	r28
    1a78:	df 91       	pop	r29
    1a7a:	08 95       	ret

00001a7c <ICU_setEdgeDetectionType>:

/*
 * Description: Function to set the required edge detection.
 */
void ICU_setEdgeDetectionType(const ICU_EdgeType a_edgeType) {
    1a7c:	df 93       	push	r29
    1a7e:	cf 93       	push	r28
    1a80:	0f 92       	push	r0
    1a82:	cd b7       	in	r28, 0x3d	; 61
    1a84:	de b7       	in	r29, 0x3e	; 62
    1a86:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B_REG.byte = (TCCR1B_REG.byte & 0xBF) | (a_edgeType << 6);
    1a88:	ae e4       	ldi	r26, 0x4E	; 78
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	ee e4       	ldi	r30, 0x4E	; 78
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	80 81       	ld	r24, Z
    1a92:	28 2f       	mov	r18, r24
    1a94:	2f 7b       	andi	r18, 0xBF	; 191
    1a96:	89 81       	ldd	r24, Y+1	; 0x01
    1a98:	88 2f       	mov	r24, r24
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	00 24       	eor	r0, r0
    1a9e:	96 95       	lsr	r25
    1aa0:	87 95       	ror	r24
    1aa2:	07 94       	ror	r0
    1aa4:	96 95       	lsr	r25
    1aa6:	87 95       	ror	r24
    1aa8:	07 94       	ror	r0
    1aaa:	98 2f       	mov	r25, r24
    1aac:	80 2d       	mov	r24, r0
    1aae:	82 2b       	or	r24, r18
    1ab0:	8c 93       	st	X, r24
}
    1ab2:	0f 90       	pop	r0
    1ab4:	cf 91       	pop	r28
    1ab6:	df 91       	pop	r29
    1ab8:	08 95       	ret

00001aba <ICU_getInputCaptureValue>:

/*
 * Description: Function to get the Timer1 Value when the input is captured
 *              The value stored at Input Capture Register ICR1
 */
uint16 ICU_getInputCaptureValue(void) {
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
	return ICR1_REG.word;
    1ac2:	e6 e4       	ldi	r30, 0x46	; 70
    1ac4:	f0 e0       	ldi	r31, 0x00	; 0
    1ac6:	80 81       	ld	r24, Z
    1ac8:	91 81       	ldd	r25, Z+1	; 0x01
}
    1aca:	cf 91       	pop	r28
    1acc:	df 91       	pop	r29
    1ace:	08 95       	ret

00001ad0 <ICU_clearTimerValue>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void ICU_clearTimerValue(void) {
    1ad0:	df 93       	push	r29
    1ad2:	cf 93       	push	r28
    1ad4:	cd b7       	in	r28, 0x3d	; 61
    1ad6:	de b7       	in	r29, 0x3e	; 62
	TCNT1_REG.word = 0;
    1ad8:	ec e4       	ldi	r30, 0x4C	; 76
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	11 82       	std	Z+1, r1	; 0x01
    1ade:	10 82       	st	Z, r1
}
    1ae0:	cf 91       	pop	r28
    1ae2:	df 91       	pop	r29
    1ae4:	08 95       	ret

00001ae6 <ICU_deInit>:

/*
 * Description: Function to disable the Timer1 to stop the ICU Driver
 */
void ICU_deInit(void) {
    1ae6:	df 93       	push	r29
    1ae8:	cf 93       	push	r28
    1aea:	cd b7       	in	r28, 0x3d	; 61
    1aec:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1/ICU Registers */
	TCCR1A_REG.byte = 0;
    1aee:	ef e4       	ldi	r30, 0x4F	; 79
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	10 82       	st	Z, r1
	TCCR1B_REG.byte = 0;
    1af4:	ee e4       	ldi	r30, 0x4E	; 78
    1af6:	f0 e0       	ldi	r31, 0x00	; 0
    1af8:	10 82       	st	Z, r1
	TCNT1_REG.word = 0;
    1afa:	ec e4       	ldi	r30, 0x4C	; 76
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	11 82       	std	Z+1, r1	; 0x01
    1b00:	10 82       	st	Z, r1
	ICR1_REG.word = 0;
    1b02:	e6 e4       	ldi	r30, 0x46	; 70
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	11 82       	std	Z+1, r1	; 0x01
    1b08:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	TIMSK_REG.bits.ticie1 = LOGIC_LOW;
    1b0a:	e9 e5       	ldi	r30, 0x59	; 89
    1b0c:	f0 e0       	ldi	r31, 0x00	; 0
    1b0e:	80 81       	ld	r24, Z
    1b10:	8f 7d       	andi	r24, 0xDF	; 223
    1b12:	80 83       	st	Z, r24

	/* Reset the global pointer value */
	g_callBackPtr = NULL_PTR;
    1b14:	10 92 cf 00 	sts	0x00CF, r1
    1b18:	10 92 ce 00 	sts	0x00CE, r1
}
    1b1c:	cf 91       	pop	r28
    1b1e:	df 91       	pop	r29
    1b20:	08 95       	ret

00001b22 <ICU_interruptOn>:
void ICU_interruptOn() {
    1b22:	df 93       	push	r29
    1b24:	cf 93       	push	r28
    1b26:	cd b7       	in	r28, 0x3d	; 61
    1b28:	de b7       	in	r29, 0x3e	; 62
	TIMSK_REG.bits.ticie1 = LOGIC_HIGH;
    1b2a:	e9 e5       	ldi	r30, 0x59	; 89
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	80 62       	ori	r24, 0x20	; 32
    1b32:	80 83       	st	Z, r24

}
    1b34:	cf 91       	pop	r28
    1b36:	df 91       	pop	r29
    1b38:	08 95       	ret

00001b3a <ICU_interruptOff>:
void ICU_interruptOff() {
    1b3a:	df 93       	push	r29
    1b3c:	cf 93       	push	r28
    1b3e:	cd b7       	in	r28, 0x3d	; 61
    1b40:	de b7       	in	r29, 0x3e	; 62
	TIMSK_REG.bits.ticie1 = LOGIC_HIGH;
    1b42:	e9 e5       	ldi	r30, 0x59	; 89
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	80 81       	ld	r24, Z
    1b48:	80 62       	ori	r24, 0x20	; 32
    1b4a:	80 83       	st	Z, r24

}
    1b4c:	cf 91       	pop	r28
    1b4e:	df 91       	pop	r29
    1b50:	08 95       	ret

00001b52 <Timer0_init>:
 * The configuration parameters are passed via a pointer to a `Timer0_Config`
 * structure, which should be properly initialized before calling this function.
 *
 * @param a_timerConfig Pointer to `Timer0_Config` structure with the desired settings.
 */
void Timer0_init(Timer0_Config *a_timerConfig) {
    1b52:	df 93       	push	r29
    1b54:	cf 93       	push	r28
    1b56:	00 d0       	rcall	.+0      	; 0x1b58 <Timer0_init+0x6>
    1b58:	00 d0       	rcall	.+0      	; 0x1b5a <Timer0_init+0x8>
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
    1b5e:	9a 83       	std	Y+2, r25	; 0x02
    1b60:	89 83       	std	Y+1, r24	; 0x01

    /* Set initial timer count */
    TCNT0_REG.byte = (a_timerConfig)->intialCount;
    1b62:	a2 e5       	ldi	r26, 0x52	; 82
    1b64:	b0 e0       	ldi	r27, 0x00	; 0
    1b66:	e9 81       	ldd	r30, Y+1	; 0x01
    1b68:	fa 81       	ldd	r31, Y+2	; 0x02
    1b6a:	85 81       	ldd	r24, Z+5	; 0x05
    1b6c:	8c 93       	st	X, r24

    /* Set clock source and prescaler */
    TCCR0_REG.byte &= ~(TIMER0_CS_BITMASK); // Clear lower three bits for clock source
    1b6e:	a3 e5       	ldi	r26, 0x53	; 83
    1b70:	b0 e0       	ldi	r27, 0x00	; 0
    1b72:	e3 e5       	ldi	r30, 0x53	; 83
    1b74:	f0 e0       	ldi	r31, 0x00	; 0
    1b76:	80 81       	ld	r24, Z
    1b78:	88 7f       	andi	r24, 0xF8	; 248
    1b7a:	8c 93       	st	X, r24
    TCCR0_REG.byte |= (a_timerConfig->clockSource&(TIMER0_CS_BITMASK));
    1b7c:	a3 e5       	ldi	r26, 0x53	; 83
    1b7e:	b0 e0       	ldi	r27, 0x00	; 0
    1b80:	e3 e5       	ldi	r30, 0x53	; 83
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	80 81       	ld	r24, Z
    1b86:	98 2f       	mov	r25, r24
    1b88:	e9 81       	ldd	r30, Y+1	; 0x01
    1b8a:	fa 81       	ldd	r31, Y+2	; 0x02
    1b8c:	81 81       	ldd	r24, Z+1	; 0x01
    1b8e:	87 70       	andi	r24, 0x07	; 7
    1b90:	89 2b       	or	r24, r25
    1b92:	8c 93       	st	X, r24

    /* Configure the timer mode */
    switch (a_timerConfig->mode) {
    1b94:	e9 81       	ldd	r30, Y+1	; 0x01
    1b96:	fa 81       	ldd	r31, Y+2	; 0x02
    1b98:	80 81       	ld	r24, Z
    1b9a:	28 2f       	mov	r18, r24
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	3c 83       	std	Y+4, r19	; 0x04
    1ba0:	2b 83       	std	Y+3, r18	; 0x03
    1ba2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba6:	81 30       	cpi	r24, 0x01	; 1
    1ba8:	91 05       	cpc	r25, r1
    1baa:	09 f4       	brne	.+2      	; 0x1bae <Timer0_init+0x5c>
    1bac:	41 c0       	rjmp	.+130    	; 0x1c30 <Timer0_init+0xde>
    1bae:	2b 81       	ldd	r18, Y+3	; 0x03
    1bb0:	3c 81       	ldd	r19, Y+4	; 0x04
    1bb2:	22 30       	cpi	r18, 0x02	; 2
    1bb4:	31 05       	cpc	r19, r1
    1bb6:	31 f0       	breq	.+12     	; 0x1bc4 <Timer0_init+0x72>
    1bb8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bba:	9c 81       	ldd	r25, Y+4	; 0x04
    1bbc:	00 97       	sbiw	r24, 0x00	; 0
    1bbe:	09 f4       	brne	.+2      	; 0x1bc2 <Timer0_init+0x70>
    1bc0:	83 c0       	rjmp	.+262    	; 0x1cc8 <Timer0_init+0x176>
    1bc2:	aa c0       	rjmp	.+340    	; 0x1d18 <Timer0_init+0x1c6>
        case TIMER0_MODE_FAST_PWM:
            /* Configure Fast PWM mode */
            TCCR0_REG.bits.wgm00 = LOGIC_HIGH;
    1bc4:	e3 e5       	ldi	r30, 0x53	; 83
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z
    1bca:	80 64       	ori	r24, 0x40	; 64
    1bcc:	80 83       	st	Z, r24
            TCCR0_REG.bits.wgm01 = LOGIC_HIGH;
    1bce:	e3 e5       	ldi	r30, 0x53	; 83
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	88 60       	ori	r24, 0x08	; 8
    1bd6:	80 83       	st	Z, r24

            /* Set Compare Output Mode */
            TCCR0_REG.bits.com00 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_0);
    1bd8:	a3 e5       	ldi	r26, 0x53	; 83
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e9 81       	ldd	r30, Y+1	; 0x01
    1bde:	fa 81       	ldd	r31, Y+2	; 0x02
    1be0:	82 81       	ldd	r24, Z+2	; 0x02
    1be2:	81 70       	andi	r24, 0x01	; 1
    1be4:	81 70       	andi	r24, 0x01	; 1
    1be6:	81 70       	andi	r24, 0x01	; 1
    1be8:	81 70       	andi	r24, 0x01	; 1
    1bea:	98 2f       	mov	r25, r24
    1bec:	92 95       	swap	r25
    1bee:	90 7f       	andi	r25, 0xF0	; 240
    1bf0:	8c 91       	ld	r24, X
    1bf2:	8f 7e       	andi	r24, 0xEF	; 239
    1bf4:	89 2b       	or	r24, r25
    1bf6:	8c 93       	st	X, r24
            TCCR0_REG.bits.com01 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_1);
    1bf8:	a3 e5       	ldi	r26, 0x53	; 83
    1bfa:	b0 e0       	ldi	r27, 0x00	; 0
    1bfc:	e9 81       	ldd	r30, Y+1	; 0x01
    1bfe:	fa 81       	ldd	r31, Y+2	; 0x02
    1c00:	82 81       	ldd	r24, Z+2	; 0x02
    1c02:	88 2f       	mov	r24, r24
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	82 70       	andi	r24, 0x02	; 2
    1c08:	90 70       	andi	r25, 0x00	; 0
    1c0a:	95 95       	asr	r25
    1c0c:	87 95       	ror	r24
    1c0e:	81 70       	andi	r24, 0x01	; 1
    1c10:	81 70       	andi	r24, 0x01	; 1
    1c12:	98 2f       	mov	r25, r24
    1c14:	92 95       	swap	r25
    1c16:	99 0f       	add	r25, r25
    1c18:	90 7e       	andi	r25, 0xE0	; 224
    1c1a:	8c 91       	ld	r24, X
    1c1c:	8f 7d       	andi	r24, 0xDF	; 223
    1c1e:	89 2b       	or	r24, r25
    1c20:	8c 93       	st	X, r24

            /* Set the duty cycle value (OCR0) */
            OCR0_REG.byte = a_timerConfig->tick;
    1c22:	ac e5       	ldi	r26, 0x5C	; 92
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e9 81       	ldd	r30, Y+1	; 0x01
    1c28:	fa 81       	ldd	r31, Y+2	; 0x02
    1c2a:	84 81       	ldd	r24, Z+4	; 0x04
    1c2c:	8c 93       	st	X, r24
    1c2e:	74 c0       	rjmp	.+232    	; 0x1d18 <Timer0_init+0x1c6>
            break;

        case TIMER0_MODE_CTC:
            /* Configure CTC mode */
            TCCR0_REG.bits.foc0 = LOGIC_HIGH;
    1c30:	e3 e5       	ldi	r30, 0x53	; 83
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	80 68       	ori	r24, 0x80	; 128
    1c38:	80 83       	st	Z, r24
            TCCR0_REG.bits.wgm00 = LOGIC_LOW;
    1c3a:	e3 e5       	ldi	r30, 0x53	; 83
    1c3c:	f0 e0       	ldi	r31, 0x00	; 0
    1c3e:	80 81       	ld	r24, Z
    1c40:	8f 7b       	andi	r24, 0xBF	; 191
    1c42:	80 83       	st	Z, r24
            TCCR0_REG.bits.wgm01 = LOGIC_HIGH;
    1c44:	e3 e5       	ldi	r30, 0x53	; 83
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	88 60       	ori	r24, 0x08	; 8
    1c4c:	80 83       	st	Z, r24


            /* Set Compare Output Mode */
            TCCR0_REG.bits.com00 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_0);
    1c4e:	a3 e5       	ldi	r26, 0x53	; 83
    1c50:	b0 e0       	ldi	r27, 0x00	; 0
    1c52:	e9 81       	ldd	r30, Y+1	; 0x01
    1c54:	fa 81       	ldd	r31, Y+2	; 0x02
    1c56:	82 81       	ldd	r24, Z+2	; 0x02
    1c58:	81 70       	andi	r24, 0x01	; 1
    1c5a:	81 70       	andi	r24, 0x01	; 1
    1c5c:	81 70       	andi	r24, 0x01	; 1
    1c5e:	81 70       	andi	r24, 0x01	; 1
    1c60:	98 2f       	mov	r25, r24
    1c62:	92 95       	swap	r25
    1c64:	90 7f       	andi	r25, 0xF0	; 240
    1c66:	8c 91       	ld	r24, X
    1c68:	8f 7e       	andi	r24, 0xEF	; 239
    1c6a:	89 2b       	or	r24, r25
    1c6c:	8c 93       	st	X, r24
            TCCR0_REG.bits.com01 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_1);
    1c6e:	a3 e5       	ldi	r26, 0x53	; 83
    1c70:	b0 e0       	ldi	r27, 0x00	; 0
    1c72:	e9 81       	ldd	r30, Y+1	; 0x01
    1c74:	fa 81       	ldd	r31, Y+2	; 0x02
    1c76:	82 81       	ldd	r24, Z+2	; 0x02
    1c78:	88 2f       	mov	r24, r24
    1c7a:	90 e0       	ldi	r25, 0x00	; 0
    1c7c:	82 70       	andi	r24, 0x02	; 2
    1c7e:	90 70       	andi	r25, 0x00	; 0
    1c80:	95 95       	asr	r25
    1c82:	87 95       	ror	r24
    1c84:	81 70       	andi	r24, 0x01	; 1
    1c86:	81 70       	andi	r24, 0x01	; 1
    1c88:	98 2f       	mov	r25, r24
    1c8a:	92 95       	swap	r25
    1c8c:	99 0f       	add	r25, r25
    1c8e:	90 7e       	andi	r25, 0xE0	; 224
    1c90:	8c 91       	ld	r24, X
    1c92:	8f 7d       	andi	r24, 0xDF	; 223
    1c94:	89 2b       	or	r24, r25
    1c96:	8c 93       	st	X, r24

            /* Enable interrupts if requested */
            if (a_timerConfig->interrupt) {
    1c98:	e9 81       	ldd	r30, Y+1	; 0x01
    1c9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c9c:	83 81       	ldd	r24, Z+3	; 0x03
    1c9e:	88 23       	and	r24, r24
    1ca0:	51 f0       	breq	.+20     	; 0x1cb6 <Timer0_init+0x164>
                TIMSK_REG.bits.ocie0 = LOGIC_HIGH;
    1ca2:	e9 e5       	ldi	r30, 0x59	; 89
    1ca4:	f0 e0       	ldi	r31, 0x00	; 0
    1ca6:	80 81       	ld	r24, Z
    1ca8:	82 60       	ori	r24, 0x02	; 2
    1caa:	80 83       	st	Z, r24
                TIMSK_REG.bits.toie0 = LOGIC_LOW;
    1cac:	e9 e5       	ldi	r30, 0x59	; 89
    1cae:	f0 e0       	ldi	r31, 0x00	; 0
    1cb0:	80 81       	ld	r24, Z
    1cb2:	8e 7f       	andi	r24, 0xFE	; 254
    1cb4:	80 83       	st	Z, r24
            }

            /* Set the compare match value (OCR0) */
            OCR0_REG.byte = a_timerConfig->tick;
    1cb6:	ec e5       	ldi	r30, 0x5C	; 92
    1cb8:	f0 e0       	ldi	r31, 0x00	; 0
    1cba:	a9 81       	ldd	r26, Y+1	; 0x01
    1cbc:	ba 81       	ldd	r27, Y+2	; 0x02
    1cbe:	14 96       	adiw	r26, 0x04	; 4
    1cc0:	8c 91       	ld	r24, X
    1cc2:	14 97       	sbiw	r26, 0x04	; 4
    1cc4:	80 83       	st	Z, r24
    1cc6:	28 c0       	rjmp	.+80     	; 0x1d18 <Timer0_init+0x1c6>
            break;

        case TIMER0_MODE_NORMAL:
            /* Configure Normal mode */
            TCCR0_REG.bits.foc0 = LOGIC_HIGH; // Force Output Compare
    1cc8:	e3 e5       	ldi	r30, 0x53	; 83
    1cca:	f0 e0       	ldi	r31, 0x00	; 0
    1ccc:	80 81       	ld	r24, Z
    1cce:	80 68       	ori	r24, 0x80	; 128
    1cd0:	80 83       	st	Z, r24
            TCCR0_REG.bits.wgm00 = LOGIC_LOW;
    1cd2:	e3 e5       	ldi	r30, 0x53	; 83
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	8f 7b       	andi	r24, 0xBF	; 191
    1cda:	80 83       	st	Z, r24
            TCCR0_REG.bits.wgm01 = LOGIC_LOW;
    1cdc:	e3 e5       	ldi	r30, 0x53	; 83
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	80 81       	ld	r24, Z
    1ce2:	87 7f       	andi	r24, 0xF7	; 247
    1ce4:	80 83       	st	Z, r24

            /* Disable Compare Output Mode */
            TCCR0_REG.bits.com00 = LOGIC_LOW;
    1ce6:	e3 e5       	ldi	r30, 0x53	; 83
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	8f 7e       	andi	r24, 0xEF	; 239
    1cee:	80 83       	st	Z, r24
            TCCR0_REG.bits.com01 = LOGIC_LOW;
    1cf0:	e3 e5       	ldi	r30, 0x53	; 83
    1cf2:	f0 e0       	ldi	r31, 0x00	; 0
    1cf4:	80 81       	ld	r24, Z
    1cf6:	8f 7d       	andi	r24, 0xDF	; 223
    1cf8:	80 83       	st	Z, r24

            /* Enable overflow interrupt if requested */
            if (a_timerConfig->interrupt) {
    1cfa:	e9 81       	ldd	r30, Y+1	; 0x01
    1cfc:	fa 81       	ldd	r31, Y+2	; 0x02
    1cfe:	83 81       	ldd	r24, Z+3	; 0x03
    1d00:	88 23       	and	r24, r24
    1d02:	51 f0       	breq	.+20     	; 0x1d18 <Timer0_init+0x1c6>
                TIMSK_REG.bits.toie0 = LOGIC_HIGH; // Enable Overflow Interrupt
    1d04:	e9 e5       	ldi	r30, 0x59	; 89
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	81 60       	ori	r24, 0x01	; 1
    1d0c:	80 83       	st	Z, r24
                TIMSK_REG.bits.ocie0 = LOGIC_LOW;  // Disable Output Compare Match Interrupt
    1d0e:	e9 e5       	ldi	r30, 0x59	; 89
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	80 81       	ld	r24, Z
    1d14:	8d 7f       	andi	r24, 0xFD	; 253
    1d16:	80 83       	st	Z, r24
            }
            break;
    }
}
    1d18:	0f 90       	pop	r0
    1d1a:	0f 90       	pop	r0
    1d1c:	0f 90       	pop	r0
    1d1e:	0f 90       	pop	r0
    1d20:	cf 91       	pop	r28
    1d22:	df 91       	pop	r29
    1d24:	08 95       	ret

00001d26 <Timer0_setCallback>:
 * be executed during Timer 0 interrupts (either Output Compare Match or
 * Overflow interrupts).
 *
 * @param a_ptr2func Pointer to the callback function to be executed.
 */
void Timer0_setCallback(volatile void (a_ptr2func)(void)) {
    1d26:	df 93       	push	r29
    1d28:	cf 93       	push	r28
    1d2a:	00 d0       	rcall	.+0      	; 0x1d2c <Timer0_setCallback+0x6>
    1d2c:	cd b7       	in	r28, 0x3d	; 61
    1d2e:	de b7       	in	r29, 0x3e	; 62
    1d30:	9a 83       	std	Y+2, r25	; 0x02
    1d32:	89 83       	std	Y+1, r24	; 0x01
    PTR2_Timer0_CallBack = a_ptr2func;
    1d34:	89 81       	ldd	r24, Y+1	; 0x01
    1d36:	9a 81       	ldd	r25, Y+2	; 0x02
    1d38:	90 93 d1 00 	sts	0x00D1, r25
    1d3c:	80 93 d0 00 	sts	0x00D0, r24
}
    1d40:	0f 90       	pop	r0
    1d42:	0f 90       	pop	r0
    1d44:	cf 91       	pop	r28
    1d46:	df 91       	pop	r29
    1d48:	08 95       	ret

00001d4a <Timer0_setDutyCycle>:
 * This function allows the user to set the duty cycle in Fast PWM mode by
 * updating the OCR0 register with the desired duty cycle value.
 *
 * @param a_duty The duty cycle value to be set (0-255).
 */
void Timer0_setDutyCycle(uint8 a_duty) {
    1d4a:	df 93       	push	r29
    1d4c:	cf 93       	push	r28
    1d4e:	0f 92       	push	r0
    1d50:	cd b7       	in	r28, 0x3d	; 61
    1d52:	de b7       	in	r29, 0x3e	; 62
    1d54:	89 83       	std	Y+1, r24	; 0x01
    OCR0_REG.byte = a_duty;
    1d56:	ec e5       	ldi	r30, 0x5C	; 92
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	89 81       	ldd	r24, Y+1	; 0x01
    1d5c:	80 83       	st	Z, r24
}
    1d5e:	0f 90       	pop	r0
    1d60:	cf 91       	pop	r28
    1d62:	df 91       	pop	r29
    1d64:	08 95       	ret

00001d66 <__vector_10>:
 *
 * This interrupt service routine is executed when a compare match occurs
 * in Timer 0. If a callback function has been registered via
 * `Timer0_setCallback`, it will be called within this ISR.
 */
ISR(TIMER0_COMP_vect) {
    1d66:	1f 92       	push	r1
    1d68:	0f 92       	push	r0
    1d6a:	0f b6       	in	r0, 0x3f	; 63
    1d6c:	0f 92       	push	r0
    1d6e:	11 24       	eor	r1, r1
    1d70:	2f 93       	push	r18
    1d72:	3f 93       	push	r19
    1d74:	4f 93       	push	r20
    1d76:	5f 93       	push	r21
    1d78:	6f 93       	push	r22
    1d7a:	7f 93       	push	r23
    1d7c:	8f 93       	push	r24
    1d7e:	9f 93       	push	r25
    1d80:	af 93       	push	r26
    1d82:	bf 93       	push	r27
    1d84:	ef 93       	push	r30
    1d86:	ff 93       	push	r31
    1d88:	df 93       	push	r29
    1d8a:	cf 93       	push	r28
    1d8c:	cd b7       	in	r28, 0x3d	; 61
    1d8e:	de b7       	in	r29, 0x3e	; 62
    if (PTR2_Timer0_CallBack != NULL_PTR) {
    1d90:	80 91 d0 00 	lds	r24, 0x00D0
    1d94:	90 91 d1 00 	lds	r25, 0x00D1
    1d98:	00 97       	sbiw	r24, 0x00	; 0
    1d9a:	29 f0       	breq	.+10     	; 0x1da6 <__vector_10+0x40>
        PTR2_Timer0_CallBack();
    1d9c:	e0 91 d0 00 	lds	r30, 0x00D0
    1da0:	f0 91 d1 00 	lds	r31, 0x00D1
    1da4:	09 95       	icall
    }
}
    1da6:	cf 91       	pop	r28
    1da8:	df 91       	pop	r29
    1daa:	ff 91       	pop	r31
    1dac:	ef 91       	pop	r30
    1dae:	bf 91       	pop	r27
    1db0:	af 91       	pop	r26
    1db2:	9f 91       	pop	r25
    1db4:	8f 91       	pop	r24
    1db6:	7f 91       	pop	r23
    1db8:	6f 91       	pop	r22
    1dba:	5f 91       	pop	r21
    1dbc:	4f 91       	pop	r20
    1dbe:	3f 91       	pop	r19
    1dc0:	2f 91       	pop	r18
    1dc2:	0f 90       	pop	r0
    1dc4:	0f be       	out	0x3f, r0	; 63
    1dc6:	0f 90       	pop	r0
    1dc8:	1f 90       	pop	r1
    1dca:	18 95       	reti

00001dcc <__vector_11>:
 * This interrupt service routine is executed when Timer 0 overflows
 * (i.e., the timer count rolls over from 0xFF to 0x00). If a callback
 * function has been registered via `Timer0_setCallback`, it will be called
 * within this ISR.
 */
ISR(TIMER0_OVF_vect) {
    1dcc:	1f 92       	push	r1
    1dce:	0f 92       	push	r0
    1dd0:	0f b6       	in	r0, 0x3f	; 63
    1dd2:	0f 92       	push	r0
    1dd4:	11 24       	eor	r1, r1
    1dd6:	2f 93       	push	r18
    1dd8:	3f 93       	push	r19
    1dda:	4f 93       	push	r20
    1ddc:	5f 93       	push	r21
    1dde:	6f 93       	push	r22
    1de0:	7f 93       	push	r23
    1de2:	8f 93       	push	r24
    1de4:	9f 93       	push	r25
    1de6:	af 93       	push	r26
    1de8:	bf 93       	push	r27
    1dea:	ef 93       	push	r30
    1dec:	ff 93       	push	r31
    1dee:	df 93       	push	r29
    1df0:	cf 93       	push	r28
    1df2:	cd b7       	in	r28, 0x3d	; 61
    1df4:	de b7       	in	r29, 0x3e	; 62
    if (PTR2_Timer0_CallBack != NULL_PTR) {
    1df6:	80 91 d0 00 	lds	r24, 0x00D0
    1dfa:	90 91 d1 00 	lds	r25, 0x00D1
    1dfe:	00 97       	sbiw	r24, 0x00	; 0
    1e00:	29 f0       	breq	.+10     	; 0x1e0c <__vector_11+0x40>
        PTR2_Timer0_CallBack();
    1e02:	e0 91 d0 00 	lds	r30, 0x00D0
    1e06:	f0 91 d1 00 	lds	r31, 0x00D1
    1e0a:	09 95       	icall
    }
}
    1e0c:	cf 91       	pop	r28
    1e0e:	df 91       	pop	r29
    1e10:	ff 91       	pop	r31
    1e12:	ef 91       	pop	r30
    1e14:	bf 91       	pop	r27
    1e16:	af 91       	pop	r26
    1e18:	9f 91       	pop	r25
    1e1a:	8f 91       	pop	r24
    1e1c:	7f 91       	pop	r23
    1e1e:	6f 91       	pop	r22
    1e20:	5f 91       	pop	r21
    1e22:	4f 91       	pop	r20
    1e24:	3f 91       	pop	r19
    1e26:	2f 91       	pop	r18
    1e28:	0f 90       	pop	r0
    1e2a:	0f be       	out	0x3f, r0	; 63
    1e2c:	0f 90       	pop	r0
    1e2e:	1f 90       	pop	r1
    1e30:	18 95       	reti

00001e32 <Timer1_init>:
#include <avr/interrupt.h>

static volatile void (*PTR2_Timer1_CallBack)(void) = NULL_PTR;
static uint8 g_lastClockSource = TIMER1_NO_CLOCK;

void Timer1_init(const Timer1_Config *a_timerConfig) {
    1e32:	df 93       	push	r29
    1e34:	cf 93       	push	r28
    1e36:	00 d0       	rcall	.+0      	; 0x1e38 <Timer1_init+0x6>
    1e38:	00 d0       	rcall	.+0      	; 0x1e3a <Timer1_init+0x8>
    1e3a:	cd b7       	in	r28, 0x3d	; 61
    1e3c:	de b7       	in	r29, 0x3e	; 62
    1e3e:	9a 83       	std	Y+2, r25	; 0x02
    1e40:	89 83       	std	Y+1, r24	; 0x01
	// Set initial count
	TCNT1_REG.word = a_timerConfig->initialCount;
    1e42:	ac e4       	ldi	r26, 0x4C	; 76
    1e44:	b0 e0       	ldi	r27, 0x00	; 0
    1e46:	e9 81       	ldd	r30, Y+1	; 0x01
    1e48:	fa 81       	ldd	r31, Y+2	; 0x02
    1e4a:	83 85       	ldd	r24, Z+11	; 0x0b
    1e4c:	94 85       	ldd	r25, Z+12	; 0x0c
    1e4e:	11 96       	adiw	r26, 0x01	; 1
    1e50:	9c 93       	st	X, r25
    1e52:	8e 93       	st	-X, r24

	// Set clock source and prescaler
	TCCR1B_REG.byte &= ~TIMER1_CS_BITMASK;
    1e54:	ae e4       	ldi	r26, 0x4E	; 78
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	ee e4       	ldi	r30, 0x4E	; 78
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	88 7f       	andi	r24, 0xF8	; 248
    1e60:	8c 93       	st	X, r24
	TCCR1B_REG.byte |= (a_timerConfig->clockSource & TIMER1_CS_BITMASK);
    1e62:	ae e4       	ldi	r26, 0x4E	; 78
    1e64:	b0 e0       	ldi	r27, 0x00	; 0
    1e66:	ee e4       	ldi	r30, 0x4E	; 78
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	98 2f       	mov	r25, r24
    1e6e:	e9 81       	ldd	r30, Y+1	; 0x01
    1e70:	fa 81       	ldd	r31, Y+2	; 0x02
    1e72:	81 81       	ldd	r24, Z+1	; 0x01
    1e74:	87 70       	andi	r24, 0x07	; 7
    1e76:	89 2b       	or	r24, r25
    1e78:	8c 93       	st	X, r24
	g_lastClockSource = a_timerConfig->clockSource;
    1e7a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e7c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e7e:	81 81       	ldd	r24, Z+1	; 0x01
    1e80:	80 93 d4 00 	sts	0x00D4, r24

	// Configure the mode
	switch (a_timerConfig->mode) {
    1e84:	e9 81       	ldd	r30, Y+1	; 0x01
    1e86:	fa 81       	ldd	r31, Y+2	; 0x02
    1e88:	80 81       	ld	r24, Z
    1e8a:	28 2f       	mov	r18, r24
    1e8c:	30 e0       	ldi	r19, 0x00	; 0
    1e8e:	3c 83       	std	Y+4, r19	; 0x04
    1e90:	2b 83       	std	Y+3, r18	; 0x03
    1e92:	8b 81       	ldd	r24, Y+3	; 0x03
    1e94:	9c 81       	ldd	r25, Y+4	; 0x04
    1e96:	81 30       	cpi	r24, 0x01	; 1
    1e98:	91 05       	cpc	r25, r1
    1e9a:	09 f4       	brne	.+2      	; 0x1e9e <Timer1_init+0x6c>
    1e9c:	7d c0       	rjmp	.+250    	; 0x1f98 <Timer1_init+0x166>
    1e9e:	2b 81       	ldd	r18, Y+3	; 0x03
    1ea0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ea2:	22 30       	cpi	r18, 0x02	; 2
    1ea4:	31 05       	cpc	r19, r1
    1ea6:	31 f0       	breq	.+12     	; 0x1eb4 <Timer1_init+0x82>
    1ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    1eac:	00 97       	sbiw	r24, 0x00	; 0
    1eae:	09 f4       	brne	.+2      	; 0x1eb2 <Timer1_init+0x80>
    1eb0:	f9 c0       	rjmp	.+498    	; 0x20a4 <Timer1_init+0x272>
    1eb2:	20 c1       	rjmp	.+576    	; 0x20f4 <Timer1_init+0x2c2>
	case TIMER1_MODE_FAST_PWM:
		TCCR1A_REG.bits.wgm10 = LOGIC_LOW;
    1eb4:	ef e4       	ldi	r30, 0x4F	; 79
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	8e 7f       	andi	r24, 0xFE	; 254
    1ebc:	80 83       	st	Z, r24
		TCCR1A_REG.bits.wgm11 = LOGIC_HIGH;
    1ebe:	ef e4       	ldi	r30, 0x4F	; 79
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	82 60       	ori	r24, 0x02	; 2
    1ec6:	80 83       	st	Z, r24
		TCCR1B_REG.bits.wgm12 = LOGIC_HIGH;
    1ec8:	ee e4       	ldi	r30, 0x4E	; 78
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	80 81       	ld	r24, Z
    1ece:	88 60       	ori	r24, 0x08	; 8
    1ed0:	80 83       	st	Z, r24
		TCCR1B_REG.bits.wgm13 = LOGIC_HIGH;
    1ed2:	ee e4       	ldi	r30, 0x4E	; 78
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	80 81       	ld	r24, Z
    1ed8:	80 61       	ori	r24, 0x10	; 16
    1eda:	80 83       	st	Z, r24

		// Set Compare Output Mode for compare unit A
		TCCR1A_REG.bits.com1a0 = GET_BIT(a_timerConfig->compareOutputModeA,
    1edc:	af e4       	ldi	r26, 0x4F	; 79
    1ede:	b0 e0       	ldi	r27, 0x00	; 0
    1ee0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ee2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ee4:	82 81       	ldd	r24, Z+2	; 0x02
    1ee6:	81 70       	andi	r24, 0x01	; 1
    1ee8:	81 70       	andi	r24, 0x01	; 1
    1eea:	81 70       	andi	r24, 0x01	; 1
    1eec:	81 70       	andi	r24, 0x01	; 1
    1eee:	98 2f       	mov	r25, r24
    1ef0:	92 95       	swap	r25
    1ef2:	99 0f       	add	r25, r25
    1ef4:	99 0f       	add	r25, r25
    1ef6:	90 7c       	andi	r25, 0xC0	; 192
    1ef8:	8c 91       	ld	r24, X
    1efa:	8f 7b       	andi	r24, 0xBF	; 191
    1efc:	89 2b       	or	r24, r25
    1efe:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_0);
		TCCR1A_REG.bits.com1a1 = GET_BIT(a_timerConfig->compareOutputModeA,
    1f00:	af e4       	ldi	r26, 0x4F	; 79
    1f02:	b0 e0       	ldi	r27, 0x00	; 0
    1f04:	e9 81       	ldd	r30, Y+1	; 0x01
    1f06:	fa 81       	ldd	r31, Y+2	; 0x02
    1f08:	82 81       	ldd	r24, Z+2	; 0x02
    1f0a:	88 2f       	mov	r24, r24
    1f0c:	90 e0       	ldi	r25, 0x00	; 0
    1f0e:	82 70       	andi	r24, 0x02	; 2
    1f10:	90 70       	andi	r25, 0x00	; 0
    1f12:	95 95       	asr	r25
    1f14:	87 95       	ror	r24
    1f16:	81 70       	andi	r24, 0x01	; 1
    1f18:	98 2f       	mov	r25, r24
    1f1a:	97 95       	ror	r25
    1f1c:	99 27       	eor	r25, r25
    1f1e:	97 95       	ror	r25
    1f20:	8c 91       	ld	r24, X
    1f22:	8f 77       	andi	r24, 0x7F	; 127
    1f24:	89 2b       	or	r24, r25
    1f26:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_1);

		// Set Compare Output Mode for compare unit B
		TCCR1A_REG.bits.com1b0 = GET_BIT(a_timerConfig->compareOutputModeA,
    1f28:	af e4       	ldi	r26, 0x4F	; 79
    1f2a:	b0 e0       	ldi	r27, 0x00	; 0
    1f2c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f2e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f30:	82 81       	ldd	r24, Z+2	; 0x02
    1f32:	81 70       	andi	r24, 0x01	; 1
    1f34:	81 70       	andi	r24, 0x01	; 1
    1f36:	81 70       	andi	r24, 0x01	; 1
    1f38:	81 70       	andi	r24, 0x01	; 1
    1f3a:	98 2f       	mov	r25, r24
    1f3c:	92 95       	swap	r25
    1f3e:	90 7f       	andi	r25, 0xF0	; 240
    1f40:	8c 91       	ld	r24, X
    1f42:	8f 7e       	andi	r24, 0xEF	; 239
    1f44:	89 2b       	or	r24, r25
    1f46:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_0);
		TCCR1A_REG.bits.com1b1 = GET_BIT(a_timerConfig->compareOutputModeB,
    1f48:	af e4       	ldi	r26, 0x4F	; 79
    1f4a:	b0 e0       	ldi	r27, 0x00	; 0
    1f4c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f4e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f50:	83 81       	ldd	r24, Z+3	; 0x03
    1f52:	88 2f       	mov	r24, r24
    1f54:	90 e0       	ldi	r25, 0x00	; 0
    1f56:	82 70       	andi	r24, 0x02	; 2
    1f58:	90 70       	andi	r25, 0x00	; 0
    1f5a:	95 95       	asr	r25
    1f5c:	87 95       	ror	r24
    1f5e:	81 70       	andi	r24, 0x01	; 1
    1f60:	81 70       	andi	r24, 0x01	; 1
    1f62:	98 2f       	mov	r25, r24
    1f64:	92 95       	swap	r25
    1f66:	99 0f       	add	r25, r25
    1f68:	90 7e       	andi	r25, 0xE0	; 224
    1f6a:	8c 91       	ld	r24, X
    1f6c:	8f 7d       	andi	r24, 0xDF	; 223
    1f6e:	89 2b       	or	r24, r25
    1f70:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_1);

		// Set intial duty cycle
		OCR1A_REG.word = a_timerConfig->tickA;
    1f72:	aa e4       	ldi	r26, 0x4A	; 74
    1f74:	b0 e0       	ldi	r27, 0x00	; 0
    1f76:	e9 81       	ldd	r30, Y+1	; 0x01
    1f78:	fa 81       	ldd	r31, Y+2	; 0x02
    1f7a:	87 81       	ldd	r24, Z+7	; 0x07
    1f7c:	90 85       	ldd	r25, Z+8	; 0x08
    1f7e:	11 96       	adiw	r26, 0x01	; 1
    1f80:	9c 93       	st	X, r25
    1f82:	8e 93       	st	-X, r24
		OCR1B_REG.word = a_timerConfig->tickB;
    1f84:	a8 e4       	ldi	r26, 0x48	; 72
    1f86:	b0 e0       	ldi	r27, 0x00	; 0
    1f88:	e9 81       	ldd	r30, Y+1	; 0x01
    1f8a:	fa 81       	ldd	r31, Y+2	; 0x02
    1f8c:	81 85       	ldd	r24, Z+9	; 0x09
    1f8e:	92 85       	ldd	r25, Z+10	; 0x0a
    1f90:	11 96       	adiw	r26, 0x01	; 1
    1f92:	9c 93       	st	X, r25
    1f94:	8e 93       	st	-X, r24
    1f96:	ae c0       	rjmp	.+348    	; 0x20f4 <Timer1_init+0x2c2>
		break;

	case TIMER1_MODE_CTC:
		TCCR1A_REG.bits.foc1a = LOGIC_HIGH;
    1f98:	ef e4       	ldi	r30, 0x4F	; 79
    1f9a:	f0 e0       	ldi	r31, 0x00	; 0
    1f9c:	80 81       	ld	r24, Z
    1f9e:	88 60       	ori	r24, 0x08	; 8
    1fa0:	80 83       	st	Z, r24
		TCCR1B_REG.bits.wgm12 = LOGIC_HIGH;
    1fa2:	ee e4       	ldi	r30, 0x4E	; 78
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	88 60       	ori	r24, 0x08	; 8
    1faa:	80 83       	st	Z, r24
		// Set Compare Output Mode for compare unit A
		TCCR1A_REG.bits.com1a0 = GET_BIT(a_timerConfig->compareOutputModeA,
    1fac:	af e4       	ldi	r26, 0x4F	; 79
    1fae:	b0 e0       	ldi	r27, 0x00	; 0
    1fb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1fb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1fb4:	82 81       	ldd	r24, Z+2	; 0x02
    1fb6:	81 70       	andi	r24, 0x01	; 1
    1fb8:	81 70       	andi	r24, 0x01	; 1
    1fba:	81 70       	andi	r24, 0x01	; 1
    1fbc:	81 70       	andi	r24, 0x01	; 1
    1fbe:	98 2f       	mov	r25, r24
    1fc0:	92 95       	swap	r25
    1fc2:	99 0f       	add	r25, r25
    1fc4:	99 0f       	add	r25, r25
    1fc6:	90 7c       	andi	r25, 0xC0	; 192
    1fc8:	8c 91       	ld	r24, X
    1fca:	8f 7b       	andi	r24, 0xBF	; 191
    1fcc:	89 2b       	or	r24, r25
    1fce:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_0);
		TCCR1A_REG.bits.com1a1 = GET_BIT(a_timerConfig->compareOutputModeA,
    1fd0:	af e4       	ldi	r26, 0x4F	; 79
    1fd2:	b0 e0       	ldi	r27, 0x00	; 0
    1fd4:	e9 81       	ldd	r30, Y+1	; 0x01
    1fd6:	fa 81       	ldd	r31, Y+2	; 0x02
    1fd8:	82 81       	ldd	r24, Z+2	; 0x02
    1fda:	88 2f       	mov	r24, r24
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	82 70       	andi	r24, 0x02	; 2
    1fe0:	90 70       	andi	r25, 0x00	; 0
    1fe2:	95 95       	asr	r25
    1fe4:	87 95       	ror	r24
    1fe6:	81 70       	andi	r24, 0x01	; 1
    1fe8:	98 2f       	mov	r25, r24
    1fea:	97 95       	ror	r25
    1fec:	99 27       	eor	r25, r25
    1fee:	97 95       	ror	r25
    1ff0:	8c 91       	ld	r24, X
    1ff2:	8f 77       	andi	r24, 0x7F	; 127
    1ff4:	89 2b       	or	r24, r25
    1ff6:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_1);

		// Set Compare Output Mode for compare unit B
		TCCR1A_REG.bits.com1b0 = GET_BIT(a_timerConfig->compareOutputModeA,
    1ff8:	af e4       	ldi	r26, 0x4F	; 79
    1ffa:	b0 e0       	ldi	r27, 0x00	; 0
    1ffc:	e9 81       	ldd	r30, Y+1	; 0x01
    1ffe:	fa 81       	ldd	r31, Y+2	; 0x02
    2000:	82 81       	ldd	r24, Z+2	; 0x02
    2002:	81 70       	andi	r24, 0x01	; 1
    2004:	81 70       	andi	r24, 0x01	; 1
    2006:	81 70       	andi	r24, 0x01	; 1
    2008:	81 70       	andi	r24, 0x01	; 1
    200a:	98 2f       	mov	r25, r24
    200c:	92 95       	swap	r25
    200e:	90 7f       	andi	r25, 0xF0	; 240
    2010:	8c 91       	ld	r24, X
    2012:	8f 7e       	andi	r24, 0xEF	; 239
    2014:	89 2b       	or	r24, r25
    2016:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_0);
		TCCR1A_REG.bits.com1b1 = GET_BIT(a_timerConfig->compareOutputModeB,
    2018:	af e4       	ldi	r26, 0x4F	; 79
    201a:	b0 e0       	ldi	r27, 0x00	; 0
    201c:	e9 81       	ldd	r30, Y+1	; 0x01
    201e:	fa 81       	ldd	r31, Y+2	; 0x02
    2020:	83 81       	ldd	r24, Z+3	; 0x03
    2022:	88 2f       	mov	r24, r24
    2024:	90 e0       	ldi	r25, 0x00	; 0
    2026:	82 70       	andi	r24, 0x02	; 2
    2028:	90 70       	andi	r25, 0x00	; 0
    202a:	95 95       	asr	r25
    202c:	87 95       	ror	r24
    202e:	81 70       	andi	r24, 0x01	; 1
    2030:	81 70       	andi	r24, 0x01	; 1
    2032:	98 2f       	mov	r25, r24
    2034:	92 95       	swap	r25
    2036:	99 0f       	add	r25, r25
    2038:	90 7e       	andi	r25, 0xE0	; 224
    203a:	8c 91       	ld	r24, X
    203c:	8f 7d       	andi	r24, 0xDF	; 223
    203e:	89 2b       	or	r24, r25
    2040:	8c 93       	st	X, r24
				TIMER1_COMP_OUT_MODE_BIT_1);

		if (a_timerConfig->interruptA) {
    2042:	e9 81       	ldd	r30, Y+1	; 0x01
    2044:	fa 81       	ldd	r31, Y+2	; 0x02
    2046:	84 81       	ldd	r24, Z+4	; 0x04
    2048:	88 23       	and	r24, r24
    204a:	51 f0       	breq	.+20     	; 0x2060 <Timer1_init+0x22e>
			TIMSK_REG.bits.ocie1a = LOGIC_HIGH;
    204c:	e9 e5       	ldi	r30, 0x59	; 89
    204e:	f0 e0       	ldi	r31, 0x00	; 0
    2050:	80 81       	ld	r24, Z
    2052:	80 61       	ori	r24, 0x10	; 16
    2054:	80 83       	st	Z, r24
			TIMSK_REG.bits.toie1 = LOGIC_LOW;
    2056:	e9 e5       	ldi	r30, 0x59	; 89
    2058:	f0 e0       	ldi	r31, 0x00	; 0
    205a:	80 81       	ld	r24, Z
    205c:	8b 7f       	andi	r24, 0xFB	; 251
    205e:	80 83       	st	Z, r24
		}
		if (a_timerConfig->interruptB) {
    2060:	e9 81       	ldd	r30, Y+1	; 0x01
    2062:	fa 81       	ldd	r31, Y+2	; 0x02
    2064:	85 81       	ldd	r24, Z+5	; 0x05
    2066:	88 23       	and	r24, r24
    2068:	51 f0       	breq	.+20     	; 0x207e <Timer1_init+0x24c>
			TIMSK_REG.bits.ocie1b = LOGIC_HIGH;
    206a:	e9 e5       	ldi	r30, 0x59	; 89
    206c:	f0 e0       	ldi	r31, 0x00	; 0
    206e:	80 81       	ld	r24, Z
    2070:	88 60       	ori	r24, 0x08	; 8
    2072:	80 83       	st	Z, r24
			TIMSK_REG.bits.toie1 = LOGIC_LOW;
    2074:	e9 e5       	ldi	r30, 0x59	; 89
    2076:	f0 e0       	ldi	r31, 0x00	; 0
    2078:	80 81       	ld	r24, Z
    207a:	8b 7f       	andi	r24, 0xFB	; 251
    207c:	80 83       	st	Z, r24
		}

		OCR1A_REG.word = a_timerConfig->tickA;
    207e:	aa e4       	ldi	r26, 0x4A	; 74
    2080:	b0 e0       	ldi	r27, 0x00	; 0
    2082:	e9 81       	ldd	r30, Y+1	; 0x01
    2084:	fa 81       	ldd	r31, Y+2	; 0x02
    2086:	87 81       	ldd	r24, Z+7	; 0x07
    2088:	90 85       	ldd	r25, Z+8	; 0x08
    208a:	11 96       	adiw	r26, 0x01	; 1
    208c:	9c 93       	st	X, r25
    208e:	8e 93       	st	-X, r24
		OCR1B_REG.word = a_timerConfig->tickB;
    2090:	a8 e4       	ldi	r26, 0x48	; 72
    2092:	b0 e0       	ldi	r27, 0x00	; 0
    2094:	e9 81       	ldd	r30, Y+1	; 0x01
    2096:	fa 81       	ldd	r31, Y+2	; 0x02
    2098:	81 85       	ldd	r24, Z+9	; 0x09
    209a:	92 85       	ldd	r25, Z+10	; 0x0a
    209c:	11 96       	adiw	r26, 0x01	; 1
    209e:	9c 93       	st	X, r25
    20a0:	8e 93       	st	-X, r24
    20a2:	28 c0       	rjmp	.+80     	; 0x20f4 <Timer1_init+0x2c2>
		break;

	case TIMER1_MODE_NORMAL:
		TCCR1A_REG.bits.foc1a = LOGIC_HIGH;
    20a4:	ef e4       	ldi	r30, 0x4F	; 79
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	88 60       	ori	r24, 0x08	; 8
    20ac:	80 83       	st	Z, r24
		TCCR1B_REG.bits.wgm12 = LOGIC_LOW;
    20ae:	ee e4       	ldi	r30, 0x4E	; 78
    20b0:	f0 e0       	ldi	r31, 0x00	; 0
    20b2:	80 81       	ld	r24, Z
    20b4:	87 7f       	andi	r24, 0xF7	; 247
    20b6:	80 83       	st	Z, r24
		TCCR1A_REG.bits.com1a0 = LOGIC_LOW;
    20b8:	ef e4       	ldi	r30, 0x4F	; 79
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	8f 7b       	andi	r24, 0xBF	; 191
    20c0:	80 83       	st	Z, r24
		TCCR1A_REG.bits.com1a1 = LOGIC_LOW;
    20c2:	ef e4       	ldi	r30, 0x4F	; 79
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	80 81       	ld	r24, Z
    20c8:	8f 77       	andi	r24, 0x7F	; 127
    20ca:	80 83       	st	Z, r24

		if (a_timerConfig->interruptOVF) {
    20cc:	e9 81       	ldd	r30, Y+1	; 0x01
    20ce:	fa 81       	ldd	r31, Y+2	; 0x02
    20d0:	86 81       	ldd	r24, Z+6	; 0x06
    20d2:	88 23       	and	r24, r24
    20d4:	79 f0       	breq	.+30     	; 0x20f4 <Timer1_init+0x2c2>
			TIMSK_REG.bits.toie1 = LOGIC_HIGH;
    20d6:	e9 e5       	ldi	r30, 0x59	; 89
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	80 81       	ld	r24, Z
    20dc:	84 60       	ori	r24, 0x04	; 4
    20de:	80 83       	st	Z, r24
			TIMSK_REG.bits.ocie1a = LOGIC_LOW;
    20e0:	e9 e5       	ldi	r30, 0x59	; 89
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	8f 7e       	andi	r24, 0xEF	; 239
    20e8:	80 83       	st	Z, r24
			TIMSK_REG.bits.ocie1b = LOGIC_LOW;
    20ea:	e9 e5       	ldi	r30, 0x59	; 89
    20ec:	f0 e0       	ldi	r31, 0x00	; 0
    20ee:	80 81       	ld	r24, Z
    20f0:	87 7f       	andi	r24, 0xF7	; 247
    20f2:	80 83       	st	Z, r24
		}
		break;
	}
	sei();
    20f4:	78 94       	sei
}
    20f6:	0f 90       	pop	r0
    20f8:	0f 90       	pop	r0
    20fa:	0f 90       	pop	r0
    20fc:	0f 90       	pop	r0
    20fe:	cf 91       	pop	r28
    2100:	df 91       	pop	r29
    2102:	08 95       	ret

00002104 <Timer1_setCallback>:

void Timer1_setCallback(volatile void (*a_ptr2func)(void)) {
    2104:	df 93       	push	r29
    2106:	cf 93       	push	r28
    2108:	00 d0       	rcall	.+0      	; 0x210a <Timer1_setCallback+0x6>
    210a:	cd b7       	in	r28, 0x3d	; 61
    210c:	de b7       	in	r29, 0x3e	; 62
    210e:	9a 83       	std	Y+2, r25	; 0x02
    2110:	89 83       	std	Y+1, r24	; 0x01
	PTR2_Timer1_CallBack = a_ptr2func;
    2112:	89 81       	ldd	r24, Y+1	; 0x01
    2114:	9a 81       	ldd	r25, Y+2	; 0x02
    2116:	90 93 d3 00 	sts	0x00D3, r25
    211a:	80 93 d2 00 	sts	0x00D2, r24
}
    211e:	0f 90       	pop	r0
    2120:	0f 90       	pop	r0
    2122:	cf 91       	pop	r28
    2124:	df 91       	pop	r29
    2126:	08 95       	ret

00002128 <Timer1_setDutyCycleA>:

void Timer1_setDutyCycleA(uint16 a_duty) {
    2128:	df 93       	push	r29
    212a:	cf 93       	push	r28
    212c:	00 d0       	rcall	.+0      	; 0x212e <Timer1_setDutyCycleA+0x6>
    212e:	cd b7       	in	r28, 0x3d	; 61
    2130:	de b7       	in	r29, 0x3e	; 62
    2132:	9a 83       	std	Y+2, r25	; 0x02
    2134:	89 83       	std	Y+1, r24	; 0x01
	OCR1A_REG.word = a_duty;
    2136:	ea e4       	ldi	r30, 0x4A	; 74
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	89 81       	ldd	r24, Y+1	; 0x01
    213c:	9a 81       	ldd	r25, Y+2	; 0x02
    213e:	91 83       	std	Z+1, r25	; 0x01
    2140:	80 83       	st	Z, r24
}
    2142:	0f 90       	pop	r0
    2144:	0f 90       	pop	r0
    2146:	cf 91       	pop	r28
    2148:	df 91       	pop	r29
    214a:	08 95       	ret

0000214c <Timer1_setDutyCycleB>:
void Timer1_setDutyCycleB(uint16 a_duty) {
    214c:	df 93       	push	r29
    214e:	cf 93       	push	r28
    2150:	00 d0       	rcall	.+0      	; 0x2152 <Timer1_setDutyCycleB+0x6>
    2152:	cd b7       	in	r28, 0x3d	; 61
    2154:	de b7       	in	r29, 0x3e	; 62
    2156:	9a 83       	std	Y+2, r25	; 0x02
    2158:	89 83       	std	Y+1, r24	; 0x01
	OCR1A_REG.word = a_duty;
    215a:	ea e4       	ldi	r30, 0x4A	; 74
    215c:	f0 e0       	ldi	r31, 0x00	; 0
    215e:	89 81       	ldd	r24, Y+1	; 0x01
    2160:	9a 81       	ldd	r25, Y+2	; 0x02
    2162:	91 83       	std	Z+1, r25	; 0x01
    2164:	80 83       	st	Z, r24
}
    2166:	0f 90       	pop	r0
    2168:	0f 90       	pop	r0
    216a:	cf 91       	pop	r28
    216c:	df 91       	pop	r29
    216e:	08 95       	ret

00002170 <Timer1_stop>:
void Timer1_stop(void) {
    2170:	df 93       	push	r29
    2172:	cf 93       	push	r28
    2174:	cd b7       	in	r28, 0x3d	; 61
    2176:	de b7       	in	r29, 0x3e	; 62
	TCCR1B_REG.byte &= ~TIMER1_CS_BITMASK;
    2178:	ae e4       	ldi	r26, 0x4E	; 78
    217a:	b0 e0       	ldi	r27, 0x00	; 0
    217c:	ee e4       	ldi	r30, 0x4E	; 78
    217e:	f0 e0       	ldi	r31, 0x00	; 0
    2180:	80 81       	ld	r24, Z
    2182:	88 7f       	andi	r24, 0xF8	; 248
    2184:	8c 93       	st	X, r24
	TCNT1_REG.word = 0;
    2186:	ec e4       	ldi	r30, 0x4C	; 76
    2188:	f0 e0       	ldi	r31, 0x00	; 0
    218a:	11 82       	std	Z+1, r1	; 0x01
    218c:	10 82       	st	Z, r1
}
    218e:	cf 91       	pop	r28
    2190:	df 91       	pop	r29
    2192:	08 95       	ret

00002194 <Timer1_resume>:

void Timer1_resume(void) {
    2194:	df 93       	push	r29
    2196:	cf 93       	push	r28
    2198:	cd b7       	in	r28, 0x3d	; 61
    219a:	de b7       	in	r29, 0x3e	; 62
	TCCR1B_REG.byte &= ~TIMER1_CS_BITMASK;
    219c:	ae e4       	ldi	r26, 0x4E	; 78
    219e:	b0 e0       	ldi	r27, 0x00	; 0
    21a0:	ee e4       	ldi	r30, 0x4E	; 78
    21a2:	f0 e0       	ldi	r31, 0x00	; 0
    21a4:	80 81       	ld	r24, Z
    21a6:	88 7f       	andi	r24, 0xF8	; 248
    21a8:	8c 93       	st	X, r24
	TCCR1B_REG.byte |= (g_lastClockSource & TIMER1_CS_BITMASK);
    21aa:	ae e4       	ldi	r26, 0x4E	; 78
    21ac:	b0 e0       	ldi	r27, 0x00	; 0
    21ae:	ee e4       	ldi	r30, 0x4E	; 78
    21b0:	f0 e0       	ldi	r31, 0x00	; 0
    21b2:	80 81       	ld	r24, Z
    21b4:	98 2f       	mov	r25, r24
    21b6:	80 91 d4 00 	lds	r24, 0x00D4
    21ba:	87 70       	andi	r24, 0x07	; 7
    21bc:	89 2b       	or	r24, r25
    21be:	8c 93       	st	X, r24
}
    21c0:	cf 91       	pop	r28
    21c2:	df 91       	pop	r29
    21c4:	08 95       	ret

000021c6 <__vector_7>:

ISR(TIMER1_COMPA_vect) {
    21c6:	1f 92       	push	r1
    21c8:	0f 92       	push	r0
    21ca:	0f b6       	in	r0, 0x3f	; 63
    21cc:	0f 92       	push	r0
    21ce:	11 24       	eor	r1, r1
    21d0:	2f 93       	push	r18
    21d2:	3f 93       	push	r19
    21d4:	4f 93       	push	r20
    21d6:	5f 93       	push	r21
    21d8:	6f 93       	push	r22
    21da:	7f 93       	push	r23
    21dc:	8f 93       	push	r24
    21de:	9f 93       	push	r25
    21e0:	af 93       	push	r26
    21e2:	bf 93       	push	r27
    21e4:	ef 93       	push	r30
    21e6:	ff 93       	push	r31
    21e8:	df 93       	push	r29
    21ea:	cf 93       	push	r28
    21ec:	cd b7       	in	r28, 0x3d	; 61
    21ee:	de b7       	in	r29, 0x3e	; 62
	if (PTR2_Timer1_CallBack != NULL_PTR) {
    21f0:	80 91 d2 00 	lds	r24, 0x00D2
    21f4:	90 91 d3 00 	lds	r25, 0x00D3
    21f8:	00 97       	sbiw	r24, 0x00	; 0
    21fa:	29 f0       	breq	.+10     	; 0x2206 <__vector_7+0x40>
		PTR2_Timer1_CallBack();
    21fc:	e0 91 d2 00 	lds	r30, 0x00D2
    2200:	f0 91 d3 00 	lds	r31, 0x00D3
    2204:	09 95       	icall
	}
}
    2206:	cf 91       	pop	r28
    2208:	df 91       	pop	r29
    220a:	ff 91       	pop	r31
    220c:	ef 91       	pop	r30
    220e:	bf 91       	pop	r27
    2210:	af 91       	pop	r26
    2212:	9f 91       	pop	r25
    2214:	8f 91       	pop	r24
    2216:	7f 91       	pop	r23
    2218:	6f 91       	pop	r22
    221a:	5f 91       	pop	r21
    221c:	4f 91       	pop	r20
    221e:	3f 91       	pop	r19
    2220:	2f 91       	pop	r18
    2222:	0f 90       	pop	r0
    2224:	0f be       	out	0x3f, r0	; 63
    2226:	0f 90       	pop	r0
    2228:	1f 90       	pop	r1
    222a:	18 95       	reti

0000222c <__vector_9>:

ISR(TIMER1_OVF_vect) {
    222c:	1f 92       	push	r1
    222e:	0f 92       	push	r0
    2230:	0f b6       	in	r0, 0x3f	; 63
    2232:	0f 92       	push	r0
    2234:	11 24       	eor	r1, r1
    2236:	2f 93       	push	r18
    2238:	3f 93       	push	r19
    223a:	4f 93       	push	r20
    223c:	5f 93       	push	r21
    223e:	6f 93       	push	r22
    2240:	7f 93       	push	r23
    2242:	8f 93       	push	r24
    2244:	9f 93       	push	r25
    2246:	af 93       	push	r26
    2248:	bf 93       	push	r27
    224a:	ef 93       	push	r30
    224c:	ff 93       	push	r31
    224e:	df 93       	push	r29
    2250:	cf 93       	push	r28
    2252:	cd b7       	in	r28, 0x3d	; 61
    2254:	de b7       	in	r29, 0x3e	; 62
	if (PTR2_Timer1_CallBack != NULL_PTR) {
    2256:	80 91 d2 00 	lds	r24, 0x00D2
    225a:	90 91 d3 00 	lds	r25, 0x00D3
    225e:	00 97       	sbiw	r24, 0x00	; 0
    2260:	29 f0       	breq	.+10     	; 0x226c <__vector_9+0x40>
		PTR2_Timer1_CallBack();
    2262:	e0 91 d2 00 	lds	r30, 0x00D2
    2266:	f0 91 d3 00 	lds	r31, 0x00D3
    226a:	09 95       	icall
	}
}
    226c:	cf 91       	pop	r28
    226e:	df 91       	pop	r29
    2270:	ff 91       	pop	r31
    2272:	ef 91       	pop	r30
    2274:	bf 91       	pop	r27
    2276:	af 91       	pop	r26
    2278:	9f 91       	pop	r25
    227a:	8f 91       	pop	r24
    227c:	7f 91       	pop	r23
    227e:	6f 91       	pop	r22
    2280:	5f 91       	pop	r21
    2282:	4f 91       	pop	r20
    2284:	3f 91       	pop	r19
    2286:	2f 91       	pop	r18
    2288:	0f 90       	pop	r0
    228a:	0f be       	out	0x3f, r0	; 63
    228c:	0f 90       	pop	r0
    228e:	1f 90       	pop	r1
    2290:	18 95       	reti

00002292 <Timer2_init>:
 * The configuration parameters are passed via a pointer to a `Timer2_Config`
 * structure, which should be properly initialized before calling this function.
 *
 * @param a_timerConfig Pointer to `Timer2_Config` structure with the desired settings.
 */
void Timer2_init(Timer2_Config *a_timerConfig) {
    2292:	df 93       	push	r29
    2294:	cf 93       	push	r28
    2296:	00 d0       	rcall	.+0      	; 0x2298 <Timer2_init+0x6>
    2298:	00 d0       	rcall	.+0      	; 0x229a <Timer2_init+0x8>
    229a:	cd b7       	in	r28, 0x3d	; 61
    229c:	de b7       	in	r29, 0x3e	; 62
    229e:	9a 83       	std	Y+2, r25	; 0x02
    22a0:	89 83       	std	Y+1, r24	; 0x01

    /* Set initial timer count */
    TCNT2_REG.byte = (a_timerConfig)->intialCount;
    22a2:	a4 e4       	ldi	r26, 0x44	; 68
    22a4:	b0 e0       	ldi	r27, 0x00	; 0
    22a6:	e9 81       	ldd	r30, Y+1	; 0x01
    22a8:	fa 81       	ldd	r31, Y+2	; 0x02
    22aa:	85 81       	ldd	r24, Z+5	; 0x05
    22ac:	8c 93       	st	X, r24

    /* Set clock source and prescaler */
    TCCR2_REG.byte &= ~(TIMER2_CS_BITMASK); // Clear lower three bits for clock source
    22ae:	a5 e4       	ldi	r26, 0x45	; 69
    22b0:	b0 e0       	ldi	r27, 0x00	; 0
    22b2:	e5 e4       	ldi	r30, 0x45	; 69
    22b4:	f0 e0       	ldi	r31, 0x00	; 0
    22b6:	80 81       	ld	r24, Z
    22b8:	88 7f       	andi	r24, 0xF8	; 248
    22ba:	8c 93       	st	X, r24
    TCCR2_REG.byte |= (a_timerConfig->clockSource&(TIMER2_CS_BITMASK));
    22bc:	a5 e4       	ldi	r26, 0x45	; 69
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e5 e4       	ldi	r30, 0x45	; 69
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	98 2f       	mov	r25, r24
    22c8:	e9 81       	ldd	r30, Y+1	; 0x01
    22ca:	fa 81       	ldd	r31, Y+2	; 0x02
    22cc:	81 81       	ldd	r24, Z+1	; 0x01
    22ce:	87 70       	andi	r24, 0x07	; 7
    22d0:	89 2b       	or	r24, r25
    22d2:	8c 93       	st	X, r24
    g_lastClockSource = a_timerConfig->clockSource;
    22d4:	e9 81       	ldd	r30, Y+1	; 0x01
    22d6:	fa 81       	ldd	r31, Y+2	; 0x02
    22d8:	81 81       	ldd	r24, Z+1	; 0x01
    22da:	80 93 d7 00 	sts	0x00D7, r24
    /* Configure the timer mode */
    switch (a_timerConfig->mode) {
    22de:	e9 81       	ldd	r30, Y+1	; 0x01
    22e0:	fa 81       	ldd	r31, Y+2	; 0x02
    22e2:	80 81       	ld	r24, Z
    22e4:	28 2f       	mov	r18, r24
    22e6:	30 e0       	ldi	r19, 0x00	; 0
    22e8:	3c 83       	std	Y+4, r19	; 0x04
    22ea:	2b 83       	std	Y+3, r18	; 0x03
    22ec:	8b 81       	ldd	r24, Y+3	; 0x03
    22ee:	9c 81       	ldd	r25, Y+4	; 0x04
    22f0:	81 30       	cpi	r24, 0x01	; 1
    22f2:	91 05       	cpc	r25, r1
    22f4:	09 f4       	brne	.+2      	; 0x22f8 <Timer2_init+0x66>
    22f6:	41 c0       	rjmp	.+130    	; 0x237a <Timer2_init+0xe8>
    22f8:	2b 81       	ldd	r18, Y+3	; 0x03
    22fa:	3c 81       	ldd	r19, Y+4	; 0x04
    22fc:	22 30       	cpi	r18, 0x02	; 2
    22fe:	31 05       	cpc	r19, r1
    2300:	31 f0       	breq	.+12     	; 0x230e <Timer2_init+0x7c>
    2302:	8b 81       	ldd	r24, Y+3	; 0x03
    2304:	9c 81       	ldd	r25, Y+4	; 0x04
    2306:	00 97       	sbiw	r24, 0x00	; 0
    2308:	09 f4       	brne	.+2      	; 0x230c <Timer2_init+0x7a>
    230a:	83 c0       	rjmp	.+262    	; 0x2412 <Timer2_init+0x180>
    230c:	aa c0       	rjmp	.+340    	; 0x2462 <Timer2_init+0x1d0>
        case TIMER2_MODE_FAST_PWM:
            /* Configure Fast PWM mode */
            TCCR2_REG.bits.wgm20 = LOGIC_HIGH;
    230e:	e5 e4       	ldi	r30, 0x45	; 69
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	80 64       	ori	r24, 0x40	; 64
    2316:	80 83       	st	Z, r24
            TCCR2_REG.bits.wgm21 = LOGIC_HIGH;
    2318:	e5 e4       	ldi	r30, 0x45	; 69
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	80 81       	ld	r24, Z
    231e:	88 60       	ori	r24, 0x08	; 8
    2320:	80 83       	st	Z, r24

            /* Set Compare Output Mode */
            TCCR2_REG.bits.com20 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_0);
    2322:	a5 e4       	ldi	r26, 0x45	; 69
    2324:	b0 e0       	ldi	r27, 0x00	; 0
    2326:	e9 81       	ldd	r30, Y+1	; 0x01
    2328:	fa 81       	ldd	r31, Y+2	; 0x02
    232a:	82 81       	ldd	r24, Z+2	; 0x02
    232c:	81 70       	andi	r24, 0x01	; 1
    232e:	81 70       	andi	r24, 0x01	; 1
    2330:	81 70       	andi	r24, 0x01	; 1
    2332:	81 70       	andi	r24, 0x01	; 1
    2334:	98 2f       	mov	r25, r24
    2336:	92 95       	swap	r25
    2338:	90 7f       	andi	r25, 0xF0	; 240
    233a:	8c 91       	ld	r24, X
    233c:	8f 7e       	andi	r24, 0xEF	; 239
    233e:	89 2b       	or	r24, r25
    2340:	8c 93       	st	X, r24
            TCCR2_REG.bits.com21 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_1);
    2342:	a5 e4       	ldi	r26, 0x45	; 69
    2344:	b0 e0       	ldi	r27, 0x00	; 0
    2346:	e9 81       	ldd	r30, Y+1	; 0x01
    2348:	fa 81       	ldd	r31, Y+2	; 0x02
    234a:	82 81       	ldd	r24, Z+2	; 0x02
    234c:	88 2f       	mov	r24, r24
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	82 70       	andi	r24, 0x02	; 2
    2352:	90 70       	andi	r25, 0x00	; 0
    2354:	95 95       	asr	r25
    2356:	87 95       	ror	r24
    2358:	81 70       	andi	r24, 0x01	; 1
    235a:	81 70       	andi	r24, 0x01	; 1
    235c:	98 2f       	mov	r25, r24
    235e:	92 95       	swap	r25
    2360:	99 0f       	add	r25, r25
    2362:	90 7e       	andi	r25, 0xE0	; 224
    2364:	8c 91       	ld	r24, X
    2366:	8f 7d       	andi	r24, 0xDF	; 223
    2368:	89 2b       	or	r24, r25
    236a:	8c 93       	st	X, r24

            /* Set the duty cycle value (OCR0) */
            OCR2_REG.byte = a_timerConfig->tick;
    236c:	a3 e4       	ldi	r26, 0x43	; 67
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	e9 81       	ldd	r30, Y+1	; 0x01
    2372:	fa 81       	ldd	r31, Y+2	; 0x02
    2374:	84 81       	ldd	r24, Z+4	; 0x04
    2376:	8c 93       	st	X, r24
    2378:	74 c0       	rjmp	.+232    	; 0x2462 <Timer2_init+0x1d0>
            break;

        case TIMER2_MODE_CTC:
            /* Configure CTC mode */
            TCCR2_REG.bits.foc2 = LOGIC_HIGH;
    237a:	e5 e4       	ldi	r30, 0x45	; 69
    237c:	f0 e0       	ldi	r31, 0x00	; 0
    237e:	80 81       	ld	r24, Z
    2380:	80 68       	ori	r24, 0x80	; 128
    2382:	80 83       	st	Z, r24
            TCCR2_REG.bits.wgm20 = LOGIC_LOW;
    2384:	e5 e4       	ldi	r30, 0x45	; 69
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	80 81       	ld	r24, Z
    238a:	8f 7b       	andi	r24, 0xBF	; 191
    238c:	80 83       	st	Z, r24
            TCCR2_REG.bits.wgm21 = LOGIC_HIGH;
    238e:	e5 e4       	ldi	r30, 0x45	; 69
    2390:	f0 e0       	ldi	r31, 0x00	; 0
    2392:	80 81       	ld	r24, Z
    2394:	88 60       	ori	r24, 0x08	; 8
    2396:	80 83       	st	Z, r24


            /* Set Compare Output Mode */
            TCCR2_REG.bits.com20 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_0);
    2398:	a5 e4       	ldi	r26, 0x45	; 69
    239a:	b0 e0       	ldi	r27, 0x00	; 0
    239c:	e9 81       	ldd	r30, Y+1	; 0x01
    239e:	fa 81       	ldd	r31, Y+2	; 0x02
    23a0:	82 81       	ldd	r24, Z+2	; 0x02
    23a2:	81 70       	andi	r24, 0x01	; 1
    23a4:	81 70       	andi	r24, 0x01	; 1
    23a6:	81 70       	andi	r24, 0x01	; 1
    23a8:	81 70       	andi	r24, 0x01	; 1
    23aa:	98 2f       	mov	r25, r24
    23ac:	92 95       	swap	r25
    23ae:	90 7f       	andi	r25, 0xF0	; 240
    23b0:	8c 91       	ld	r24, X
    23b2:	8f 7e       	andi	r24, 0xEF	; 239
    23b4:	89 2b       	or	r24, r25
    23b6:	8c 93       	st	X, r24
            TCCR2_REG.bits.com21 = GET_BIT(a_timerConfig->compareOutputMode, TIMER_COMP_OUT_MODE_BIT_1);
    23b8:	a5 e4       	ldi	r26, 0x45	; 69
    23ba:	b0 e0       	ldi	r27, 0x00	; 0
    23bc:	e9 81       	ldd	r30, Y+1	; 0x01
    23be:	fa 81       	ldd	r31, Y+2	; 0x02
    23c0:	82 81       	ldd	r24, Z+2	; 0x02
    23c2:	88 2f       	mov	r24, r24
    23c4:	90 e0       	ldi	r25, 0x00	; 0
    23c6:	82 70       	andi	r24, 0x02	; 2
    23c8:	90 70       	andi	r25, 0x00	; 0
    23ca:	95 95       	asr	r25
    23cc:	87 95       	ror	r24
    23ce:	81 70       	andi	r24, 0x01	; 1
    23d0:	81 70       	andi	r24, 0x01	; 1
    23d2:	98 2f       	mov	r25, r24
    23d4:	92 95       	swap	r25
    23d6:	99 0f       	add	r25, r25
    23d8:	90 7e       	andi	r25, 0xE0	; 224
    23da:	8c 91       	ld	r24, X
    23dc:	8f 7d       	andi	r24, 0xDF	; 223
    23de:	89 2b       	or	r24, r25
    23e0:	8c 93       	st	X, r24

            /* Enable interrupts if requested */
            if (a_timerConfig->interrupt) {
    23e2:	e9 81       	ldd	r30, Y+1	; 0x01
    23e4:	fa 81       	ldd	r31, Y+2	; 0x02
    23e6:	83 81       	ldd	r24, Z+3	; 0x03
    23e8:	88 23       	and	r24, r24
    23ea:	51 f0       	breq	.+20     	; 0x2400 <Timer2_init+0x16e>
                TIMSK_REG.bits.ocie2 = LOGIC_HIGH;
    23ec:	e9 e5       	ldi	r30, 0x59	; 89
    23ee:	f0 e0       	ldi	r31, 0x00	; 0
    23f0:	80 81       	ld	r24, Z
    23f2:	80 68       	ori	r24, 0x80	; 128
    23f4:	80 83       	st	Z, r24
                TIMSK_REG.bits.toie2 = LOGIC_LOW;
    23f6:	e9 e5       	ldi	r30, 0x59	; 89
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	80 81       	ld	r24, Z
    23fc:	8f 7b       	andi	r24, 0xBF	; 191
    23fe:	80 83       	st	Z, r24
            }

            /* Set the compare match value (OCR0) */
            OCR2_REG.byte = a_timerConfig->tick;
    2400:	e3 e4       	ldi	r30, 0x43	; 67
    2402:	f0 e0       	ldi	r31, 0x00	; 0
    2404:	a9 81       	ldd	r26, Y+1	; 0x01
    2406:	ba 81       	ldd	r27, Y+2	; 0x02
    2408:	14 96       	adiw	r26, 0x04	; 4
    240a:	8c 91       	ld	r24, X
    240c:	14 97       	sbiw	r26, 0x04	; 4
    240e:	80 83       	st	Z, r24
    2410:	28 c0       	rjmp	.+80     	; 0x2462 <Timer2_init+0x1d0>
            break;

        case TIMER2_MODE_NORMAL:
            /* Configure Normal mode */
            TCCR2_REG.bits.foc2 = LOGIC_HIGH; // Force Output Compare
    2412:	e5 e4       	ldi	r30, 0x45	; 69
    2414:	f0 e0       	ldi	r31, 0x00	; 0
    2416:	80 81       	ld	r24, Z
    2418:	80 68       	ori	r24, 0x80	; 128
    241a:	80 83       	st	Z, r24
            TCCR2_REG.bits.wgm20 = LOGIC_LOW;
    241c:	e5 e4       	ldi	r30, 0x45	; 69
    241e:	f0 e0       	ldi	r31, 0x00	; 0
    2420:	80 81       	ld	r24, Z
    2422:	8f 7b       	andi	r24, 0xBF	; 191
    2424:	80 83       	st	Z, r24
            TCCR2_REG.bits.wgm21 = LOGIC_LOW;
    2426:	e5 e4       	ldi	r30, 0x45	; 69
    2428:	f0 e0       	ldi	r31, 0x00	; 0
    242a:	80 81       	ld	r24, Z
    242c:	87 7f       	andi	r24, 0xF7	; 247
    242e:	80 83       	st	Z, r24

            /* Disable Compare Output Mode */
            TCCR2_REG.bits.com20 = LOGIC_LOW;
    2430:	e5 e4       	ldi	r30, 0x45	; 69
    2432:	f0 e0       	ldi	r31, 0x00	; 0
    2434:	80 81       	ld	r24, Z
    2436:	8f 7e       	andi	r24, 0xEF	; 239
    2438:	80 83       	st	Z, r24
            TCCR2_REG.bits.com21 = LOGIC_LOW;
    243a:	e5 e4       	ldi	r30, 0x45	; 69
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	80 81       	ld	r24, Z
    2440:	8f 7d       	andi	r24, 0xDF	; 223
    2442:	80 83       	st	Z, r24

            /* Enable overflow interrupt if requested */
            if (a_timerConfig->interrupt) {
    2444:	e9 81       	ldd	r30, Y+1	; 0x01
    2446:	fa 81       	ldd	r31, Y+2	; 0x02
    2448:	83 81       	ldd	r24, Z+3	; 0x03
    244a:	88 23       	and	r24, r24
    244c:	51 f0       	breq	.+20     	; 0x2462 <Timer2_init+0x1d0>
                TIMSK_REG.bits.toie2 = LOGIC_HIGH; // Enable Overflow Interrupt
    244e:	e9 e5       	ldi	r30, 0x59	; 89
    2450:	f0 e0       	ldi	r31, 0x00	; 0
    2452:	80 81       	ld	r24, Z
    2454:	80 64       	ori	r24, 0x40	; 64
    2456:	80 83       	st	Z, r24
                TIMSK_REG.bits.ocie2 = LOGIC_LOW;  // Disable Output Compare Match Interrupt
    2458:	e9 e5       	ldi	r30, 0x59	; 89
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	80 81       	ld	r24, Z
    245e:	8f 77       	andi	r24, 0x7F	; 127
    2460:	80 83       	st	Z, r24
            }
            break;
    }
    SREG_REG.bits.i=LOGIC_HIGH;
    2462:	ef e5       	ldi	r30, 0x5F	; 95
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	80 68       	ori	r24, 0x80	; 128
    246a:	80 83       	st	Z, r24
}
    246c:	0f 90       	pop	r0
    246e:	0f 90       	pop	r0
    2470:	0f 90       	pop	r0
    2472:	0f 90       	pop	r0
    2474:	cf 91       	pop	r28
    2476:	df 91       	pop	r29
    2478:	08 95       	ret

0000247a <Timer2_setCallback>:
 * be executed during Timer 2 interrupts (either Output Compare Match or
 * Overflow interrupts).
 *
 * @param a_ptr2func Pointer to the callback function to be executed.
 */
void Timer2_setCallback(volatile void (a_ptr2func)(void)) {
    247a:	df 93       	push	r29
    247c:	cf 93       	push	r28
    247e:	00 d0       	rcall	.+0      	; 0x2480 <Timer2_setCallback+0x6>
    2480:	cd b7       	in	r28, 0x3d	; 61
    2482:	de b7       	in	r29, 0x3e	; 62
    2484:	9a 83       	std	Y+2, r25	; 0x02
    2486:	89 83       	std	Y+1, r24	; 0x01
    PTR2_Timer2_CallBack = a_ptr2func;
    2488:	89 81       	ldd	r24, Y+1	; 0x01
    248a:	9a 81       	ldd	r25, Y+2	; 0x02
    248c:	90 93 d6 00 	sts	0x00D6, r25
    2490:	80 93 d5 00 	sts	0x00D5, r24
}
    2494:	0f 90       	pop	r0
    2496:	0f 90       	pop	r0
    2498:	cf 91       	pop	r28
    249a:	df 91       	pop	r29
    249c:	08 95       	ret

0000249e <Timer2_setDutyCycle>:
 * This function allows the user to set the duty cycle in Fast PWM mode by
 * updating the OCR0 register with the desired duty cycle value.
 *
 * @param a_duty The duty cycle value to be set (0-255).
 */
void Timer2_setDutyCycle(uint8 a_duty) {
    249e:	df 93       	push	r29
    24a0:	cf 93       	push	r28
    24a2:	0f 92       	push	r0
    24a4:	cd b7       	in	r28, 0x3d	; 61
    24a6:	de b7       	in	r29, 0x3e	; 62
    24a8:	89 83       	std	Y+1, r24	; 0x01
    OCR2_REG.byte = a_duty;
    24aa:	e3 e4       	ldi	r30, 0x43	; 67
    24ac:	f0 e0       	ldi	r31, 0x00	; 0
    24ae:	89 81       	ldd	r24, Y+1	; 0x01
    24b0:	80 83       	st	Z, r24
}
    24b2:	0f 90       	pop	r0
    24b4:	cf 91       	pop	r28
    24b6:	df 91       	pop	r29
    24b8:	08 95       	ret

000024ba <Timer2_stop>:
 * @brief Stops Timer 2 by clearing the clock source bits.
 *
 * This function stops the timer by disabling the clock source, effectively
 * halting any counting or PWM operations.
 */
void Timer2_stop(void) {
    24ba:	df 93       	push	r29
    24bc:	cf 93       	push	r28
    24be:	cd b7       	in	r28, 0x3d	; 61
    24c0:	de b7       	in	r29, 0x3e	; 62
    TCCR2_REG.byte &= ~(TIMER2_CS_BITMASK); // Clear clock source bits to stop the timer
    24c2:	a5 e4       	ldi	r26, 0x45	; 69
    24c4:	b0 e0       	ldi	r27, 0x00	; 0
    24c6:	e5 e4       	ldi	r30, 0x45	; 69
    24c8:	f0 e0       	ldi	r31, 0x00	; 0
    24ca:	80 81       	ld	r24, Z
    24cc:	88 7f       	andi	r24, 0xF8	; 248
    24ce:	8c 93       	st	X, r24
}
    24d0:	cf 91       	pop	r28
    24d2:	df 91       	pop	r29
    24d4:	08 95       	ret

000024d6 <Timer2_resume>:


void Timer2_resume(void) {
    24d6:	df 93       	push	r29
    24d8:	cf 93       	push	r28
    24da:	cd b7       	in	r28, 0x3d	; 61
    24dc:	de b7       	in	r29, 0x3e	; 62
    TCCR2_REG.byte &= ~TIMER2_CS_BITMASK;       // Clear the clock source bits
    24de:	a5 e4       	ldi	r26, 0x45	; 69
    24e0:	b0 e0       	ldi	r27, 0x00	; 0
    24e2:	e5 e4       	ldi	r30, 0x45	; 69
    24e4:	f0 e0       	ldi	r31, 0x00	; 0
    24e6:	80 81       	ld	r24, Z
    24e8:	88 7f       	andi	r24, 0xF8	; 248
    24ea:	8c 93       	st	X, r24
    TCCR2_REG.byte |= (g_lastClockSource & TIMER2_CS_BITMASK);  // Restore last-used clock source
    24ec:	a5 e4       	ldi	r26, 0x45	; 69
    24ee:	b0 e0       	ldi	r27, 0x00	; 0
    24f0:	e5 e4       	ldi	r30, 0x45	; 69
    24f2:	f0 e0       	ldi	r31, 0x00	; 0
    24f4:	80 81       	ld	r24, Z
    24f6:	98 2f       	mov	r25, r24
    24f8:	80 91 d7 00 	lds	r24, 0x00D7
    24fc:	87 70       	andi	r24, 0x07	; 7
    24fe:	89 2b       	or	r24, r25
    2500:	8c 93       	st	X, r24
}
    2502:	cf 91       	pop	r28
    2504:	df 91       	pop	r29
    2506:	08 95       	ret

00002508 <__vector_4>:
 *
 * This interrupt service routine is executed when a compare match occurs
 * in Timer 2. If a callback function has been registered via
 * `Timer2_setCallback`, it will be called within this ISR.
 */
ISR(TIMER2_COMP_vect) {
    2508:	1f 92       	push	r1
    250a:	0f 92       	push	r0
    250c:	0f b6       	in	r0, 0x3f	; 63
    250e:	0f 92       	push	r0
    2510:	11 24       	eor	r1, r1
    2512:	2f 93       	push	r18
    2514:	3f 93       	push	r19
    2516:	4f 93       	push	r20
    2518:	5f 93       	push	r21
    251a:	6f 93       	push	r22
    251c:	7f 93       	push	r23
    251e:	8f 93       	push	r24
    2520:	9f 93       	push	r25
    2522:	af 93       	push	r26
    2524:	bf 93       	push	r27
    2526:	ef 93       	push	r30
    2528:	ff 93       	push	r31
    252a:	df 93       	push	r29
    252c:	cf 93       	push	r28
    252e:	cd b7       	in	r28, 0x3d	; 61
    2530:	de b7       	in	r29, 0x3e	; 62
    if (PTR2_Timer2_CallBack != NULL_PTR) {
    2532:	80 91 d5 00 	lds	r24, 0x00D5
    2536:	90 91 d6 00 	lds	r25, 0x00D6
    253a:	00 97       	sbiw	r24, 0x00	; 0
    253c:	29 f0       	breq	.+10     	; 0x2548 <__vector_4+0x40>
        PTR2_Timer2_CallBack();
    253e:	e0 91 d5 00 	lds	r30, 0x00D5
    2542:	f0 91 d6 00 	lds	r31, 0x00D6
    2546:	09 95       	icall
    }
}
    2548:	cf 91       	pop	r28
    254a:	df 91       	pop	r29
    254c:	ff 91       	pop	r31
    254e:	ef 91       	pop	r30
    2550:	bf 91       	pop	r27
    2552:	af 91       	pop	r26
    2554:	9f 91       	pop	r25
    2556:	8f 91       	pop	r24
    2558:	7f 91       	pop	r23
    255a:	6f 91       	pop	r22
    255c:	5f 91       	pop	r21
    255e:	4f 91       	pop	r20
    2560:	3f 91       	pop	r19
    2562:	2f 91       	pop	r18
    2564:	0f 90       	pop	r0
    2566:	0f be       	out	0x3f, r0	; 63
    2568:	0f 90       	pop	r0
    256a:	1f 90       	pop	r1
    256c:	18 95       	reti

0000256e <__vector_5>:
 * This interrupt service routine is executed when Timer 2 overflows
 * (i.e., the timer count rolls over from 0xFF to 0x00). If a callback
 * function has been registered via `Timer2_setCallback`, it will be called
 * within this ISR.
 */
ISR(TIMER2_OVF_vect) {
    256e:	1f 92       	push	r1
    2570:	0f 92       	push	r0
    2572:	0f b6       	in	r0, 0x3f	; 63
    2574:	0f 92       	push	r0
    2576:	11 24       	eor	r1, r1
    2578:	2f 93       	push	r18
    257a:	3f 93       	push	r19
    257c:	4f 93       	push	r20
    257e:	5f 93       	push	r21
    2580:	6f 93       	push	r22
    2582:	7f 93       	push	r23
    2584:	8f 93       	push	r24
    2586:	9f 93       	push	r25
    2588:	af 93       	push	r26
    258a:	bf 93       	push	r27
    258c:	ef 93       	push	r30
    258e:	ff 93       	push	r31
    2590:	df 93       	push	r29
    2592:	cf 93       	push	r28
    2594:	cd b7       	in	r28, 0x3d	; 61
    2596:	de b7       	in	r29, 0x3e	; 62
    if (PTR2_Timer2_CallBack != NULL_PTR) {
    2598:	80 91 d5 00 	lds	r24, 0x00D5
    259c:	90 91 d6 00 	lds	r25, 0x00D6
    25a0:	00 97       	sbiw	r24, 0x00	; 0
    25a2:	29 f0       	breq	.+10     	; 0x25ae <__vector_5+0x40>
        PTR2_Timer2_CallBack();
    25a4:	e0 91 d5 00 	lds	r30, 0x00D5
    25a8:	f0 91 d6 00 	lds	r31, 0x00D6
    25ac:	09 95       	icall
    }
}
    25ae:	cf 91       	pop	r28
    25b0:	df 91       	pop	r29
    25b2:	ff 91       	pop	r31
    25b4:	ef 91       	pop	r30
    25b6:	bf 91       	pop	r27
    25b8:	af 91       	pop	r26
    25ba:	9f 91       	pop	r25
    25bc:	8f 91       	pop	r24
    25be:	7f 91       	pop	r23
    25c0:	6f 91       	pop	r22
    25c2:	5f 91       	pop	r21
    25c4:	4f 91       	pop	r20
    25c6:	3f 91       	pop	r19
    25c8:	2f 91       	pop	r18
    25ca:	0f 90       	pop	r0
    25cc:	0f be       	out	0x3f, r0	; 63
    25ce:	0f 90       	pop	r0
    25d0:	1f 90       	pop	r1
    25d2:	18 95       	reti

000025d4 <TWI_init>:
#include "twi.h"
#include "../common/common_macros.h"
#include"../mcal/atmega32_regs.h"
#include <avr/io.h>

void TWI_init( TWI_Config *config) {
    25d4:	cf 92       	push	r12
    25d6:	df 92       	push	r13
    25d8:	ef 92       	push	r14
    25da:	ff 92       	push	r15
    25dc:	0f 93       	push	r16
    25de:	1f 93       	push	r17
    25e0:	df 93       	push	r29
    25e2:	cf 93       	push	r28
    25e4:	00 d0       	rcall	.+0      	; 0x25e6 <TWI_init+0x12>
    25e6:	cd b7       	in	r28, 0x3d	; 61
    25e8:	de b7       	in	r29, 0x3e	; 62
    25ea:	9a 83       	std	Y+2, r25	; 0x02
    25ec:	89 83       	std	Y+1, r24	; 0x01

    TWSR_REG.byte = (config->prescaler & 0x03);
    25ee:	a1 e2       	ldi	r26, 0x21	; 33
    25f0:	b0 e0       	ldi	r27, 0x00	; 0
    25f2:	e9 81       	ldd	r30, Y+1	; 0x01
    25f4:	fa 81       	ldd	r31, Y+2	; 0x02
    25f6:	84 81       	ldd	r24, Z+4	; 0x04
    25f8:	83 70       	andi	r24, 0x03	; 3
    25fa:	8c 93       	st	X, r24
    TWBR_REG.byte = (uint8)((F_CPU / config->clock - 16) / (2 * (1 << (2 * config->prescaler))));
    25fc:	cc 24       	eor	r12, r12
    25fe:	dd 24       	eor	r13, r13
    2600:	68 94       	set
    2602:	c5 f8       	bld	r12, 5
    2604:	e9 81       	ldd	r30, Y+1	; 0x01
    2606:	fa 81       	ldd	r31, Y+2	; 0x02
    2608:	20 81       	ld	r18, Z
    260a:	31 81       	ldd	r19, Z+1	; 0x01
    260c:	42 81       	ldd	r20, Z+2	; 0x02
    260e:	53 81       	ldd	r21, Z+3	; 0x03
    2610:	80 e0       	ldi	r24, 0x00	; 0
    2612:	92 e1       	ldi	r25, 0x12	; 18
    2614:	aa e7       	ldi	r26, 0x7A	; 122
    2616:	b0 e0       	ldi	r27, 0x00	; 0
    2618:	bc 01       	movw	r22, r24
    261a:	cd 01       	movw	r24, r26
    261c:	0e 94 8f 24 	call	0x491e	; 0x491e <__udivmodsi4>
    2620:	da 01       	movw	r26, r20
    2622:	c9 01       	movw	r24, r18
    2624:	0f 2e       	mov	r0, r31
    2626:	f0 ef       	ldi	r31, 0xF0	; 240
    2628:	ef 2e       	mov	r14, r31
    262a:	ff ef       	ldi	r31, 0xFF	; 255
    262c:	ff 2e       	mov	r15, r31
    262e:	ff ef       	ldi	r31, 0xFF	; 255
    2630:	0f 2f       	mov	r16, r31
    2632:	ff ef       	ldi	r31, 0xFF	; 255
    2634:	1f 2f       	mov	r17, r31
    2636:	f0 2d       	mov	r31, r0
    2638:	e8 0e       	add	r14, r24
    263a:	f9 1e       	adc	r15, r25
    263c:	0a 1f       	adc	r16, r26
    263e:	1b 1f       	adc	r17, r27
    2640:	e9 81       	ldd	r30, Y+1	; 0x01
    2642:	fa 81       	ldd	r31, Y+2	; 0x02
    2644:	84 81       	ldd	r24, Z+4	; 0x04
    2646:	88 2f       	mov	r24, r24
    2648:	90 e0       	ldi	r25, 0x00	; 0
    264a:	9c 01       	movw	r18, r24
    264c:	22 0f       	add	r18, r18
    264e:	33 1f       	adc	r19, r19
    2650:	82 e0       	ldi	r24, 0x02	; 2
    2652:	90 e0       	ldi	r25, 0x00	; 0
    2654:	02 c0       	rjmp	.+4      	; 0x265a <TWI_init+0x86>
    2656:	88 0f       	add	r24, r24
    2658:	99 1f       	adc	r25, r25
    265a:	2a 95       	dec	r18
    265c:	e2 f7       	brpl	.-8      	; 0x2656 <TWI_init+0x82>
    265e:	9c 01       	movw	r18, r24
    2660:	44 27       	eor	r20, r20
    2662:	37 fd       	sbrc	r19, 7
    2664:	40 95       	com	r20
    2666:	54 2f       	mov	r21, r20
    2668:	c8 01       	movw	r24, r16
    266a:	b7 01       	movw	r22, r14
    266c:	0e 94 8f 24 	call	0x491e	; 0x491e <__udivmodsi4>
    2670:	da 01       	movw	r26, r20
    2672:	c9 01       	movw	r24, r18
    2674:	f6 01       	movw	r30, r12
    2676:	80 83       	st	Z, r24


    TWAR_REG.byte = (config->address << 1);
    2678:	a2 e2       	ldi	r26, 0x22	; 34
    267a:	b0 e0       	ldi	r27, 0x00	; 0
    267c:	e9 81       	ldd	r30, Y+1	; 0x01
    267e:	fa 81       	ldd	r31, Y+2	; 0x02
    2680:	85 81       	ldd	r24, Z+5	; 0x05
    2682:	88 0f       	add	r24, r24
    2684:	8c 93       	st	X, r24
    if (config->enableGeneralCall) {
    2686:	e9 81       	ldd	r30, Y+1	; 0x01
    2688:	fa 81       	ldd	r31, Y+2	; 0x02
    268a:	86 81       	ldd	r24, Z+6	; 0x06
    268c:	88 23       	and	r24, r24
    268e:	39 f0       	breq	.+14     	; 0x269e <TWI_init+0xca>
        TWAR_REG.byte |= 1;
    2690:	a2 e2       	ldi	r26, 0x22	; 34
    2692:	b0 e0       	ldi	r27, 0x00	; 0
    2694:	e2 e2       	ldi	r30, 0x22	; 34
    2696:	f0 e0       	ldi	r31, 0x00	; 0
    2698:	80 81       	ld	r24, Z
    269a:	81 60       	ori	r24, 0x01	; 1
    269c:	8c 93       	st	X, r24
    }

    // Enable TWI
    TWCR_REG.bits.twen = LOGIC_HIGH;
    269e:	e6 e5       	ldi	r30, 0x56	; 86
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	80 81       	ld	r24, Z
    26a4:	82 60       	ori	r24, 0x02	; 2
    26a6:	80 83       	st	Z, r24
}
    26a8:	0f 90       	pop	r0
    26aa:	0f 90       	pop	r0
    26ac:	cf 91       	pop	r28
    26ae:	df 91       	pop	r29
    26b0:	1f 91       	pop	r17
    26b2:	0f 91       	pop	r16
    26b4:	ff 90       	pop	r15
    26b6:	ef 90       	pop	r14
    26b8:	df 90       	pop	r13
    26ba:	cf 90       	pop	r12
    26bc:	08 95       	ret

000026be <TWI_start>:
	
    TWCR = (1<<TWEN);  enable TWI
}*/

void TWI_start(void)
{
    26be:	df 93       	push	r29
    26c0:	cf 93       	push	r28
    26c2:	cd b7       	in	r28, 0x3d	; 61
    26c4:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    26c6:	e6 e5       	ldi	r30, 0x56	; 86
    26c8:	f0 e0       	ldi	r31, 0x00	; 0
    26ca:	84 ea       	ldi	r24, 0xA4	; 164
    26cc:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    26ce:	e6 e5       	ldi	r30, 0x56	; 86
    26d0:	f0 e0       	ldi	r31, 0x00	; 0
    26d2:	80 81       	ld	r24, Z
    26d4:	88 23       	and	r24, r24
    26d6:	dc f7       	brge	.-10     	; 0x26ce <TWI_start+0x10>
}
    26d8:	cf 91       	pop	r28
    26da:	df 91       	pop	r29
    26dc:	08 95       	ret

000026de <TWI_stop>:

void TWI_stop(void)
{
    26de:	df 93       	push	r29
    26e0:	cf 93       	push	r28
    26e2:	cd b7       	in	r28, 0x3d	; 61
    26e4:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    26e6:	e6 e5       	ldi	r30, 0x56	; 86
    26e8:	f0 e0       	ldi	r31, 0x00	; 0
    26ea:	84 e9       	ldi	r24, 0x94	; 148
    26ec:	80 83       	st	Z, r24
}
    26ee:	cf 91       	pop	r28
    26f0:	df 91       	pop	r29
    26f2:	08 95       	ret

000026f4 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    26f4:	df 93       	push	r29
    26f6:	cf 93       	push	r28
    26f8:	0f 92       	push	r0
    26fa:	cd b7       	in	r28, 0x3d	; 61
    26fc:	de b7       	in	r29, 0x3e	; 62
    26fe:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    2700:	e3 e2       	ldi	r30, 0x23	; 35
    2702:	f0 e0       	ldi	r31, 0x00	; 0
    2704:	89 81       	ldd	r24, Y+1	; 0x01
    2706:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2708:	e6 e5       	ldi	r30, 0x56	; 86
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	84 e8       	ldi	r24, 0x84	; 132
    270e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2710:	e6 e5       	ldi	r30, 0x56	; 86
    2712:	f0 e0       	ldi	r31, 0x00	; 0
    2714:	80 81       	ld	r24, Z
    2716:	88 23       	and	r24, r24
    2718:	dc f7       	brge	.-10     	; 0x2710 <TWI_writeByte+0x1c>
}
    271a:	0f 90       	pop	r0
    271c:	cf 91       	pop	r28
    271e:	df 91       	pop	r29
    2720:	08 95       	ret

00002722 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    2722:	df 93       	push	r29
    2724:	cf 93       	push	r28
    2726:	cd b7       	in	r28, 0x3d	; 61
    2728:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    272a:	e6 e5       	ldi	r30, 0x56	; 86
    272c:	f0 e0       	ldi	r31, 0x00	; 0
    272e:	84 ec       	ldi	r24, 0xC4	; 196
    2730:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2732:	e6 e5       	ldi	r30, 0x56	; 86
    2734:	f0 e0       	ldi	r31, 0x00	; 0
    2736:	80 81       	ld	r24, Z
    2738:	88 23       	and	r24, r24
    273a:	dc f7       	brge	.-10     	; 0x2732 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    273c:	e3 e2       	ldi	r30, 0x23	; 35
    273e:	f0 e0       	ldi	r31, 0x00	; 0
    2740:	80 81       	ld	r24, Z
}
    2742:	cf 91       	pop	r28
    2744:	df 91       	pop	r29
    2746:	08 95       	ret

00002748 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2748:	df 93       	push	r29
    274a:	cf 93       	push	r28
    274c:	cd b7       	in	r28, 0x3d	; 61
    274e:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2750:	e6 e5       	ldi	r30, 0x56	; 86
    2752:	f0 e0       	ldi	r31, 0x00	; 0
    2754:	84 e8       	ldi	r24, 0x84	; 132
    2756:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2758:	e6 e5       	ldi	r30, 0x56	; 86
    275a:	f0 e0       	ldi	r31, 0x00	; 0
    275c:	80 81       	ld	r24, Z
    275e:	88 23       	and	r24, r24
    2760:	dc f7       	brge	.-10     	; 0x2758 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    2762:	e3 e2       	ldi	r30, 0x23	; 35
    2764:	f0 e0       	ldi	r31, 0x00	; 0
    2766:	80 81       	ld	r24, Z
}
    2768:	cf 91       	pop	r28
    276a:	df 91       	pop	r29
    276c:	08 95       	ret

0000276e <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    276e:	df 93       	push	r29
    2770:	cf 93       	push	r28
    2772:	0f 92       	push	r0
    2774:	cd b7       	in	r28, 0x3d	; 61
    2776:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2778:	e1 e2       	ldi	r30, 0x21	; 33
    277a:	f0 e0       	ldi	r31, 0x00	; 0
    277c:	80 81       	ld	r24, Z
    277e:	88 7f       	andi	r24, 0xF8	; 248
    2780:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2782:	89 81       	ldd	r24, Y+1	; 0x01
}
    2784:	0f 90       	pop	r0
    2786:	cf 91       	pop	r28
    2788:	df 91       	pop	r29
    278a:	08 95       	ret

0000278c <UART_init>:
#include"../common/common_macros.h"
#include <util/delay.h>

static uint16 g_timeOutCount = 0;

void UART_init(const UART_ConfigType *const a_config) {
    278c:	df 93       	push	r29
    278e:	cf 93       	push	r28
    2790:	00 d0       	rcall	.+0      	; 0x2792 <UART_init+0x6>
    2792:	00 d0       	rcall	.+0      	; 0x2794 <UART_init+0x8>
    2794:	cd b7       	in	r28, 0x3d	; 61
    2796:	de b7       	in	r29, 0x3e	; 62
    2798:	9c 83       	std	Y+4, r25	; 0x04
    279a:	8b 83       	std	Y+3, r24	; 0x03

	uint16 l_ubbrVal = 0;
    279c:	1a 82       	std	Y+2, r1	; 0x02
    279e:	19 82       	std	Y+1, r1	; 0x01
	g_timeOutCount = 2 * a_config->timeoutMs;
    27a0:	eb 81       	ldd	r30, Y+3	; 0x03
    27a2:	fc 81       	ldd	r31, Y+4	; 0x04
    27a4:	80 85       	ldd	r24, Z+8	; 0x08
    27a6:	91 85       	ldd	r25, Z+9	; 0x09
    27a8:	88 0f       	add	r24, r24
    27aa:	99 1f       	adc	r25, r25
    27ac:	90 93 d9 00 	sts	0x00D9, r25
    27b0:	80 93 d8 00 	sts	0x00D8, r24
	/* Calculate the UBRR value for 2x transmission speed */
	l_ubbrVal = (uint16) (((F_CPU / (a_config->baudRate * 8UL))) - 1);
    27b4:	eb 81       	ldd	r30, Y+3	; 0x03
    27b6:	fc 81       	ldd	r31, Y+4	; 0x04
    27b8:	80 81       	ld	r24, Z
    27ba:	91 81       	ldd	r25, Z+1	; 0x01
    27bc:	a2 81       	ldd	r26, Z+2	; 0x02
    27be:	b3 81       	ldd	r27, Z+3	; 0x03
    27c0:	88 0f       	add	r24, r24
    27c2:	99 1f       	adc	r25, r25
    27c4:	aa 1f       	adc	r26, r26
    27c6:	bb 1f       	adc	r27, r27
    27c8:	88 0f       	add	r24, r24
    27ca:	99 1f       	adc	r25, r25
    27cc:	aa 1f       	adc	r26, r26
    27ce:	bb 1f       	adc	r27, r27
    27d0:	88 0f       	add	r24, r24
    27d2:	99 1f       	adc	r25, r25
    27d4:	aa 1f       	adc	r26, r26
    27d6:	bb 1f       	adc	r27, r27
    27d8:	9c 01       	movw	r18, r24
    27da:	ad 01       	movw	r20, r26
    27dc:	80 e0       	ldi	r24, 0x00	; 0
    27de:	92 e1       	ldi	r25, 0x12	; 18
    27e0:	aa e7       	ldi	r26, 0x7A	; 122
    27e2:	b0 e0       	ldi	r27, 0x00	; 0
    27e4:	bc 01       	movw	r22, r24
    27e6:	cd 01       	movw	r24, r26
    27e8:	0e 94 8f 24 	call	0x491e	; 0x491e <__udivmodsi4>
    27ec:	da 01       	movw	r26, r20
    27ee:	c9 01       	movw	r24, r18
    27f0:	01 97       	sbiw	r24, 0x01	; 1
    27f2:	9a 83       	std	Y+2, r25	; 0x02
    27f4:	89 83       	std	Y+1, r24	; 0x01

	/* Enable 2x transmission speed for asynchronous communication */
	UCSRA_REG.bits.u2x = LOGIC_HIGH;
    27f6:	eb e2       	ldi	r30, 0x2B	; 43
    27f8:	f0 e0       	ldi	r31, 0x00	; 0
    27fa:	80 81       	ld	r24, Z
    27fc:	82 60       	ori	r24, 0x02	; 2
    27fe:	80 83       	st	Z, r24

	/* Set UCSRC_REG and select it with URSEL set to 1 */
	UCSRC_REG.byte = 0x80;
    2800:	e0 e4       	ldi	r30, 0x40	; 64
    2802:	f0 e0       	ldi	r31, 0x00	; 0
    2804:	80 e8       	ldi	r24, 0x80	; 128
    2806:	80 83       	st	Z, r24

	/* Configure character size */
	UCSRC_REG.bits.ucsz0 = GET_BIT(a_config->charSize, 0);
    2808:	a0 e4       	ldi	r26, 0x40	; 64
    280a:	b0 e0       	ldi	r27, 0x00	; 0
    280c:	eb 81       	ldd	r30, Y+3	; 0x03
    280e:	fc 81       	ldd	r31, Y+4	; 0x04
    2810:	86 81       	ldd	r24, Z+6	; 0x06
    2812:	81 70       	andi	r24, 0x01	; 1
    2814:	81 70       	andi	r24, 0x01	; 1
    2816:	81 70       	andi	r24, 0x01	; 1
    2818:	81 70       	andi	r24, 0x01	; 1
    281a:	98 2f       	mov	r25, r24
    281c:	99 0f       	add	r25, r25
    281e:	8c 91       	ld	r24, X
    2820:	8d 7f       	andi	r24, 0xFD	; 253
    2822:	89 2b       	or	r24, r25
    2824:	8c 93       	st	X, r24
	UCSRC_REG.bits.ucsz1 = GET_BIT(a_config->charSize, 1);
    2826:	a0 e4       	ldi	r26, 0x40	; 64
    2828:	b0 e0       	ldi	r27, 0x00	; 0
    282a:	eb 81       	ldd	r30, Y+3	; 0x03
    282c:	fc 81       	ldd	r31, Y+4	; 0x04
    282e:	86 81       	ldd	r24, Z+6	; 0x06
    2830:	88 2f       	mov	r24, r24
    2832:	90 e0       	ldi	r25, 0x00	; 0
    2834:	82 70       	andi	r24, 0x02	; 2
    2836:	90 70       	andi	r25, 0x00	; 0
    2838:	95 95       	asr	r25
    283a:	87 95       	ror	r24
    283c:	81 70       	andi	r24, 0x01	; 1
    283e:	81 70       	andi	r24, 0x01	; 1
    2840:	98 2f       	mov	r25, r24
    2842:	99 0f       	add	r25, r25
    2844:	99 0f       	add	r25, r25
    2846:	8c 91       	ld	r24, X
    2848:	8b 7f       	andi	r24, 0xFB	; 251
    284a:	89 2b       	or	r24, r25
    284c:	8c 93       	st	X, r24
	UCSRB_REG.bits.ucsz2 = GET_BIT(a_config->charSize, 2);
    284e:	aa e2       	ldi	r26, 0x2A	; 42
    2850:	b0 e0       	ldi	r27, 0x00	; 0
    2852:	eb 81       	ldd	r30, Y+3	; 0x03
    2854:	fc 81       	ldd	r31, Y+4	; 0x04
    2856:	86 81       	ldd	r24, Z+6	; 0x06
    2858:	88 2f       	mov	r24, r24
    285a:	90 e0       	ldi	r25, 0x00	; 0
    285c:	84 70       	andi	r24, 0x04	; 4
    285e:	90 70       	andi	r25, 0x00	; 0
    2860:	95 95       	asr	r25
    2862:	87 95       	ror	r24
    2864:	95 95       	asr	r25
    2866:	87 95       	ror	r24
    2868:	81 70       	andi	r24, 0x01	; 1
    286a:	81 70       	andi	r24, 0x01	; 1
    286c:	98 2f       	mov	r25, r24
    286e:	99 0f       	add	r25, r25
    2870:	99 0f       	add	r25, r25
    2872:	8c 91       	ld	r24, X
    2874:	8b 7f       	andi	r24, 0xFB	; 251
    2876:	89 2b       	or	r24, r25
    2878:	8c 93       	st	X, r24

	/* Configure parity settings */
	UCSRC_REG.bits.upm0 = GET_BIT(a_config->parity, 0);
    287a:	a0 e4       	ldi	r26, 0x40	; 64
    287c:	b0 e0       	ldi	r27, 0x00	; 0
    287e:	eb 81       	ldd	r30, Y+3	; 0x03
    2880:	fc 81       	ldd	r31, Y+4	; 0x04
    2882:	84 81       	ldd	r24, Z+4	; 0x04
    2884:	81 70       	andi	r24, 0x01	; 1
    2886:	81 70       	andi	r24, 0x01	; 1
    2888:	81 70       	andi	r24, 0x01	; 1
    288a:	81 70       	andi	r24, 0x01	; 1
    288c:	98 2f       	mov	r25, r24
    288e:	92 95       	swap	r25
    2890:	90 7f       	andi	r25, 0xF0	; 240
    2892:	8c 91       	ld	r24, X
    2894:	8f 7e       	andi	r24, 0xEF	; 239
    2896:	89 2b       	or	r24, r25
    2898:	8c 93       	st	X, r24
	UCSRC_REG.bits.upm1 = GET_BIT(a_config->parity, 1);
    289a:	a0 e4       	ldi	r26, 0x40	; 64
    289c:	b0 e0       	ldi	r27, 0x00	; 0
    289e:	eb 81       	ldd	r30, Y+3	; 0x03
    28a0:	fc 81       	ldd	r31, Y+4	; 0x04
    28a2:	84 81       	ldd	r24, Z+4	; 0x04
    28a4:	88 2f       	mov	r24, r24
    28a6:	90 e0       	ldi	r25, 0x00	; 0
    28a8:	82 70       	andi	r24, 0x02	; 2
    28aa:	90 70       	andi	r25, 0x00	; 0
    28ac:	95 95       	asr	r25
    28ae:	87 95       	ror	r24
    28b0:	81 70       	andi	r24, 0x01	; 1
    28b2:	81 70       	andi	r24, 0x01	; 1
    28b4:	98 2f       	mov	r25, r24
    28b6:	92 95       	swap	r25
    28b8:	99 0f       	add	r25, r25
    28ba:	90 7e       	andi	r25, 0xE0	; 224
    28bc:	8c 91       	ld	r24, X
    28be:	8f 7d       	andi	r24, 0xDF	; 223
    28c0:	89 2b       	or	r24, r25
    28c2:	8c 93       	st	X, r24
	/* configure stop bit 1 or 2 */
	UCSRC_REG.bits.usbs = a_config->stopBit;
    28c4:	a0 e4       	ldi	r26, 0x40	; 64
    28c6:	b0 e0       	ldi	r27, 0x00	; 0
    28c8:	eb 81       	ldd	r30, Y+3	; 0x03
    28ca:	fc 81       	ldd	r31, Y+4	; 0x04
    28cc:	85 81       	ldd	r24, Z+5	; 0x05
    28ce:	81 70       	andi	r24, 0x01	; 1
    28d0:	81 70       	andi	r24, 0x01	; 1
    28d2:	98 2f       	mov	r25, r24
    28d4:	99 0f       	add	r25, r25
    28d6:	99 0f       	add	r25, r25
    28d8:	99 0f       	add	r25, r25
    28da:	8c 91       	ld	r24, X
    28dc:	87 7f       	andi	r24, 0xF7	; 247
    28de:	89 2b       	or	r24, r25
    28e0:	8c 93       	st	X, r24
	/* Select synchronous or asynchronous mode */
	UCSRC_REG.bits.umsel = a_config->asyncMode;
    28e2:	a0 e4       	ldi	r26, 0x40	; 64
    28e4:	b0 e0       	ldi	r27, 0x00	; 0
    28e6:	eb 81       	ldd	r30, Y+3	; 0x03
    28e8:	fc 81       	ldd	r31, Y+4	; 0x04
    28ea:	87 81       	ldd	r24, Z+7	; 0x07
    28ec:	81 70       	andi	r24, 0x01	; 1
    28ee:	81 70       	andi	r24, 0x01	; 1
    28f0:	98 2f       	mov	r25, r24
    28f2:	92 95       	swap	r25
    28f4:	99 0f       	add	r25, r25
    28f6:	99 0f       	add	r25, r25
    28f8:	90 7c       	andi	r25, 0xC0	; 192
    28fa:	8c 91       	ld	r24, X
    28fc:	8f 7b       	andi	r24, 0xBF	; 191
    28fe:	89 2b       	or	r24, r25
    2900:	8c 93       	st	X, r24

	/* Enable the UART transmitter and receiver */
	UCSRB_REG.bits.rxen = LOGIC_HIGH;
    2902:	ea e2       	ldi	r30, 0x2A	; 42
    2904:	f0 e0       	ldi	r31, 0x00	; 0
    2906:	80 81       	ld	r24, Z
    2908:	80 61       	ori	r24, 0x10	; 16
    290a:	80 83       	st	Z, r24
	UCSRB_REG.bits.txen = LOGIC_HIGH;
    290c:	ea e2       	ldi	r30, 0x2A	; 42
    290e:	f0 e0       	ldi	r31, 0x00	; 0
    2910:	80 81       	ld	r24, Z
    2912:	88 60       	ori	r24, 0x08	; 8
    2914:	80 83       	st	Z, r24

	/* Set baud rate in UBRR registers */
	UBRRH_REG.byte = (uint8) (l_ubbrVal >> 8);  // High byte
    2916:	e0 e4       	ldi	r30, 0x40	; 64
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	89 81       	ldd	r24, Y+1	; 0x01
    291c:	9a 81       	ldd	r25, Y+2	; 0x02
    291e:	89 2f       	mov	r24, r25
    2920:	99 27       	eor	r25, r25
    2922:	80 83       	st	Z, r24
	UBRRL_REG.byte = (uint8) l_ubbrVal;         // Low byte
    2924:	e9 e2       	ldi	r30, 0x29	; 41
    2926:	f0 e0       	ldi	r31, 0x00	; 0
    2928:	89 81       	ldd	r24, Y+1	; 0x01
    292a:	80 83       	st	Z, r24
}
    292c:	0f 90       	pop	r0
    292e:	0f 90       	pop	r0
    2930:	0f 90       	pop	r0
    2932:	0f 90       	pop	r0
    2934:	cf 91       	pop	r28
    2936:	df 91       	pop	r29
    2938:	08 95       	ret

0000293a <UART_sendByte>:
void UART_sendByte(const uint8 a_data) {
    293a:	df 93       	push	r29
    293c:	cf 93       	push	r28
    293e:	0f 92       	push	r0
    2940:	cd b7       	in	r28, 0x3d	; 61
    2942:	de b7       	in	r29, 0x3e	; 62
    2944:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while (!UCSRA_REG.bits.udre) {
    2946:	eb e2       	ldi	r30, 0x2B	; 43
    2948:	f0 e0       	ldi	r31, 0x00	; 0
    294a:	80 81       	ld	r24, Z
    294c:	80 72       	andi	r24, 0x20	; 32
    294e:	88 23       	and	r24, r24
    2950:	d1 f3       	breq	.-12     	; 0x2946 <UART_sendByte+0xc>
	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */

	UDR_REG.byte = a_data;
    2952:	ec e2       	ldi	r30, 0x2C	; 44
    2954:	f0 e0       	ldi	r31, 0x00	; 0
    2956:	89 81       	ldd	r24, Y+1	; 0x01
    2958:	80 83       	st	Z, r24

}
    295a:	0f 90       	pop	r0
    295c:	cf 91       	pop	r28
    295e:	df 91       	pop	r29
    2960:	08 95       	ret

00002962 <UART_receiveByte>:
sint16 UART_receiveByte() {
    2962:	df 93       	push	r29
    2964:	cf 93       	push	r28
    2966:	cd b7       	in	r28, 0x3d	; 61
    2968:	de b7       	in	r29, 0x3e	; 62

    while (!UCSRA_REG.bits.rxc) {
    296a:	eb e2       	ldi	r30, 0x2B	; 43
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	80 81       	ld	r24, Z
    2970:	80 78       	andi	r24, 0x80	; 128
    2972:	88 23       	and	r24, r24
    2974:	d1 f3       	breq	.-12     	; 0x296a <UART_receiveByte+0x8>

    }
    return UDR_REG.byte;  // Return the received byte
    2976:	ec e2       	ldi	r30, 0x2C	; 44
    2978:	f0 e0       	ldi	r31, 0x00	; 0
    297a:	80 81       	ld	r24, Z
    297c:	88 2f       	mov	r24, r24
    297e:	90 e0       	ldi	r25, 0x00	; 0
}
    2980:	cf 91       	pop	r28
    2982:	df 91       	pop	r29
    2984:	08 95       	ret

00002986 <UART_sendString>:

void UART_sendString(const uint8 *Str)
{
    2986:	df 93       	push	r29
    2988:	cf 93       	push	r28
    298a:	00 d0       	rcall	.+0      	; 0x298c <UART_sendString+0x6>
    298c:	0f 92       	push	r0
    298e:	cd b7       	in	r28, 0x3d	; 61
    2990:	de b7       	in	r29, 0x3e	; 62
    2992:	9b 83       	std	Y+3, r25	; 0x03
    2994:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2996:	19 82       	std	Y+1, r1	; 0x01
    2998:	0e c0       	rjmp	.+28     	; 0x29b6 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    299a:	89 81       	ldd	r24, Y+1	; 0x01
    299c:	28 2f       	mov	r18, r24
    299e:	30 e0       	ldi	r19, 0x00	; 0
    29a0:	8a 81       	ldd	r24, Y+2	; 0x02
    29a2:	9b 81       	ldd	r25, Y+3	; 0x03
    29a4:	fc 01       	movw	r30, r24
    29a6:	e2 0f       	add	r30, r18
    29a8:	f3 1f       	adc	r31, r19
    29aa:	80 81       	ld	r24, Z
    29ac:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
		i++;
    29b0:	89 81       	ldd	r24, Y+1	; 0x01
    29b2:	8f 5f       	subi	r24, 0xFF	; 255
    29b4:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    29b6:	89 81       	ldd	r24, Y+1	; 0x01
    29b8:	28 2f       	mov	r18, r24
    29ba:	30 e0       	ldi	r19, 0x00	; 0
    29bc:	8a 81       	ldd	r24, Y+2	; 0x02
    29be:	9b 81       	ldd	r25, Y+3	; 0x03
    29c0:	fc 01       	movw	r30, r24
    29c2:	e2 0f       	add	r30, r18
    29c4:	f3 1f       	adc	r31, r19
    29c6:	80 81       	ld	r24, Z
    29c8:	88 23       	and	r24, r24
    29ca:	39 f7       	brne	.-50     	; 0x299a <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}UART_sendByte('#');
    29cc:	83 e2       	ldi	r24, 0x23	; 35
    29ce:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
	{
		UART_sendByte(*Str);
		Str++;
	}
	*******************************************************************/
}
    29d2:	0f 90       	pop	r0
    29d4:	0f 90       	pop	r0
    29d6:	0f 90       	pop	r0
    29d8:	cf 91       	pop	r28
    29da:	df 91       	pop	r29
    29dc:	08 95       	ret

000029de <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    29de:	0f 93       	push	r16
    29e0:	1f 93       	push	r17
    29e2:	df 93       	push	r29
    29e4:	cf 93       	push	r28
    29e6:	00 d0       	rcall	.+0      	; 0x29e8 <UART_receiveString+0xa>
    29e8:	0f 92       	push	r0
    29ea:	cd b7       	in	r28, 0x3d	; 61
    29ec:	de b7       	in	r29, 0x3e	; 62
    29ee:	9b 83       	std	Y+3, r25	; 0x03
    29f0:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    29f2:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_receiveByte(1000);
    29f4:	89 81       	ldd	r24, Y+1	; 0x01
    29f6:	28 2f       	mov	r18, r24
    29f8:	30 e0       	ldi	r19, 0x00	; 0
    29fa:	8a 81       	ldd	r24, Y+2	; 0x02
    29fc:	9b 81       	ldd	r25, Y+3	; 0x03
    29fe:	8c 01       	movw	r16, r24
    2a00:	02 0f       	add	r16, r18
    2a02:	13 1f       	adc	r17, r19
    2a04:	88 ee       	ldi	r24, 0xE8	; 232
    2a06:	93 e0       	ldi	r25, 0x03	; 3
    2a08:	0e 94 b1 14 	call	0x2962	; 0x2962 <UART_receiveByte>
    2a0c:	f8 01       	movw	r30, r16
    2a0e:	80 83       	st	Z, r24
    2a10:	11 c0       	rjmp	.+34     	; 0x2a34 <UART_receiveString+0x56>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2a12:	89 81       	ldd	r24, Y+1	; 0x01
    2a14:	8f 5f       	subi	r24, 0xFF	; 255
    2a16:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_receiveByte(1000);
    2a18:	89 81       	ldd	r24, Y+1	; 0x01
    2a1a:	28 2f       	mov	r18, r24
    2a1c:	30 e0       	ldi	r19, 0x00	; 0
    2a1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a20:	9b 81       	ldd	r25, Y+3	; 0x03
    2a22:	8c 01       	movw	r16, r24
    2a24:	02 0f       	add	r16, r18
    2a26:	13 1f       	adc	r17, r19
    2a28:	88 ee       	ldi	r24, 0xE8	; 232
    2a2a:	93 e0       	ldi	r25, 0x03	; 3
    2a2c:	0e 94 b1 14 	call	0x2962	; 0x2962 <UART_receiveByte>
    2a30:	f8 01       	movw	r30, r16
    2a32:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_receiveByte(1000);

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2a34:	89 81       	ldd	r24, Y+1	; 0x01
    2a36:	28 2f       	mov	r18, r24
    2a38:	30 e0       	ldi	r19, 0x00	; 0
    2a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3c:	9b 81       	ldd	r25, Y+3	; 0x03
    2a3e:	fc 01       	movw	r30, r24
    2a40:	e2 0f       	add	r30, r18
    2a42:	f3 1f       	adc	r31, r19
    2a44:	80 81       	ld	r24, Z
    2a46:	83 32       	cpi	r24, 0x23	; 35
    2a48:	21 f7       	brne	.-56     	; 0x2a12 <UART_receiveString+0x34>
		i++;
		Str[i] = UART_receiveByte(1000);
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2a4a:	89 81       	ldd	r24, Y+1	; 0x01
    2a4c:	28 2f       	mov	r18, r24
    2a4e:	30 e0       	ldi	r19, 0x00	; 0
    2a50:	8a 81       	ldd	r24, Y+2	; 0x02
    2a52:	9b 81       	ldd	r25, Y+3	; 0x03
    2a54:	fc 01       	movw	r30, r24
    2a56:	e2 0f       	add	r30, r18
    2a58:	f3 1f       	adc	r31, r19
    2a5a:	10 82       	st	Z, r1
}
    2a5c:	0f 90       	pop	r0
    2a5e:	0f 90       	pop	r0
    2a60:	0f 90       	pop	r0
    2a62:	cf 91       	pop	r28
    2a64:	df 91       	pop	r29
    2a66:	1f 91       	pop	r17
    2a68:	0f 91       	pop	r16
    2a6a:	08 95       	ret

00002a6c <Buzzer_init>:

#include"../common/std_types.h"
#include "../mcal/gpio.h"
#include"lcd.h"
#include<avr/io.h>
void Buzzer_init() {
    2a6c:	df 93       	push	r29
    2a6e:	cf 93       	push	r28
    2a70:	cd b7       	in	r28, 0x3d	; 61
    2a72:	de b7       	in	r29, 0x3e	; 62

		GPIO_ARR_setPinDirection(BUZZER_PIN, PIN_OUTPUT);
    2a74:	87 e1       	ldi	r24, 0x17	; 23
    2a76:	61 e0       	ldi	r22, 0x01	; 1
    2a78:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>

}
    2a7c:	cf 91       	pop	r28
    2a7e:	df 91       	pop	r29
    2a80:	08 95       	ret

00002a82 <Buzzer_on>:

void Buzzer_on() {
    2a82:	df 93       	push	r29
    2a84:	cf 93       	push	r28
    2a86:	cd b7       	in	r28, 0x3d	; 61
    2a88:	de b7       	in	r29, 0x3e	; 62
#ifdef BUZZER_POSTIVE_LOGIC
	LCD_displayStringRowColumn(0,0,"buzzer on");
    2a8a:	20 e6       	ldi	r18, 0x60	; 96
    2a8c:	30 e0       	ldi	r19, 0x00	; 0
    2a8e:	80 e0       	ldi	r24, 0x00	; 0
    2a90:	60 e0       	ldi	r22, 0x00	; 0
    2a92:	a9 01       	movw	r20, r18
    2a94:	0e 94 a7 23 	call	0x474e	; 0x474e <LCD_displayStringRowColumn>
	GPIO_ARR_setPinState(BUZZER_PIN, LOGIC_HIGH);
    2a98:	87 e1       	ldi	r24, 0x17	; 23
    2a9a:	61 e0       	ldi	r22, 0x01	; 1
    2a9c:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
//	PORTC|=(1<<7);
#else
	GPIO_ARR_setPinState(BUZZER_PIN,LOGIC_LOW);
#endif

}
    2aa0:	cf 91       	pop	r28
    2aa2:	df 91       	pop	r29
    2aa4:	08 95       	ret

00002aa6 <Buzzer_off>:

void Buzzer_off() {
    2aa6:	df 93       	push	r29
    2aa8:	cf 93       	push	r28
    2aaa:	cd b7       	in	r28, 0x3d	; 61
    2aac:	de b7       	in	r29, 0x3e	; 62
#ifdef BUZZER_POSTIVE_LOGIC
	LCD_displayStringRowColumn(0,0,"buzzer off");
    2aae:	2a e6       	ldi	r18, 0x6A	; 106
    2ab0:	30 e0       	ldi	r19, 0x00	; 0
    2ab2:	80 e0       	ldi	r24, 0x00	; 0
    2ab4:	60 e0       	ldi	r22, 0x00	; 0
    2ab6:	a9 01       	movw	r20, r18
    2ab8:	0e 94 a7 23 	call	0x474e	; 0x474e <LCD_displayStringRowColumn>

	GPIO_ARR_setPinState(BUZZER_PIN, LOGIC_LOW);
    2abc:	87 e1       	ldi	r24, 0x17	; 23
    2abe:	60 e0       	ldi	r22, 0x00	; 0
    2ac0:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
	//PORTC&=~(1<<7);
#else
	GPIO_ARR_setPinState(BUZZER_PIN,LOGIC_HIGH);
#endif

}
    2ac4:	cf 91       	pop	r28
    2ac6:	df 91       	pop	r29
    2ac8:	08 95       	ret

00002aca <Timer1_ISR>:


static volatile uint32 g_sec;


 void Timer1_ISR(){
    2aca:	df 93       	push	r29
    2acc:	cf 93       	push	r28
    2ace:	cd b7       	in	r28, 0x3d	; 61
    2ad0:	de b7       	in	r29, 0x3e	; 62


	g_sec++;
    2ad2:	80 91 da 00 	lds	r24, 0x00DA
    2ad6:	90 91 db 00 	lds	r25, 0x00DB
    2ada:	a0 91 dc 00 	lds	r26, 0x00DC
    2ade:	b0 91 dd 00 	lds	r27, 0x00DD
    2ae2:	01 96       	adiw	r24, 0x01	; 1
    2ae4:	a1 1d       	adc	r26, r1
    2ae6:	b1 1d       	adc	r27, r1
    2ae8:	80 93 da 00 	sts	0x00DA, r24
    2aec:	90 93 db 00 	sts	0x00DB, r25
    2af0:	a0 93 dc 00 	sts	0x00DC, r26
    2af4:	b0 93 dd 00 	sts	0x00DD, r27


}
    2af8:	cf 91       	pop	r28
    2afa:	df 91       	pop	r29
    2afc:	08 95       	ret

00002afe <Reset_Timer1Conter>:
static  void Reset_Timer1Conter(){
    2afe:	df 93       	push	r29
    2b00:	cf 93       	push	r28
    2b02:	cd b7       	in	r28, 0x3d	; 61
    2b04:	de b7       	in	r29, 0x3e	; 62
    Timer1_stop();
    2b06:	0e 94 b8 10 	call	0x2170	; 0x2170 <Timer1_stop>
	g_sec=0;
    2b0a:	10 92 da 00 	sts	0x00DA, r1
    2b0e:	10 92 db 00 	sts	0x00DB, r1
    2b12:	10 92 dc 00 	sts	0x00DC, r1
    2b16:	10 92 dd 00 	sts	0x00DD, r1

}
    2b1a:	cf 91       	pop	r28
    2b1c:	df 91       	pop	r29
    2b1e:	08 95       	ret

00002b20 <DcMotor_init>:

void DcMotor_init() {
    2b20:	df 93       	push	r29
    2b22:	cf 93       	push	r28
    2b24:	cd b7       	in	r28, 0x3d	; 61
    2b26:	de b7       	in	r29, 0x3e	; 62
    2b28:	68 97       	sbiw	r28, 0x18	; 24
    2b2a:	0f b6       	in	r0, 0x3f	; 63
    2b2c:	f8 94       	cli
    2b2e:	de bf       	out	0x3e, r29	; 62
    2b30:	0f be       	out	0x3f, r0	; 63
    2b32:	cd bf       	out	0x3d, r28	; 61
	Timer1_Config timer1Config = { .mode = TIMER1_MODE_CTC, .clockSource =
				TIMER1_PRESCALER_1024, .compareOutputModeA = TIMER1_COMPARE_CLEAR,
				.compareOutputModeB = TIMER1_COMPARE_CLEAR, .interruptA = TRUE,
				.interruptB = FALSE, .interruptOVF = FALSE, .tickA = 6250 , .initialCount = 0

		};
    2b34:	8d e0       	ldi	r24, 0x0D	; 13
    2b36:	fe 01       	movw	r30, r28
    2b38:	31 96       	adiw	r30, 0x01	; 1
    2b3a:	df 01       	movw	r26, r30
    2b3c:	98 2f       	mov	r25, r24
    2b3e:	1d 92       	st	X+, r1
    2b40:	9a 95       	dec	r25
    2b42:	e9 f7       	brne	.-6      	; 0x2b3e <DcMotor_init+0x1e>
    2b44:	81 e0       	ldi	r24, 0x01	; 1
    2b46:	89 83       	std	Y+1, r24	; 0x01
    2b48:	85 e0       	ldi	r24, 0x05	; 5
    2b4a:	8a 83       	std	Y+2, r24	; 0x02
    2b4c:	82 e0       	ldi	r24, 0x02	; 2
    2b4e:	8b 83       	std	Y+3, r24	; 0x03
    2b50:	82 e0       	ldi	r24, 0x02	; 2
    2b52:	8c 83       	std	Y+4, r24	; 0x04
    2b54:	81 e0       	ldi	r24, 0x01	; 1
    2b56:	8d 83       	std	Y+5, r24	; 0x05
    2b58:	8a e6       	ldi	r24, 0x6A	; 106
    2b5a:	98 e1       	ldi	r25, 0x18	; 24
    2b5c:	99 87       	std	Y+9, r25	; 0x09
    2b5e:	88 87       	std	Y+8, r24	; 0x08
	Timer0_Config timer0_config = { .mode = TIMER0_MODE_FAST_PWM, .clockSource =
			TIMER0_PRESCALER_1024, .compareOutputMode = TIMER0_COMPARE_CLEAR,.interrupt= FALSE , .tick =
			0, .intialCount = 0

	};
    2b60:	de 01       	movw	r26, r28
    2b62:	1e 96       	adiw	r26, 0x0e	; 14
    2b64:	bd 8b       	std	Y+21, r27	; 0x15
    2b66:	ac 8b       	std	Y+20, r26	; 0x14
    2b68:	e6 eb       	ldi	r30, 0xB6	; 182
    2b6a:	f0 e0       	ldi	r31, 0x00	; 0
    2b6c:	ff 8b       	std	Y+23, r31	; 0x17
    2b6e:	ee 8b       	std	Y+22, r30	; 0x16
    2b70:	f6 e0       	ldi	r31, 0x06	; 6
    2b72:	f8 8f       	std	Y+24, r31	; 0x18
    2b74:	ae 89       	ldd	r26, Y+22	; 0x16
    2b76:	bf 89       	ldd	r27, Y+23	; 0x17
    2b78:	0c 90       	ld	r0, X
    2b7a:	ee 89       	ldd	r30, Y+22	; 0x16
    2b7c:	ff 89       	ldd	r31, Y+23	; 0x17
    2b7e:	31 96       	adiw	r30, 0x01	; 1
    2b80:	ff 8b       	std	Y+23, r31	; 0x17
    2b82:	ee 8b       	std	Y+22, r30	; 0x16
    2b84:	ac 89       	ldd	r26, Y+20	; 0x14
    2b86:	bd 89       	ldd	r27, Y+21	; 0x15
    2b88:	0c 92       	st	X, r0
    2b8a:	ec 89       	ldd	r30, Y+20	; 0x14
    2b8c:	fd 89       	ldd	r31, Y+21	; 0x15
    2b8e:	31 96       	adiw	r30, 0x01	; 1
    2b90:	fd 8b       	std	Y+21, r31	; 0x15
    2b92:	ec 8b       	std	Y+20, r30	; 0x14
    2b94:	f8 8d       	ldd	r31, Y+24	; 0x18
    2b96:	f1 50       	subi	r31, 0x01	; 1
    2b98:	f8 8f       	std	Y+24, r31	; 0x18
    2b9a:	88 8d       	ldd	r24, Y+24	; 0x18
    2b9c:	88 23       	and	r24, r24
    2b9e:	51 f7       	brne	.-44     	; 0x2b74 <DcMotor_init+0x54>
		Timer1_init(&timer1Config);
    2ba0:	ce 01       	movw	r24, r28
    2ba2:	01 96       	adiw	r24, 0x01	; 1
    2ba4:	0e 94 19 0f 	call	0x1e32	; 0x1e32 <Timer1_init>
		Timer1_setCallback(Timer1_ISR);
    2ba8:	85 e6       	ldi	r24, 0x65	; 101
    2baa:	95 e1       	ldi	r25, 0x15	; 21
    2bac:	0e 94 82 10 	call	0x2104	; 0x2104 <Timer1_setCallback>
	Timer0_init(&timer0_config);
    2bb0:	ce 01       	movw	r24, r28
    2bb2:	0e 96       	adiw	r24, 0x0e	; 14
    2bb4:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <Timer0_init>

	//GPIO_setupPinDirection(PORTD_ID,6,PIN_OUTPUT);
	//GPIO_setupPinDirection(PORTD_ID,7,PIN_OUTPUT);
	GPIO_ARR_setPinDirection(DCMOTOR_IN_1, PIN_OUTPUT);
    2bb8:	8e e1       	ldi	r24, 0x1E	; 30
    2bba:	61 e0       	ldi	r22, 0x01	; 1
    2bbc:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>
	GPIO_ARR_setPinDirection(DCMOTOR_IN_2, PIN_OUTPUT);
    2bc0:	8f e1       	ldi	r24, 0x1F	; 31
    2bc2:	61 e0       	ldi	r22, 0x01	; 1
    2bc4:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>

	GPIO_ARR_setPinDirection(DCMOTOR_E1, PIN_OUTPUT);
    2bc8:	8b e0       	ldi	r24, 0x0B	; 11
    2bca:	61 e0       	ldi	r22, 0x01	; 1
    2bcc:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>

}
    2bd0:	68 96       	adiw	r28, 0x18	; 24
    2bd2:	0f b6       	in	r0, 0x3f	; 63
    2bd4:	f8 94       	cli
    2bd6:	de bf       	out	0x3e, r29	; 62
    2bd8:	0f be       	out	0x3f, r0	; 63
    2bda:	cd bf       	out	0x3d, r28	; 61
    2bdc:	cf 91       	pop	r28
    2bde:	df 91       	pop	r29
    2be0:	08 95       	ret

00002be2 <DcMotor_rotate>:
void DcMotor_rotate(DCMOTOR_STATE a_state, uint8 a_speed) {
    2be2:	df 93       	push	r29
    2be4:	cf 93       	push	r28
    2be6:	00 d0       	rcall	.+0      	; 0x2be8 <DcMotor_rotate+0x6>
    2be8:	00 d0       	rcall	.+0      	; 0x2bea <DcMotor_rotate+0x8>
    2bea:	0f 92       	push	r0
    2bec:	cd b7       	in	r28, 0x3d	; 61
    2bee:	de b7       	in	r29, 0x3e	; 62
    2bf0:	8a 83       	std	Y+2, r24	; 0x02
    2bf2:	6b 83       	std	Y+3, r22	; 0x03
	switch (a_state) {
    2bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    2bf6:	28 2f       	mov	r18, r24
    2bf8:	30 e0       	ldi	r19, 0x00	; 0
    2bfa:	3d 83       	std	Y+5, r19	; 0x05
    2bfc:	2c 83       	std	Y+4, r18	; 0x04
    2bfe:	8c 81       	ldd	r24, Y+4	; 0x04
    2c00:	9d 81       	ldd	r25, Y+5	; 0x05
    2c02:	81 30       	cpi	r24, 0x01	; 1
    2c04:	91 05       	cpc	r25, r1
    2c06:	e1 f0       	breq	.+56     	; 0x2c40 <DcMotor_rotate+0x5e>
    2c08:	2c 81       	ldd	r18, Y+4	; 0x04
    2c0a:	3d 81       	ldd	r19, Y+5	; 0x05
    2c0c:	22 30       	cpi	r18, 0x02	; 2
    2c0e:	31 05       	cpc	r19, r1
    2c10:	51 f1       	breq	.+84     	; 0x2c66 <DcMotor_rotate+0x84>
    2c12:	8c 81       	ldd	r24, Y+4	; 0x04
    2c14:	9d 81       	ldd	r25, Y+5	; 0x05
    2c16:	00 97       	sbiw	r24, 0x00	; 0
    2c18:	71 f5       	brne	.+92     	; 0x2c76 <DcMotor_rotate+0x94>
	case CW:
		LCD_clearScreen();
    2c1a:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <LCD_clearScreen>
		LCD_displayString("cw");
    2c1e:	85 e7       	ldi	r24, 0x75	; 117
    2c20:	90 e0       	ldi	r25, 0x00	; 0
    2c22:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>

		GPIO_ARR_setPinState(DCMOTOR_IN_1, HIGH);
    2c26:	8e e1       	ldi	r24, 0x1E	; 30
    2c28:	61 e0       	ldi	r22, 0x01	; 1
    2c2a:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
		GPIO_ARR_setPinState(DCMOTOR_IN_2, LOW);
    2c2e:	8f e1       	ldi	r24, 0x1F	; 31
    2c30:	60 e0       	ldi	r22, 0x00	; 0
    2c32:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
		/*DDRD|=(1<<6);
		DDRD|=(1<<7);
		PORTD|=(1<<6);
		PORTD&=~(1<<7);*/

		LCD_displayString("end cw");
    2c36:	88 e7       	ldi	r24, 0x78	; 120
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>
    2c3e:	1b c0       	rjmp	.+54     	; 0x2c76 <DcMotor_rotate+0x94>

		break;
	case ACW:
		LCD_clearScreen();
    2c40:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <LCD_clearScreen>
		LCD_displayString(" acw");
    2c44:	8f e7       	ldi	r24, 0x7F	; 127
    2c46:	90 e0       	ldi	r25, 0x00	; 0
    2c48:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>
		GPIO_ARR_setPinState(DCMOTOR_IN_2, HIGH);
    2c4c:	8f e1       	ldi	r24, 0x1F	; 31
    2c4e:	61 e0       	ldi	r22, 0x01	; 1
    2c50:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
		GPIO_ARR_setPinState(DCMOTOR_IN_1, LOW);
    2c54:	8e e1       	ldi	r24, 0x1E	; 30
    2c56:	60 e0       	ldi	r22, 0x00	; 0
    2c58:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
		/*DDRD|=(1<<6);
		DDRD|=(1<<7);
		PORTD|=(1<<7);
		PORTD&=~(1<<6);*/
		LCD_displayString("end acw");
    2c5c:	84 e8       	ldi	r24, 0x84	; 132
    2c5e:	90 e0       	ldi	r25, 0x00	; 0
    2c60:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>
    2c64:	08 c0       	rjmp	.+16     	; 0x2c76 <DcMotor_rotate+0x94>
		break;
	case STOP:
		GPIO_ARR_setPinState(DCMOTOR_IN_1, LOGIC_LOW);
    2c66:	8e e1       	ldi	r24, 0x1E	; 30
    2c68:	60 e0       	ldi	r22, 0x00	; 0
    2c6a:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
		GPIO_ARR_setPinState(DCMOTOR_IN_2, LOGIC_LOW);
    2c6e:	8f e1       	ldi	r24, 0x1F	; 31
    2c70:	60 e0       	ldi	r22, 0x00	; 0
    2c72:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
		break;
	};
	uint8 l_duty = MAP(a_speed, 0, 100, 0, 255);
    2c76:	8b 81       	ldd	r24, Y+3	; 0x03
    2c78:	48 2f       	mov	r20, r24
    2c7a:	50 e0       	ldi	r21, 0x00	; 0
    2c7c:	ca 01       	movw	r24, r20
    2c7e:	9c 01       	movw	r18, r24
    2c80:	22 0f       	add	r18, r18
    2c82:	33 1f       	adc	r19, r19
    2c84:	c9 01       	movw	r24, r18
    2c86:	96 95       	lsr	r25
    2c88:	98 2f       	mov	r25, r24
    2c8a:	88 27       	eor	r24, r24
    2c8c:	97 95       	ror	r25
    2c8e:	87 95       	ror	r24
    2c90:	82 1b       	sub	r24, r18
    2c92:	93 0b       	sbc	r25, r19
    2c94:	84 0f       	add	r24, r20
    2c96:	95 1f       	adc	r25, r21
    2c98:	24 e6       	ldi	r18, 0x64	; 100
    2c9a:	30 e0       	ldi	r19, 0x00	; 0
    2c9c:	b9 01       	movw	r22, r18
    2c9e:	0e 94 7c 24 	call	0x48f8	; 0x48f8 <__divmodhi4>
    2ca2:	cb 01       	movw	r24, r22
    2ca4:	89 83       	std	Y+1, r24	; 0x01
	Timer0_setDutyCycle(l_duty);
    2ca6:	89 81       	ldd	r24, Y+1	; 0x01
    2ca8:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <Timer0_setDutyCycle>

}
    2cac:	0f 90       	pop	r0
    2cae:	0f 90       	pop	r0
    2cb0:	0f 90       	pop	r0
    2cb2:	0f 90       	pop	r0
    2cb4:	0f 90       	pop	r0
    2cb6:	cf 91       	pop	r28
    2cb8:	df 91       	pop	r29
    2cba:	08 95       	ret

00002cbc <DcMotor_OnForTime>:
void DcMotor_OnForTime(DCMOTOR_STATE a_state, uint8 a_speed,uint16 a_time){
    2cbc:	df 93       	push	r29
    2cbe:	cf 93       	push	r28
    2cc0:	00 d0       	rcall	.+0      	; 0x2cc2 <DcMotor_OnForTime+0x6>
    2cc2:	00 d0       	rcall	.+0      	; 0x2cc4 <DcMotor_OnForTime+0x8>
    2cc4:	cd b7       	in	r28, 0x3d	; 61
    2cc6:	de b7       	in	r29, 0x3e	; 62
    2cc8:	89 83       	std	Y+1, r24	; 0x01
    2cca:	6a 83       	std	Y+2, r22	; 0x02
    2ccc:	5c 83       	std	Y+4, r21	; 0x04
    2cce:	4b 83       	std	Y+3, r20	; 0x03
	Reset_Timer1Conter();
    2cd0:	0e 94 7f 15 	call	0x2afe	; 0x2afe <Reset_Timer1Conter>
	Timer1_resume();
    2cd4:	0e 94 ca 10 	call	0x2194	; 0x2194 <Timer1_resume>
	DcMotor_rotate(a_state,a_speed);
    2cd8:	89 81       	ldd	r24, Y+1	; 0x01
    2cda:	6a 81       	ldd	r22, Y+2	; 0x02
    2cdc:	0e 94 f1 15 	call	0x2be2	; 0x2be2 <DcMotor_rotate>
    2ce0:	0e c0       	rjmp	.+28     	; 0x2cfe <DcMotor_OnForTime+0x42>
	while (g_sec<a_time){
		LCD_moveCursor(1,0);
    2ce2:	81 e0       	ldi	r24, 0x01	; 1
    2ce4:	60 e0       	ldi	r22, 0x00	; 0
    2ce6:	0e 94 65 23 	call	0x46ca	; 0x46ca <LCD_moveCursor>
		LCD_intgerToString(g_sec);
    2cea:	80 91 da 00 	lds	r24, 0x00DA
    2cee:	90 91 db 00 	lds	r25, 0x00DB
    2cf2:	a0 91 dc 00 	lds	r26, 0x00DC
    2cf6:	b0 91 dd 00 	lds	r27, 0x00DD
    2cfa:	0e 94 c0 23 	call	0x4780	; 0x4780 <LCD_intgerToString>
}
void DcMotor_OnForTime(DCMOTOR_STATE a_state, uint8 a_speed,uint16 a_time){
	Reset_Timer1Conter();
	Timer1_resume();
	DcMotor_rotate(a_state,a_speed);
	while (g_sec<a_time){
    2cfe:	8b 81       	ldd	r24, Y+3	; 0x03
    2d00:	9c 81       	ldd	r25, Y+4	; 0x04
    2d02:	9c 01       	movw	r18, r24
    2d04:	40 e0       	ldi	r20, 0x00	; 0
    2d06:	50 e0       	ldi	r21, 0x00	; 0
    2d08:	80 91 da 00 	lds	r24, 0x00DA
    2d0c:	90 91 db 00 	lds	r25, 0x00DB
    2d10:	a0 91 dc 00 	lds	r26, 0x00DC
    2d14:	b0 91 dd 00 	lds	r27, 0x00DD
    2d18:	82 17       	cp	r24, r18
    2d1a:	93 07       	cpc	r25, r19
    2d1c:	a4 07       	cpc	r26, r20
    2d1e:	b5 07       	cpc	r27, r21
    2d20:	00 f3       	brcs	.-64     	; 0x2ce2 <DcMotor_OnForTime+0x26>
		LCD_moveCursor(1,0);
		LCD_intgerToString(g_sec);
	}
	DcMotor_rotate(STOP,0);
    2d22:	82 e0       	ldi	r24, 0x02	; 2
    2d24:	60 e0       	ldi	r22, 0x00	; 0
    2d26:	0e 94 f1 15 	call	0x2be2	; 0x2be2 <DcMotor_rotate>
	Reset_Timer1Conter();
    2d2a:	0e 94 7f 15 	call	0x2afe	; 0x2afe <Reset_Timer1Conter>
}
    2d2e:	0f 90       	pop	r0
    2d30:	0f 90       	pop	r0
    2d32:	0f 90       	pop	r0
    2d34:	0f 90       	pop	r0
    2d36:	cf 91       	pop	r28
    2d38:	df 91       	pop	r29
    2d3a:	08 95       	ret

00002d3c <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "../mcal/twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    2d3c:	df 93       	push	r29
    2d3e:	cf 93       	push	r28
    2d40:	00 d0       	rcall	.+0      	; 0x2d42 <EEPROM_writeByte+0x6>
    2d42:	00 d0       	rcall	.+0      	; 0x2d44 <EEPROM_writeByte+0x8>
    2d44:	cd b7       	in	r28, 0x3d	; 61
    2d46:	de b7       	in	r29, 0x3e	; 62
    2d48:	9a 83       	std	Y+2, r25	; 0x02
    2d4a:	89 83       	std	Y+1, r24	; 0x01
    2d4c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    2d4e:	0e 94 5f 13 	call	0x26be	; 0x26be <TWI_start>
    if (TWI_getStatus() != TWI_START)
    2d52:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2d56:	88 30       	cpi	r24, 0x08	; 8
    2d58:	11 f0       	breq	.+4      	; 0x2d5e <EEPROM_writeByte+0x22>
        return ERROR;
    2d5a:	1c 82       	std	Y+4, r1	; 0x04
    2d5c:	28 c0       	rjmp	.+80     	; 0x2dae <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    2d5e:	89 81       	ldd	r24, Y+1	; 0x01
    2d60:	9a 81       	ldd	r25, Y+2	; 0x02
    2d62:	80 70       	andi	r24, 0x00	; 0
    2d64:	97 70       	andi	r25, 0x07	; 7
    2d66:	88 0f       	add	r24, r24
    2d68:	89 2f       	mov	r24, r25
    2d6a:	88 1f       	adc	r24, r24
    2d6c:	99 0b       	sbc	r25, r25
    2d6e:	91 95       	neg	r25
    2d70:	80 6a       	ori	r24, 0xA0	; 160
    2d72:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2d76:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2d7a:	88 31       	cpi	r24, 0x18	; 24
    2d7c:	11 f0       	breq	.+4      	; 0x2d82 <EEPROM_writeByte+0x46>
        return ERROR; 
    2d7e:	1c 82       	std	Y+4, r1	; 0x04
    2d80:	16 c0       	rjmp	.+44     	; 0x2dae <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    2d82:	89 81       	ldd	r24, Y+1	; 0x01
    2d84:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2d88:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2d8c:	88 32       	cpi	r24, 0x28	; 40
    2d8e:	11 f0       	breq	.+4      	; 0x2d94 <EEPROM_writeByte+0x58>
        return ERROR;
    2d90:	1c 82       	std	Y+4, r1	; 0x04
    2d92:	0d c0       	rjmp	.+26     	; 0x2dae <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    2d94:	8b 81       	ldd	r24, Y+3	; 0x03
    2d96:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2d9a:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2d9e:	88 32       	cpi	r24, 0x28	; 40
    2da0:	11 f0       	breq	.+4      	; 0x2da6 <EEPROM_writeByte+0x6a>
        return ERROR;
    2da2:	1c 82       	std	Y+4, r1	; 0x04
    2da4:	04 c0       	rjmp	.+8      	; 0x2dae <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    2da6:	0e 94 6f 13 	call	0x26de	; 0x26de <TWI_stop>
	
    return SUCCESS;
    2daa:	81 e0       	ldi	r24, 0x01	; 1
    2dac:	8c 83       	std	Y+4, r24	; 0x04
    2dae:	8c 81       	ldd	r24, Y+4	; 0x04
}
    2db0:	0f 90       	pop	r0
    2db2:	0f 90       	pop	r0
    2db4:	0f 90       	pop	r0
    2db6:	0f 90       	pop	r0
    2db8:	cf 91       	pop	r28
    2dba:	df 91       	pop	r29
    2dbc:	08 95       	ret

00002dbe <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    2dbe:	df 93       	push	r29
    2dc0:	cf 93       	push	r28
    2dc2:	00 d0       	rcall	.+0      	; 0x2dc4 <EEPROM_readByte+0x6>
    2dc4:	00 d0       	rcall	.+0      	; 0x2dc6 <EEPROM_readByte+0x8>
    2dc6:	0f 92       	push	r0
    2dc8:	cd b7       	in	r28, 0x3d	; 61
    2dca:	de b7       	in	r29, 0x3e	; 62
    2dcc:	9a 83       	std	Y+2, r25	; 0x02
    2dce:	89 83       	std	Y+1, r24	; 0x01
    2dd0:	7c 83       	std	Y+4, r23	; 0x04
    2dd2:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    2dd4:	0e 94 5f 13 	call	0x26be	; 0x26be <TWI_start>
    if (TWI_getStatus() != TWI_START)
    2dd8:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2ddc:	88 30       	cpi	r24, 0x08	; 8
    2dde:	11 f0       	breq	.+4      	; 0x2de4 <EEPROM_readByte+0x26>
        return ERROR;
    2de0:	1d 82       	std	Y+5, r1	; 0x05
    2de2:	44 c0       	rjmp	.+136    	; 0x2e6c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    2de4:	89 81       	ldd	r24, Y+1	; 0x01
    2de6:	9a 81       	ldd	r25, Y+2	; 0x02
    2de8:	80 70       	andi	r24, 0x00	; 0
    2dea:	97 70       	andi	r25, 0x07	; 7
    2dec:	88 0f       	add	r24, r24
    2dee:	89 2f       	mov	r24, r25
    2df0:	88 1f       	adc	r24, r24
    2df2:	99 0b       	sbc	r25, r25
    2df4:	91 95       	neg	r25
    2df6:	80 6a       	ori	r24, 0xA0	; 160
    2df8:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2dfc:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2e00:	88 31       	cpi	r24, 0x18	; 24
    2e02:	11 f0       	breq	.+4      	; 0x2e08 <EEPROM_readByte+0x4a>
        return ERROR;
    2e04:	1d 82       	std	Y+5, r1	; 0x05
    2e06:	32 c0       	rjmp	.+100    	; 0x2e6c <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    2e08:	89 81       	ldd	r24, Y+1	; 0x01
    2e0a:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2e0e:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2e12:	88 32       	cpi	r24, 0x28	; 40
    2e14:	11 f0       	breq	.+4      	; 0x2e1a <EEPROM_readByte+0x5c>
        return ERROR;
    2e16:	1d 82       	std	Y+5, r1	; 0x05
    2e18:	29 c0       	rjmp	.+82     	; 0x2e6c <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    2e1a:	0e 94 5f 13 	call	0x26be	; 0x26be <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    2e1e:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2e22:	80 31       	cpi	r24, 0x10	; 16
    2e24:	11 f0       	breq	.+4      	; 0x2e2a <EEPROM_readByte+0x6c>
        return ERROR;
    2e26:	1d 82       	std	Y+5, r1	; 0x05
    2e28:	21 c0       	rjmp	.+66     	; 0x2e6c <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    2e2a:	89 81       	ldd	r24, Y+1	; 0x01
    2e2c:	9a 81       	ldd	r25, Y+2	; 0x02
    2e2e:	80 70       	andi	r24, 0x00	; 0
    2e30:	97 70       	andi	r25, 0x07	; 7
    2e32:	88 0f       	add	r24, r24
    2e34:	89 2f       	mov	r24, r25
    2e36:	88 1f       	adc	r24, r24
    2e38:	99 0b       	sbc	r25, r25
    2e3a:	91 95       	neg	r25
    2e3c:	81 6a       	ori	r24, 0xA1	; 161
    2e3e:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    2e42:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2e46:	80 34       	cpi	r24, 0x40	; 64
    2e48:	11 f0       	breq	.+4      	; 0x2e4e <EEPROM_readByte+0x90>
        return ERROR;
    2e4a:	1d 82       	std	Y+5, r1	; 0x05
    2e4c:	0f c0       	rjmp	.+30     	; 0x2e6c <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    2e4e:	0e 94 a4 13 	call	0x2748	; 0x2748 <TWI_readByteWithNACK>
    2e52:	eb 81       	ldd	r30, Y+3	; 0x03
    2e54:	fc 81       	ldd	r31, Y+4	; 0x04
    2e56:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    2e58:	0e 94 b7 13 	call	0x276e	; 0x276e <TWI_getStatus>
    2e5c:	88 35       	cpi	r24, 0x58	; 88
    2e5e:	11 f0       	breq	.+4      	; 0x2e64 <EEPROM_readByte+0xa6>
        return ERROR;
    2e60:	1d 82       	std	Y+5, r1	; 0x05
    2e62:	04 c0       	rjmp	.+8      	; 0x2e6c <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    2e64:	0e 94 6f 13 	call	0x26de	; 0x26de <TWI_stop>

    return SUCCESS;
    2e68:	81 e0       	ldi	r24, 0x01	; 1
    2e6a:	8d 83       	std	Y+5, r24	; 0x05
    2e6c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2e6e:	0f 90       	pop	r0
    2e70:	0f 90       	pop	r0
    2e72:	0f 90       	pop	r0
    2e74:	0f 90       	pop	r0
    2e76:	0f 90       	pop	r0
    2e78:	cf 91       	pop	r28
    2e7a:	df 91       	pop	r29
    2e7c:	08 95       	ret

00002e7e <HMI_recievePassword>:
#include "../hal/external_eeprom.h"
#include"pir.h"
uint8 g_pass[6];
static uint8 Encrypt(uint8 a_num);
static uint8 Decrypt(uint8 a_num);
static void HMI_recievePassword(uint8 *a_pass) {
    2e7e:	0f 93       	push	r16
    2e80:	1f 93       	push	r17
    2e82:	df 93       	push	r29
    2e84:	cf 93       	push	r28
    2e86:	00 d0       	rcall	.+0      	; 0x2e88 <HMI_recievePassword+0xa>
    2e88:	0f 92       	push	r0
    2e8a:	cd b7       	in	r28, 0x3d	; 61
    2e8c:	de b7       	in	r29, 0x3e	; 62
    2e8e:	9b 83       	std	Y+3, r25	; 0x03
    2e90:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2e92:	19 82       	std	Y+1, r1	; 0x01
	a_pass[i] = UART_receiveByte();
    2e94:	89 81       	ldd	r24, Y+1	; 0x01
    2e96:	28 2f       	mov	r18, r24
    2e98:	30 e0       	ldi	r19, 0x00	; 0
    2e9a:	8a 81       	ldd	r24, Y+2	; 0x02
    2e9c:	9b 81       	ldd	r25, Y+3	; 0x03
    2e9e:	8c 01       	movw	r16, r24
    2ea0:	02 0f       	add	r16, r18
    2ea2:	13 1f       	adc	r17, r19
    2ea4:	0e 94 b1 14 	call	0x2962	; 0x2962 <UART_receiveByte>
    2ea8:	f8 01       	movw	r30, r16
    2eaa:	80 83       	st	Z, r24
	UART_sendByte(HMI_ACK);
    2eac:	81 e4       	ldi	r24, 0x41	; 65
    2eae:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
	i++;
    2eb2:	89 81       	ldd	r24, Y+1	; 0x01
    2eb4:	8f 5f       	subi	r24, 0xFF	; 255
    2eb6:	89 83       	std	Y+1, r24	; 0x01
    2eb8:	12 c0       	rjmp	.+36     	; 0x2ede <HMI_recievePassword+0x60>
	while (i < 5) {

		a_pass[i] = UART_receiveByte();
    2eba:	89 81       	ldd	r24, Y+1	; 0x01
    2ebc:	28 2f       	mov	r18, r24
    2ebe:	30 e0       	ldi	r19, 0x00	; 0
    2ec0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec2:	9b 81       	ldd	r25, Y+3	; 0x03
    2ec4:	8c 01       	movw	r16, r24
    2ec6:	02 0f       	add	r16, r18
    2ec8:	13 1f       	adc	r17, r19
    2eca:	0e 94 b1 14 	call	0x2962	; 0x2962 <UART_receiveByte>
    2ece:	f8 01       	movw	r30, r16
    2ed0:	80 83       	st	Z, r24
		UART_sendByte(HMI_ACK);
    2ed2:	81 e4       	ldi	r24, 0x41	; 65
    2ed4:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
		i++;
    2ed8:	89 81       	ldd	r24, Y+1	; 0x01
    2eda:	8f 5f       	subi	r24, 0xFF	; 255
    2edc:	89 83       	std	Y+1, r24	; 0x01
static void HMI_recievePassword(uint8 *a_pass) {
	uint8 i = 0;
	a_pass[i] = UART_receiveByte();
	UART_sendByte(HMI_ACK);
	i++;
	while (i < 5) {
    2ede:	89 81       	ldd	r24, Y+1	; 0x01
    2ee0:	85 30       	cpi	r24, 0x05	; 5
    2ee2:	58 f3       	brcs	.-42     	; 0x2eba <HMI_recievePassword+0x3c>

		a_pass[i] = UART_receiveByte();
		UART_sendByte(HMI_ACK);
		i++;
	}
	a_pass[5] = '\0';
    2ee4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ee6:	9b 81       	ldd	r25, Y+3	; 0x03
    2ee8:	fc 01       	movw	r30, r24
    2eea:	35 96       	adiw	r30, 0x05	; 5
    2eec:	10 82       	st	Z, r1
}
    2eee:	0f 90       	pop	r0
    2ef0:	0f 90       	pop	r0
    2ef2:	0f 90       	pop	r0
    2ef4:	cf 91       	pop	r28
    2ef6:	df 91       	pop	r29
    2ef8:	1f 91       	pop	r17
    2efa:	0f 91       	pop	r16
    2efc:	08 95       	ret

00002efe <HMI_init>:

uint8 HMI_init() {
    2efe:	df 93       	push	r29
    2f00:	cf 93       	push	r28
    2f02:	cd b7       	in	r28, 0x3d	; 61
    2f04:	de b7       	in	r29, 0x3e	; 62
    2f06:	6c 97       	sbiw	r28, 0x1c	; 28
    2f08:	0f b6       	in	r0, 0x3f	; 63
    2f0a:	f8 94       	cli
    2f0c:	de bf       	out	0x3e, r29	; 62
    2f0e:	0f be       	out	0x3f, r0	; 63
    2f10:	cd bf       	out	0x3d, r28	; 61

	UART_ConfigType uartConfig = { .baudRate = 9600, .parity =
			UART_PARITY_DISABLED, .stopBit = UART_STOP_BIT_1, .charSize =
			UART_CHAR_SIZE_8, .asyncMode = LOGIC_LOW, .timeoutMs = 200

	};
    2f12:	ce 01       	movw	r24, r28
    2f14:	01 96       	adiw	r24, 0x01	; 1
    2f16:	9c 8b       	std	Y+20, r25	; 0x14
    2f18:	8b 8b       	std	Y+19, r24	; 0x13
    2f1a:	e3 ec       	ldi	r30, 0xC3	; 195
    2f1c:	f0 e0       	ldi	r31, 0x00	; 0
    2f1e:	fe 8b       	std	Y+22, r31	; 0x16
    2f20:	ed 8b       	std	Y+21, r30	; 0x15
    2f22:	fa e0       	ldi	r31, 0x0A	; 10
    2f24:	ff 8b       	std	Y+23, r31	; 0x17
    2f26:	ed 89       	ldd	r30, Y+21	; 0x15
    2f28:	fe 89       	ldd	r31, Y+22	; 0x16
    2f2a:	00 80       	ld	r0, Z
    2f2c:	8d 89       	ldd	r24, Y+21	; 0x15
    2f2e:	9e 89       	ldd	r25, Y+22	; 0x16
    2f30:	01 96       	adiw	r24, 0x01	; 1
    2f32:	9e 8b       	std	Y+22, r25	; 0x16
    2f34:	8d 8b       	std	Y+21, r24	; 0x15
    2f36:	eb 89       	ldd	r30, Y+19	; 0x13
    2f38:	fc 89       	ldd	r31, Y+20	; 0x14
    2f3a:	00 82       	st	Z, r0
    2f3c:	8b 89       	ldd	r24, Y+19	; 0x13
    2f3e:	9c 89       	ldd	r25, Y+20	; 0x14
    2f40:	01 96       	adiw	r24, 0x01	; 1
    2f42:	9c 8b       	std	Y+20, r25	; 0x14
    2f44:	8b 8b       	std	Y+19, r24	; 0x13
    2f46:	9f 89       	ldd	r25, Y+23	; 0x17
    2f48:	91 50       	subi	r25, 0x01	; 1
    2f4a:	9f 8b       	std	Y+23, r25	; 0x17
    2f4c:	ef 89       	ldd	r30, Y+23	; 0x17
    2f4e:	ee 23       	and	r30, r30
    2f50:	51 f7       	brne	.-44     	; 0x2f26 <HMI_init+0x28>

	TWI_Config twiConfig = { .clock = 400000,               // 100kHz clock
			.prescaler = TWI_PRESCALER_1,  // No prescaling
			.address = 1,               // Set device address to 1
			.enableGeneralCall = FALSE     // Disable general call recognition
			};
    2f52:	ce 01       	movw	r24, r28
    2f54:	0b 96       	adiw	r24, 0x0b	; 11
    2f56:	99 8f       	std	Y+25, r25	; 0x19
    2f58:	88 8f       	std	Y+24, r24	; 0x18
    2f5a:	ec eb       	ldi	r30, 0xBC	; 188
    2f5c:	f0 e0       	ldi	r31, 0x00	; 0
    2f5e:	fb 8f       	std	Y+27, r31	; 0x1b
    2f60:	ea 8f       	std	Y+26, r30	; 0x1a
    2f62:	f7 e0       	ldi	r31, 0x07	; 7
    2f64:	fc 8f       	std	Y+28, r31	; 0x1c
    2f66:	ea 8d       	ldd	r30, Y+26	; 0x1a
    2f68:	fb 8d       	ldd	r31, Y+27	; 0x1b
    2f6a:	00 80       	ld	r0, Z
    2f6c:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2f6e:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2f70:	01 96       	adiw	r24, 0x01	; 1
    2f72:	9b 8f       	std	Y+27, r25	; 0x1b
    2f74:	8a 8f       	std	Y+26, r24	; 0x1a
    2f76:	e8 8d       	ldd	r30, Y+24	; 0x18
    2f78:	f9 8d       	ldd	r31, Y+25	; 0x19
    2f7a:	00 82       	st	Z, r0
    2f7c:	88 8d       	ldd	r24, Y+24	; 0x18
    2f7e:	99 8d       	ldd	r25, Y+25	; 0x19
    2f80:	01 96       	adiw	r24, 0x01	; 1
    2f82:	99 8f       	std	Y+25, r25	; 0x19
    2f84:	88 8f       	std	Y+24, r24	; 0x18
    2f86:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2f88:	91 50       	subi	r25, 0x01	; 1
    2f8a:	9c 8f       	std	Y+28, r25	; 0x1c
    2f8c:	ec 8d       	ldd	r30, Y+28	; 0x1c
    2f8e:	ee 23       	and	r30, r30
    2f90:	51 f7       	brne	.-44     	; 0x2f66 <HMI_init+0x68>

	TWI_init(&twiConfig);
    2f92:	ce 01       	movw	r24, r28
    2f94:	0b 96       	adiw	r24, 0x0b	; 11
    2f96:	0e 94 ea 12 	call	0x25d4	; 0x25d4 <TWI_init>
	UART_init(&uartConfig);
    2f9a:	ce 01       	movw	r24, r28
    2f9c:	01 96       	adiw	r24, 0x01	; 1
    2f9e:	0e 94 c6 13 	call	0x278c	; 0x278c <UART_init>
	DcMotor_init();
    2fa2:	0e 94 90 15 	call	0x2b20	; 0x2b20 <DcMotor_init>
	PIR_init();
    2fa6:	0e 94 ed 23 	call	0x47da	; 0x47da <PIR_init>
	UART_sendByte(HMI_READY);
    2faa:	82 e5       	ldi	r24, 0x52	; 82
    2fac:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
	return (UART_receiveByte() == HMI_READY) ?
    2fb0:	0e 94 b1 14 	call	0x2962	; 0x2962 <UART_receiveByte>
    2fb4:	82 35       	cpi	r24, 0x52	; 82
    2fb6:	91 05       	cpc	r25, r1
    2fb8:	19 f4       	brne	.+6      	; 0x2fc0 <HMI_init+0xc2>
    2fba:	ff e4       	ldi	r31, 0x4F	; 79
    2fbc:	fa 8b       	std	Y+18, r31	; 0x12
    2fbe:	02 c0       	rjmp	.+4      	; 0x2fc4 <HMI_init+0xc6>
    2fc0:	81 e5       	ldi	r24, 0x51	; 81
    2fc2:	8a 8b       	std	Y+18, r24	; 0x12
    2fc4:	8a 89       	ldd	r24, Y+18	; 0x12
	HMI_CONNECTION_SUCSSES :
												HMI_CONNECTION_FAIL;
}
    2fc6:	6c 96       	adiw	r28, 0x1c	; 28
    2fc8:	0f b6       	in	r0, 0x3f	; 63
    2fca:	f8 94       	cli
    2fcc:	de bf       	out	0x3e, r29	; 62
    2fce:	0f be       	out	0x3f, r0	; 63
    2fd0:	cd bf       	out	0x3d, r28	; 61
    2fd2:	cf 91       	pop	r28
    2fd4:	df 91       	pop	r29
    2fd6:	08 95       	ret

00002fd8 <HMI_ready>:
uint8 HMI_ready() {
    2fd8:	df 93       	push	r29
    2fda:	cf 93       	push	r28
    2fdc:	0f 92       	push	r0
    2fde:	cd b7       	in	r28, 0x3d	; 61
    2fe0:	de b7       	in	r29, 0x3e	; 62
	//UART_sendByte(HMI_READY);
	LCD_displayString("wait com");
    2fe2:	8c e8       	ldi	r24, 0x8C	; 140
    2fe4:	90 e0       	ldi	r25, 0x00	; 0
    2fe6:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>
	uint8 byte = UART_receiveByte();
    2fea:	0e 94 b1 14 	call	0x2962	; 0x2962 <UART_receiveByte>
    2fee:	89 83       	std	Y+1, r24	; 0x01
	LCD_clearScreen();
    2ff0:	0e 94 e3 23 	call	0x47c6	; 0x47c6 <LCD_clearScreen>
	return byte;
    2ff4:	89 81       	ldd	r24, Y+1	; 0x01

}
    2ff6:	0f 90       	pop	r0
    2ff8:	cf 91       	pop	r28
    2ffa:	df 91       	pop	r29
    2ffc:	08 95       	ret

00002ffe <HMI_checkPassMatch>:
uint8* HMI_checkPassMatch() {
    2ffe:	df 93       	push	r29
    3000:	cf 93       	push	r28
    3002:	cd b7       	in	r28, 0x3d	; 61
    3004:	de b7       	in	r29, 0x3e	; 62
    3006:	60 97       	sbiw	r28, 0x10	; 16
    3008:	0f b6       	in	r0, 0x3f	; 63
    300a:	f8 94       	cli
    300c:	de bf       	out	0x3e, r29	; 62
    300e:	0f be       	out	0x3f, r0	; 63
    3010:	cd bf       	out	0x3d, r28	; 61
	uint8 l_pass1[6] = { 0 };
    3012:	86 e0       	ldi	r24, 0x06	; 6
    3014:	fe 01       	movw	r30, r28
    3016:	33 96       	adiw	r30, 0x03	; 3
    3018:	df 01       	movw	r26, r30
    301a:	98 2f       	mov	r25, r24
    301c:	1d 92       	st	X+, r1
    301e:	9a 95       	dec	r25
    3020:	e9 f7       	brne	.-6      	; 0x301c <HMI_checkPassMatch+0x1e>
	uint8 l_pass2[6] = { 0 };
    3022:	86 e0       	ldi	r24, 0x06	; 6
    3024:	fe 01       	movw	r30, r28
    3026:	39 96       	adiw	r30, 0x09	; 9
    3028:	df 01       	movw	r26, r30
    302a:	98 2f       	mov	r25, r24
    302c:	1d 92       	st	X+, r1
    302e:	9a 95       	dec	r25
    3030:	e9 f7       	brne	.-6      	; 0x302c <HMI_checkPassMatch+0x2e>

	UART_sendByte(HMI_ACK);
    3032:	81 e4       	ldi	r24, 0x41	; 65
    3034:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>

	/* Receive the first password */

	HMI_recievePassword(l_pass1);
    3038:	ce 01       	movw	r24, r28
    303a:	03 96       	adiw	r24, 0x03	; 3
    303c:	0e 94 3f 17 	call	0x2e7e	; 0x2e7e <HMI_recievePassword>

	UART_sendByte(HMI_ACK);  // Acknowledge receipt of first password
    3040:	81 e4       	ldi	r24, 0x41	; 65
    3042:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>

	/* Receive the second password */
	HMI_recievePassword(l_pass2);
    3046:	ce 01       	movw	r24, r28
    3048:	09 96       	adiw	r24, 0x09	; 9
    304a:	0e 94 3f 17 	call	0x2e7e	; 0x2e7e <HMI_recievePassword>
	UART_sendByte(HMI_ACK);  // Acknowledge receipt of second password
    304e:	81 e4       	ldi	r24, 0x41	; 65
    3050:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>

	/* Check if passwords match */
	for (uint8 i = 0; i < 5; i++) {
    3054:	1a 82       	std	Y+2, r1	; 0x02
    3056:	24 c0       	rjmp	.+72     	; 0x30a0 <HMI_checkPassMatch+0xa2>

		if (l_pass1[i] != l_pass2[i]) {
    3058:	8a 81       	ldd	r24, Y+2	; 0x02
    305a:	28 2f       	mov	r18, r24
    305c:	30 e0       	ldi	r19, 0x00	; 0
    305e:	ce 01       	movw	r24, r28
    3060:	03 96       	adiw	r24, 0x03	; 3
    3062:	fc 01       	movw	r30, r24
    3064:	e2 0f       	add	r30, r18
    3066:	f3 1f       	adc	r31, r19
    3068:	40 81       	ld	r20, Z
    306a:	8a 81       	ldd	r24, Y+2	; 0x02
    306c:	28 2f       	mov	r18, r24
    306e:	30 e0       	ldi	r19, 0x00	; 0
    3070:	ce 01       	movw	r24, r28
    3072:	09 96       	adiw	r24, 0x09	; 9
    3074:	fc 01       	movw	r30, r24
    3076:	e2 0f       	add	r30, r18
    3078:	f3 1f       	adc	r31, r19
    307a:	80 81       	ld	r24, Z
    307c:	48 17       	cp	r20, r24
    307e:	69 f0       	breq	.+26     	; 0x309a <HMI_checkPassMatch+0x9c>

			UART_sendByte(HMI_PASSNOTMATCH);
    3080:	8d e6       	ldi	r24, 0x6D	; 109
    3082:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
			LCD_displayStringRowColumn(0, 0, "passMiss");
    3086:	25 e9       	ldi	r18, 0x95	; 149
    3088:	30 e0       	ldi	r19, 0x00	; 0
    308a:	80 e0       	ldi	r24, 0x00	; 0
    308c:	60 e0       	ldi	r22, 0x00	; 0
    308e:	a9 01       	movw	r20, r18
    3090:	0e 94 a7 23 	call	0x474e	; 0x474e <LCD_displayStringRowColumn>
			return NULL_PTR;  // Exit early if passwords don't match
    3094:	18 8a       	std	Y+16, r1	; 0x10
    3096:	1f 86       	std	Y+15, r1	; 0x0f
    3098:	25 c0       	rjmp	.+74     	; 0x30e4 <HMI_checkPassMatch+0xe6>
	/* Receive the second password */
	HMI_recievePassword(l_pass2);
	UART_sendByte(HMI_ACK);  // Acknowledge receipt of second password

	/* Check if passwords match */
	for (uint8 i = 0; i < 5; i++) {
    309a:	8a 81       	ldd	r24, Y+2	; 0x02
    309c:	8f 5f       	subi	r24, 0xFF	; 255
    309e:	8a 83       	std	Y+2, r24	; 0x02
    30a0:	8a 81       	ldd	r24, Y+2	; 0x02
    30a2:	85 30       	cpi	r24, 0x05	; 5
    30a4:	c8 f2       	brcs	.-78     	; 0x3058 <HMI_checkPassMatch+0x5a>
			return NULL_PTR;  // Exit early if passwords don't match
		}
	}

	/* If passwords match, confirm success */
	UART_sendByte(HMI_PASSMATCH);
    30a6:	8d e4       	ldi	r24, 0x4D	; 77
    30a8:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
	for (uint8 i = 0; i < 5; i++) {
    30ac:	19 82       	std	Y+1, r1	; 0x01
    30ae:	13 c0       	rjmp	.+38     	; 0x30d6 <HMI_checkPassMatch+0xd8>
		g_pass[i] = l_pass1[i];
    30b0:	89 81       	ldd	r24, Y+1	; 0x01
    30b2:	48 2f       	mov	r20, r24
    30b4:	50 e0       	ldi	r21, 0x00	; 0
    30b6:	89 81       	ldd	r24, Y+1	; 0x01
    30b8:	28 2f       	mov	r18, r24
    30ba:	30 e0       	ldi	r19, 0x00	; 0
    30bc:	ce 01       	movw	r24, r28
    30be:	03 96       	adiw	r24, 0x03	; 3
    30c0:	fc 01       	movw	r30, r24
    30c2:	e2 0f       	add	r30, r18
    30c4:	f3 1f       	adc	r31, r19
    30c6:	80 81       	ld	r24, Z
    30c8:	fa 01       	movw	r30, r20
    30ca:	e2 52       	subi	r30, 0x22	; 34
    30cc:	ff 4f       	sbci	r31, 0xFF	; 255
    30ce:	80 83       	st	Z, r24
		}
	}

	/* If passwords match, confirm success */
	UART_sendByte(HMI_PASSMATCH);
	for (uint8 i = 0; i < 5; i++) {
    30d0:	89 81       	ldd	r24, Y+1	; 0x01
    30d2:	8f 5f       	subi	r24, 0xFF	; 255
    30d4:	89 83       	std	Y+1, r24	; 0x01
    30d6:	89 81       	ldd	r24, Y+1	; 0x01
    30d8:	85 30       	cpi	r24, 0x05	; 5
    30da:	50 f3       	brcs	.-44     	; 0x30b0 <HMI_checkPassMatch+0xb2>
		g_pass[i] = l_pass1[i];
	}
	return g_pass;
    30dc:	ae ed       	ldi	r26, 0xDE	; 222
    30de:	b0 e0       	ldi	r27, 0x00	; 0
    30e0:	b8 8b       	std	Y+16, r27	; 0x10
    30e2:	af 87       	std	Y+15, r26	; 0x0f
    30e4:	8f 85       	ldd	r24, Y+15	; 0x0f
    30e6:	98 89       	ldd	r25, Y+16	; 0x10
}
    30e8:	60 96       	adiw	r28, 0x10	; 16
    30ea:	0f b6       	in	r0, 0x3f	; 63
    30ec:	f8 94       	cli
    30ee:	de bf       	out	0x3e, r29	; 62
    30f0:	0f be       	out	0x3f, r0	; 63
    30f2:	cd bf       	out	0x3d, r28	; 61
    30f4:	cf 91       	pop	r28
    30f6:	df 91       	pop	r29
    30f8:	08 95       	ret

000030fa <HMI_checkPass>:
void HMI_checkPass() {
    30fa:	1f 93       	push	r17
    30fc:	df 93       	push	r29
    30fe:	cf 93       	push	r28
    3100:	cd b7       	in	r28, 0x3d	; 61
    3102:	de b7       	in	r29, 0x3e	; 62
    3104:	27 97       	sbiw	r28, 0x07	; 7
    3106:	0f b6       	in	r0, 0x3f	; 63
    3108:	f8 94       	cli
    310a:	de bf       	out	0x3e, r29	; 62
    310c:	0f be       	out	0x3f, r0	; 63
    310e:	cd bf       	out	0x3d, r28	; 61
	uint8 l_pass[6] = { 0 };
    3110:	86 e0       	ldi	r24, 0x06	; 6
    3112:	fe 01       	movw	r30, r28
    3114:	32 96       	adiw	r30, 0x02	; 2
    3116:	df 01       	movw	r26, r30
    3118:	98 2f       	mov	r25, r24
    311a:	1d 92       	st	X+, r1
    311c:	9a 95       	dec	r25
    311e:	e9 f7       	brne	.-6      	; 0x311a <HMI_checkPass+0x20>

	UART_sendByte(HMI_ACK);
    3120:	81 e4       	ldi	r24, 0x41	; 65
    3122:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
	HMI_recievePassword(l_pass);
    3126:	ce 01       	movw	r24, r28
    3128:	02 96       	adiw	r24, 0x02	; 2
    312a:	0e 94 3f 17 	call	0x2e7e	; 0x2e7e <HMI_recievePassword>

	UART_sendByte(HMI_ACK);  // Acknowledge receipt of  password
    312e:	81 e4       	ldi	r24, 0x41	; 65
    3130:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
	for (uint8 i = 0; i < 5; i++) {
    3134:	19 82       	std	Y+1, r1	; 0x01
    3136:	1c c0       	rjmp	.+56     	; 0x3170 <HMI_checkPass+0x76>

		if (l_pass[i] != MEM_getPassElem(i)) {
    3138:	89 81       	ldd	r24, Y+1	; 0x01
    313a:	28 2f       	mov	r18, r24
    313c:	30 e0       	ldi	r19, 0x00	; 0
    313e:	ce 01       	movw	r24, r28
    3140:	02 96       	adiw	r24, 0x02	; 2
    3142:	fc 01       	movw	r30, r24
    3144:	e2 0f       	add	r30, r18
    3146:	f3 1f       	adc	r31, r19
    3148:	10 81       	ld	r17, Z
    314a:	89 81       	ldd	r24, Y+1	; 0x01
    314c:	0e 94 c8 18 	call	0x3190	; 0x3190 <MEM_getPassElem>
    3150:	18 17       	cp	r17, r24
    3152:	59 f0       	breq	.+22     	; 0x316a <HMI_checkPass+0x70>

			UART_sendByte(HMI_PASSNOTMATCH);
    3154:	8d e6       	ldi	r24, 0x6D	; 109
    3156:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
			LCD_displayStringRowColumn(0, 0, "passMiss");
    315a:	25 e9       	ldi	r18, 0x95	; 149
    315c:	30 e0       	ldi	r19, 0x00	; 0
    315e:	80 e0       	ldi	r24, 0x00	; 0
    3160:	60 e0       	ldi	r22, 0x00	; 0
    3162:	a9 01       	movw	r20, r18
    3164:	0e 94 a7 23 	call	0x474e	; 0x474e <LCD_displayStringRowColumn>
    3168:	09 c0       	rjmp	.+18     	; 0x317c <HMI_checkPass+0x82>

	UART_sendByte(HMI_ACK);
	HMI_recievePassword(l_pass);

	UART_sendByte(HMI_ACK);  // Acknowledge receipt of  password
	for (uint8 i = 0; i < 5; i++) {
    316a:	89 81       	ldd	r24, Y+1	; 0x01
    316c:	8f 5f       	subi	r24, 0xFF	; 255
    316e:	89 83       	std	Y+1, r24	; 0x01
    3170:	89 81       	ldd	r24, Y+1	; 0x01
    3172:	85 30       	cpi	r24, 0x05	; 5
    3174:	08 f3       	brcs	.-62     	; 0x3138 <HMI_checkPass+0x3e>
			UART_sendByte(HMI_PASSNOTMATCH);
			LCD_displayStringRowColumn(0, 0, "passMiss");
			return;  // Exit early if passwords don't match
		}
	}
	UART_sendByte(HMI_PASSMATCH);
    3176:	8d e4       	ldi	r24, 0x4D	; 77
    3178:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
}
    317c:	27 96       	adiw	r28, 0x07	; 7
    317e:	0f b6       	in	r0, 0x3f	; 63
    3180:	f8 94       	cli
    3182:	de bf       	out	0x3e, r29	; 62
    3184:	0f be       	out	0x3f, r0	; 63
    3186:	cd bf       	out	0x3d, r28	; 61
    3188:	cf 91       	pop	r28
    318a:	df 91       	pop	r29
    318c:	1f 91       	pop	r17
    318e:	08 95       	ret

00003190 <MEM_getPassElem>:

uint8 MEM_getPassElem(uint8 a_passIndex) {
    3190:	df 93       	push	r29
    3192:	cf 93       	push	r28
    3194:	00 d0       	rcall	.+0      	; 0x3196 <MEM_getPassElem+0x6>
    3196:	cd b7       	in	r28, 0x3d	; 61
    3198:	de b7       	in	r29, 0x3e	; 62
    319a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 byte;

	EEPROM_readByte(0xf + a_passIndex, &byte);
    319c:	8a 81       	ldd	r24, Y+2	; 0x02
    319e:	88 2f       	mov	r24, r24
    31a0:	90 e0       	ldi	r25, 0x00	; 0
    31a2:	0f 96       	adiw	r24, 0x0f	; 15
    31a4:	9e 01       	movw	r18, r28
    31a6:	2f 5f       	subi	r18, 0xFF	; 255
    31a8:	3f 4f       	sbci	r19, 0xFF	; 255
    31aa:	b9 01       	movw	r22, r18
    31ac:	0e 94 df 16 	call	0x2dbe	; 0x2dbe <EEPROM_readByte>
	return Decrypt(byte);
    31b0:	89 81       	ldd	r24, Y+1	; 0x01
    31b2:	0e 94 ae 1a 	call	0x355c	; 0x355c <Decrypt>

}
    31b6:	0f 90       	pop	r0
    31b8:	0f 90       	pop	r0
    31ba:	cf 91       	pop	r28
    31bc:	df 91       	pop	r29
    31be:	08 95       	ret

000031c0 <MEM_savePass>:
void MEM_savePass(uint8 *a_pass) {
    31c0:	0f 93       	push	r16
    31c2:	1f 93       	push	r17
    31c4:	df 93       	push	r29
    31c6:	cf 93       	push	r28
    31c8:	cd b7       	in	r28, 0x3d	; 61
    31ca:	de b7       	in	r29, 0x3e	; 62
    31cc:	61 97       	sbiw	r28, 0x11	; 17
    31ce:	0f b6       	in	r0, 0x3f	; 63
    31d0:	f8 94       	cli
    31d2:	de bf       	out	0x3e, r29	; 62
    31d4:	0f be       	out	0x3f, r0	; 63
    31d6:	cd bf       	out	0x3d, r28	; 61
    31d8:	99 8b       	std	Y+17, r25	; 0x11
    31da:	88 8b       	std	Y+16, r24	; 0x10

	for (uint8 i = 0; i < 5; i++) {
    31dc:	1f 86       	std	Y+15, r1	; 0x0f
    31de:	8a c0       	rjmp	.+276    	; 0x32f4 <MEM_savePass+0x134>
		EEPROM_writeByte(0xf + i,Encrypt(a_pass[i]));
    31e0:	8f 85       	ldd	r24, Y+15	; 0x0f
    31e2:	88 2f       	mov	r24, r24
    31e4:	90 e0       	ldi	r25, 0x00	; 0
    31e6:	0f 96       	adiw	r24, 0x0f	; 15
    31e8:	8c 01       	movw	r16, r24
    31ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    31ec:	28 2f       	mov	r18, r24
    31ee:	30 e0       	ldi	r19, 0x00	; 0
    31f0:	88 89       	ldd	r24, Y+16	; 0x10
    31f2:	99 89       	ldd	r25, Y+17	; 0x11
    31f4:	fc 01       	movw	r30, r24
    31f6:	e2 0f       	add	r30, r18
    31f8:	f3 1f       	adc	r31, r19
    31fa:	80 81       	ld	r24, Z
    31fc:	0e 94 35 1a 	call	0x346a	; 0x346a <Encrypt>
    3200:	28 2f       	mov	r18, r24
    3202:	c8 01       	movw	r24, r16
    3204:	62 2f       	mov	r22, r18
    3206:	0e 94 9e 16 	call	0x2d3c	; 0x2d3c <EEPROM_writeByte>
    320a:	80 e0       	ldi	r24, 0x00	; 0
    320c:	90 e0       	ldi	r25, 0x00	; 0
    320e:	a0 e2       	ldi	r26, 0x20	; 32
    3210:	b1 e4       	ldi	r27, 0x41	; 65
    3212:	8b 87       	std	Y+11, r24	; 0x0b
    3214:	9c 87       	std	Y+12, r25	; 0x0c
    3216:	ad 87       	std	Y+13, r26	; 0x0d
    3218:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    321a:	6b 85       	ldd	r22, Y+11	; 0x0b
    321c:	7c 85       	ldd	r23, Y+12	; 0x0c
    321e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3220:	9e 85       	ldd	r25, Y+14	; 0x0e
    3222:	20 e0       	ldi	r18, 0x00	; 0
    3224:	30 e0       	ldi	r19, 0x00	; 0
    3226:	4a ef       	ldi	r20, 0xFA	; 250
    3228:	54 e4       	ldi	r21, 0x44	; 68
    322a:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    322e:	dc 01       	movw	r26, r24
    3230:	cb 01       	movw	r24, r22
    3232:	8f 83       	std	Y+7, r24	; 0x07
    3234:	98 87       	std	Y+8, r25	; 0x08
    3236:	a9 87       	std	Y+9, r26	; 0x09
    3238:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    323a:	6f 81       	ldd	r22, Y+7	; 0x07
    323c:	78 85       	ldd	r23, Y+8	; 0x08
    323e:	89 85       	ldd	r24, Y+9	; 0x09
    3240:	9a 85       	ldd	r25, Y+10	; 0x0a
    3242:	20 e0       	ldi	r18, 0x00	; 0
    3244:	30 e0       	ldi	r19, 0x00	; 0
    3246:	40 e8       	ldi	r20, 0x80	; 128
    3248:	5f e3       	ldi	r21, 0x3F	; 63
    324a:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    324e:	88 23       	and	r24, r24
    3250:	2c f4       	brge	.+10     	; 0x325c <MEM_savePass+0x9c>
		__ticks = 1;
    3252:	81 e0       	ldi	r24, 0x01	; 1
    3254:	90 e0       	ldi	r25, 0x00	; 0
    3256:	9e 83       	std	Y+6, r25	; 0x06
    3258:	8d 83       	std	Y+5, r24	; 0x05
    325a:	3f c0       	rjmp	.+126    	; 0x32da <MEM_savePass+0x11a>
	else if (__tmp > 65535)
    325c:	6f 81       	ldd	r22, Y+7	; 0x07
    325e:	78 85       	ldd	r23, Y+8	; 0x08
    3260:	89 85       	ldd	r24, Y+9	; 0x09
    3262:	9a 85       	ldd	r25, Y+10	; 0x0a
    3264:	20 e0       	ldi	r18, 0x00	; 0
    3266:	3f ef       	ldi	r19, 0xFF	; 255
    3268:	4f e7       	ldi	r20, 0x7F	; 127
    326a:	57 e4       	ldi	r21, 0x47	; 71
    326c:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3270:	18 16       	cp	r1, r24
    3272:	4c f5       	brge	.+82     	; 0x32c6 <MEM_savePass+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3274:	6b 85       	ldd	r22, Y+11	; 0x0b
    3276:	7c 85       	ldd	r23, Y+12	; 0x0c
    3278:	8d 85       	ldd	r24, Y+13	; 0x0d
    327a:	9e 85       	ldd	r25, Y+14	; 0x0e
    327c:	20 e0       	ldi	r18, 0x00	; 0
    327e:	30 e0       	ldi	r19, 0x00	; 0
    3280:	40 e2       	ldi	r20, 0x20	; 32
    3282:	51 e4       	ldi	r21, 0x41	; 65
    3284:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3288:	dc 01       	movw	r26, r24
    328a:	cb 01       	movw	r24, r22
    328c:	bc 01       	movw	r22, r24
    328e:	cd 01       	movw	r24, r26
    3290:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3294:	dc 01       	movw	r26, r24
    3296:	cb 01       	movw	r24, r22
    3298:	9e 83       	std	Y+6, r25	; 0x06
    329a:	8d 83       	std	Y+5, r24	; 0x05
    329c:	0f c0       	rjmp	.+30     	; 0x32bc <MEM_savePass+0xfc>
    329e:	88 ec       	ldi	r24, 0xC8	; 200
    32a0:	90 e0       	ldi	r25, 0x00	; 0
    32a2:	9c 83       	std	Y+4, r25	; 0x04
    32a4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    32a6:	8b 81       	ldd	r24, Y+3	; 0x03
    32a8:	9c 81       	ldd	r25, Y+4	; 0x04
    32aa:	01 97       	sbiw	r24, 0x01	; 1
    32ac:	f1 f7       	brne	.-4      	; 0x32aa <MEM_savePass+0xea>
    32ae:	9c 83       	std	Y+4, r25	; 0x04
    32b0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32b2:	8d 81       	ldd	r24, Y+5	; 0x05
    32b4:	9e 81       	ldd	r25, Y+6	; 0x06
    32b6:	01 97       	sbiw	r24, 0x01	; 1
    32b8:	9e 83       	std	Y+6, r25	; 0x06
    32ba:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32bc:	8d 81       	ldd	r24, Y+5	; 0x05
    32be:	9e 81       	ldd	r25, Y+6	; 0x06
    32c0:	00 97       	sbiw	r24, 0x00	; 0
    32c2:	69 f7       	brne	.-38     	; 0x329e <MEM_savePass+0xde>
    32c4:	14 c0       	rjmp	.+40     	; 0x32ee <MEM_savePass+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32c6:	6f 81       	ldd	r22, Y+7	; 0x07
    32c8:	78 85       	ldd	r23, Y+8	; 0x08
    32ca:	89 85       	ldd	r24, Y+9	; 0x09
    32cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    32ce:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    32d2:	dc 01       	movw	r26, r24
    32d4:	cb 01       	movw	r24, r22
    32d6:	9e 83       	std	Y+6, r25	; 0x06
    32d8:	8d 83       	std	Y+5, r24	; 0x05
    32da:	8d 81       	ldd	r24, Y+5	; 0x05
    32dc:	9e 81       	ldd	r25, Y+6	; 0x06
    32de:	9a 83       	std	Y+2, r25	; 0x02
    32e0:	89 83       	std	Y+1, r24	; 0x01
    32e2:	89 81       	ldd	r24, Y+1	; 0x01
    32e4:	9a 81       	ldd	r25, Y+2	; 0x02
    32e6:	01 97       	sbiw	r24, 0x01	; 1
    32e8:	f1 f7       	brne	.-4      	; 0x32e6 <MEM_savePass+0x126>
    32ea:	9a 83       	std	Y+2, r25	; 0x02
    32ec:	89 83       	std	Y+1, r24	; 0x01
	return Decrypt(byte);

}
void MEM_savePass(uint8 *a_pass) {

	for (uint8 i = 0; i < 5; i++) {
    32ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    32f0:	8f 5f       	subi	r24, 0xFF	; 255
    32f2:	8f 87       	std	Y+15, r24	; 0x0f
    32f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    32f6:	85 30       	cpi	r24, 0x05	; 5
    32f8:	08 f4       	brcc	.+2      	; 0x32fc <MEM_savePass+0x13c>
    32fa:	72 cf       	rjmp	.-284    	; 0x31e0 <MEM_savePass+0x20>
		EEPROM_writeByte(0xf + i,Encrypt(a_pass[i]));
		_delay_ms(10);
	}
}
    32fc:	61 96       	adiw	r28, 0x11	; 17
    32fe:	0f b6       	in	r0, 0x3f	; 63
    3300:	f8 94       	cli
    3302:	de bf       	out	0x3e, r29	; 62
    3304:	0f be       	out	0x3f, r0	; 63
    3306:	cd bf       	out	0x3d, r28	; 61
    3308:	cf 91       	pop	r28
    330a:	df 91       	pop	r29
    330c:	1f 91       	pop	r17
    330e:	0f 91       	pop	r16
    3310:	08 95       	ret

00003312 <OpenDoor>:

void OpenDoor() {
    3312:	df 93       	push	r29
    3314:	cf 93       	push	r28
    3316:	cd b7       	in	r28, 0x3d	; 61
    3318:	de b7       	in	r29, 0x3e	; 62
	DcMotor_OnForTime(ACW, 100, 10);
    331a:	81 e0       	ldi	r24, 0x01	; 1
    331c:	64 e6       	ldi	r22, 0x64	; 100
    331e:	4a e0       	ldi	r20, 0x0A	; 10
    3320:	50 e0       	ldi	r21, 0x00	; 0
    3322:	0e 94 5e 16 	call	0x2cbc	; 0x2cbc <DcMotor_OnForTime>
	UART_sendByte(HMI_OPEN_DOOR);
    3326:	84 e4       	ldi	r24, 0x44	; 68
    3328:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>

}
    332c:	cf 91       	pop	r28
    332e:	df 91       	pop	r29
    3330:	08 95       	ret

00003332 <CloseDoor>:

void CloseDoor() {
    3332:	df 93       	push	r29
    3334:	cf 93       	push	r28
    3336:	cd b7       	in	r28, 0x3d	; 61
    3338:	de b7       	in	r29, 0x3e	; 62
	DcMotor_OnForTime(CW, 100, 10);
    333a:	80 e0       	ldi	r24, 0x00	; 0
    333c:	64 e6       	ldi	r22, 0x64	; 100
    333e:	4a e0       	ldi	r20, 0x0A	; 10
    3340:	50 e0       	ldi	r21, 0x00	; 0
    3342:	0e 94 5e 16 	call	0x2cbc	; 0x2cbc <DcMotor_OnForTime>
	UART_sendByte(HMI_CLOSE_DOOR);
    3346:	84 e6       	ldi	r24, 0x64	; 100
    3348:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>

}
    334c:	cf 91       	pop	r28
    334e:	df 91       	pop	r29
    3350:	08 95       	ret

00003352 <waitForPeople>:

void waitForPeople() {
    3352:	df 93       	push	r29
    3354:	cf 93       	push	r28
    3356:	cd b7       	in	r28, 0x3d	; 61
    3358:	de b7       	in	r29, 0x3e	; 62
    335a:	2e 97       	sbiw	r28, 0x0e	; 14
    335c:	0f b6       	in	r0, 0x3f	; 63
    335e:	f8 94       	cli
    3360:	de bf       	out	0x3e, r29	; 62
    3362:	0f be       	out	0x3f, r0	; 63
    3364:	cd bf       	out	0x3d, r28	; 61
    3366:	80 e0       	ldi	r24, 0x00	; 0
    3368:	90 e0       	ldi	r25, 0x00	; 0
    336a:	aa ef       	ldi	r26, 0xFA	; 250
    336c:	b3 e4       	ldi	r27, 0x43	; 67
    336e:	8b 87       	std	Y+11, r24	; 0x0b
    3370:	9c 87       	std	Y+12, r25	; 0x0c
    3372:	ad 87       	std	Y+13, r26	; 0x0d
    3374:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3376:	6b 85       	ldd	r22, Y+11	; 0x0b
    3378:	7c 85       	ldd	r23, Y+12	; 0x0c
    337a:	8d 85       	ldd	r24, Y+13	; 0x0d
    337c:	9e 85       	ldd	r25, Y+14	; 0x0e
    337e:	20 e0       	ldi	r18, 0x00	; 0
    3380:	30 e0       	ldi	r19, 0x00	; 0
    3382:	4a ef       	ldi	r20, 0xFA	; 250
    3384:	54 e4       	ldi	r21, 0x44	; 68
    3386:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    338a:	dc 01       	movw	r26, r24
    338c:	cb 01       	movw	r24, r22
    338e:	8f 83       	std	Y+7, r24	; 0x07
    3390:	98 87       	std	Y+8, r25	; 0x08
    3392:	a9 87       	std	Y+9, r26	; 0x09
    3394:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3396:	6f 81       	ldd	r22, Y+7	; 0x07
    3398:	78 85       	ldd	r23, Y+8	; 0x08
    339a:	89 85       	ldd	r24, Y+9	; 0x09
    339c:	9a 85       	ldd	r25, Y+10	; 0x0a
    339e:	20 e0       	ldi	r18, 0x00	; 0
    33a0:	30 e0       	ldi	r19, 0x00	; 0
    33a2:	40 e8       	ldi	r20, 0x80	; 128
    33a4:	5f e3       	ldi	r21, 0x3F	; 63
    33a6:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    33aa:	88 23       	and	r24, r24
    33ac:	2c f4       	brge	.+10     	; 0x33b8 <waitForPeople+0x66>
		__ticks = 1;
    33ae:	81 e0       	ldi	r24, 0x01	; 1
    33b0:	90 e0       	ldi	r25, 0x00	; 0
    33b2:	9e 83       	std	Y+6, r25	; 0x06
    33b4:	8d 83       	std	Y+5, r24	; 0x05
    33b6:	3f c0       	rjmp	.+126    	; 0x3436 <waitForPeople+0xe4>
	else if (__tmp > 65535)
    33b8:	6f 81       	ldd	r22, Y+7	; 0x07
    33ba:	78 85       	ldd	r23, Y+8	; 0x08
    33bc:	89 85       	ldd	r24, Y+9	; 0x09
    33be:	9a 85       	ldd	r25, Y+10	; 0x0a
    33c0:	20 e0       	ldi	r18, 0x00	; 0
    33c2:	3f ef       	ldi	r19, 0xFF	; 255
    33c4:	4f e7       	ldi	r20, 0x7F	; 127
    33c6:	57 e4       	ldi	r21, 0x47	; 71
    33c8:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    33cc:	18 16       	cp	r1, r24
    33ce:	4c f5       	brge	.+82     	; 0x3422 <waitForPeople+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    33d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    33d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    33d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    33d8:	20 e0       	ldi	r18, 0x00	; 0
    33da:	30 e0       	ldi	r19, 0x00	; 0
    33dc:	40 e2       	ldi	r20, 0x20	; 32
    33de:	51 e4       	ldi	r21, 0x41	; 65
    33e0:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    33e4:	dc 01       	movw	r26, r24
    33e6:	cb 01       	movw	r24, r22
    33e8:	bc 01       	movw	r22, r24
    33ea:	cd 01       	movw	r24, r26
    33ec:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    33f0:	dc 01       	movw	r26, r24
    33f2:	cb 01       	movw	r24, r22
    33f4:	9e 83       	std	Y+6, r25	; 0x06
    33f6:	8d 83       	std	Y+5, r24	; 0x05
    33f8:	0f c0       	rjmp	.+30     	; 0x3418 <waitForPeople+0xc6>
    33fa:	88 ec       	ldi	r24, 0xC8	; 200
    33fc:	90 e0       	ldi	r25, 0x00	; 0
    33fe:	9c 83       	std	Y+4, r25	; 0x04
    3400:	8b 83       	std	Y+3, r24	; 0x03
    3402:	8b 81       	ldd	r24, Y+3	; 0x03
    3404:	9c 81       	ldd	r25, Y+4	; 0x04
    3406:	01 97       	sbiw	r24, 0x01	; 1
    3408:	f1 f7       	brne	.-4      	; 0x3406 <waitForPeople+0xb4>
    340a:	9c 83       	std	Y+4, r25	; 0x04
    340c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    340e:	8d 81       	ldd	r24, Y+5	; 0x05
    3410:	9e 81       	ldd	r25, Y+6	; 0x06
    3412:	01 97       	sbiw	r24, 0x01	; 1
    3414:	9e 83       	std	Y+6, r25	; 0x06
    3416:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3418:	8d 81       	ldd	r24, Y+5	; 0x05
    341a:	9e 81       	ldd	r25, Y+6	; 0x06
    341c:	00 97       	sbiw	r24, 0x00	; 0
    341e:	69 f7       	brne	.-38     	; 0x33fa <waitForPeople+0xa8>
    3420:	14 c0       	rjmp	.+40     	; 0x344a <waitForPeople+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3422:	6f 81       	ldd	r22, Y+7	; 0x07
    3424:	78 85       	ldd	r23, Y+8	; 0x08
    3426:	89 85       	ldd	r24, Y+9	; 0x09
    3428:	9a 85       	ldd	r25, Y+10	; 0x0a
    342a:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    342e:	dc 01       	movw	r26, r24
    3430:	cb 01       	movw	r24, r22
    3432:	9e 83       	std	Y+6, r25	; 0x06
    3434:	8d 83       	std	Y+5, r24	; 0x05
    3436:	8d 81       	ldd	r24, Y+5	; 0x05
    3438:	9e 81       	ldd	r25, Y+6	; 0x06
    343a:	9a 83       	std	Y+2, r25	; 0x02
    343c:	89 83       	std	Y+1, r24	; 0x01
    343e:	89 81       	ldd	r24, Y+1	; 0x01
    3440:	9a 81       	ldd	r25, Y+2	; 0x02
    3442:	01 97       	sbiw	r24, 0x01	; 1
    3444:	f1 f7       	brne	.-4      	; 0x3442 <waitForPeople+0xf0>
    3446:	9a 83       	std	Y+2, r25	; 0x02
    3448:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(500);
	while (PIR_read())
    344a:	0e 94 f8 23 	call	0x47f0	; 0x47f0 <PIR_read>
    344e:	88 23       	and	r24, r24
    3450:	e1 f7       	brne	.-8      	; 0x344a <waitForPeople+0xf8>
		;
	UART_sendByte(HMI_PIR);
    3452:	89 e4       	ldi	r24, 0x49	; 73
    3454:	0e 94 9d 14 	call	0x293a	; 0x293a <UART_sendByte>
}
    3458:	2e 96       	adiw	r28, 0x0e	; 14
    345a:	0f b6       	in	r0, 0x3f	; 63
    345c:	f8 94       	cli
    345e:	de bf       	out	0x3e, r29	; 62
    3460:	0f be       	out	0x3f, r0	; 63
    3462:	cd bf       	out	0x3d, r28	; 61
    3464:	cf 91       	pop	r28
    3466:	df 91       	pop	r29
    3468:	08 95       	ret

0000346a <Encrypt>:
static uint8 Encrypt(uint8 a_num) {
    346a:	df 93       	push	r29
    346c:	cf 93       	push	r28
    346e:	00 d0       	rcall	.+0      	; 0x3470 <Encrypt+0x6>
    3470:	00 d0       	rcall	.+0      	; 0x3472 <Encrypt+0x8>
    3472:	cd b7       	in	r28, 0x3d	; 61
    3474:	de b7       	in	r29, 0x3e	; 62
    3476:	89 83       	std	Y+1, r24	; 0x01
	switch (a_num) {
    3478:	89 81       	ldd	r24, Y+1	; 0x01
    347a:	28 2f       	mov	r18, r24
    347c:	30 e0       	ldi	r19, 0x00	; 0
    347e:	3c 83       	std	Y+4, r19	; 0x04
    3480:	2b 83       	std	Y+3, r18	; 0x03
    3482:	8b 81       	ldd	r24, Y+3	; 0x03
    3484:	9c 81       	ldd	r25, Y+4	; 0x04
    3486:	84 30       	cpi	r24, 0x04	; 4
    3488:	91 05       	cpc	r25, r1
    348a:	09 f4       	brne	.+2      	; 0x348e <Encrypt+0x24>
    348c:	4b c0       	rjmp	.+150    	; 0x3524 <Encrypt+0xba>
    348e:	2b 81       	ldd	r18, Y+3	; 0x03
    3490:	3c 81       	ldd	r19, Y+4	; 0x04
    3492:	25 30       	cpi	r18, 0x05	; 5
    3494:	31 05       	cpc	r19, r1
    3496:	d4 f4       	brge	.+52     	; 0x34cc <Encrypt+0x62>
    3498:	8b 81       	ldd	r24, Y+3	; 0x03
    349a:	9c 81       	ldd	r25, Y+4	; 0x04
    349c:	81 30       	cpi	r24, 0x01	; 1
    349e:	91 05       	cpc	r25, r1
    34a0:	c1 f1       	breq	.+112    	; 0x3512 <Encrypt+0xa8>
    34a2:	2b 81       	ldd	r18, Y+3	; 0x03
    34a4:	3c 81       	ldd	r19, Y+4	; 0x04
    34a6:	22 30       	cpi	r18, 0x02	; 2
    34a8:	31 05       	cpc	r19, r1
    34aa:	2c f4       	brge	.+10     	; 0x34b6 <Encrypt+0x4c>
    34ac:	8b 81       	ldd	r24, Y+3	; 0x03
    34ae:	9c 81       	ldd	r25, Y+4	; 0x04
    34b0:	00 97       	sbiw	r24, 0x00	; 0
    34b2:	61 f1       	breq	.+88     	; 0x350c <Encrypt+0xa2>
    34b4:	49 c0       	rjmp	.+146    	; 0x3548 <Encrypt+0xde>
    34b6:	2b 81       	ldd	r18, Y+3	; 0x03
    34b8:	3c 81       	ldd	r19, Y+4	; 0x04
    34ba:	22 30       	cpi	r18, 0x02	; 2
    34bc:	31 05       	cpc	r19, r1
    34be:	61 f1       	breq	.+88     	; 0x3518 <Encrypt+0xae>
    34c0:	8b 81       	ldd	r24, Y+3	; 0x03
    34c2:	9c 81       	ldd	r25, Y+4	; 0x04
    34c4:	83 30       	cpi	r24, 0x03	; 3
    34c6:	91 05       	cpc	r25, r1
    34c8:	51 f1       	breq	.+84     	; 0x351e <Encrypt+0xb4>
    34ca:	3e c0       	rjmp	.+124    	; 0x3548 <Encrypt+0xde>
    34cc:	2b 81       	ldd	r18, Y+3	; 0x03
    34ce:	3c 81       	ldd	r19, Y+4	; 0x04
    34d0:	27 30       	cpi	r18, 0x07	; 7
    34d2:	31 05       	cpc	r19, r1
    34d4:	81 f1       	breq	.+96     	; 0x3536 <Encrypt+0xcc>
    34d6:	8b 81       	ldd	r24, Y+3	; 0x03
    34d8:	9c 81       	ldd	r25, Y+4	; 0x04
    34da:	88 30       	cpi	r24, 0x08	; 8
    34dc:	91 05       	cpc	r25, r1
    34de:	5c f4       	brge	.+22     	; 0x34f6 <Encrypt+0x8c>
    34e0:	2b 81       	ldd	r18, Y+3	; 0x03
    34e2:	3c 81       	ldd	r19, Y+4	; 0x04
    34e4:	25 30       	cpi	r18, 0x05	; 5
    34e6:	31 05       	cpc	r19, r1
    34e8:	01 f1       	breq	.+64     	; 0x352a <Encrypt+0xc0>
    34ea:	8b 81       	ldd	r24, Y+3	; 0x03
    34ec:	9c 81       	ldd	r25, Y+4	; 0x04
    34ee:	86 30       	cpi	r24, 0x06	; 6
    34f0:	91 05       	cpc	r25, r1
    34f2:	f1 f0       	breq	.+60     	; 0x3530 <Encrypt+0xc6>
    34f4:	29 c0       	rjmp	.+82     	; 0x3548 <Encrypt+0xde>
    34f6:	2b 81       	ldd	r18, Y+3	; 0x03
    34f8:	3c 81       	ldd	r19, Y+4	; 0x04
    34fa:	28 30       	cpi	r18, 0x08	; 8
    34fc:	31 05       	cpc	r19, r1
    34fe:	f1 f0       	breq	.+60     	; 0x353c <Encrypt+0xd2>
    3500:	8b 81       	ldd	r24, Y+3	; 0x03
    3502:	9c 81       	ldd	r25, Y+4	; 0x04
    3504:	89 30       	cpi	r24, 0x09	; 9
    3506:	91 05       	cpc	r25, r1
    3508:	e1 f0       	breq	.+56     	; 0x3542 <Encrypt+0xd8>
    350a:	1e c0       	rjmp	.+60     	; 0x3548 <Encrypt+0xde>
	case 0:
		return '%';
    350c:	95 e2       	ldi	r25, 0x25	; 37
    350e:	9a 83       	std	Y+2, r25	; 0x02
    3510:	1d c0       	rjmp	.+58     	; 0x354c <Encrypt+0xe2>
		break;
	case 1:
		return '*';
    3512:	2a e2       	ldi	r18, 0x2A	; 42
    3514:	2a 83       	std	Y+2, r18	; 0x02
    3516:	1a c0       	rjmp	.+52     	; 0x354c <Encrypt+0xe2>
		break;
	case 2:
		return 'd';
    3518:	34 e6       	ldi	r19, 0x64	; 100
    351a:	3a 83       	std	Y+2, r19	; 0x02
    351c:	17 c0       	rjmp	.+46     	; 0x354c <Encrypt+0xe2>
		break;
	case 3:
		return '$';
    351e:	84 e2       	ldi	r24, 0x24	; 36
    3520:	8a 83       	std	Y+2, r24	; 0x02
    3522:	14 c0       	rjmp	.+40     	; 0x354c <Encrypt+0xe2>
		break;
	case 4:
		return ';';
    3524:	9b e3       	ldi	r25, 0x3B	; 59
    3526:	9a 83       	std	Y+2, r25	; 0x02
    3528:	11 c0       	rjmp	.+34     	; 0x354c <Encrypt+0xe2>
		break;
	case 5:
		return 'M';
    352a:	2d e4       	ldi	r18, 0x4D	; 77
    352c:	2a 83       	std	Y+2, r18	; 0x02
    352e:	0e c0       	rjmp	.+28     	; 0x354c <Encrypt+0xe2>
		break;
	case 6:
		return 'b';
    3530:	32 e6       	ldi	r19, 0x62	; 98
    3532:	3a 83       	std	Y+2, r19	; 0x02
    3534:	0b c0       	rjmp	.+22     	; 0x354c <Encrypt+0xe2>
		break;
	case 7:
		return 'f';
    3536:	86 e6       	ldi	r24, 0x66	; 102
    3538:	8a 83       	std	Y+2, r24	; 0x02
    353a:	08 c0       	rjmp	.+16     	; 0x354c <Encrypt+0xe2>
		break;
	case 8:
		return ']';
    353c:	9d e5       	ldi	r25, 0x5D	; 93
    353e:	9a 83       	std	Y+2, r25	; 0x02
    3540:	05 c0       	rjmp	.+10     	; 0x354c <Encrypt+0xe2>
		break;
	case 9:
		return '&';
    3542:	26 e2       	ldi	r18, 0x26	; 38
    3544:	2a 83       	std	Y+2, r18	; 0x02
    3546:	02 c0       	rjmp	.+4      	; 0x354c <Encrypt+0xe2>
	default:
		return a_num;
    3548:	39 81       	ldd	r19, Y+1	; 0x01
    354a:	3a 83       	std	Y+2, r19	; 0x02
    354c:	8a 81       	ldd	r24, Y+2	; 0x02
		break;
	};
}
    354e:	0f 90       	pop	r0
    3550:	0f 90       	pop	r0
    3552:	0f 90       	pop	r0
    3554:	0f 90       	pop	r0
    3556:	cf 91       	pop	r28
    3558:	df 91       	pop	r29
    355a:	08 95       	ret

0000355c <Decrypt>:
static uint8 Decrypt(uint8 a_num) {
    355c:	df 93       	push	r29
    355e:	cf 93       	push	r28
    3560:	00 d0       	rcall	.+0      	; 0x3562 <Decrypt+0x6>
    3562:	00 d0       	rcall	.+0      	; 0x3564 <Decrypt+0x8>
    3564:	cd b7       	in	r28, 0x3d	; 61
    3566:	de b7       	in	r29, 0x3e	; 62
    3568:	89 83       	std	Y+1, r24	; 0x01
	switch (a_num) {
    356a:	89 81       	ldd	r24, Y+1	; 0x01
    356c:	28 2f       	mov	r18, r24
    356e:	30 e0       	ldi	r19, 0x00	; 0
    3570:	3c 83       	std	Y+4, r19	; 0x04
    3572:	2b 83       	std	Y+3, r18	; 0x03
    3574:	8b 81       	ldd	r24, Y+3	; 0x03
    3576:	9c 81       	ldd	r25, Y+4	; 0x04
    3578:	8d 34       	cpi	r24, 0x4D	; 77
    357a:	91 05       	cpc	r25, r1
    357c:	09 f4       	brne	.+2      	; 0x3580 <Decrypt+0x24>
    357e:	4f c0       	rjmp	.+158    	; 0x361e <Decrypt+0xc2>
    3580:	2b 81       	ldd	r18, Y+3	; 0x03
    3582:	3c 81       	ldd	r19, Y+4	; 0x04
    3584:	2e 34       	cpi	r18, 0x4E	; 78
    3586:	31 05       	cpc	r19, r1
    3588:	0c f5       	brge	.+66     	; 0x35cc <Decrypt+0x70>
    358a:	8b 81       	ldd	r24, Y+3	; 0x03
    358c:	9c 81       	ldd	r25, Y+4	; 0x04
    358e:	86 32       	cpi	r24, 0x26	; 38
    3590:	91 05       	cpc	r25, r1
    3592:	09 f4       	brne	.+2      	; 0x3596 <Decrypt+0x3a>
    3594:	50 c0       	rjmp	.+160    	; 0x3636 <Decrypt+0xda>
    3596:	2b 81       	ldd	r18, Y+3	; 0x03
    3598:	3c 81       	ldd	r19, Y+4	; 0x04
    359a:	27 32       	cpi	r18, 0x27	; 39
    359c:	31 05       	cpc	r19, r1
    359e:	5c f4       	brge	.+22     	; 0x35b6 <Decrypt+0x5a>
    35a0:	8b 81       	ldd	r24, Y+3	; 0x03
    35a2:	9c 81       	ldd	r25, Y+4	; 0x04
    35a4:	84 32       	cpi	r24, 0x24	; 36
    35a6:	91 05       	cpc	r25, r1
    35a8:	a1 f1       	breq	.+104    	; 0x3612 <Decrypt+0xb6>
    35aa:	2b 81       	ldd	r18, Y+3	; 0x03
    35ac:	3c 81       	ldd	r19, Y+4	; 0x04
    35ae:	25 32       	cpi	r18, 0x25	; 37
    35b0:	31 05       	cpc	r19, r1
    35b2:	39 f1       	breq	.+78     	; 0x3602 <Decrypt+0xa6>
    35b4:	43 c0       	rjmp	.+134    	; 0x363c <Decrypt+0xe0>
    35b6:	8b 81       	ldd	r24, Y+3	; 0x03
    35b8:	9c 81       	ldd	r25, Y+4	; 0x04
    35ba:	8a 32       	cpi	r24, 0x2A	; 42
    35bc:	91 05       	cpc	r25, r1
    35be:	19 f1       	breq	.+70     	; 0x3606 <Decrypt+0xaa>
    35c0:	2b 81       	ldd	r18, Y+3	; 0x03
    35c2:	3c 81       	ldd	r19, Y+4	; 0x04
    35c4:	2b 33       	cpi	r18, 0x3B	; 59
    35c6:	31 05       	cpc	r19, r1
    35c8:	39 f1       	breq	.+78     	; 0x3618 <Decrypt+0xbc>
    35ca:	38 c0       	rjmp	.+112    	; 0x363c <Decrypt+0xe0>
    35cc:	8b 81       	ldd	r24, Y+3	; 0x03
    35ce:	9c 81       	ldd	r25, Y+4	; 0x04
    35d0:	84 36       	cpi	r24, 0x64	; 100
    35d2:	91 05       	cpc	r25, r1
    35d4:	d9 f0       	breq	.+54     	; 0x360c <Decrypt+0xb0>
    35d6:	2b 81       	ldd	r18, Y+3	; 0x03
    35d8:	3c 81       	ldd	r19, Y+4	; 0x04
    35da:	25 36       	cpi	r18, 0x65	; 101
    35dc:	31 05       	cpc	r19, r1
    35de:	5c f4       	brge	.+22     	; 0x35f6 <Decrypt+0x9a>
    35e0:	8b 81       	ldd	r24, Y+3	; 0x03
    35e2:	9c 81       	ldd	r25, Y+4	; 0x04
    35e4:	8d 35       	cpi	r24, 0x5D	; 93
    35e6:	91 05       	cpc	r25, r1
    35e8:	19 f1       	breq	.+70     	; 0x3630 <Decrypt+0xd4>
    35ea:	2b 81       	ldd	r18, Y+3	; 0x03
    35ec:	3c 81       	ldd	r19, Y+4	; 0x04
    35ee:	22 36       	cpi	r18, 0x62	; 98
    35f0:	31 05       	cpc	r19, r1
    35f2:	c1 f0       	breq	.+48     	; 0x3624 <Decrypt+0xc8>
    35f4:	23 c0       	rjmp	.+70     	; 0x363c <Decrypt+0xe0>
    35f6:	8b 81       	ldd	r24, Y+3	; 0x03
    35f8:	9c 81       	ldd	r25, Y+4	; 0x04
    35fa:	86 36       	cpi	r24, 0x66	; 102
    35fc:	91 05       	cpc	r25, r1
    35fe:	a9 f0       	breq	.+42     	; 0x362a <Decrypt+0xce>
    3600:	1d c0       	rjmp	.+58     	; 0x363c <Decrypt+0xe0>
	case '%':
		return 0;
    3602:	1a 82       	std	Y+2, r1	; 0x02
    3604:	1d c0       	rjmp	.+58     	; 0x3640 <Decrypt+0xe4>
		break;
	case '*':
		return 1;
    3606:	91 e0       	ldi	r25, 0x01	; 1
    3608:	9a 83       	std	Y+2, r25	; 0x02
    360a:	1a c0       	rjmp	.+52     	; 0x3640 <Decrypt+0xe4>
		break;
	case 'd':
		return 2;
    360c:	22 e0       	ldi	r18, 0x02	; 2
    360e:	2a 83       	std	Y+2, r18	; 0x02
    3610:	17 c0       	rjmp	.+46     	; 0x3640 <Decrypt+0xe4>
		break;
	case '$':
		return 3;
    3612:	33 e0       	ldi	r19, 0x03	; 3
    3614:	3a 83       	std	Y+2, r19	; 0x02
    3616:	14 c0       	rjmp	.+40     	; 0x3640 <Decrypt+0xe4>
		break;
	case ';':
		return 4;
    3618:	84 e0       	ldi	r24, 0x04	; 4
    361a:	8a 83       	std	Y+2, r24	; 0x02
    361c:	11 c0       	rjmp	.+34     	; 0x3640 <Decrypt+0xe4>
		break;
	case 'M':
		return 5;
    361e:	95 e0       	ldi	r25, 0x05	; 5
    3620:	9a 83       	std	Y+2, r25	; 0x02
    3622:	0e c0       	rjmp	.+28     	; 0x3640 <Decrypt+0xe4>
		break;
	case 'b':
		return 6;
    3624:	26 e0       	ldi	r18, 0x06	; 6
    3626:	2a 83       	std	Y+2, r18	; 0x02
    3628:	0b c0       	rjmp	.+22     	; 0x3640 <Decrypt+0xe4>
		break;
	case 'f':
		return 7;
    362a:	37 e0       	ldi	r19, 0x07	; 7
    362c:	3a 83       	std	Y+2, r19	; 0x02
    362e:	08 c0       	rjmp	.+16     	; 0x3640 <Decrypt+0xe4>
		break;
	case ']':
		return 8;
    3630:	88 e0       	ldi	r24, 0x08	; 8
    3632:	8a 83       	std	Y+2, r24	; 0x02
    3634:	05 c0       	rjmp	.+10     	; 0x3640 <Decrypt+0xe4>
		break;
	case '&':
		return 9;
    3636:	99 e0       	ldi	r25, 0x09	; 9
    3638:	9a 83       	std	Y+2, r25	; 0x02
    363a:	02 c0       	rjmp	.+4      	; 0x3640 <Decrypt+0xe4>
	default:
		return a_num;
    363c:	29 81       	ldd	r18, Y+1	; 0x01
    363e:	2a 83       	std	Y+2, r18	; 0x02
    3640:	8a 81       	ldd	r24, Y+2	; 0x02
		break;
	};
}
    3642:	0f 90       	pop	r0
    3644:	0f 90       	pop	r0
    3646:	0f 90       	pop	r0
    3648:	0f 90       	pop	r0
    364a:	cf 91       	pop	r28
    364c:	df 91       	pop	r29
    364e:	08 95       	ret

00003650 <LCD_sendCommand>:
 * This function sends a command to the LCD to perform specific operations
 * such as clearing the screen, setting display modes, or moving the cursor.
 *
 * @param a_lcdCommand The command to be sent to the LCD (e.g., LCD_CLEAR_SCREEN_COMMAND).
 */
void LCD_sendCommand(uint8 a_lcdCommand) {
    3650:	0f 93       	push	r16
    3652:	1f 93       	push	r17
    3654:	df 93       	push	r29
    3656:	cf 93       	push	r28
    3658:	cd b7       	in	r28, 0x3d	; 61
    365a:	de b7       	in	r29, 0x3e	; 62
    365c:	c1 56       	subi	r28, 0x61	; 97
    365e:	d0 40       	sbci	r29, 0x00	; 0
    3660:	0f b6       	in	r0, 0x3f	; 63
    3662:	f8 94       	cli
    3664:	de bf       	out	0x3e, r29	; 62
    3666:	0f be       	out	0x3f, r0	; 63
    3668:	cd bf       	out	0x3d, r28	; 61
    366a:	fe 01       	movw	r30, r28
    366c:	ef 59       	subi	r30, 0x9F	; 159
    366e:	ff 4f       	sbci	r31, 0xFF	; 255
    3670:	80 83       	st	Z, r24
	GPIO_ARR_setPinState(LCD_RS, LOW); /* Set RS to 0 for command mode */
    3672:	88 e0       	ldi	r24, 0x08	; 8
    3674:	60 e0       	ldi	r22, 0x00	; 0
    3676:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
    367a:	fe 01       	movw	r30, r28
    367c:	e3 5a       	subi	r30, 0xA3	; 163
    367e:	ff 4f       	sbci	r31, 0xFF	; 255
    3680:	80 e0       	ldi	r24, 0x00	; 0
    3682:	90 e0       	ldi	r25, 0x00	; 0
    3684:	a0 e8       	ldi	r26, 0x80	; 128
    3686:	bf e3       	ldi	r27, 0x3F	; 63
    3688:	80 83       	st	Z, r24
    368a:	91 83       	std	Z+1, r25	; 0x01
    368c:	a2 83       	std	Z+2, r26	; 0x02
    368e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3690:	8e 01       	movw	r16, r28
    3692:	07 5a       	subi	r16, 0xA7	; 167
    3694:	1f 4f       	sbci	r17, 0xFF	; 255
    3696:	fe 01       	movw	r30, r28
    3698:	e3 5a       	subi	r30, 0xA3	; 163
    369a:	ff 4f       	sbci	r31, 0xFF	; 255
    369c:	60 81       	ld	r22, Z
    369e:	71 81       	ldd	r23, Z+1	; 0x01
    36a0:	82 81       	ldd	r24, Z+2	; 0x02
    36a2:	93 81       	ldd	r25, Z+3	; 0x03
    36a4:	2b ea       	ldi	r18, 0xAB	; 171
    36a6:	3a ea       	ldi	r19, 0xAA	; 170
    36a8:	4a e2       	ldi	r20, 0x2A	; 42
    36aa:	50 e4       	ldi	r21, 0x40	; 64
    36ac:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    36b0:	dc 01       	movw	r26, r24
    36b2:	cb 01       	movw	r24, r22
    36b4:	f8 01       	movw	r30, r16
    36b6:	80 83       	st	Z, r24
    36b8:	91 83       	std	Z+1, r25	; 0x01
    36ba:	a2 83       	std	Z+2, r26	; 0x02
    36bc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    36be:	fe 01       	movw	r30, r28
    36c0:	e7 5a       	subi	r30, 0xA7	; 167
    36c2:	ff 4f       	sbci	r31, 0xFF	; 255
    36c4:	60 81       	ld	r22, Z
    36c6:	71 81       	ldd	r23, Z+1	; 0x01
    36c8:	82 81       	ldd	r24, Z+2	; 0x02
    36ca:	93 81       	ldd	r25, Z+3	; 0x03
    36cc:	20 e0       	ldi	r18, 0x00	; 0
    36ce:	30 e0       	ldi	r19, 0x00	; 0
    36d0:	40 e8       	ldi	r20, 0x80	; 128
    36d2:	5f e3       	ldi	r21, 0x3F	; 63
    36d4:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    36d8:	88 23       	and	r24, r24
    36da:	34 f4       	brge	.+12     	; 0x36e8 <LCD_sendCommand+0x98>
		__ticks = 1;
    36dc:	fe 01       	movw	r30, r28
    36de:	e8 5a       	subi	r30, 0xA8	; 168
    36e0:	ff 4f       	sbci	r31, 0xFF	; 255
    36e2:	81 e0       	ldi	r24, 0x01	; 1
    36e4:	80 83       	st	Z, r24
    36e6:	e0 c0       	rjmp	.+448    	; 0x38a8 <LCD_sendCommand+0x258>
	else if (__tmp > 255)
    36e8:	fe 01       	movw	r30, r28
    36ea:	e7 5a       	subi	r30, 0xA7	; 167
    36ec:	ff 4f       	sbci	r31, 0xFF	; 255
    36ee:	60 81       	ld	r22, Z
    36f0:	71 81       	ldd	r23, Z+1	; 0x01
    36f2:	82 81       	ldd	r24, Z+2	; 0x02
    36f4:	93 81       	ldd	r25, Z+3	; 0x03
    36f6:	20 e0       	ldi	r18, 0x00	; 0
    36f8:	30 e0       	ldi	r19, 0x00	; 0
    36fa:	4f e7       	ldi	r20, 0x7F	; 127
    36fc:	53 e4       	ldi	r21, 0x43	; 67
    36fe:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3702:	18 16       	cp	r1, r24
    3704:	0c f0       	brlt	.+2      	; 0x3708 <LCD_sendCommand+0xb8>
    3706:	c0 c0       	rjmp	.+384    	; 0x3888 <LCD_sendCommand+0x238>
	{
		_delay_ms(__us / 1000.0);
    3708:	fe 01       	movw	r30, r28
    370a:	e3 5a       	subi	r30, 0xA3	; 163
    370c:	ff 4f       	sbci	r31, 0xFF	; 255
    370e:	60 81       	ld	r22, Z
    3710:	71 81       	ldd	r23, Z+1	; 0x01
    3712:	82 81       	ldd	r24, Z+2	; 0x02
    3714:	93 81       	ldd	r25, Z+3	; 0x03
    3716:	20 e0       	ldi	r18, 0x00	; 0
    3718:	30 e0       	ldi	r19, 0x00	; 0
    371a:	4a e7       	ldi	r20, 0x7A	; 122
    371c:	54 e4       	ldi	r21, 0x44	; 68
    371e:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    3722:	dc 01       	movw	r26, r24
    3724:	cb 01       	movw	r24, r22
    3726:	fe 01       	movw	r30, r28
    3728:	ec 5a       	subi	r30, 0xAC	; 172
    372a:	ff 4f       	sbci	r31, 0xFF	; 255
    372c:	80 83       	st	Z, r24
    372e:	91 83       	std	Z+1, r25	; 0x01
    3730:	a2 83       	std	Z+2, r26	; 0x02
    3732:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3734:	8e 01       	movw	r16, r28
    3736:	00 5b       	subi	r16, 0xB0	; 176
    3738:	1f 4f       	sbci	r17, 0xFF	; 255
    373a:	fe 01       	movw	r30, r28
    373c:	ec 5a       	subi	r30, 0xAC	; 172
    373e:	ff 4f       	sbci	r31, 0xFF	; 255
    3740:	60 81       	ld	r22, Z
    3742:	71 81       	ldd	r23, Z+1	; 0x01
    3744:	82 81       	ldd	r24, Z+2	; 0x02
    3746:	93 81       	ldd	r25, Z+3	; 0x03
    3748:	20 e0       	ldi	r18, 0x00	; 0
    374a:	30 e0       	ldi	r19, 0x00	; 0
    374c:	4a ef       	ldi	r20, 0xFA	; 250
    374e:	54 e4       	ldi	r21, 0x44	; 68
    3750:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3754:	dc 01       	movw	r26, r24
    3756:	cb 01       	movw	r24, r22
    3758:	f8 01       	movw	r30, r16
    375a:	80 83       	st	Z, r24
    375c:	91 83       	std	Z+1, r25	; 0x01
    375e:	a2 83       	std	Z+2, r26	; 0x02
    3760:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3762:	fe 01       	movw	r30, r28
    3764:	e0 5b       	subi	r30, 0xB0	; 176
    3766:	ff 4f       	sbci	r31, 0xFF	; 255
    3768:	60 81       	ld	r22, Z
    376a:	71 81       	ldd	r23, Z+1	; 0x01
    376c:	82 81       	ldd	r24, Z+2	; 0x02
    376e:	93 81       	ldd	r25, Z+3	; 0x03
    3770:	20 e0       	ldi	r18, 0x00	; 0
    3772:	30 e0       	ldi	r19, 0x00	; 0
    3774:	40 e8       	ldi	r20, 0x80	; 128
    3776:	5f e3       	ldi	r21, 0x3F	; 63
    3778:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    377c:	88 23       	and	r24, r24
    377e:	44 f4       	brge	.+16     	; 0x3790 <LCD_sendCommand+0x140>
		__ticks = 1;
    3780:	fe 01       	movw	r30, r28
    3782:	e2 5b       	subi	r30, 0xB2	; 178
    3784:	ff 4f       	sbci	r31, 0xFF	; 255
    3786:	81 e0       	ldi	r24, 0x01	; 1
    3788:	90 e0       	ldi	r25, 0x00	; 0
    378a:	91 83       	std	Z+1, r25	; 0x01
    378c:	80 83       	st	Z, r24
    378e:	64 c0       	rjmp	.+200    	; 0x3858 <LCD_sendCommand+0x208>
	else if (__tmp > 65535)
    3790:	fe 01       	movw	r30, r28
    3792:	e0 5b       	subi	r30, 0xB0	; 176
    3794:	ff 4f       	sbci	r31, 0xFF	; 255
    3796:	60 81       	ld	r22, Z
    3798:	71 81       	ldd	r23, Z+1	; 0x01
    379a:	82 81       	ldd	r24, Z+2	; 0x02
    379c:	93 81       	ldd	r25, Z+3	; 0x03
    379e:	20 e0       	ldi	r18, 0x00	; 0
    37a0:	3f ef       	ldi	r19, 0xFF	; 255
    37a2:	4f e7       	ldi	r20, 0x7F	; 127
    37a4:	57 e4       	ldi	r21, 0x47	; 71
    37a6:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    37aa:	18 16       	cp	r1, r24
    37ac:	0c f0       	brlt	.+2      	; 0x37b0 <LCD_sendCommand+0x160>
    37ae:	43 c0       	rjmp	.+134    	; 0x3836 <LCD_sendCommand+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    37b0:	fe 01       	movw	r30, r28
    37b2:	ec 5a       	subi	r30, 0xAC	; 172
    37b4:	ff 4f       	sbci	r31, 0xFF	; 255
    37b6:	60 81       	ld	r22, Z
    37b8:	71 81       	ldd	r23, Z+1	; 0x01
    37ba:	82 81       	ldd	r24, Z+2	; 0x02
    37bc:	93 81       	ldd	r25, Z+3	; 0x03
    37be:	20 e0       	ldi	r18, 0x00	; 0
    37c0:	30 e0       	ldi	r19, 0x00	; 0
    37c2:	40 e2       	ldi	r20, 0x20	; 32
    37c4:	51 e4       	ldi	r21, 0x41	; 65
    37c6:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    37ca:	dc 01       	movw	r26, r24
    37cc:	cb 01       	movw	r24, r22
    37ce:	8e 01       	movw	r16, r28
    37d0:	02 5b       	subi	r16, 0xB2	; 178
    37d2:	1f 4f       	sbci	r17, 0xFF	; 255
    37d4:	bc 01       	movw	r22, r24
    37d6:	cd 01       	movw	r24, r26
    37d8:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    37dc:	dc 01       	movw	r26, r24
    37de:	cb 01       	movw	r24, r22
    37e0:	f8 01       	movw	r30, r16
    37e2:	91 83       	std	Z+1, r25	; 0x01
    37e4:	80 83       	st	Z, r24
    37e6:	1f c0       	rjmp	.+62     	; 0x3826 <LCD_sendCommand+0x1d6>
    37e8:	fe 01       	movw	r30, r28
    37ea:	e4 5b       	subi	r30, 0xB4	; 180
    37ec:	ff 4f       	sbci	r31, 0xFF	; 255
    37ee:	88 ec       	ldi	r24, 0xC8	; 200
    37f0:	90 e0       	ldi	r25, 0x00	; 0
    37f2:	91 83       	std	Z+1, r25	; 0x01
    37f4:	80 83       	st	Z, r24
    37f6:	fe 01       	movw	r30, r28
    37f8:	e4 5b       	subi	r30, 0xB4	; 180
    37fa:	ff 4f       	sbci	r31, 0xFF	; 255
    37fc:	80 81       	ld	r24, Z
    37fe:	91 81       	ldd	r25, Z+1	; 0x01
    3800:	01 97       	sbiw	r24, 0x01	; 1
    3802:	f1 f7       	brne	.-4      	; 0x3800 <LCD_sendCommand+0x1b0>
    3804:	fe 01       	movw	r30, r28
    3806:	e4 5b       	subi	r30, 0xB4	; 180
    3808:	ff 4f       	sbci	r31, 0xFF	; 255
    380a:	91 83       	std	Z+1, r25	; 0x01
    380c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    380e:	de 01       	movw	r26, r28
    3810:	a2 5b       	subi	r26, 0xB2	; 178
    3812:	bf 4f       	sbci	r27, 0xFF	; 255
    3814:	fe 01       	movw	r30, r28
    3816:	e2 5b       	subi	r30, 0xB2	; 178
    3818:	ff 4f       	sbci	r31, 0xFF	; 255
    381a:	80 81       	ld	r24, Z
    381c:	91 81       	ldd	r25, Z+1	; 0x01
    381e:	01 97       	sbiw	r24, 0x01	; 1
    3820:	11 96       	adiw	r26, 0x01	; 1
    3822:	9c 93       	st	X, r25
    3824:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3826:	fe 01       	movw	r30, r28
    3828:	e2 5b       	subi	r30, 0xB2	; 178
    382a:	ff 4f       	sbci	r31, 0xFF	; 255
    382c:	80 81       	ld	r24, Z
    382e:	91 81       	ldd	r25, Z+1	; 0x01
    3830:	00 97       	sbiw	r24, 0x00	; 0
    3832:	d1 f6       	brne	.-76     	; 0x37e8 <LCD_sendCommand+0x198>
    3834:	4b c0       	rjmp	.+150    	; 0x38cc <LCD_sendCommand+0x27c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3836:	8e 01       	movw	r16, r28
    3838:	02 5b       	subi	r16, 0xB2	; 178
    383a:	1f 4f       	sbci	r17, 0xFF	; 255
    383c:	fe 01       	movw	r30, r28
    383e:	e0 5b       	subi	r30, 0xB0	; 176
    3840:	ff 4f       	sbci	r31, 0xFF	; 255
    3842:	60 81       	ld	r22, Z
    3844:	71 81       	ldd	r23, Z+1	; 0x01
    3846:	82 81       	ldd	r24, Z+2	; 0x02
    3848:	93 81       	ldd	r25, Z+3	; 0x03
    384a:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    384e:	dc 01       	movw	r26, r24
    3850:	cb 01       	movw	r24, r22
    3852:	f8 01       	movw	r30, r16
    3854:	91 83       	std	Z+1, r25	; 0x01
    3856:	80 83       	st	Z, r24
    3858:	de 01       	movw	r26, r28
    385a:	a6 5b       	subi	r26, 0xB6	; 182
    385c:	bf 4f       	sbci	r27, 0xFF	; 255
    385e:	fe 01       	movw	r30, r28
    3860:	e2 5b       	subi	r30, 0xB2	; 178
    3862:	ff 4f       	sbci	r31, 0xFF	; 255
    3864:	80 81       	ld	r24, Z
    3866:	91 81       	ldd	r25, Z+1	; 0x01
    3868:	11 96       	adiw	r26, 0x01	; 1
    386a:	9c 93       	st	X, r25
    386c:	8e 93       	st	-X, r24
    386e:	fe 01       	movw	r30, r28
    3870:	e6 5b       	subi	r30, 0xB6	; 182
    3872:	ff 4f       	sbci	r31, 0xFF	; 255
    3874:	80 81       	ld	r24, Z
    3876:	91 81       	ldd	r25, Z+1	; 0x01
    3878:	01 97       	sbiw	r24, 0x01	; 1
    387a:	f1 f7       	brne	.-4      	; 0x3878 <LCD_sendCommand+0x228>
    387c:	fe 01       	movw	r30, r28
    387e:	e6 5b       	subi	r30, 0xB6	; 182
    3880:	ff 4f       	sbci	r31, 0xFF	; 255
    3882:	91 83       	std	Z+1, r25	; 0x01
    3884:	80 83       	st	Z, r24
    3886:	22 c0       	rjmp	.+68     	; 0x38cc <LCD_sendCommand+0x27c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3888:	8e 01       	movw	r16, r28
    388a:	08 5a       	subi	r16, 0xA8	; 168
    388c:	1f 4f       	sbci	r17, 0xFF	; 255
    388e:	fe 01       	movw	r30, r28
    3890:	e7 5a       	subi	r30, 0xA7	; 167
    3892:	ff 4f       	sbci	r31, 0xFF	; 255
    3894:	60 81       	ld	r22, Z
    3896:	71 81       	ldd	r23, Z+1	; 0x01
    3898:	82 81       	ldd	r24, Z+2	; 0x02
    389a:	93 81       	ldd	r25, Z+3	; 0x03
    389c:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    38a0:	dc 01       	movw	r26, r24
    38a2:	cb 01       	movw	r24, r22
    38a4:	f8 01       	movw	r30, r16
    38a6:	80 83       	st	Z, r24
    38a8:	de 01       	movw	r26, r28
    38aa:	a7 5b       	subi	r26, 0xB7	; 183
    38ac:	bf 4f       	sbci	r27, 0xFF	; 255
    38ae:	fe 01       	movw	r30, r28
    38b0:	e8 5a       	subi	r30, 0xA8	; 168
    38b2:	ff 4f       	sbci	r31, 0xFF	; 255
    38b4:	80 81       	ld	r24, Z
    38b6:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    38b8:	fe 01       	movw	r30, r28
    38ba:	e7 5b       	subi	r30, 0xB7	; 183
    38bc:	ff 4f       	sbci	r31, 0xFF	; 255
    38be:	80 81       	ld	r24, Z
    38c0:	8a 95       	dec	r24
    38c2:	f1 f7       	brne	.-4      	; 0x38c0 <LCD_sendCommand+0x270>
    38c4:	fe 01       	movw	r30, r28
    38c6:	e7 5b       	subi	r30, 0xB7	; 183
    38c8:	ff 4f       	sbci	r31, 0xFF	; 255
    38ca:	80 83       	st	Z, r24
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */
	GPIO_ARR_setPinState(LCD_E, HIGH); /* Enable the LCD */
    38cc:	89 e0       	ldi	r24, 0x09	; 9
    38ce:	61 e0       	ldi	r22, 0x01	; 1
    38d0:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
    38d4:	fe 01       	movw	r30, r28
    38d6:	eb 5b       	subi	r30, 0xBB	; 187
    38d8:	ff 4f       	sbci	r31, 0xFF	; 255
    38da:	80 e0       	ldi	r24, 0x00	; 0
    38dc:	90 e0       	ldi	r25, 0x00	; 0
    38de:	a0 e8       	ldi	r26, 0x80	; 128
    38e0:	bf e3       	ldi	r27, 0x3F	; 63
    38e2:	80 83       	st	Z, r24
    38e4:	91 83       	std	Z+1, r25	; 0x01
    38e6:	a2 83       	std	Z+2, r26	; 0x02
    38e8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    38ea:	8e 01       	movw	r16, r28
    38ec:	0f 5b       	subi	r16, 0xBF	; 191
    38ee:	1f 4f       	sbci	r17, 0xFF	; 255
    38f0:	fe 01       	movw	r30, r28
    38f2:	eb 5b       	subi	r30, 0xBB	; 187
    38f4:	ff 4f       	sbci	r31, 0xFF	; 255
    38f6:	60 81       	ld	r22, Z
    38f8:	71 81       	ldd	r23, Z+1	; 0x01
    38fa:	82 81       	ldd	r24, Z+2	; 0x02
    38fc:	93 81       	ldd	r25, Z+3	; 0x03
    38fe:	2b ea       	ldi	r18, 0xAB	; 171
    3900:	3a ea       	ldi	r19, 0xAA	; 170
    3902:	4a e2       	ldi	r20, 0x2A	; 42
    3904:	50 e4       	ldi	r21, 0x40	; 64
    3906:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    390a:	dc 01       	movw	r26, r24
    390c:	cb 01       	movw	r24, r22
    390e:	f8 01       	movw	r30, r16
    3910:	80 83       	st	Z, r24
    3912:	91 83       	std	Z+1, r25	; 0x01
    3914:	a2 83       	std	Z+2, r26	; 0x02
    3916:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3918:	fe 01       	movw	r30, r28
    391a:	ef 5b       	subi	r30, 0xBF	; 191
    391c:	ff 4f       	sbci	r31, 0xFF	; 255
    391e:	60 81       	ld	r22, Z
    3920:	71 81       	ldd	r23, Z+1	; 0x01
    3922:	82 81       	ldd	r24, Z+2	; 0x02
    3924:	93 81       	ldd	r25, Z+3	; 0x03
    3926:	20 e0       	ldi	r18, 0x00	; 0
    3928:	30 e0       	ldi	r19, 0x00	; 0
    392a:	40 e8       	ldi	r20, 0x80	; 128
    392c:	5f e3       	ldi	r21, 0x3F	; 63
    392e:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3932:	88 23       	and	r24, r24
    3934:	34 f4       	brge	.+12     	; 0x3942 <LCD_sendCommand+0x2f2>
		__ticks = 1;
    3936:	81 e0       	ldi	r24, 0x01	; 1
    3938:	fe 01       	movw	r30, r28
    393a:	e0 5c       	subi	r30, 0xC0	; 192
    393c:	ff 4f       	sbci	r31, 0xFF	; 255
    393e:	80 83       	st	Z, r24
    3940:	9d c0       	rjmp	.+314    	; 0x3a7c <LCD_sendCommand+0x42c>
	else if (__tmp > 255)
    3942:	fe 01       	movw	r30, r28
    3944:	ef 5b       	subi	r30, 0xBF	; 191
    3946:	ff 4f       	sbci	r31, 0xFF	; 255
    3948:	60 81       	ld	r22, Z
    394a:	71 81       	ldd	r23, Z+1	; 0x01
    394c:	82 81       	ldd	r24, Z+2	; 0x02
    394e:	93 81       	ldd	r25, Z+3	; 0x03
    3950:	20 e0       	ldi	r18, 0x00	; 0
    3952:	30 e0       	ldi	r19, 0x00	; 0
    3954:	4f e7       	ldi	r20, 0x7F	; 127
    3956:	53 e4       	ldi	r21, 0x43	; 67
    3958:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    395c:	18 16       	cp	r1, r24
    395e:	0c f0       	brlt	.+2      	; 0x3962 <LCD_sendCommand+0x312>
    3960:	7e c0       	rjmp	.+252    	; 0x3a5e <LCD_sendCommand+0x40e>
	{
		_delay_ms(__us / 1000.0);
    3962:	fe 01       	movw	r30, r28
    3964:	eb 5b       	subi	r30, 0xBB	; 187
    3966:	ff 4f       	sbci	r31, 0xFF	; 255
    3968:	60 81       	ld	r22, Z
    396a:	71 81       	ldd	r23, Z+1	; 0x01
    396c:	82 81       	ldd	r24, Z+2	; 0x02
    396e:	93 81       	ldd	r25, Z+3	; 0x03
    3970:	20 e0       	ldi	r18, 0x00	; 0
    3972:	30 e0       	ldi	r19, 0x00	; 0
    3974:	4a e7       	ldi	r20, 0x7A	; 122
    3976:	54 e4       	ldi	r21, 0x44	; 68
    3978:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    397c:	dc 01       	movw	r26, r24
    397e:	cb 01       	movw	r24, r22
    3980:	8c af       	std	Y+60, r24	; 0x3c
    3982:	9d af       	std	Y+61, r25	; 0x3d
    3984:	ae af       	std	Y+62, r26	; 0x3e
    3986:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3988:	6c ad       	ldd	r22, Y+60	; 0x3c
    398a:	7d ad       	ldd	r23, Y+61	; 0x3d
    398c:	8e ad       	ldd	r24, Y+62	; 0x3e
    398e:	9f ad       	ldd	r25, Y+63	; 0x3f
    3990:	20 e0       	ldi	r18, 0x00	; 0
    3992:	30 e0       	ldi	r19, 0x00	; 0
    3994:	4a ef       	ldi	r20, 0xFA	; 250
    3996:	54 e4       	ldi	r21, 0x44	; 68
    3998:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    399c:	dc 01       	movw	r26, r24
    399e:	cb 01       	movw	r24, r22
    39a0:	88 af       	std	Y+56, r24	; 0x38
    39a2:	99 af       	std	Y+57, r25	; 0x39
    39a4:	aa af       	std	Y+58, r26	; 0x3a
    39a6:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    39a8:	68 ad       	ldd	r22, Y+56	; 0x38
    39aa:	79 ad       	ldd	r23, Y+57	; 0x39
    39ac:	8a ad       	ldd	r24, Y+58	; 0x3a
    39ae:	9b ad       	ldd	r25, Y+59	; 0x3b
    39b0:	20 e0       	ldi	r18, 0x00	; 0
    39b2:	30 e0       	ldi	r19, 0x00	; 0
    39b4:	40 e8       	ldi	r20, 0x80	; 128
    39b6:	5f e3       	ldi	r21, 0x3F	; 63
    39b8:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    39bc:	88 23       	and	r24, r24
    39be:	2c f4       	brge	.+10     	; 0x39ca <LCD_sendCommand+0x37a>
		__ticks = 1;
    39c0:	81 e0       	ldi	r24, 0x01	; 1
    39c2:	90 e0       	ldi	r25, 0x00	; 0
    39c4:	9f ab       	std	Y+55, r25	; 0x37
    39c6:	8e ab       	std	Y+54, r24	; 0x36
    39c8:	3f c0       	rjmp	.+126    	; 0x3a48 <LCD_sendCommand+0x3f8>
	else if (__tmp > 65535)
    39ca:	68 ad       	ldd	r22, Y+56	; 0x38
    39cc:	79 ad       	ldd	r23, Y+57	; 0x39
    39ce:	8a ad       	ldd	r24, Y+58	; 0x3a
    39d0:	9b ad       	ldd	r25, Y+59	; 0x3b
    39d2:	20 e0       	ldi	r18, 0x00	; 0
    39d4:	3f ef       	ldi	r19, 0xFF	; 255
    39d6:	4f e7       	ldi	r20, 0x7F	; 127
    39d8:	57 e4       	ldi	r21, 0x47	; 71
    39da:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    39de:	18 16       	cp	r1, r24
    39e0:	4c f5       	brge	.+82     	; 0x3a34 <LCD_sendCommand+0x3e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39e2:	6c ad       	ldd	r22, Y+60	; 0x3c
    39e4:	7d ad       	ldd	r23, Y+61	; 0x3d
    39e6:	8e ad       	ldd	r24, Y+62	; 0x3e
    39e8:	9f ad       	ldd	r25, Y+63	; 0x3f
    39ea:	20 e0       	ldi	r18, 0x00	; 0
    39ec:	30 e0       	ldi	r19, 0x00	; 0
    39ee:	40 e2       	ldi	r20, 0x20	; 32
    39f0:	51 e4       	ldi	r21, 0x41	; 65
    39f2:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    39f6:	dc 01       	movw	r26, r24
    39f8:	cb 01       	movw	r24, r22
    39fa:	bc 01       	movw	r22, r24
    39fc:	cd 01       	movw	r24, r26
    39fe:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3a02:	dc 01       	movw	r26, r24
    3a04:	cb 01       	movw	r24, r22
    3a06:	9f ab       	std	Y+55, r25	; 0x37
    3a08:	8e ab       	std	Y+54, r24	; 0x36
    3a0a:	0f c0       	rjmp	.+30     	; 0x3a2a <LCD_sendCommand+0x3da>
    3a0c:	88 ec       	ldi	r24, 0xC8	; 200
    3a0e:	90 e0       	ldi	r25, 0x00	; 0
    3a10:	9d ab       	std	Y+53, r25	; 0x35
    3a12:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3a14:	8c a9       	ldd	r24, Y+52	; 0x34
    3a16:	9d a9       	ldd	r25, Y+53	; 0x35
    3a18:	01 97       	sbiw	r24, 0x01	; 1
    3a1a:	f1 f7       	brne	.-4      	; 0x3a18 <LCD_sendCommand+0x3c8>
    3a1c:	9d ab       	std	Y+53, r25	; 0x35
    3a1e:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a20:	8e a9       	ldd	r24, Y+54	; 0x36
    3a22:	9f a9       	ldd	r25, Y+55	; 0x37
    3a24:	01 97       	sbiw	r24, 0x01	; 1
    3a26:	9f ab       	std	Y+55, r25	; 0x37
    3a28:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a2a:	8e a9       	ldd	r24, Y+54	; 0x36
    3a2c:	9f a9       	ldd	r25, Y+55	; 0x37
    3a2e:	00 97       	sbiw	r24, 0x00	; 0
    3a30:	69 f7       	brne	.-38     	; 0x3a0c <LCD_sendCommand+0x3bc>
    3a32:	2d c0       	rjmp	.+90     	; 0x3a8e <LCD_sendCommand+0x43e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a34:	68 ad       	ldd	r22, Y+56	; 0x38
    3a36:	79 ad       	ldd	r23, Y+57	; 0x39
    3a38:	8a ad       	ldd	r24, Y+58	; 0x3a
    3a3a:	9b ad       	ldd	r25, Y+59	; 0x3b
    3a3c:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3a40:	dc 01       	movw	r26, r24
    3a42:	cb 01       	movw	r24, r22
    3a44:	9f ab       	std	Y+55, r25	; 0x37
    3a46:	8e ab       	std	Y+54, r24	; 0x36
    3a48:	8e a9       	ldd	r24, Y+54	; 0x36
    3a4a:	9f a9       	ldd	r25, Y+55	; 0x37
    3a4c:	9b ab       	std	Y+51, r25	; 0x33
    3a4e:	8a ab       	std	Y+50, r24	; 0x32
    3a50:	8a a9       	ldd	r24, Y+50	; 0x32
    3a52:	9b a9       	ldd	r25, Y+51	; 0x33
    3a54:	01 97       	sbiw	r24, 0x01	; 1
    3a56:	f1 f7       	brne	.-4      	; 0x3a54 <LCD_sendCommand+0x404>
    3a58:	9b ab       	std	Y+51, r25	; 0x33
    3a5a:	8a ab       	std	Y+50, r24	; 0x32
    3a5c:	18 c0       	rjmp	.+48     	; 0x3a8e <LCD_sendCommand+0x43e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3a5e:	fe 01       	movw	r30, r28
    3a60:	ef 5b       	subi	r30, 0xBF	; 191
    3a62:	ff 4f       	sbci	r31, 0xFF	; 255
    3a64:	60 81       	ld	r22, Z
    3a66:	71 81       	ldd	r23, Z+1	; 0x01
    3a68:	82 81       	ldd	r24, Z+2	; 0x02
    3a6a:	93 81       	ldd	r25, Z+3	; 0x03
    3a6c:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3a70:	dc 01       	movw	r26, r24
    3a72:	cb 01       	movw	r24, r22
    3a74:	fe 01       	movw	r30, r28
    3a76:	e0 5c       	subi	r30, 0xC0	; 192
    3a78:	ff 4f       	sbci	r31, 0xFF	; 255
    3a7a:	80 83       	st	Z, r24
    3a7c:	fe 01       	movw	r30, r28
    3a7e:	e0 5c       	subi	r30, 0xC0	; 192
    3a80:	ff 4f       	sbci	r31, 0xFF	; 255
    3a82:	80 81       	ld	r24, Z
    3a84:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3a86:	89 a9       	ldd	r24, Y+49	; 0x31
    3a88:	8a 95       	dec	r24
    3a8a:	f1 f7       	brne	.-4      	; 0x3a88 <LCD_sendCommand+0x438>
    3a8c:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */

#ifdef LCD_8_BIT_MODE
    GPIO_writePort(LCD_DATA_PORT, a_lcdCommand);  /* Send character to data port */
    3a8e:	fe 01       	movw	r30, r28
    3a90:	ef 59       	subi	r30, 0x9F	; 159
    3a92:	ff 4f       	sbci	r31, 0xFF	; 255
    3a94:	80 e0       	ldi	r24, 0x00	; 0
    3a96:	60 81       	ld	r22, Z
    3a98:	0e 94 1a 07 	call	0xe34	; 0xe34 <GPIO_writePort>
    3a9c:	80 e0       	ldi	r24, 0x00	; 0
    3a9e:	90 e0       	ldi	r25, 0x00	; 0
    3aa0:	a0 e8       	ldi	r26, 0x80	; 128
    3aa2:	bf e3       	ldi	r27, 0x3F	; 63
    3aa4:	8d a7       	std	Y+45, r24	; 0x2d
    3aa6:	9e a7       	std	Y+46, r25	; 0x2e
    3aa8:	af a7       	std	Y+47, r26	; 0x2f
    3aaa:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3aac:	6d a5       	ldd	r22, Y+45	; 0x2d
    3aae:	7e a5       	ldd	r23, Y+46	; 0x2e
    3ab0:	8f a5       	ldd	r24, Y+47	; 0x2f
    3ab2:	98 a9       	ldd	r25, Y+48	; 0x30
    3ab4:	2b ea       	ldi	r18, 0xAB	; 171
    3ab6:	3a ea       	ldi	r19, 0xAA	; 170
    3ab8:	4a e2       	ldi	r20, 0x2A	; 42
    3aba:	50 e4       	ldi	r21, 0x40	; 64
    3abc:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3ac0:	dc 01       	movw	r26, r24
    3ac2:	cb 01       	movw	r24, r22
    3ac4:	89 a7       	std	Y+41, r24	; 0x29
    3ac6:	9a a7       	std	Y+42, r25	; 0x2a
    3ac8:	ab a7       	std	Y+43, r26	; 0x2b
    3aca:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    3acc:	69 a5       	ldd	r22, Y+41	; 0x29
    3ace:	7a a5       	ldd	r23, Y+42	; 0x2a
    3ad0:	8b a5       	ldd	r24, Y+43	; 0x2b
    3ad2:	9c a5       	ldd	r25, Y+44	; 0x2c
    3ad4:	20 e0       	ldi	r18, 0x00	; 0
    3ad6:	30 e0       	ldi	r19, 0x00	; 0
    3ad8:	40 e8       	ldi	r20, 0x80	; 128
    3ada:	5f e3       	ldi	r21, 0x3F	; 63
    3adc:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3ae0:	88 23       	and	r24, r24
    3ae2:	1c f4       	brge	.+6      	; 0x3aea <LCD_sendCommand+0x49a>
		__ticks = 1;
    3ae4:	81 e0       	ldi	r24, 0x01	; 1
    3ae6:	88 a7       	std	Y+40, r24	; 0x28
    3ae8:	91 c0       	rjmp	.+290    	; 0x3c0c <LCD_sendCommand+0x5bc>
	else if (__tmp > 255)
    3aea:	69 a5       	ldd	r22, Y+41	; 0x29
    3aec:	7a a5       	ldd	r23, Y+42	; 0x2a
    3aee:	8b a5       	ldd	r24, Y+43	; 0x2b
    3af0:	9c a5       	ldd	r25, Y+44	; 0x2c
    3af2:	20 e0       	ldi	r18, 0x00	; 0
    3af4:	30 e0       	ldi	r19, 0x00	; 0
    3af6:	4f e7       	ldi	r20, 0x7F	; 127
    3af8:	53 e4       	ldi	r21, 0x43	; 67
    3afa:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3afe:	18 16       	cp	r1, r24
    3b00:	0c f0       	brlt	.+2      	; 0x3b04 <LCD_sendCommand+0x4b4>
    3b02:	7b c0       	rjmp	.+246    	; 0x3bfa <LCD_sendCommand+0x5aa>
	{
		_delay_ms(__us / 1000.0);
    3b04:	6d a5       	ldd	r22, Y+45	; 0x2d
    3b06:	7e a5       	ldd	r23, Y+46	; 0x2e
    3b08:	8f a5       	ldd	r24, Y+47	; 0x2f
    3b0a:	98 a9       	ldd	r25, Y+48	; 0x30
    3b0c:	20 e0       	ldi	r18, 0x00	; 0
    3b0e:	30 e0       	ldi	r19, 0x00	; 0
    3b10:	4a e7       	ldi	r20, 0x7A	; 122
    3b12:	54 e4       	ldi	r21, 0x44	; 68
    3b14:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    3b18:	dc 01       	movw	r26, r24
    3b1a:	cb 01       	movw	r24, r22
    3b1c:	8c a3       	std	Y+36, r24	; 0x24
    3b1e:	9d a3       	std	Y+37, r25	; 0x25
    3b20:	ae a3       	std	Y+38, r26	; 0x26
    3b22:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3b24:	6c a1       	ldd	r22, Y+36	; 0x24
    3b26:	7d a1       	ldd	r23, Y+37	; 0x25
    3b28:	8e a1       	ldd	r24, Y+38	; 0x26
    3b2a:	9f a1       	ldd	r25, Y+39	; 0x27
    3b2c:	20 e0       	ldi	r18, 0x00	; 0
    3b2e:	30 e0       	ldi	r19, 0x00	; 0
    3b30:	4a ef       	ldi	r20, 0xFA	; 250
    3b32:	54 e4       	ldi	r21, 0x44	; 68
    3b34:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3b38:	dc 01       	movw	r26, r24
    3b3a:	cb 01       	movw	r24, r22
    3b3c:	88 a3       	std	Y+32, r24	; 0x20
    3b3e:	99 a3       	std	Y+33, r25	; 0x21
    3b40:	aa a3       	std	Y+34, r26	; 0x22
    3b42:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    3b44:	68 a1       	ldd	r22, Y+32	; 0x20
    3b46:	79 a1       	ldd	r23, Y+33	; 0x21
    3b48:	8a a1       	ldd	r24, Y+34	; 0x22
    3b4a:	9b a1       	ldd	r25, Y+35	; 0x23
    3b4c:	20 e0       	ldi	r18, 0x00	; 0
    3b4e:	30 e0       	ldi	r19, 0x00	; 0
    3b50:	40 e8       	ldi	r20, 0x80	; 128
    3b52:	5f e3       	ldi	r21, 0x3F	; 63
    3b54:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3b58:	88 23       	and	r24, r24
    3b5a:	2c f4       	brge	.+10     	; 0x3b66 <LCD_sendCommand+0x516>
		__ticks = 1;
    3b5c:	81 e0       	ldi	r24, 0x01	; 1
    3b5e:	90 e0       	ldi	r25, 0x00	; 0
    3b60:	9f 8f       	std	Y+31, r25	; 0x1f
    3b62:	8e 8f       	std	Y+30, r24	; 0x1e
    3b64:	3f c0       	rjmp	.+126    	; 0x3be4 <LCD_sendCommand+0x594>
	else if (__tmp > 65535)
    3b66:	68 a1       	ldd	r22, Y+32	; 0x20
    3b68:	79 a1       	ldd	r23, Y+33	; 0x21
    3b6a:	8a a1       	ldd	r24, Y+34	; 0x22
    3b6c:	9b a1       	ldd	r25, Y+35	; 0x23
    3b6e:	20 e0       	ldi	r18, 0x00	; 0
    3b70:	3f ef       	ldi	r19, 0xFF	; 255
    3b72:	4f e7       	ldi	r20, 0x7F	; 127
    3b74:	57 e4       	ldi	r21, 0x47	; 71
    3b76:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3b7a:	18 16       	cp	r1, r24
    3b7c:	4c f5       	brge	.+82     	; 0x3bd0 <LCD_sendCommand+0x580>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3b7e:	6c a1       	ldd	r22, Y+36	; 0x24
    3b80:	7d a1       	ldd	r23, Y+37	; 0x25
    3b82:	8e a1       	ldd	r24, Y+38	; 0x26
    3b84:	9f a1       	ldd	r25, Y+39	; 0x27
    3b86:	20 e0       	ldi	r18, 0x00	; 0
    3b88:	30 e0       	ldi	r19, 0x00	; 0
    3b8a:	40 e2       	ldi	r20, 0x20	; 32
    3b8c:	51 e4       	ldi	r21, 0x41	; 65
    3b8e:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3b92:	dc 01       	movw	r26, r24
    3b94:	cb 01       	movw	r24, r22
    3b96:	bc 01       	movw	r22, r24
    3b98:	cd 01       	movw	r24, r26
    3b9a:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3b9e:	dc 01       	movw	r26, r24
    3ba0:	cb 01       	movw	r24, r22
    3ba2:	9f 8f       	std	Y+31, r25	; 0x1f
    3ba4:	8e 8f       	std	Y+30, r24	; 0x1e
    3ba6:	0f c0       	rjmp	.+30     	; 0x3bc6 <LCD_sendCommand+0x576>
    3ba8:	88 ec       	ldi	r24, 0xC8	; 200
    3baa:	90 e0       	ldi	r25, 0x00	; 0
    3bac:	9d 8f       	std	Y+29, r25	; 0x1d
    3bae:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3bb0:	8c 8d       	ldd	r24, Y+28	; 0x1c
    3bb2:	9d 8d       	ldd	r25, Y+29	; 0x1d
    3bb4:	01 97       	sbiw	r24, 0x01	; 1
    3bb6:	f1 f7       	brne	.-4      	; 0x3bb4 <LCD_sendCommand+0x564>
    3bb8:	9d 8f       	std	Y+29, r25	; 0x1d
    3bba:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3bbc:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3bbe:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3bc0:	01 97       	sbiw	r24, 0x01	; 1
    3bc2:	9f 8f       	std	Y+31, r25	; 0x1f
    3bc4:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3bc6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3bc8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3bca:	00 97       	sbiw	r24, 0x00	; 0
    3bcc:	69 f7       	brne	.-38     	; 0x3ba8 <LCD_sendCommand+0x558>
    3bce:	24 c0       	rjmp	.+72     	; 0x3c18 <LCD_sendCommand+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3bd0:	68 a1       	ldd	r22, Y+32	; 0x20
    3bd2:	79 a1       	ldd	r23, Y+33	; 0x21
    3bd4:	8a a1       	ldd	r24, Y+34	; 0x22
    3bd6:	9b a1       	ldd	r25, Y+35	; 0x23
    3bd8:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3bdc:	dc 01       	movw	r26, r24
    3bde:	cb 01       	movw	r24, r22
    3be0:	9f 8f       	std	Y+31, r25	; 0x1f
    3be2:	8e 8f       	std	Y+30, r24	; 0x1e
    3be4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3be6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3be8:	9b 8f       	std	Y+27, r25	; 0x1b
    3bea:	8a 8f       	std	Y+26, r24	; 0x1a
    3bec:	8a 8d       	ldd	r24, Y+26	; 0x1a
    3bee:	9b 8d       	ldd	r25, Y+27	; 0x1b
    3bf0:	01 97       	sbiw	r24, 0x01	; 1
    3bf2:	f1 f7       	brne	.-4      	; 0x3bf0 <LCD_sendCommand+0x5a0>
    3bf4:	9b 8f       	std	Y+27, r25	; 0x1b
    3bf6:	8a 8f       	std	Y+26, r24	; 0x1a
    3bf8:	0f c0       	rjmp	.+30     	; 0x3c18 <LCD_sendCommand+0x5c8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3bfa:	69 a5       	ldd	r22, Y+41	; 0x29
    3bfc:	7a a5       	ldd	r23, Y+42	; 0x2a
    3bfe:	8b a5       	ldd	r24, Y+43	; 0x2b
    3c00:	9c a5       	ldd	r25, Y+44	; 0x2c
    3c02:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3c06:	dc 01       	movw	r26, r24
    3c08:	cb 01       	movw	r24, r22
    3c0a:	88 a7       	std	Y+40, r24	; 0x28
    3c0c:	88 a5       	ldd	r24, Y+40	; 0x28
    3c0e:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3c10:	89 8d       	ldd	r24, Y+25	; 0x19
    3c12:	8a 95       	dec	r24
    3c14:	f1 f7       	brne	.-4      	; 0x3c12 <LCD_sendCommand+0x5c2>
    3c16:	89 8f       	std	Y+25, r24	; 0x19
    _delay_us(LCD_TA_DELAY_US);          /* Delay for timing */
    GPIO_ARR_setPinState(LCD_E, LOW);    /* Disable the LCD to latch the character */
    3c18:	89 e0       	ldi	r24, 0x09	; 9
    3c1a:	60 e0       	ldi	r22, 0x00	; 0
    3c1c:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
    3c20:	80 e0       	ldi	r24, 0x00	; 0
    3c22:	90 e0       	ldi	r25, 0x00	; 0
    3c24:	a0 e8       	ldi	r26, 0x80	; 128
    3c26:	bf e3       	ldi	r27, 0x3F	; 63
    3c28:	8d 8b       	std	Y+21, r24	; 0x15
    3c2a:	9e 8b       	std	Y+22, r25	; 0x16
    3c2c:	af 8b       	std	Y+23, r26	; 0x17
    3c2e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3c30:	6d 89       	ldd	r22, Y+21	; 0x15
    3c32:	7e 89       	ldd	r23, Y+22	; 0x16
    3c34:	8f 89       	ldd	r24, Y+23	; 0x17
    3c36:	98 8d       	ldd	r25, Y+24	; 0x18
    3c38:	2b ea       	ldi	r18, 0xAB	; 171
    3c3a:	3a ea       	ldi	r19, 0xAA	; 170
    3c3c:	4a e2       	ldi	r20, 0x2A	; 42
    3c3e:	50 e4       	ldi	r21, 0x40	; 64
    3c40:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3c44:	dc 01       	movw	r26, r24
    3c46:	cb 01       	movw	r24, r22
    3c48:	89 8b       	std	Y+17, r24	; 0x11
    3c4a:	9a 8b       	std	Y+18, r25	; 0x12
    3c4c:	ab 8b       	std	Y+19, r26	; 0x13
    3c4e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3c50:	69 89       	ldd	r22, Y+17	; 0x11
    3c52:	7a 89       	ldd	r23, Y+18	; 0x12
    3c54:	8b 89       	ldd	r24, Y+19	; 0x13
    3c56:	9c 89       	ldd	r25, Y+20	; 0x14
    3c58:	20 e0       	ldi	r18, 0x00	; 0
    3c5a:	30 e0       	ldi	r19, 0x00	; 0
    3c5c:	40 e8       	ldi	r20, 0x80	; 128
    3c5e:	5f e3       	ldi	r21, 0x3F	; 63
    3c60:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3c64:	88 23       	and	r24, r24
    3c66:	1c f4       	brge	.+6      	; 0x3c6e <LCD_sendCommand+0x61e>
		__ticks = 1;
    3c68:	81 e0       	ldi	r24, 0x01	; 1
    3c6a:	88 8b       	std	Y+16, r24	; 0x10
    3c6c:	91 c0       	rjmp	.+290    	; 0x3d90 <LCD_sendCommand+0x740>
	else if (__tmp > 255)
    3c6e:	69 89       	ldd	r22, Y+17	; 0x11
    3c70:	7a 89       	ldd	r23, Y+18	; 0x12
    3c72:	8b 89       	ldd	r24, Y+19	; 0x13
    3c74:	9c 89       	ldd	r25, Y+20	; 0x14
    3c76:	20 e0       	ldi	r18, 0x00	; 0
    3c78:	30 e0       	ldi	r19, 0x00	; 0
    3c7a:	4f e7       	ldi	r20, 0x7F	; 127
    3c7c:	53 e4       	ldi	r21, 0x43	; 67
    3c7e:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3c82:	18 16       	cp	r1, r24
    3c84:	0c f0       	brlt	.+2      	; 0x3c88 <LCD_sendCommand+0x638>
    3c86:	7b c0       	rjmp	.+246    	; 0x3d7e <LCD_sendCommand+0x72e>
	{
		_delay_ms(__us / 1000.0);
    3c88:	6d 89       	ldd	r22, Y+21	; 0x15
    3c8a:	7e 89       	ldd	r23, Y+22	; 0x16
    3c8c:	8f 89       	ldd	r24, Y+23	; 0x17
    3c8e:	98 8d       	ldd	r25, Y+24	; 0x18
    3c90:	20 e0       	ldi	r18, 0x00	; 0
    3c92:	30 e0       	ldi	r19, 0x00	; 0
    3c94:	4a e7       	ldi	r20, 0x7A	; 122
    3c96:	54 e4       	ldi	r21, 0x44	; 68
    3c98:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    3c9c:	dc 01       	movw	r26, r24
    3c9e:	cb 01       	movw	r24, r22
    3ca0:	8c 87       	std	Y+12, r24	; 0x0c
    3ca2:	9d 87       	std	Y+13, r25	; 0x0d
    3ca4:	ae 87       	std	Y+14, r26	; 0x0e
    3ca6:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ca8:	6c 85       	ldd	r22, Y+12	; 0x0c
    3caa:	7d 85       	ldd	r23, Y+13	; 0x0d
    3cac:	8e 85       	ldd	r24, Y+14	; 0x0e
    3cae:	9f 85       	ldd	r25, Y+15	; 0x0f
    3cb0:	20 e0       	ldi	r18, 0x00	; 0
    3cb2:	30 e0       	ldi	r19, 0x00	; 0
    3cb4:	4a ef       	ldi	r20, 0xFA	; 250
    3cb6:	54 e4       	ldi	r21, 0x44	; 68
    3cb8:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3cbc:	dc 01       	movw	r26, r24
    3cbe:	cb 01       	movw	r24, r22
    3cc0:	88 87       	std	Y+8, r24	; 0x08
    3cc2:	99 87       	std	Y+9, r25	; 0x09
    3cc4:	aa 87       	std	Y+10, r26	; 0x0a
    3cc6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3cc8:	68 85       	ldd	r22, Y+8	; 0x08
    3cca:	79 85       	ldd	r23, Y+9	; 0x09
    3ccc:	8a 85       	ldd	r24, Y+10	; 0x0a
    3cce:	9b 85       	ldd	r25, Y+11	; 0x0b
    3cd0:	20 e0       	ldi	r18, 0x00	; 0
    3cd2:	30 e0       	ldi	r19, 0x00	; 0
    3cd4:	40 e8       	ldi	r20, 0x80	; 128
    3cd6:	5f e3       	ldi	r21, 0x3F	; 63
    3cd8:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3cdc:	88 23       	and	r24, r24
    3cde:	2c f4       	brge	.+10     	; 0x3cea <LCD_sendCommand+0x69a>
		__ticks = 1;
    3ce0:	81 e0       	ldi	r24, 0x01	; 1
    3ce2:	90 e0       	ldi	r25, 0x00	; 0
    3ce4:	9f 83       	std	Y+7, r25	; 0x07
    3ce6:	8e 83       	std	Y+6, r24	; 0x06
    3ce8:	3f c0       	rjmp	.+126    	; 0x3d68 <LCD_sendCommand+0x718>
	else if (__tmp > 65535)
    3cea:	68 85       	ldd	r22, Y+8	; 0x08
    3cec:	79 85       	ldd	r23, Y+9	; 0x09
    3cee:	8a 85       	ldd	r24, Y+10	; 0x0a
    3cf0:	9b 85       	ldd	r25, Y+11	; 0x0b
    3cf2:	20 e0       	ldi	r18, 0x00	; 0
    3cf4:	3f ef       	ldi	r19, 0xFF	; 255
    3cf6:	4f e7       	ldi	r20, 0x7F	; 127
    3cf8:	57 e4       	ldi	r21, 0x47	; 71
    3cfa:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3cfe:	18 16       	cp	r1, r24
    3d00:	4c f5       	brge	.+82     	; 0x3d54 <LCD_sendCommand+0x704>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d02:	6c 85       	ldd	r22, Y+12	; 0x0c
    3d04:	7d 85       	ldd	r23, Y+13	; 0x0d
    3d06:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d08:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d0a:	20 e0       	ldi	r18, 0x00	; 0
    3d0c:	30 e0       	ldi	r19, 0x00	; 0
    3d0e:	40 e2       	ldi	r20, 0x20	; 32
    3d10:	51 e4       	ldi	r21, 0x41	; 65
    3d12:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3d16:	dc 01       	movw	r26, r24
    3d18:	cb 01       	movw	r24, r22
    3d1a:	bc 01       	movw	r22, r24
    3d1c:	cd 01       	movw	r24, r26
    3d1e:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3d22:	dc 01       	movw	r26, r24
    3d24:	cb 01       	movw	r24, r22
    3d26:	9f 83       	std	Y+7, r25	; 0x07
    3d28:	8e 83       	std	Y+6, r24	; 0x06
    3d2a:	0f c0       	rjmp	.+30     	; 0x3d4a <LCD_sendCommand+0x6fa>
    3d2c:	88 ec       	ldi	r24, 0xC8	; 200
    3d2e:	90 e0       	ldi	r25, 0x00	; 0
    3d30:	9d 83       	std	Y+5, r25	; 0x05
    3d32:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3d34:	8c 81       	ldd	r24, Y+4	; 0x04
    3d36:	9d 81       	ldd	r25, Y+5	; 0x05
    3d38:	01 97       	sbiw	r24, 0x01	; 1
    3d3a:	f1 f7       	brne	.-4      	; 0x3d38 <LCD_sendCommand+0x6e8>
    3d3c:	9d 83       	std	Y+5, r25	; 0x05
    3d3e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d40:	8e 81       	ldd	r24, Y+6	; 0x06
    3d42:	9f 81       	ldd	r25, Y+7	; 0x07
    3d44:	01 97       	sbiw	r24, 0x01	; 1
    3d46:	9f 83       	std	Y+7, r25	; 0x07
    3d48:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d4a:	8e 81       	ldd	r24, Y+6	; 0x06
    3d4c:	9f 81       	ldd	r25, Y+7	; 0x07
    3d4e:	00 97       	sbiw	r24, 0x00	; 0
    3d50:	69 f7       	brne	.-38     	; 0x3d2c <LCD_sendCommand+0x6dc>
    3d52:	24 c0       	rjmp	.+72     	; 0x3d9c <LCD_sendCommand+0x74c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d54:	68 85       	ldd	r22, Y+8	; 0x08
    3d56:	79 85       	ldd	r23, Y+9	; 0x09
    3d58:	8a 85       	ldd	r24, Y+10	; 0x0a
    3d5a:	9b 85       	ldd	r25, Y+11	; 0x0b
    3d5c:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3d60:	dc 01       	movw	r26, r24
    3d62:	cb 01       	movw	r24, r22
    3d64:	9f 83       	std	Y+7, r25	; 0x07
    3d66:	8e 83       	std	Y+6, r24	; 0x06
    3d68:	8e 81       	ldd	r24, Y+6	; 0x06
    3d6a:	9f 81       	ldd	r25, Y+7	; 0x07
    3d6c:	9b 83       	std	Y+3, r25	; 0x03
    3d6e:	8a 83       	std	Y+2, r24	; 0x02
    3d70:	8a 81       	ldd	r24, Y+2	; 0x02
    3d72:	9b 81       	ldd	r25, Y+3	; 0x03
    3d74:	01 97       	sbiw	r24, 0x01	; 1
    3d76:	f1 f7       	brne	.-4      	; 0x3d74 <LCD_sendCommand+0x724>
    3d78:	9b 83       	std	Y+3, r25	; 0x03
    3d7a:	8a 83       	std	Y+2, r24	; 0x02
    3d7c:	0f c0       	rjmp	.+30     	; 0x3d9c <LCD_sendCommand+0x74c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3d7e:	69 89       	ldd	r22, Y+17	; 0x11
    3d80:	7a 89       	ldd	r23, Y+18	; 0x12
    3d82:	8b 89       	ldd	r24, Y+19	; 0x13
    3d84:	9c 89       	ldd	r25, Y+20	; 0x14
    3d86:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3d8a:	dc 01       	movw	r26, r24
    3d8c:	cb 01       	movw	r24, r22
    3d8e:	88 8b       	std	Y+16, r24	; 0x10
    3d90:	88 89       	ldd	r24, Y+16	; 0x10
    3d92:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3d94:	89 81       	ldd	r24, Y+1	; 0x01
    3d96:	8a 95       	dec	r24
    3d98:	f1 f7       	brne	.-4      	; 0x3d96 <LCD_sendCommand+0x746>
    3d9a:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */
	GPIO_ARR_setPinState(LCD_E, LOW); /* Disable the LCD to latch the character */
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */

#endif
}
    3d9c:	cf 59       	subi	r28, 0x9F	; 159
    3d9e:	df 4f       	sbci	r29, 0xFF	; 255
    3da0:	0f b6       	in	r0, 0x3f	; 63
    3da2:	f8 94       	cli
    3da4:	de bf       	out	0x3e, r29	; 62
    3da6:	0f be       	out	0x3f, r0	; 63
    3da8:	cd bf       	out	0x3d, r28	; 61
    3daa:	cf 91       	pop	r28
    3dac:	df 91       	pop	r29
    3dae:	1f 91       	pop	r17
    3db0:	0f 91       	pop	r16
    3db2:	08 95       	ret

00003db4 <LCD_displayChar>:
 * This function sends a single character to the LCD for display.
 * It sets the RS pin to 1 to indicate that the data is a character.
 *
 * @param a_lcdChar The ASCII character to be sent to the LCD.
 */
void LCD_displayChar(uint8 a_lcdChar) {
    3db4:	0f 93       	push	r16
    3db6:	1f 93       	push	r17
    3db8:	df 93       	push	r29
    3dba:	cf 93       	push	r28
    3dbc:	cd b7       	in	r28, 0x3d	; 61
    3dbe:	de b7       	in	r29, 0x3e	; 62
    3dc0:	c1 56       	subi	r28, 0x61	; 97
    3dc2:	d0 40       	sbci	r29, 0x00	; 0
    3dc4:	0f b6       	in	r0, 0x3f	; 63
    3dc6:	f8 94       	cli
    3dc8:	de bf       	out	0x3e, r29	; 62
    3dca:	0f be       	out	0x3f, r0	; 63
    3dcc:	cd bf       	out	0x3d, r28	; 61
    3dce:	fe 01       	movw	r30, r28
    3dd0:	ef 59       	subi	r30, 0x9F	; 159
    3dd2:	ff 4f       	sbci	r31, 0xFF	; 255
    3dd4:	80 83       	st	Z, r24
	GPIO_ARR_setPinState(LCD_RS, HIGH); /* Set RS to 1 for data mode */
    3dd6:	88 e0       	ldi	r24, 0x08	; 8
    3dd8:	61 e0       	ldi	r22, 0x01	; 1
    3dda:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
    3dde:	fe 01       	movw	r30, r28
    3de0:	e3 5a       	subi	r30, 0xA3	; 163
    3de2:	ff 4f       	sbci	r31, 0xFF	; 255
    3de4:	80 e0       	ldi	r24, 0x00	; 0
    3de6:	90 e0       	ldi	r25, 0x00	; 0
    3de8:	a0 e8       	ldi	r26, 0x80	; 128
    3dea:	bf e3       	ldi	r27, 0x3F	; 63
    3dec:	80 83       	st	Z, r24
    3dee:	91 83       	std	Z+1, r25	; 0x01
    3df0:	a2 83       	std	Z+2, r26	; 0x02
    3df2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3df4:	8e 01       	movw	r16, r28
    3df6:	07 5a       	subi	r16, 0xA7	; 167
    3df8:	1f 4f       	sbci	r17, 0xFF	; 255
    3dfa:	fe 01       	movw	r30, r28
    3dfc:	e3 5a       	subi	r30, 0xA3	; 163
    3dfe:	ff 4f       	sbci	r31, 0xFF	; 255
    3e00:	60 81       	ld	r22, Z
    3e02:	71 81       	ldd	r23, Z+1	; 0x01
    3e04:	82 81       	ldd	r24, Z+2	; 0x02
    3e06:	93 81       	ldd	r25, Z+3	; 0x03
    3e08:	2b ea       	ldi	r18, 0xAB	; 171
    3e0a:	3a ea       	ldi	r19, 0xAA	; 170
    3e0c:	4a e2       	ldi	r20, 0x2A	; 42
    3e0e:	50 e4       	ldi	r21, 0x40	; 64
    3e10:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3e14:	dc 01       	movw	r26, r24
    3e16:	cb 01       	movw	r24, r22
    3e18:	f8 01       	movw	r30, r16
    3e1a:	80 83       	st	Z, r24
    3e1c:	91 83       	std	Z+1, r25	; 0x01
    3e1e:	a2 83       	std	Z+2, r26	; 0x02
    3e20:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3e22:	fe 01       	movw	r30, r28
    3e24:	e7 5a       	subi	r30, 0xA7	; 167
    3e26:	ff 4f       	sbci	r31, 0xFF	; 255
    3e28:	60 81       	ld	r22, Z
    3e2a:	71 81       	ldd	r23, Z+1	; 0x01
    3e2c:	82 81       	ldd	r24, Z+2	; 0x02
    3e2e:	93 81       	ldd	r25, Z+3	; 0x03
    3e30:	20 e0       	ldi	r18, 0x00	; 0
    3e32:	30 e0       	ldi	r19, 0x00	; 0
    3e34:	40 e8       	ldi	r20, 0x80	; 128
    3e36:	5f e3       	ldi	r21, 0x3F	; 63
    3e38:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3e3c:	88 23       	and	r24, r24
    3e3e:	34 f4       	brge	.+12     	; 0x3e4c <LCD_displayChar+0x98>
		__ticks = 1;
    3e40:	fe 01       	movw	r30, r28
    3e42:	e8 5a       	subi	r30, 0xA8	; 168
    3e44:	ff 4f       	sbci	r31, 0xFF	; 255
    3e46:	81 e0       	ldi	r24, 0x01	; 1
    3e48:	80 83       	st	Z, r24
    3e4a:	e0 c0       	rjmp	.+448    	; 0x400c <LCD_displayChar+0x258>
	else if (__tmp > 255)
    3e4c:	fe 01       	movw	r30, r28
    3e4e:	e7 5a       	subi	r30, 0xA7	; 167
    3e50:	ff 4f       	sbci	r31, 0xFF	; 255
    3e52:	60 81       	ld	r22, Z
    3e54:	71 81       	ldd	r23, Z+1	; 0x01
    3e56:	82 81       	ldd	r24, Z+2	; 0x02
    3e58:	93 81       	ldd	r25, Z+3	; 0x03
    3e5a:	20 e0       	ldi	r18, 0x00	; 0
    3e5c:	30 e0       	ldi	r19, 0x00	; 0
    3e5e:	4f e7       	ldi	r20, 0x7F	; 127
    3e60:	53 e4       	ldi	r21, 0x43	; 67
    3e62:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3e66:	18 16       	cp	r1, r24
    3e68:	0c f0       	brlt	.+2      	; 0x3e6c <LCD_displayChar+0xb8>
    3e6a:	c0 c0       	rjmp	.+384    	; 0x3fec <LCD_displayChar+0x238>
	{
		_delay_ms(__us / 1000.0);
    3e6c:	fe 01       	movw	r30, r28
    3e6e:	e3 5a       	subi	r30, 0xA3	; 163
    3e70:	ff 4f       	sbci	r31, 0xFF	; 255
    3e72:	60 81       	ld	r22, Z
    3e74:	71 81       	ldd	r23, Z+1	; 0x01
    3e76:	82 81       	ldd	r24, Z+2	; 0x02
    3e78:	93 81       	ldd	r25, Z+3	; 0x03
    3e7a:	20 e0       	ldi	r18, 0x00	; 0
    3e7c:	30 e0       	ldi	r19, 0x00	; 0
    3e7e:	4a e7       	ldi	r20, 0x7A	; 122
    3e80:	54 e4       	ldi	r21, 0x44	; 68
    3e82:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    3e86:	dc 01       	movw	r26, r24
    3e88:	cb 01       	movw	r24, r22
    3e8a:	fe 01       	movw	r30, r28
    3e8c:	ec 5a       	subi	r30, 0xAC	; 172
    3e8e:	ff 4f       	sbci	r31, 0xFF	; 255
    3e90:	80 83       	st	Z, r24
    3e92:	91 83       	std	Z+1, r25	; 0x01
    3e94:	a2 83       	std	Z+2, r26	; 0x02
    3e96:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e98:	8e 01       	movw	r16, r28
    3e9a:	00 5b       	subi	r16, 0xB0	; 176
    3e9c:	1f 4f       	sbci	r17, 0xFF	; 255
    3e9e:	fe 01       	movw	r30, r28
    3ea0:	ec 5a       	subi	r30, 0xAC	; 172
    3ea2:	ff 4f       	sbci	r31, 0xFF	; 255
    3ea4:	60 81       	ld	r22, Z
    3ea6:	71 81       	ldd	r23, Z+1	; 0x01
    3ea8:	82 81       	ldd	r24, Z+2	; 0x02
    3eaa:	93 81       	ldd	r25, Z+3	; 0x03
    3eac:	20 e0       	ldi	r18, 0x00	; 0
    3eae:	30 e0       	ldi	r19, 0x00	; 0
    3eb0:	4a ef       	ldi	r20, 0xFA	; 250
    3eb2:	54 e4       	ldi	r21, 0x44	; 68
    3eb4:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3eb8:	dc 01       	movw	r26, r24
    3eba:	cb 01       	movw	r24, r22
    3ebc:	f8 01       	movw	r30, r16
    3ebe:	80 83       	st	Z, r24
    3ec0:	91 83       	std	Z+1, r25	; 0x01
    3ec2:	a2 83       	std	Z+2, r26	; 0x02
    3ec4:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3ec6:	fe 01       	movw	r30, r28
    3ec8:	e0 5b       	subi	r30, 0xB0	; 176
    3eca:	ff 4f       	sbci	r31, 0xFF	; 255
    3ecc:	60 81       	ld	r22, Z
    3ece:	71 81       	ldd	r23, Z+1	; 0x01
    3ed0:	82 81       	ldd	r24, Z+2	; 0x02
    3ed2:	93 81       	ldd	r25, Z+3	; 0x03
    3ed4:	20 e0       	ldi	r18, 0x00	; 0
    3ed6:	30 e0       	ldi	r19, 0x00	; 0
    3ed8:	40 e8       	ldi	r20, 0x80	; 128
    3eda:	5f e3       	ldi	r21, 0x3F	; 63
    3edc:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    3ee0:	88 23       	and	r24, r24
    3ee2:	44 f4       	brge	.+16     	; 0x3ef4 <LCD_displayChar+0x140>
		__ticks = 1;
    3ee4:	fe 01       	movw	r30, r28
    3ee6:	e2 5b       	subi	r30, 0xB2	; 178
    3ee8:	ff 4f       	sbci	r31, 0xFF	; 255
    3eea:	81 e0       	ldi	r24, 0x01	; 1
    3eec:	90 e0       	ldi	r25, 0x00	; 0
    3eee:	91 83       	std	Z+1, r25	; 0x01
    3ef0:	80 83       	st	Z, r24
    3ef2:	64 c0       	rjmp	.+200    	; 0x3fbc <LCD_displayChar+0x208>
	else if (__tmp > 65535)
    3ef4:	fe 01       	movw	r30, r28
    3ef6:	e0 5b       	subi	r30, 0xB0	; 176
    3ef8:	ff 4f       	sbci	r31, 0xFF	; 255
    3efa:	60 81       	ld	r22, Z
    3efc:	71 81       	ldd	r23, Z+1	; 0x01
    3efe:	82 81       	ldd	r24, Z+2	; 0x02
    3f00:	93 81       	ldd	r25, Z+3	; 0x03
    3f02:	20 e0       	ldi	r18, 0x00	; 0
    3f04:	3f ef       	ldi	r19, 0xFF	; 255
    3f06:	4f e7       	ldi	r20, 0x7F	; 127
    3f08:	57 e4       	ldi	r21, 0x47	; 71
    3f0a:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    3f0e:	18 16       	cp	r1, r24
    3f10:	0c f0       	brlt	.+2      	; 0x3f14 <LCD_displayChar+0x160>
    3f12:	43 c0       	rjmp	.+134    	; 0x3f9a <LCD_displayChar+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f14:	fe 01       	movw	r30, r28
    3f16:	ec 5a       	subi	r30, 0xAC	; 172
    3f18:	ff 4f       	sbci	r31, 0xFF	; 255
    3f1a:	60 81       	ld	r22, Z
    3f1c:	71 81       	ldd	r23, Z+1	; 0x01
    3f1e:	82 81       	ldd	r24, Z+2	; 0x02
    3f20:	93 81       	ldd	r25, Z+3	; 0x03
    3f22:	20 e0       	ldi	r18, 0x00	; 0
    3f24:	30 e0       	ldi	r19, 0x00	; 0
    3f26:	40 e2       	ldi	r20, 0x20	; 32
    3f28:	51 e4       	ldi	r21, 0x41	; 65
    3f2a:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    3f2e:	dc 01       	movw	r26, r24
    3f30:	cb 01       	movw	r24, r22
    3f32:	8e 01       	movw	r16, r28
    3f34:	02 5b       	subi	r16, 0xB2	; 178
    3f36:	1f 4f       	sbci	r17, 0xFF	; 255
    3f38:	bc 01       	movw	r22, r24
    3f3a:	cd 01       	movw	r24, r26
    3f3c:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3f40:	dc 01       	movw	r26, r24
    3f42:	cb 01       	movw	r24, r22
    3f44:	f8 01       	movw	r30, r16
    3f46:	91 83       	std	Z+1, r25	; 0x01
    3f48:	80 83       	st	Z, r24
    3f4a:	1f c0       	rjmp	.+62     	; 0x3f8a <LCD_displayChar+0x1d6>
    3f4c:	fe 01       	movw	r30, r28
    3f4e:	e4 5b       	subi	r30, 0xB4	; 180
    3f50:	ff 4f       	sbci	r31, 0xFF	; 255
    3f52:	88 ec       	ldi	r24, 0xC8	; 200
    3f54:	90 e0       	ldi	r25, 0x00	; 0
    3f56:	91 83       	std	Z+1, r25	; 0x01
    3f58:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3f5a:	fe 01       	movw	r30, r28
    3f5c:	e4 5b       	subi	r30, 0xB4	; 180
    3f5e:	ff 4f       	sbci	r31, 0xFF	; 255
    3f60:	80 81       	ld	r24, Z
    3f62:	91 81       	ldd	r25, Z+1	; 0x01
    3f64:	01 97       	sbiw	r24, 0x01	; 1
    3f66:	f1 f7       	brne	.-4      	; 0x3f64 <LCD_displayChar+0x1b0>
    3f68:	fe 01       	movw	r30, r28
    3f6a:	e4 5b       	subi	r30, 0xB4	; 180
    3f6c:	ff 4f       	sbci	r31, 0xFF	; 255
    3f6e:	91 83       	std	Z+1, r25	; 0x01
    3f70:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f72:	de 01       	movw	r26, r28
    3f74:	a2 5b       	subi	r26, 0xB2	; 178
    3f76:	bf 4f       	sbci	r27, 0xFF	; 255
    3f78:	fe 01       	movw	r30, r28
    3f7a:	e2 5b       	subi	r30, 0xB2	; 178
    3f7c:	ff 4f       	sbci	r31, 0xFF	; 255
    3f7e:	80 81       	ld	r24, Z
    3f80:	91 81       	ldd	r25, Z+1	; 0x01
    3f82:	01 97       	sbiw	r24, 0x01	; 1
    3f84:	11 96       	adiw	r26, 0x01	; 1
    3f86:	9c 93       	st	X, r25
    3f88:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f8a:	fe 01       	movw	r30, r28
    3f8c:	e2 5b       	subi	r30, 0xB2	; 178
    3f8e:	ff 4f       	sbci	r31, 0xFF	; 255
    3f90:	80 81       	ld	r24, Z
    3f92:	91 81       	ldd	r25, Z+1	; 0x01
    3f94:	00 97       	sbiw	r24, 0x00	; 0
    3f96:	d1 f6       	brne	.-76     	; 0x3f4c <LCD_displayChar+0x198>
    3f98:	4b c0       	rjmp	.+150    	; 0x4030 <LCD_displayChar+0x27c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f9a:	8e 01       	movw	r16, r28
    3f9c:	02 5b       	subi	r16, 0xB2	; 178
    3f9e:	1f 4f       	sbci	r17, 0xFF	; 255
    3fa0:	fe 01       	movw	r30, r28
    3fa2:	e0 5b       	subi	r30, 0xB0	; 176
    3fa4:	ff 4f       	sbci	r31, 0xFF	; 255
    3fa6:	60 81       	ld	r22, Z
    3fa8:	71 81       	ldd	r23, Z+1	; 0x01
    3faa:	82 81       	ldd	r24, Z+2	; 0x02
    3fac:	93 81       	ldd	r25, Z+3	; 0x03
    3fae:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    3fb2:	dc 01       	movw	r26, r24
    3fb4:	cb 01       	movw	r24, r22
    3fb6:	f8 01       	movw	r30, r16
    3fb8:	91 83       	std	Z+1, r25	; 0x01
    3fba:	80 83       	st	Z, r24
    3fbc:	de 01       	movw	r26, r28
    3fbe:	a6 5b       	subi	r26, 0xB6	; 182
    3fc0:	bf 4f       	sbci	r27, 0xFF	; 255
    3fc2:	fe 01       	movw	r30, r28
    3fc4:	e2 5b       	subi	r30, 0xB2	; 178
    3fc6:	ff 4f       	sbci	r31, 0xFF	; 255
    3fc8:	80 81       	ld	r24, Z
    3fca:	91 81       	ldd	r25, Z+1	; 0x01
    3fcc:	11 96       	adiw	r26, 0x01	; 1
    3fce:	9c 93       	st	X, r25
    3fd0:	8e 93       	st	-X, r24
    3fd2:	fe 01       	movw	r30, r28
    3fd4:	e6 5b       	subi	r30, 0xB6	; 182
    3fd6:	ff 4f       	sbci	r31, 0xFF	; 255
    3fd8:	80 81       	ld	r24, Z
    3fda:	91 81       	ldd	r25, Z+1	; 0x01
    3fdc:	01 97       	sbiw	r24, 0x01	; 1
    3fde:	f1 f7       	brne	.-4      	; 0x3fdc <LCD_displayChar+0x228>
    3fe0:	fe 01       	movw	r30, r28
    3fe2:	e6 5b       	subi	r30, 0xB6	; 182
    3fe4:	ff 4f       	sbci	r31, 0xFF	; 255
    3fe6:	91 83       	std	Z+1, r25	; 0x01
    3fe8:	80 83       	st	Z, r24
    3fea:	22 c0       	rjmp	.+68     	; 0x4030 <LCD_displayChar+0x27c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3fec:	8e 01       	movw	r16, r28
    3fee:	08 5a       	subi	r16, 0xA8	; 168
    3ff0:	1f 4f       	sbci	r17, 0xFF	; 255
    3ff2:	fe 01       	movw	r30, r28
    3ff4:	e7 5a       	subi	r30, 0xA7	; 167
    3ff6:	ff 4f       	sbci	r31, 0xFF	; 255
    3ff8:	60 81       	ld	r22, Z
    3ffa:	71 81       	ldd	r23, Z+1	; 0x01
    3ffc:	82 81       	ldd	r24, Z+2	; 0x02
    3ffe:	93 81       	ldd	r25, Z+3	; 0x03
    4000:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    4004:	dc 01       	movw	r26, r24
    4006:	cb 01       	movw	r24, r22
    4008:	f8 01       	movw	r30, r16
    400a:	80 83       	st	Z, r24
    400c:	de 01       	movw	r26, r28
    400e:	a7 5b       	subi	r26, 0xB7	; 183
    4010:	bf 4f       	sbci	r27, 0xFF	; 255
    4012:	fe 01       	movw	r30, r28
    4014:	e8 5a       	subi	r30, 0xA8	; 168
    4016:	ff 4f       	sbci	r31, 0xFF	; 255
    4018:	80 81       	ld	r24, Z
    401a:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    401c:	fe 01       	movw	r30, r28
    401e:	e7 5b       	subi	r30, 0xB7	; 183
    4020:	ff 4f       	sbci	r31, 0xFF	; 255
    4022:	80 81       	ld	r24, Z
    4024:	8a 95       	dec	r24
    4026:	f1 f7       	brne	.-4      	; 0x4024 <LCD_displayChar+0x270>
    4028:	fe 01       	movw	r30, r28
    402a:	e7 5b       	subi	r30, 0xB7	; 183
    402c:	ff 4f       	sbci	r31, 0xFF	; 255
    402e:	80 83       	st	Z, r24
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */
	GPIO_ARR_setPinState(LCD_E, HIGH); /* Enable the LCD */
    4030:	89 e0       	ldi	r24, 0x09	; 9
    4032:	61 e0       	ldi	r22, 0x01	; 1
    4034:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
    4038:	fe 01       	movw	r30, r28
    403a:	eb 5b       	subi	r30, 0xBB	; 187
    403c:	ff 4f       	sbci	r31, 0xFF	; 255
    403e:	80 e0       	ldi	r24, 0x00	; 0
    4040:	90 e0       	ldi	r25, 0x00	; 0
    4042:	a0 e8       	ldi	r26, 0x80	; 128
    4044:	bf e3       	ldi	r27, 0x3F	; 63
    4046:	80 83       	st	Z, r24
    4048:	91 83       	std	Z+1, r25	; 0x01
    404a:	a2 83       	std	Z+2, r26	; 0x02
    404c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    404e:	8e 01       	movw	r16, r28
    4050:	0f 5b       	subi	r16, 0xBF	; 191
    4052:	1f 4f       	sbci	r17, 0xFF	; 255
    4054:	fe 01       	movw	r30, r28
    4056:	eb 5b       	subi	r30, 0xBB	; 187
    4058:	ff 4f       	sbci	r31, 0xFF	; 255
    405a:	60 81       	ld	r22, Z
    405c:	71 81       	ldd	r23, Z+1	; 0x01
    405e:	82 81       	ldd	r24, Z+2	; 0x02
    4060:	93 81       	ldd	r25, Z+3	; 0x03
    4062:	2b ea       	ldi	r18, 0xAB	; 171
    4064:	3a ea       	ldi	r19, 0xAA	; 170
    4066:	4a e2       	ldi	r20, 0x2A	; 42
    4068:	50 e4       	ldi	r21, 0x40	; 64
    406a:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    406e:	dc 01       	movw	r26, r24
    4070:	cb 01       	movw	r24, r22
    4072:	f8 01       	movw	r30, r16
    4074:	80 83       	st	Z, r24
    4076:	91 83       	std	Z+1, r25	; 0x01
    4078:	a2 83       	std	Z+2, r26	; 0x02
    407a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    407c:	fe 01       	movw	r30, r28
    407e:	ef 5b       	subi	r30, 0xBF	; 191
    4080:	ff 4f       	sbci	r31, 0xFF	; 255
    4082:	60 81       	ld	r22, Z
    4084:	71 81       	ldd	r23, Z+1	; 0x01
    4086:	82 81       	ldd	r24, Z+2	; 0x02
    4088:	93 81       	ldd	r25, Z+3	; 0x03
    408a:	20 e0       	ldi	r18, 0x00	; 0
    408c:	30 e0       	ldi	r19, 0x00	; 0
    408e:	40 e8       	ldi	r20, 0x80	; 128
    4090:	5f e3       	ldi	r21, 0x3F	; 63
    4092:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    4096:	88 23       	and	r24, r24
    4098:	34 f4       	brge	.+12     	; 0x40a6 <LCD_displayChar+0x2f2>
		__ticks = 1;
    409a:	81 e0       	ldi	r24, 0x01	; 1
    409c:	fe 01       	movw	r30, r28
    409e:	e0 5c       	subi	r30, 0xC0	; 192
    40a0:	ff 4f       	sbci	r31, 0xFF	; 255
    40a2:	80 83       	st	Z, r24
    40a4:	9d c0       	rjmp	.+314    	; 0x41e0 <LCD_displayChar+0x42c>
	else if (__tmp > 255)
    40a6:	fe 01       	movw	r30, r28
    40a8:	ef 5b       	subi	r30, 0xBF	; 191
    40aa:	ff 4f       	sbci	r31, 0xFF	; 255
    40ac:	60 81       	ld	r22, Z
    40ae:	71 81       	ldd	r23, Z+1	; 0x01
    40b0:	82 81       	ldd	r24, Z+2	; 0x02
    40b2:	93 81       	ldd	r25, Z+3	; 0x03
    40b4:	20 e0       	ldi	r18, 0x00	; 0
    40b6:	30 e0       	ldi	r19, 0x00	; 0
    40b8:	4f e7       	ldi	r20, 0x7F	; 127
    40ba:	53 e4       	ldi	r21, 0x43	; 67
    40bc:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    40c0:	18 16       	cp	r1, r24
    40c2:	0c f0       	brlt	.+2      	; 0x40c6 <LCD_displayChar+0x312>
    40c4:	7e c0       	rjmp	.+252    	; 0x41c2 <LCD_displayChar+0x40e>
	{
		_delay_ms(__us / 1000.0);
    40c6:	fe 01       	movw	r30, r28
    40c8:	eb 5b       	subi	r30, 0xBB	; 187
    40ca:	ff 4f       	sbci	r31, 0xFF	; 255
    40cc:	60 81       	ld	r22, Z
    40ce:	71 81       	ldd	r23, Z+1	; 0x01
    40d0:	82 81       	ldd	r24, Z+2	; 0x02
    40d2:	93 81       	ldd	r25, Z+3	; 0x03
    40d4:	20 e0       	ldi	r18, 0x00	; 0
    40d6:	30 e0       	ldi	r19, 0x00	; 0
    40d8:	4a e7       	ldi	r20, 0x7A	; 122
    40da:	54 e4       	ldi	r21, 0x44	; 68
    40dc:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    40e0:	dc 01       	movw	r26, r24
    40e2:	cb 01       	movw	r24, r22
    40e4:	8c af       	std	Y+60, r24	; 0x3c
    40e6:	9d af       	std	Y+61, r25	; 0x3d
    40e8:	ae af       	std	Y+62, r26	; 0x3e
    40ea:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    40ec:	6c ad       	ldd	r22, Y+60	; 0x3c
    40ee:	7d ad       	ldd	r23, Y+61	; 0x3d
    40f0:	8e ad       	ldd	r24, Y+62	; 0x3e
    40f2:	9f ad       	ldd	r25, Y+63	; 0x3f
    40f4:	20 e0       	ldi	r18, 0x00	; 0
    40f6:	30 e0       	ldi	r19, 0x00	; 0
    40f8:	4a ef       	ldi	r20, 0xFA	; 250
    40fa:	54 e4       	ldi	r21, 0x44	; 68
    40fc:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    4100:	dc 01       	movw	r26, r24
    4102:	cb 01       	movw	r24, r22
    4104:	88 af       	std	Y+56, r24	; 0x38
    4106:	99 af       	std	Y+57, r25	; 0x39
    4108:	aa af       	std	Y+58, r26	; 0x3a
    410a:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    410c:	68 ad       	ldd	r22, Y+56	; 0x38
    410e:	79 ad       	ldd	r23, Y+57	; 0x39
    4110:	8a ad       	ldd	r24, Y+58	; 0x3a
    4112:	9b ad       	ldd	r25, Y+59	; 0x3b
    4114:	20 e0       	ldi	r18, 0x00	; 0
    4116:	30 e0       	ldi	r19, 0x00	; 0
    4118:	40 e8       	ldi	r20, 0x80	; 128
    411a:	5f e3       	ldi	r21, 0x3F	; 63
    411c:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    4120:	88 23       	and	r24, r24
    4122:	2c f4       	brge	.+10     	; 0x412e <LCD_displayChar+0x37a>
		__ticks = 1;
    4124:	81 e0       	ldi	r24, 0x01	; 1
    4126:	90 e0       	ldi	r25, 0x00	; 0
    4128:	9f ab       	std	Y+55, r25	; 0x37
    412a:	8e ab       	std	Y+54, r24	; 0x36
    412c:	3f c0       	rjmp	.+126    	; 0x41ac <LCD_displayChar+0x3f8>
	else if (__tmp > 65535)
    412e:	68 ad       	ldd	r22, Y+56	; 0x38
    4130:	79 ad       	ldd	r23, Y+57	; 0x39
    4132:	8a ad       	ldd	r24, Y+58	; 0x3a
    4134:	9b ad       	ldd	r25, Y+59	; 0x3b
    4136:	20 e0       	ldi	r18, 0x00	; 0
    4138:	3f ef       	ldi	r19, 0xFF	; 255
    413a:	4f e7       	ldi	r20, 0x7F	; 127
    413c:	57 e4       	ldi	r21, 0x47	; 71
    413e:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    4142:	18 16       	cp	r1, r24
    4144:	4c f5       	brge	.+82     	; 0x4198 <LCD_displayChar+0x3e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4146:	6c ad       	ldd	r22, Y+60	; 0x3c
    4148:	7d ad       	ldd	r23, Y+61	; 0x3d
    414a:	8e ad       	ldd	r24, Y+62	; 0x3e
    414c:	9f ad       	ldd	r25, Y+63	; 0x3f
    414e:	20 e0       	ldi	r18, 0x00	; 0
    4150:	30 e0       	ldi	r19, 0x00	; 0
    4152:	40 e2       	ldi	r20, 0x20	; 32
    4154:	51 e4       	ldi	r21, 0x41	; 65
    4156:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    415a:	dc 01       	movw	r26, r24
    415c:	cb 01       	movw	r24, r22
    415e:	bc 01       	movw	r22, r24
    4160:	cd 01       	movw	r24, r26
    4162:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    4166:	dc 01       	movw	r26, r24
    4168:	cb 01       	movw	r24, r22
    416a:	9f ab       	std	Y+55, r25	; 0x37
    416c:	8e ab       	std	Y+54, r24	; 0x36
    416e:	0f c0       	rjmp	.+30     	; 0x418e <LCD_displayChar+0x3da>
    4170:	88 ec       	ldi	r24, 0xC8	; 200
    4172:	90 e0       	ldi	r25, 0x00	; 0
    4174:	9d ab       	std	Y+53, r25	; 0x35
    4176:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4178:	8c a9       	ldd	r24, Y+52	; 0x34
    417a:	9d a9       	ldd	r25, Y+53	; 0x35
    417c:	01 97       	sbiw	r24, 0x01	; 1
    417e:	f1 f7       	brne	.-4      	; 0x417c <LCD_displayChar+0x3c8>
    4180:	9d ab       	std	Y+53, r25	; 0x35
    4182:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4184:	8e a9       	ldd	r24, Y+54	; 0x36
    4186:	9f a9       	ldd	r25, Y+55	; 0x37
    4188:	01 97       	sbiw	r24, 0x01	; 1
    418a:	9f ab       	std	Y+55, r25	; 0x37
    418c:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    418e:	8e a9       	ldd	r24, Y+54	; 0x36
    4190:	9f a9       	ldd	r25, Y+55	; 0x37
    4192:	00 97       	sbiw	r24, 0x00	; 0
    4194:	69 f7       	brne	.-38     	; 0x4170 <LCD_displayChar+0x3bc>
    4196:	2d c0       	rjmp	.+90     	; 0x41f2 <LCD_displayChar+0x43e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4198:	68 ad       	ldd	r22, Y+56	; 0x38
    419a:	79 ad       	ldd	r23, Y+57	; 0x39
    419c:	8a ad       	ldd	r24, Y+58	; 0x3a
    419e:	9b ad       	ldd	r25, Y+59	; 0x3b
    41a0:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    41a4:	dc 01       	movw	r26, r24
    41a6:	cb 01       	movw	r24, r22
    41a8:	9f ab       	std	Y+55, r25	; 0x37
    41aa:	8e ab       	std	Y+54, r24	; 0x36
    41ac:	8e a9       	ldd	r24, Y+54	; 0x36
    41ae:	9f a9       	ldd	r25, Y+55	; 0x37
    41b0:	9b ab       	std	Y+51, r25	; 0x33
    41b2:	8a ab       	std	Y+50, r24	; 0x32
    41b4:	8a a9       	ldd	r24, Y+50	; 0x32
    41b6:	9b a9       	ldd	r25, Y+51	; 0x33
    41b8:	01 97       	sbiw	r24, 0x01	; 1
    41ba:	f1 f7       	brne	.-4      	; 0x41b8 <LCD_displayChar+0x404>
    41bc:	9b ab       	std	Y+51, r25	; 0x33
    41be:	8a ab       	std	Y+50, r24	; 0x32
    41c0:	18 c0       	rjmp	.+48     	; 0x41f2 <LCD_displayChar+0x43e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    41c2:	fe 01       	movw	r30, r28
    41c4:	ef 5b       	subi	r30, 0xBF	; 191
    41c6:	ff 4f       	sbci	r31, 0xFF	; 255
    41c8:	60 81       	ld	r22, Z
    41ca:	71 81       	ldd	r23, Z+1	; 0x01
    41cc:	82 81       	ldd	r24, Z+2	; 0x02
    41ce:	93 81       	ldd	r25, Z+3	; 0x03
    41d0:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    41d4:	dc 01       	movw	r26, r24
    41d6:	cb 01       	movw	r24, r22
    41d8:	fe 01       	movw	r30, r28
    41da:	e0 5c       	subi	r30, 0xC0	; 192
    41dc:	ff 4f       	sbci	r31, 0xFF	; 255
    41de:	80 83       	st	Z, r24
    41e0:	fe 01       	movw	r30, r28
    41e2:	e0 5c       	subi	r30, 0xC0	; 192
    41e4:	ff 4f       	sbci	r31, 0xFF	; 255
    41e6:	80 81       	ld	r24, Z
    41e8:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    41ea:	89 a9       	ldd	r24, Y+49	; 0x31
    41ec:	8a 95       	dec	r24
    41ee:	f1 f7       	brne	.-4      	; 0x41ec <LCD_displayChar+0x438>
    41f0:	89 ab       	std	Y+49, r24	; 0x31
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */
#ifdef LCD_8_BIT_MODE
    GPIO_writePort(LCD_DATA_PORT, a_lcdChar);  /* Send character to data port */
    41f2:	fe 01       	movw	r30, r28
    41f4:	ef 59       	subi	r30, 0x9F	; 159
    41f6:	ff 4f       	sbci	r31, 0xFF	; 255
    41f8:	80 e0       	ldi	r24, 0x00	; 0
    41fa:	60 81       	ld	r22, Z
    41fc:	0e 94 1a 07 	call	0xe34	; 0xe34 <GPIO_writePort>
    4200:	80 e0       	ldi	r24, 0x00	; 0
    4202:	90 e0       	ldi	r25, 0x00	; 0
    4204:	a0 e8       	ldi	r26, 0x80	; 128
    4206:	bf e3       	ldi	r27, 0x3F	; 63
    4208:	8d a7       	std	Y+45, r24	; 0x2d
    420a:	9e a7       	std	Y+46, r25	; 0x2e
    420c:	af a7       	std	Y+47, r26	; 0x2f
    420e:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4210:	6d a5       	ldd	r22, Y+45	; 0x2d
    4212:	7e a5       	ldd	r23, Y+46	; 0x2e
    4214:	8f a5       	ldd	r24, Y+47	; 0x2f
    4216:	98 a9       	ldd	r25, Y+48	; 0x30
    4218:	2b ea       	ldi	r18, 0xAB	; 171
    421a:	3a ea       	ldi	r19, 0xAA	; 170
    421c:	4a e2       	ldi	r20, 0x2A	; 42
    421e:	50 e4       	ldi	r21, 0x40	; 64
    4220:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    4224:	dc 01       	movw	r26, r24
    4226:	cb 01       	movw	r24, r22
    4228:	89 a7       	std	Y+41, r24	; 0x29
    422a:	9a a7       	std	Y+42, r25	; 0x2a
    422c:	ab a7       	std	Y+43, r26	; 0x2b
    422e:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    4230:	69 a5       	ldd	r22, Y+41	; 0x29
    4232:	7a a5       	ldd	r23, Y+42	; 0x2a
    4234:	8b a5       	ldd	r24, Y+43	; 0x2b
    4236:	9c a5       	ldd	r25, Y+44	; 0x2c
    4238:	20 e0       	ldi	r18, 0x00	; 0
    423a:	30 e0       	ldi	r19, 0x00	; 0
    423c:	40 e8       	ldi	r20, 0x80	; 128
    423e:	5f e3       	ldi	r21, 0x3F	; 63
    4240:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    4244:	88 23       	and	r24, r24
    4246:	1c f4       	brge	.+6      	; 0x424e <LCD_displayChar+0x49a>
		__ticks = 1;
    4248:	81 e0       	ldi	r24, 0x01	; 1
    424a:	88 a7       	std	Y+40, r24	; 0x28
    424c:	91 c0       	rjmp	.+290    	; 0x4370 <LCD_displayChar+0x5bc>
	else if (__tmp > 255)
    424e:	69 a5       	ldd	r22, Y+41	; 0x29
    4250:	7a a5       	ldd	r23, Y+42	; 0x2a
    4252:	8b a5       	ldd	r24, Y+43	; 0x2b
    4254:	9c a5       	ldd	r25, Y+44	; 0x2c
    4256:	20 e0       	ldi	r18, 0x00	; 0
    4258:	30 e0       	ldi	r19, 0x00	; 0
    425a:	4f e7       	ldi	r20, 0x7F	; 127
    425c:	53 e4       	ldi	r21, 0x43	; 67
    425e:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    4262:	18 16       	cp	r1, r24
    4264:	0c f0       	brlt	.+2      	; 0x4268 <LCD_displayChar+0x4b4>
    4266:	7b c0       	rjmp	.+246    	; 0x435e <LCD_displayChar+0x5aa>
	{
		_delay_ms(__us / 1000.0);
    4268:	6d a5       	ldd	r22, Y+45	; 0x2d
    426a:	7e a5       	ldd	r23, Y+46	; 0x2e
    426c:	8f a5       	ldd	r24, Y+47	; 0x2f
    426e:	98 a9       	ldd	r25, Y+48	; 0x30
    4270:	20 e0       	ldi	r18, 0x00	; 0
    4272:	30 e0       	ldi	r19, 0x00	; 0
    4274:	4a e7       	ldi	r20, 0x7A	; 122
    4276:	54 e4       	ldi	r21, 0x44	; 68
    4278:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    427c:	dc 01       	movw	r26, r24
    427e:	cb 01       	movw	r24, r22
    4280:	8c a3       	std	Y+36, r24	; 0x24
    4282:	9d a3       	std	Y+37, r25	; 0x25
    4284:	ae a3       	std	Y+38, r26	; 0x26
    4286:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4288:	6c a1       	ldd	r22, Y+36	; 0x24
    428a:	7d a1       	ldd	r23, Y+37	; 0x25
    428c:	8e a1       	ldd	r24, Y+38	; 0x26
    428e:	9f a1       	ldd	r25, Y+39	; 0x27
    4290:	20 e0       	ldi	r18, 0x00	; 0
    4292:	30 e0       	ldi	r19, 0x00	; 0
    4294:	4a ef       	ldi	r20, 0xFA	; 250
    4296:	54 e4       	ldi	r21, 0x44	; 68
    4298:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    429c:	dc 01       	movw	r26, r24
    429e:	cb 01       	movw	r24, r22
    42a0:	88 a3       	std	Y+32, r24	; 0x20
    42a2:	99 a3       	std	Y+33, r25	; 0x21
    42a4:	aa a3       	std	Y+34, r26	; 0x22
    42a6:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    42a8:	68 a1       	ldd	r22, Y+32	; 0x20
    42aa:	79 a1       	ldd	r23, Y+33	; 0x21
    42ac:	8a a1       	ldd	r24, Y+34	; 0x22
    42ae:	9b a1       	ldd	r25, Y+35	; 0x23
    42b0:	20 e0       	ldi	r18, 0x00	; 0
    42b2:	30 e0       	ldi	r19, 0x00	; 0
    42b4:	40 e8       	ldi	r20, 0x80	; 128
    42b6:	5f e3       	ldi	r21, 0x3F	; 63
    42b8:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    42bc:	88 23       	and	r24, r24
    42be:	2c f4       	brge	.+10     	; 0x42ca <LCD_displayChar+0x516>
		__ticks = 1;
    42c0:	81 e0       	ldi	r24, 0x01	; 1
    42c2:	90 e0       	ldi	r25, 0x00	; 0
    42c4:	9f 8f       	std	Y+31, r25	; 0x1f
    42c6:	8e 8f       	std	Y+30, r24	; 0x1e
    42c8:	3f c0       	rjmp	.+126    	; 0x4348 <LCD_displayChar+0x594>
	else if (__tmp > 65535)
    42ca:	68 a1       	ldd	r22, Y+32	; 0x20
    42cc:	79 a1       	ldd	r23, Y+33	; 0x21
    42ce:	8a a1       	ldd	r24, Y+34	; 0x22
    42d0:	9b a1       	ldd	r25, Y+35	; 0x23
    42d2:	20 e0       	ldi	r18, 0x00	; 0
    42d4:	3f ef       	ldi	r19, 0xFF	; 255
    42d6:	4f e7       	ldi	r20, 0x7F	; 127
    42d8:	57 e4       	ldi	r21, 0x47	; 71
    42da:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    42de:	18 16       	cp	r1, r24
    42e0:	4c f5       	brge	.+82     	; 0x4334 <LCD_displayChar+0x580>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    42e2:	6c a1       	ldd	r22, Y+36	; 0x24
    42e4:	7d a1       	ldd	r23, Y+37	; 0x25
    42e6:	8e a1       	ldd	r24, Y+38	; 0x26
    42e8:	9f a1       	ldd	r25, Y+39	; 0x27
    42ea:	20 e0       	ldi	r18, 0x00	; 0
    42ec:	30 e0       	ldi	r19, 0x00	; 0
    42ee:	40 e2       	ldi	r20, 0x20	; 32
    42f0:	51 e4       	ldi	r21, 0x41	; 65
    42f2:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    42f6:	dc 01       	movw	r26, r24
    42f8:	cb 01       	movw	r24, r22
    42fa:	bc 01       	movw	r22, r24
    42fc:	cd 01       	movw	r24, r26
    42fe:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    4302:	dc 01       	movw	r26, r24
    4304:	cb 01       	movw	r24, r22
    4306:	9f 8f       	std	Y+31, r25	; 0x1f
    4308:	8e 8f       	std	Y+30, r24	; 0x1e
    430a:	0f c0       	rjmp	.+30     	; 0x432a <LCD_displayChar+0x576>
    430c:	88 ec       	ldi	r24, 0xC8	; 200
    430e:	90 e0       	ldi	r25, 0x00	; 0
    4310:	9d 8f       	std	Y+29, r25	; 0x1d
    4312:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4314:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4316:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4318:	01 97       	sbiw	r24, 0x01	; 1
    431a:	f1 f7       	brne	.-4      	; 0x4318 <LCD_displayChar+0x564>
    431c:	9d 8f       	std	Y+29, r25	; 0x1d
    431e:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4320:	8e 8d       	ldd	r24, Y+30	; 0x1e
    4322:	9f 8d       	ldd	r25, Y+31	; 0x1f
    4324:	01 97       	sbiw	r24, 0x01	; 1
    4326:	9f 8f       	std	Y+31, r25	; 0x1f
    4328:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    432a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    432c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    432e:	00 97       	sbiw	r24, 0x00	; 0
    4330:	69 f7       	brne	.-38     	; 0x430c <LCD_displayChar+0x558>
    4332:	24 c0       	rjmp	.+72     	; 0x437c <LCD_displayChar+0x5c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4334:	68 a1       	ldd	r22, Y+32	; 0x20
    4336:	79 a1       	ldd	r23, Y+33	; 0x21
    4338:	8a a1       	ldd	r24, Y+34	; 0x22
    433a:	9b a1       	ldd	r25, Y+35	; 0x23
    433c:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    4340:	dc 01       	movw	r26, r24
    4342:	cb 01       	movw	r24, r22
    4344:	9f 8f       	std	Y+31, r25	; 0x1f
    4346:	8e 8f       	std	Y+30, r24	; 0x1e
    4348:	8e 8d       	ldd	r24, Y+30	; 0x1e
    434a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    434c:	9b 8f       	std	Y+27, r25	; 0x1b
    434e:	8a 8f       	std	Y+26, r24	; 0x1a
    4350:	8a 8d       	ldd	r24, Y+26	; 0x1a
    4352:	9b 8d       	ldd	r25, Y+27	; 0x1b
    4354:	01 97       	sbiw	r24, 0x01	; 1
    4356:	f1 f7       	brne	.-4      	; 0x4354 <LCD_displayChar+0x5a0>
    4358:	9b 8f       	std	Y+27, r25	; 0x1b
    435a:	8a 8f       	std	Y+26, r24	; 0x1a
    435c:	0f c0       	rjmp	.+30     	; 0x437c <LCD_displayChar+0x5c8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    435e:	69 a5       	ldd	r22, Y+41	; 0x29
    4360:	7a a5       	ldd	r23, Y+42	; 0x2a
    4362:	8b a5       	ldd	r24, Y+43	; 0x2b
    4364:	9c a5       	ldd	r25, Y+44	; 0x2c
    4366:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    436a:	dc 01       	movw	r26, r24
    436c:	cb 01       	movw	r24, r22
    436e:	88 a7       	std	Y+40, r24	; 0x28
    4370:	88 a5       	ldd	r24, Y+40	; 0x28
    4372:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    4374:	89 8d       	ldd	r24, Y+25	; 0x19
    4376:	8a 95       	dec	r24
    4378:	f1 f7       	brne	.-4      	; 0x4376 <LCD_displayChar+0x5c2>
    437a:	89 8f       	std	Y+25, r24	; 0x19
    _delay_us(LCD_TA_DELAY_US);          /* Delay for timing */
    GPIO_ARR_setPinState(LCD_E, LOW);    /* Disable the LCD to latch the character */
    437c:	89 e0       	ldi	r24, 0x09	; 9
    437e:	60 e0       	ldi	r22, 0x00	; 0
    4380:	0e 94 32 0b 	call	0x1664	; 0x1664 <GPIO_ARR_setPinState>
    4384:	80 e0       	ldi	r24, 0x00	; 0
    4386:	90 e0       	ldi	r25, 0x00	; 0
    4388:	a0 e8       	ldi	r26, 0x80	; 128
    438a:	bf e3       	ldi	r27, 0x3F	; 63
    438c:	8d 8b       	std	Y+21, r24	; 0x15
    438e:	9e 8b       	std	Y+22, r25	; 0x16
    4390:	af 8b       	std	Y+23, r26	; 0x17
    4392:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    4394:	6d 89       	ldd	r22, Y+21	; 0x15
    4396:	7e 89       	ldd	r23, Y+22	; 0x16
    4398:	8f 89       	ldd	r24, Y+23	; 0x17
    439a:	98 8d       	ldd	r25, Y+24	; 0x18
    439c:	2b ea       	ldi	r18, 0xAB	; 171
    439e:	3a ea       	ldi	r19, 0xAA	; 170
    43a0:	4a e2       	ldi	r20, 0x2A	; 42
    43a2:	50 e4       	ldi	r21, 0x40	; 64
    43a4:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    43a8:	dc 01       	movw	r26, r24
    43aa:	cb 01       	movw	r24, r22
    43ac:	89 8b       	std	Y+17, r24	; 0x11
    43ae:	9a 8b       	std	Y+18, r25	; 0x12
    43b0:	ab 8b       	std	Y+19, r26	; 0x13
    43b2:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    43b4:	69 89       	ldd	r22, Y+17	; 0x11
    43b6:	7a 89       	ldd	r23, Y+18	; 0x12
    43b8:	8b 89       	ldd	r24, Y+19	; 0x13
    43ba:	9c 89       	ldd	r25, Y+20	; 0x14
    43bc:	20 e0       	ldi	r18, 0x00	; 0
    43be:	30 e0       	ldi	r19, 0x00	; 0
    43c0:	40 e8       	ldi	r20, 0x80	; 128
    43c2:	5f e3       	ldi	r21, 0x3F	; 63
    43c4:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    43c8:	88 23       	and	r24, r24
    43ca:	1c f4       	brge	.+6      	; 0x43d2 <LCD_displayChar+0x61e>
		__ticks = 1;
    43cc:	81 e0       	ldi	r24, 0x01	; 1
    43ce:	88 8b       	std	Y+16, r24	; 0x10
    43d0:	91 c0       	rjmp	.+290    	; 0x44f4 <LCD_displayChar+0x740>
	else if (__tmp > 255)
    43d2:	69 89       	ldd	r22, Y+17	; 0x11
    43d4:	7a 89       	ldd	r23, Y+18	; 0x12
    43d6:	8b 89       	ldd	r24, Y+19	; 0x13
    43d8:	9c 89       	ldd	r25, Y+20	; 0x14
    43da:	20 e0       	ldi	r18, 0x00	; 0
    43dc:	30 e0       	ldi	r19, 0x00	; 0
    43de:	4f e7       	ldi	r20, 0x7F	; 127
    43e0:	53 e4       	ldi	r21, 0x43	; 67
    43e2:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    43e6:	18 16       	cp	r1, r24
    43e8:	0c f0       	brlt	.+2      	; 0x43ec <LCD_displayChar+0x638>
    43ea:	7b c0       	rjmp	.+246    	; 0x44e2 <LCD_displayChar+0x72e>
	{
		_delay_ms(__us / 1000.0);
    43ec:	6d 89       	ldd	r22, Y+21	; 0x15
    43ee:	7e 89       	ldd	r23, Y+22	; 0x16
    43f0:	8f 89       	ldd	r24, Y+23	; 0x17
    43f2:	98 8d       	ldd	r25, Y+24	; 0x18
    43f4:	20 e0       	ldi	r18, 0x00	; 0
    43f6:	30 e0       	ldi	r19, 0x00	; 0
    43f8:	4a e7       	ldi	r20, 0x7A	; 122
    43fa:	54 e4       	ldi	r21, 0x44	; 68
    43fc:	0e 94 89 03 	call	0x712	; 0x712 <__divsf3>
    4400:	dc 01       	movw	r26, r24
    4402:	cb 01       	movw	r24, r22
    4404:	8c 87       	std	Y+12, r24	; 0x0c
    4406:	9d 87       	std	Y+13, r25	; 0x0d
    4408:	ae 87       	std	Y+14, r26	; 0x0e
    440a:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    440c:	6c 85       	ldd	r22, Y+12	; 0x0c
    440e:	7d 85       	ldd	r23, Y+13	; 0x0d
    4410:	8e 85       	ldd	r24, Y+14	; 0x0e
    4412:	9f 85       	ldd	r25, Y+15	; 0x0f
    4414:	20 e0       	ldi	r18, 0x00	; 0
    4416:	30 e0       	ldi	r19, 0x00	; 0
    4418:	4a ef       	ldi	r20, 0xFA	; 250
    441a:	54 e4       	ldi	r21, 0x44	; 68
    441c:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    4420:	dc 01       	movw	r26, r24
    4422:	cb 01       	movw	r24, r22
    4424:	88 87       	std	Y+8, r24	; 0x08
    4426:	99 87       	std	Y+9, r25	; 0x09
    4428:	aa 87       	std	Y+10, r26	; 0x0a
    442a:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    442c:	68 85       	ldd	r22, Y+8	; 0x08
    442e:	79 85       	ldd	r23, Y+9	; 0x09
    4430:	8a 85       	ldd	r24, Y+10	; 0x0a
    4432:	9b 85       	ldd	r25, Y+11	; 0x0b
    4434:	20 e0       	ldi	r18, 0x00	; 0
    4436:	30 e0       	ldi	r19, 0x00	; 0
    4438:	40 e8       	ldi	r20, 0x80	; 128
    443a:	5f e3       	ldi	r21, 0x3F	; 63
    443c:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    4440:	88 23       	and	r24, r24
    4442:	2c f4       	brge	.+10     	; 0x444e <LCD_displayChar+0x69a>
		__ticks = 1;
    4444:	81 e0       	ldi	r24, 0x01	; 1
    4446:	90 e0       	ldi	r25, 0x00	; 0
    4448:	9f 83       	std	Y+7, r25	; 0x07
    444a:	8e 83       	std	Y+6, r24	; 0x06
    444c:	3f c0       	rjmp	.+126    	; 0x44cc <LCD_displayChar+0x718>
	else if (__tmp > 65535)
    444e:	68 85       	ldd	r22, Y+8	; 0x08
    4450:	79 85       	ldd	r23, Y+9	; 0x09
    4452:	8a 85       	ldd	r24, Y+10	; 0x0a
    4454:	9b 85       	ldd	r25, Y+11	; 0x0b
    4456:	20 e0       	ldi	r18, 0x00	; 0
    4458:	3f ef       	ldi	r19, 0xFF	; 255
    445a:	4f e7       	ldi	r20, 0x7F	; 127
    445c:	57 e4       	ldi	r21, 0x47	; 71
    445e:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    4462:	18 16       	cp	r1, r24
    4464:	4c f5       	brge	.+82     	; 0x44b8 <LCD_displayChar+0x704>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4466:	6c 85       	ldd	r22, Y+12	; 0x0c
    4468:	7d 85       	ldd	r23, Y+13	; 0x0d
    446a:	8e 85       	ldd	r24, Y+14	; 0x0e
    446c:	9f 85       	ldd	r25, Y+15	; 0x0f
    446e:	20 e0       	ldi	r18, 0x00	; 0
    4470:	30 e0       	ldi	r19, 0x00	; 0
    4472:	40 e2       	ldi	r20, 0x20	; 32
    4474:	51 e4       	ldi	r21, 0x41	; 65
    4476:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    447a:	dc 01       	movw	r26, r24
    447c:	cb 01       	movw	r24, r22
    447e:	bc 01       	movw	r22, r24
    4480:	cd 01       	movw	r24, r26
    4482:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    4486:	dc 01       	movw	r26, r24
    4488:	cb 01       	movw	r24, r22
    448a:	9f 83       	std	Y+7, r25	; 0x07
    448c:	8e 83       	std	Y+6, r24	; 0x06
    448e:	0f c0       	rjmp	.+30     	; 0x44ae <LCD_displayChar+0x6fa>
    4490:	88 ec       	ldi	r24, 0xC8	; 200
    4492:	90 e0       	ldi	r25, 0x00	; 0
    4494:	9d 83       	std	Y+5, r25	; 0x05
    4496:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4498:	8c 81       	ldd	r24, Y+4	; 0x04
    449a:	9d 81       	ldd	r25, Y+5	; 0x05
    449c:	01 97       	sbiw	r24, 0x01	; 1
    449e:	f1 f7       	brne	.-4      	; 0x449c <LCD_displayChar+0x6e8>
    44a0:	9d 83       	std	Y+5, r25	; 0x05
    44a2:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44a4:	8e 81       	ldd	r24, Y+6	; 0x06
    44a6:	9f 81       	ldd	r25, Y+7	; 0x07
    44a8:	01 97       	sbiw	r24, 0x01	; 1
    44aa:	9f 83       	std	Y+7, r25	; 0x07
    44ac:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44ae:	8e 81       	ldd	r24, Y+6	; 0x06
    44b0:	9f 81       	ldd	r25, Y+7	; 0x07
    44b2:	00 97       	sbiw	r24, 0x00	; 0
    44b4:	69 f7       	brne	.-38     	; 0x4490 <LCD_displayChar+0x6dc>
    44b6:	24 c0       	rjmp	.+72     	; 0x4500 <LCD_displayChar+0x74c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44b8:	68 85       	ldd	r22, Y+8	; 0x08
    44ba:	79 85       	ldd	r23, Y+9	; 0x09
    44bc:	8a 85       	ldd	r24, Y+10	; 0x0a
    44be:	9b 85       	ldd	r25, Y+11	; 0x0b
    44c0:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    44c4:	dc 01       	movw	r26, r24
    44c6:	cb 01       	movw	r24, r22
    44c8:	9f 83       	std	Y+7, r25	; 0x07
    44ca:	8e 83       	std	Y+6, r24	; 0x06
    44cc:	8e 81       	ldd	r24, Y+6	; 0x06
    44ce:	9f 81       	ldd	r25, Y+7	; 0x07
    44d0:	9b 83       	std	Y+3, r25	; 0x03
    44d2:	8a 83       	std	Y+2, r24	; 0x02
    44d4:	8a 81       	ldd	r24, Y+2	; 0x02
    44d6:	9b 81       	ldd	r25, Y+3	; 0x03
    44d8:	01 97       	sbiw	r24, 0x01	; 1
    44da:	f1 f7       	brne	.-4      	; 0x44d8 <LCD_displayChar+0x724>
    44dc:	9b 83       	std	Y+3, r25	; 0x03
    44de:	8a 83       	std	Y+2, r24	; 0x02
    44e0:	0f c0       	rjmp	.+30     	; 0x4500 <LCD_displayChar+0x74c>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    44e2:	69 89       	ldd	r22, Y+17	; 0x11
    44e4:	7a 89       	ldd	r23, Y+18	; 0x12
    44e6:	8b 89       	ldd	r24, Y+19	; 0x13
    44e8:	9c 89       	ldd	r25, Y+20	; 0x14
    44ea:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    44ee:	dc 01       	movw	r26, r24
    44f0:	cb 01       	movw	r24, r22
    44f2:	88 8b       	std	Y+16, r24	; 0x10
    44f4:	88 89       	ldd	r24, Y+16	; 0x10
    44f6:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    44f8:	89 81       	ldd	r24, Y+1	; 0x01
    44fa:	8a 95       	dec	r24
    44fc:	f1 f7       	brne	.-4      	; 0x44fa <LCD_displayChar+0x746>
    44fe:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */
	GPIO_ARR_setPinState(LCD_E, LOW); /* Disable the LCD to latch the character */
	_delay_us(LCD_TA_DELAY_US); /* Delay for timing */

#endif
}
    4500:	cf 59       	subi	r28, 0x9F	; 159
    4502:	df 4f       	sbci	r29, 0xFF	; 255
    4504:	0f b6       	in	r0, 0x3f	; 63
    4506:	f8 94       	cli
    4508:	de bf       	out	0x3e, r29	; 62
    450a:	0f be       	out	0x3f, r0	; 63
    450c:	cd bf       	out	0x3d, r28	; 61
    450e:	cf 91       	pop	r28
    4510:	df 91       	pop	r29
    4512:	1f 91       	pop	r17
    4514:	0f 91       	pop	r16
    4516:	08 95       	ret

00004518 <LCD_init>:
 * @brief Initializes the LCD in 8-bit mode with 2 display lines.
 *
 * This function configures the LCD by setting the appropriate modes (2-line, 8-bit),
 * turning off the cursor, and clearing the display. It should be called once during initialization.
 */
void LCD_init() {
    4518:	df 93       	push	r29
    451a:	cf 93       	push	r28
    451c:	cd b7       	in	r28, 0x3d	; 61
    451e:	de b7       	in	r29, 0x3e	; 62
    4520:	2e 97       	sbiw	r28, 0x0e	; 14
    4522:	0f b6       	in	r0, 0x3f	; 63
    4524:	f8 94       	cli
    4526:	de bf       	out	0x3e, r29	; 62
    4528:	0f be       	out	0x3f, r0	; 63
    452a:	cd bf       	out	0x3d, r28	; 61
	GPIO_ARR_setPinDirection(LCD_RS, PIN_OUTPUT); /* Set RS pin as output */
    452c:	88 e0       	ldi	r24, 0x08	; 8
    452e:	61 e0       	ldi	r22, 0x01	; 1
    4530:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>
	GPIO_ARR_setPinDirection(LCD_E, PIN_OUTPUT); /* Set E pin as output */
    4534:	89 e0       	ldi	r24, 0x09	; 9
    4536:	61 e0       	ldi	r22, 0x01	; 1
    4538:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>
    453c:	80 e0       	ldi	r24, 0x00	; 0
    453e:	90 e0       	ldi	r25, 0x00	; 0
    4540:	a0 ea       	ldi	r26, 0xA0	; 160
    4542:	b1 e4       	ldi	r27, 0x41	; 65
    4544:	8b 87       	std	Y+11, r24	; 0x0b
    4546:	9c 87       	std	Y+12, r25	; 0x0c
    4548:	ad 87       	std	Y+13, r26	; 0x0d
    454a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    454c:	6b 85       	ldd	r22, Y+11	; 0x0b
    454e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4550:	8d 85       	ldd	r24, Y+13	; 0x0d
    4552:	9e 85       	ldd	r25, Y+14	; 0x0e
    4554:	20 e0       	ldi	r18, 0x00	; 0
    4556:	30 e0       	ldi	r19, 0x00	; 0
    4558:	4a ef       	ldi	r20, 0xFA	; 250
    455a:	54 e4       	ldi	r21, 0x44	; 68
    455c:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    4560:	dc 01       	movw	r26, r24
    4562:	cb 01       	movw	r24, r22
    4564:	8f 83       	std	Y+7, r24	; 0x07
    4566:	98 87       	std	Y+8, r25	; 0x08
    4568:	a9 87       	std	Y+9, r26	; 0x09
    456a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    456c:	6f 81       	ldd	r22, Y+7	; 0x07
    456e:	78 85       	ldd	r23, Y+8	; 0x08
    4570:	89 85       	ldd	r24, Y+9	; 0x09
    4572:	9a 85       	ldd	r25, Y+10	; 0x0a
    4574:	20 e0       	ldi	r18, 0x00	; 0
    4576:	30 e0       	ldi	r19, 0x00	; 0
    4578:	40 e8       	ldi	r20, 0x80	; 128
    457a:	5f e3       	ldi	r21, 0x3F	; 63
    457c:	0e 94 95 04 	call	0x92a	; 0x92a <__ltsf2>
    4580:	88 23       	and	r24, r24
    4582:	2c f4       	brge	.+10     	; 0x458e <LCD_init+0x76>
		__ticks = 1;
    4584:	81 e0       	ldi	r24, 0x01	; 1
    4586:	90 e0       	ldi	r25, 0x00	; 0
    4588:	9e 83       	std	Y+6, r25	; 0x06
    458a:	8d 83       	std	Y+5, r24	; 0x05
    458c:	3f c0       	rjmp	.+126    	; 0x460c <LCD_init+0xf4>
	else if (__tmp > 65535)
    458e:	6f 81       	ldd	r22, Y+7	; 0x07
    4590:	78 85       	ldd	r23, Y+8	; 0x08
    4592:	89 85       	ldd	r24, Y+9	; 0x09
    4594:	9a 85       	ldd	r25, Y+10	; 0x0a
    4596:	20 e0       	ldi	r18, 0x00	; 0
    4598:	3f ef       	ldi	r19, 0xFF	; 255
    459a:	4f e7       	ldi	r20, 0x7F	; 127
    459c:	57 e4       	ldi	r21, 0x47	; 71
    459e:	0e 94 35 04 	call	0x86a	; 0x86a <__gtsf2>
    45a2:	18 16       	cp	r1, r24
    45a4:	4c f5       	brge	.+82     	; 0x45f8 <LCD_init+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    45a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    45a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    45aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    45ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    45ae:	20 e0       	ldi	r18, 0x00	; 0
    45b0:	30 e0       	ldi	r19, 0x00	; 0
    45b2:	40 e2       	ldi	r20, 0x20	; 32
    45b4:	51 e4       	ldi	r21, 0x41	; 65
    45b6:	0e 94 8f 02 	call	0x51e	; 0x51e <__mulsf3>
    45ba:	dc 01       	movw	r26, r24
    45bc:	cb 01       	movw	r24, r22
    45be:	bc 01       	movw	r22, r24
    45c0:	cd 01       	movw	r24, r26
    45c2:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    45c6:	dc 01       	movw	r26, r24
    45c8:	cb 01       	movw	r24, r22
    45ca:	9e 83       	std	Y+6, r25	; 0x06
    45cc:	8d 83       	std	Y+5, r24	; 0x05
    45ce:	0f c0       	rjmp	.+30     	; 0x45ee <LCD_init+0xd6>
    45d0:	88 ec       	ldi	r24, 0xC8	; 200
    45d2:	90 e0       	ldi	r25, 0x00	; 0
    45d4:	9c 83       	std	Y+4, r25	; 0x04
    45d6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    45d8:	8b 81       	ldd	r24, Y+3	; 0x03
    45da:	9c 81       	ldd	r25, Y+4	; 0x04
    45dc:	01 97       	sbiw	r24, 0x01	; 1
    45de:	f1 f7       	brne	.-4      	; 0x45dc <LCD_init+0xc4>
    45e0:	9c 83       	std	Y+4, r25	; 0x04
    45e2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45e4:	8d 81       	ldd	r24, Y+5	; 0x05
    45e6:	9e 81       	ldd	r25, Y+6	; 0x06
    45e8:	01 97       	sbiw	r24, 0x01	; 1
    45ea:	9e 83       	std	Y+6, r25	; 0x06
    45ec:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    45ee:	8d 81       	ldd	r24, Y+5	; 0x05
    45f0:	9e 81       	ldd	r25, Y+6	; 0x06
    45f2:	00 97       	sbiw	r24, 0x00	; 0
    45f4:	69 f7       	brne	.-38     	; 0x45d0 <LCD_init+0xb8>
    45f6:	14 c0       	rjmp	.+40     	; 0x4620 <LCD_init+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    45f8:	6f 81       	ldd	r22, Y+7	; 0x07
    45fa:	78 85       	ldd	r23, Y+8	; 0x08
    45fc:	89 85       	ldd	r24, Y+9	; 0x09
    45fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4600:	0e 94 b9 00 	call	0x172	; 0x172 <__fixunssfsi>
    4604:	dc 01       	movw	r26, r24
    4606:	cb 01       	movw	r24, r22
    4608:	9e 83       	std	Y+6, r25	; 0x06
    460a:	8d 83       	std	Y+5, r24	; 0x05
    460c:	8d 81       	ldd	r24, Y+5	; 0x05
    460e:	9e 81       	ldd	r25, Y+6	; 0x06
    4610:	9a 83       	std	Y+2, r25	; 0x02
    4612:	89 83       	std	Y+1, r24	; 0x01
    4614:	89 81       	ldd	r24, Y+1	; 0x01
    4616:	9a 81       	ldd	r25, Y+2	; 0x02
    4618:	01 97       	sbiw	r24, 0x01	; 1
    461a:	f1 f7       	brne	.-4      	; 0x4618 <LCD_init+0x100>
    461c:	9a 83       	std	Y+2, r25	; 0x02
    461e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20); /* Wait for LCD to power up */
#ifdef LCD_8_BIT_MODE
    GPIO_setupPortDirection(LCD_DATA_PORT, PORT_OUTPUT);  /* Set data port as output */
    4620:	80 e0       	ldi	r24, 0x00	; 0
    4622:	6f ef       	ldi	r22, 0xFF	; 255
    4624:	0e 94 d6 06 	call	0xdac	; 0xdac <GPIO_setupPortDirection>
    LCD_sendCommand(LCD_TWO_LINE_EIGHT_BIT_COMMAND);  /* Set LCD to 2 lines, 8-bit mode */
    4628:	88 e3       	ldi	r24, 0x38	; 56
    462a:	0e 94 28 1b 	call	0x3650	; 0x3650 <LCD_sendCommand>

	/* use 2-lines LCD + 4-bits Data Mode + 5*7 dot display Mode */
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);
#endif

	LCD_sendCommand(LCD_CURSOR_OFF_COMMAND); /* Turn off cursor */
    462e:	8c e0       	ldi	r24, 0x0C	; 12
    4630:	0e 94 28 1b 	call	0x3650	; 0x3650 <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_SCREEN_COMMAND); /* Clear the LCD screen */
    4634:	81 e0       	ldi	r24, 0x01	; 1
    4636:	0e 94 28 1b 	call	0x3650	; 0x3650 <LCD_sendCommand>
	LCD_moveCursor(0,0);
    463a:	80 e0       	ldi	r24, 0x00	; 0
    463c:	60 e0       	ldi	r22, 0x00	; 0
    463e:	0e 94 65 23 	call	0x46ca	; 0x46ca <LCD_moveCursor>
}
    4642:	2e 96       	adiw	r28, 0x0e	; 14
    4644:	0f b6       	in	r0, 0x3f	; 63
    4646:	f8 94       	cli
    4648:	de bf       	out	0x3e, r29	; 62
    464a:	0f be       	out	0x3f, r0	; 63
    464c:	cd bf       	out	0x3d, r28	; 61
    464e:	cf 91       	pop	r28
    4650:	df 91       	pop	r29
    4652:	08 95       	ret

00004654 <LCD_displayString>:
 * of columns allowed by the LCD.
 *
 * @param a_lcdString Pointer to the null-terminated string to be displayed.
 * @return LCD_ERROR Returns SUCSSES if the string fits within the display, otherwise returns EXCEEDMAXCOLUMNS.
 */
uint8 LCD_displayString(const char *a_lcdString) {
    4654:	df 93       	push	r29
    4656:	cf 93       	push	r28
    4658:	00 d0       	rcall	.+0      	; 0x465a <LCD_displayString+0x6>
    465a:	00 d0       	rcall	.+0      	; 0x465c <LCD_displayString+0x8>
    465c:	0f 92       	push	r0
    465e:	cd b7       	in	r28, 0x3d	; 61
    4660:	de b7       	in	r29, 0x3e	; 62
    4662:	9c 83       	std	Y+4, r25	; 0x04
    4664:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
    4666:	1a 82       	std	Y+2, r1	; 0x02
    4668:	19 82       	std	Y+1, r1	; 0x01
    466a:	14 c0       	rjmp	.+40     	; 0x4694 <LCD_displayString+0x40>
	while (a_lcdString[i] != '\0') {
		LCD_displayChar(a_lcdString[i]); /* Send each character in the string */
    466c:	29 81       	ldd	r18, Y+1	; 0x01
    466e:	3a 81       	ldd	r19, Y+2	; 0x02
    4670:	8b 81       	ldd	r24, Y+3	; 0x03
    4672:	9c 81       	ldd	r25, Y+4	; 0x04
    4674:	fc 01       	movw	r30, r24
    4676:	e2 0f       	add	r30, r18
    4678:	f3 1f       	adc	r31, r19
    467a:	80 81       	ld	r24, Z
    467c:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <LCD_displayChar>
		if (i == LCD_MAX_COLUMNS_INDEX) /* Stop if maximum column index is reached */
    4680:	89 81       	ldd	r24, Y+1	; 0x01
    4682:	9a 81       	ldd	r25, Y+2	; 0x02
    4684:	8f 30       	cpi	r24, 0x0F	; 15
    4686:	91 05       	cpc	r25, r1
    4688:	79 f0       	breq	.+30     	; 0x46a8 <LCD_displayString+0x54>
			break;
		i++;
    468a:	89 81       	ldd	r24, Y+1	; 0x01
    468c:	9a 81       	ldd	r25, Y+2	; 0x02
    468e:	01 96       	adiw	r24, 0x01	; 1
    4690:	9a 83       	std	Y+2, r25	; 0x02
    4692:	89 83       	std	Y+1, r24	; 0x01
 * @param a_lcdString Pointer to the null-terminated string to be displayed.
 * @return LCD_ERROR Returns SUCSSES if the string fits within the display, otherwise returns EXCEEDMAXCOLUMNS.
 */
uint8 LCD_displayString(const char *a_lcdString) {
	int i = 0;
	while (a_lcdString[i] != '\0') {
    4694:	29 81       	ldd	r18, Y+1	; 0x01
    4696:	3a 81       	ldd	r19, Y+2	; 0x02
    4698:	8b 81       	ldd	r24, Y+3	; 0x03
    469a:	9c 81       	ldd	r25, Y+4	; 0x04
    469c:	fc 01       	movw	r30, r24
    469e:	e2 0f       	add	r30, r18
    46a0:	f3 1f       	adc	r31, r19
    46a2:	80 81       	ld	r24, Z
    46a4:	88 23       	and	r24, r24
    46a6:	11 f7       	brne	.-60     	; 0x466c <LCD_displayString+0x18>
		LCD_displayChar(a_lcdString[i]); /* Send each character in the string */
		if (i == LCD_MAX_COLUMNS_INDEX) /* Stop if maximum column index is reached */
			break;
		i++;
	}
	return i < LCD_COLUMNS ? SUCSSES : EXCEEDMAXCOLUMNS; /* Return appropriate status */
    46a8:	1d 82       	std	Y+5, r1	; 0x05
    46aa:	89 81       	ldd	r24, Y+1	; 0x01
    46ac:	9a 81       	ldd	r25, Y+2	; 0x02
    46ae:	80 31       	cpi	r24, 0x10	; 16
    46b0:	91 05       	cpc	r25, r1
    46b2:	14 f0       	brlt	.+4      	; 0x46b8 <LCD_displayString+0x64>
    46b4:	81 e0       	ldi	r24, 0x01	; 1
    46b6:	8d 83       	std	Y+5, r24	; 0x05
    46b8:	8d 81       	ldd	r24, Y+5	; 0x05
}
    46ba:	0f 90       	pop	r0
    46bc:	0f 90       	pop	r0
    46be:	0f 90       	pop	r0
    46c0:	0f 90       	pop	r0
    46c2:	0f 90       	pop	r0
    46c4:	cf 91       	pop	r28
    46c6:	df 91       	pop	r29
    46c8:	08 95       	ret

000046ca <LCD_moveCursor>:
 * position command.
 *
 * @param a_lcdRow The row to move the cursor to (0 to LCD_ROWS-1).
 * @param a_lcdCol The column to move the cursor to (0 to LCD_MAX_COLUMNS_INDEX).
 */
void LCD_moveCursor(uint8 a_lcdRow, uint8 a_lcdCol) {
    46ca:	df 93       	push	r29
    46cc:	cf 93       	push	r28
    46ce:	00 d0       	rcall	.+0      	; 0x46d0 <LCD_moveCursor+0x6>
    46d0:	00 d0       	rcall	.+0      	; 0x46d2 <LCD_moveCursor+0x8>
    46d2:	0f 92       	push	r0
    46d4:	cd b7       	in	r28, 0x3d	; 61
    46d6:	de b7       	in	r29, 0x3e	; 62
    46d8:	8a 83       	std	Y+2, r24	; 0x02
    46da:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch (a_lcdRow) {
    46dc:	8a 81       	ldd	r24, Y+2	; 0x02
    46de:	28 2f       	mov	r18, r24
    46e0:	30 e0       	ldi	r19, 0x00	; 0
    46e2:	3d 83       	std	Y+5, r19	; 0x05
    46e4:	2c 83       	std	Y+4, r18	; 0x04
    46e6:	8c 81       	ldd	r24, Y+4	; 0x04
    46e8:	9d 81       	ldd	r25, Y+5	; 0x05
    46ea:	81 30       	cpi	r24, 0x01	; 1
    46ec:	91 05       	cpc	r25, r1
    46ee:	c1 f0       	breq	.+48     	; 0x4720 <LCD_moveCursor+0x56>
    46f0:	2c 81       	ldd	r18, Y+4	; 0x04
    46f2:	3d 81       	ldd	r19, Y+5	; 0x05
    46f4:	22 30       	cpi	r18, 0x02	; 2
    46f6:	31 05       	cpc	r19, r1
    46f8:	2c f4       	brge	.+10     	; 0x4704 <LCD_moveCursor+0x3a>
    46fa:	8c 81       	ldd	r24, Y+4	; 0x04
    46fc:	9d 81       	ldd	r25, Y+5	; 0x05
    46fe:	00 97       	sbiw	r24, 0x00	; 0
    4700:	61 f0       	breq	.+24     	; 0x471a <LCD_moveCursor+0x50>
    4702:	19 c0       	rjmp	.+50     	; 0x4736 <LCD_moveCursor+0x6c>
    4704:	2c 81       	ldd	r18, Y+4	; 0x04
    4706:	3d 81       	ldd	r19, Y+5	; 0x05
    4708:	22 30       	cpi	r18, 0x02	; 2
    470a:	31 05       	cpc	r19, r1
    470c:	69 f0       	breq	.+26     	; 0x4728 <LCD_moveCursor+0x5e>
    470e:	8c 81       	ldd	r24, Y+4	; 0x04
    4710:	9d 81       	ldd	r25, Y+5	; 0x05
    4712:	83 30       	cpi	r24, 0x03	; 3
    4714:	91 05       	cpc	r25, r1
    4716:	61 f0       	breq	.+24     	; 0x4730 <LCD_moveCursor+0x66>
    4718:	0e c0       	rjmp	.+28     	; 0x4736 <LCD_moveCursor+0x6c>
	case 0:
		lcd_memory_address = a_lcdCol;
    471a:	8b 81       	ldd	r24, Y+3	; 0x03
    471c:	89 83       	std	Y+1, r24	; 0x01
    471e:	0b c0       	rjmp	.+22     	; 0x4736 <LCD_moveCursor+0x6c>
		break;
	case 1:
		lcd_memory_address = a_lcdCol + LCD_ROW_1_OFFSET;
    4720:	8b 81       	ldd	r24, Y+3	; 0x03
    4722:	80 5c       	subi	r24, 0xC0	; 192
    4724:	89 83       	std	Y+1, r24	; 0x01
    4726:	07 c0       	rjmp	.+14     	; 0x4736 <LCD_moveCursor+0x6c>
		break;
	case 2:
		lcd_memory_address = a_lcdCol + LCD_ROW_2_OFFSET;
    4728:	8b 81       	ldd	r24, Y+3	; 0x03
    472a:	80 5f       	subi	r24, 0xF0	; 240
    472c:	89 83       	std	Y+1, r24	; 0x01
    472e:	03 c0       	rjmp	.+6      	; 0x4736 <LCD_moveCursor+0x6c>
		break;
	case 3:
		lcd_memory_address = a_lcdCol + LCD_ROW_3_OFFSET;
    4730:	8b 81       	ldd	r24, Y+3	; 0x03
    4732:	80 5b       	subi	r24, 0xB0	; 176
    4734:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    4736:	89 81       	ldd	r24, Y+1	; 0x01
    4738:	80 68       	ori	r24, 0x80	; 128
    473a:	0e 94 28 1b 	call	0x3650	; 0x3650 <LCD_sendCommand>
}
    473e:	0f 90       	pop	r0
    4740:	0f 90       	pop	r0
    4742:	0f 90       	pop	r0
    4744:	0f 90       	pop	r0
    4746:	0f 90       	pop	r0
    4748:	cf 91       	pop	r28
    474a:	df 91       	pop	r29
    474c:	08 95       	ret

0000474e <LCD_displayStringRowColumn>:
 *
 * @param row The row to start displaying the string (0 to LCD_ROWS-1).
 * @param col The column to start displaying the string (0 to LCD_MAX_COLUMNS_INDEX).
 * @param Str Pointer to the null-terminated string to be displayed.
 */
void LCD_displayStringRowColumn(uint8 row, uint8 col, const char *Str) {
    474e:	df 93       	push	r29
    4750:	cf 93       	push	r28
    4752:	00 d0       	rcall	.+0      	; 0x4754 <LCD_displayStringRowColumn+0x6>
    4754:	00 d0       	rcall	.+0      	; 0x4756 <LCD_displayStringRowColumn+0x8>
    4756:	cd b7       	in	r28, 0x3d	; 61
    4758:	de b7       	in	r29, 0x3e	; 62
    475a:	89 83       	std	Y+1, r24	; 0x01
    475c:	6a 83       	std	Y+2, r22	; 0x02
    475e:	5c 83       	std	Y+4, r21	; 0x04
    4760:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row, col); /* Move to specified row and column */
    4762:	89 81       	ldd	r24, Y+1	; 0x01
    4764:	6a 81       	ldd	r22, Y+2	; 0x02
    4766:	0e 94 65 23 	call	0x46ca	; 0x46ca <LCD_moveCursor>
	LCD_displayString(Str); /* Display the string at the new cursor location */
    476a:	8b 81       	ldd	r24, Y+3	; 0x03
    476c:	9c 81       	ldd	r25, Y+4	; 0x04
    476e:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>
}
    4772:	0f 90       	pop	r0
    4774:	0f 90       	pop	r0
    4776:	0f 90       	pop	r0
    4778:	0f 90       	pop	r0
    477a:	cf 91       	pop	r28
    477c:	df 91       	pop	r29
    477e:	08 95       	ret

00004780 <LCD_intgerToString>:
 * This function converts an integer to its ASCII string representation and
 * displays the string on the LCD.
 *
 * @param data The integer value to be displayed.
 */
void LCD_intgerToString(int data) {
    4780:	df 93       	push	r29
    4782:	cf 93       	push	r28
    4784:	cd b7       	in	r28, 0x3d	; 61
    4786:	de b7       	in	r29, 0x3e	; 62
    4788:	62 97       	sbiw	r28, 0x12	; 18
    478a:	0f b6       	in	r0, 0x3f	; 63
    478c:	f8 94       	cli
    478e:	de bf       	out	0x3e, r29	; 62
    4790:	0f be       	out	0x3f, r0	; 63
    4792:	cd bf       	out	0x3d, r28	; 61
    4794:	9a 8b       	std	Y+18, r25	; 0x12
    4796:	89 8b       	std	Y+17, r24	; 0x11
	char buff[16]; /* Buffer to hold ASCII representation of the integer */
	itoa(data, buff, 10); /* Convert integer to string (base 10) */
    4798:	89 89       	ldd	r24, Y+17	; 0x11
    479a:	9a 89       	ldd	r25, Y+18	; 0x12
    479c:	9e 01       	movw	r18, r28
    479e:	2f 5f       	subi	r18, 0xFF	; 255
    47a0:	3f 4f       	sbci	r19, 0xFF	; 255
    47a2:	b9 01       	movw	r22, r18
    47a4:	4a e0       	ldi	r20, 0x0A	; 10
    47a6:	50 e0       	ldi	r21, 0x00	; 0
    47a8:	0e 94 fc 24 	call	0x49f8	; 0x49f8 <itoa>
	LCD_displayString(buff); /* Display the resulting string on the LCD */
    47ac:	ce 01       	movw	r24, r28
    47ae:	01 96       	adiw	r24, 0x01	; 1
    47b0:	0e 94 2a 23 	call	0x4654	; 0x4654 <LCD_displayString>
}
    47b4:	62 96       	adiw	r28, 0x12	; 18
    47b6:	0f b6       	in	r0, 0x3f	; 63
    47b8:	f8 94       	cli
    47ba:	de bf       	out	0x3e, r29	; 62
    47bc:	0f be       	out	0x3f, r0	; 63
    47be:	cd bf       	out	0x3d, r28	; 61
    47c0:	cf 91       	pop	r28
    47c2:	df 91       	pop	r29
    47c4:	08 95       	ret

000047c6 <LCD_clearScreen>:
 * @brief Clears the entire LCD display.
 *
 * This function sends the clear screen command to the LCD, clearing all the displayed
 * characters and resetting the cursor to the home position.
 */
void LCD_clearScreen(void) {
    47c6:	df 93       	push	r29
    47c8:	cf 93       	push	r28
    47ca:	cd b7       	in	r28, 0x3d	; 61
    47cc:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_SCREEN_COMMAND); /* Send clear display command */
    47ce:	81 e0       	ldi	r24, 0x01	; 1
    47d0:	0e 94 28 1b 	call	0x3650	; 0x3650 <LCD_sendCommand>
}
    47d4:	cf 91       	pop	r28
    47d6:	df 91       	pop	r29
    47d8:	08 95       	ret

000047da <PIR_init>:
 *  Created on: 5 Nov 2024
 *      Author: MSI
 */
#include"../mcal/gpio.h"
#include"pir.h"
void PIR_init(){
    47da:	df 93       	push	r29
    47dc:	cf 93       	push	r28
    47de:	cd b7       	in	r28, 0x3d	; 61
    47e0:	de b7       	in	r29, 0x3e	; 62
GPIO_ARR_setPinDirection(PIR_PIN,PIN_INPUT);
    47e2:	82 e1       	ldi	r24, 0x12	; 18
    47e4:	60 e0       	ldi	r22, 0x00	; 0
    47e6:	0e 94 a0 0b 	call	0x1740	; 0x1740 <GPIO_ARR_setPinDirection>

}
    47ea:	cf 91       	pop	r28
    47ec:	df 91       	pop	r29
    47ee:	08 95       	ret

000047f0 <PIR_read>:
uint8 PIR_read(){
    47f0:	df 93       	push	r29
    47f2:	cf 93       	push	r28
    47f4:	cd b7       	in	r28, 0x3d	; 61
    47f6:	de b7       	in	r29, 0x3e	; 62
	return GPIO_ARR_readPin(PIR_PIN);
    47f8:	82 e1       	ldi	r24, 0x12	; 18
    47fa:	0e 94 4e 0c 	call	0x189c	; 0x189c <GPIO_ARR_readPin>
}
    47fe:	cf 91       	pop	r28
    4800:	df 91       	pop	r29
    4802:	08 95       	ret

00004804 <main>:
#include "../hal/buzzer.h"             /**< Buzzer control for alerts */
#include "../hal/interfaceCtrl.h"      /**< Interface control for HMI communication */
#include "../hal/pir.h"                /**< PIR sensor to detect movement */
#include <util/delay.h>                /**< Delay functions */

int main() {
    4804:	df 93       	push	r29
    4806:	cf 93       	push	r28
    4808:	00 d0       	rcall	.+0      	; 0x480a <main+0x6>
    480a:	00 d0       	rcall	.+0      	; 0x480c <main+0x8>
    480c:	00 d0       	rcall	.+0      	; 0x480e <main+0xa>
    480e:	cd b7       	in	r28, 0x3d	; 61
    4810:	de b7       	in	r29, 0x3e	; 62
    /* Initialize the LCD and HMI */
    LCD_init();
    4812:	0e 94 8c 22 	call	0x4518	; 0x4518 <LCD_init>
    HMI_init();
    4816:	0e 94 7f 17 	call	0x2efe	; 0x2efe <HMI_init>

    /* Initialize the buzzer */
    Buzzer_init();
    481a:	0e 94 36 15 	call	0x2a6c	; 0x2a6c <Buzzer_init>
    /* Main application loop */
    for (;;) {


        /* Wait for a command from HMI */
        uint8 l_receivedCommand = HMI_ready();
    481e:	0e 94 ec 17 	call	0x2fd8	; 0x2fd8 <HMI_ready>
    4822:	8a 83       	std	Y+2, r24	; 0x02

        /* Process received command */
        switch (l_receivedCommand) {
    4824:	8a 81       	ldd	r24, Y+2	; 0x02
    4826:	28 2f       	mov	r18, r24
    4828:	30 e0       	ldi	r19, 0x00	; 0
    482a:	3e 83       	std	Y+6, r19	; 0x06
    482c:	2d 83       	std	Y+5, r18	; 0x05
    482e:	8d 81       	ldd	r24, Y+5	; 0x05
    4830:	9e 81       	ldd	r25, Y+6	; 0x06
    4832:	85 35       	cpi	r24, 0x55	; 85
    4834:	91 05       	cpc	r25, r1
    4836:	09 f4       	brne	.+2      	; 0x483a <main+0x36>
    4838:	43 c0       	rjmp	.+134    	; 0x48c0 <main+0xbc>
    483a:	2d 81       	ldd	r18, Y+5	; 0x05
    483c:	3e 81       	ldd	r19, Y+6	; 0x06
    483e:	26 35       	cpi	r18, 0x56	; 86
    4840:	31 05       	cpc	r19, r1
    4842:	64 f4       	brge	.+24     	; 0x485c <main+0x58>
    4844:	8d 81       	ldd	r24, Y+5	; 0x05
    4846:	9e 81       	ldd	r25, Y+6	; 0x06
    4848:	82 34       	cpi	r24, 0x42	; 66
    484a:	91 05       	cpc	r25, r1
    484c:	09 f4       	brne	.+2      	; 0x4850 <main+0x4c>
    484e:	43 c0       	rjmp	.+134    	; 0x48d6 <main+0xd2>
    4850:	2d 81       	ldd	r18, Y+5	; 0x05
    4852:	3e 81       	ldd	r19, Y+6	; 0x06
    4854:	24 34       	cpi	r18, 0x44	; 68
    4856:	31 05       	cpc	r19, r1
    4858:	b1 f1       	breq	.+108    	; 0x48c6 <main+0xc2>
    485a:	43 c0       	rjmp	.+134    	; 0x48e2 <main+0xde>
    485c:	8d 81       	ldd	r24, Y+5	; 0x05
    485e:	9e 81       	ldd	r25, Y+6	; 0x06
    4860:	84 36       	cpi	r24, 0x64	; 100
    4862:	91 05       	cpc	r25, r1
    4864:	a9 f1       	breq	.+106    	; 0x48d0 <main+0xcc>
    4866:	2d 81       	ldd	r18, Y+5	; 0x05
    4868:	3e 81       	ldd	r19, Y+6	; 0x06
    486a:	20 37       	cpi	r18, 0x70	; 112
    486c:	31 05       	cpc	r19, r1
    486e:	31 f0       	breq	.+12     	; 0x487c <main+0x78>
    4870:	8d 81       	ldd	r24, Y+5	; 0x05
    4872:	9e 81       	ldd	r25, Y+6	; 0x06
    4874:	82 36       	cpi	r24, 0x62	; 98
    4876:	91 05       	cpc	r25, r1
    4878:	89 f1       	breq	.+98     	; 0x48dc <main+0xd8>
    487a:	33 c0       	rjmp	.+102    	; 0x48e2 <main+0xde>
            case HMI_WAIT_PASS:
                /* Wait for 2  password entries and check if they match store in the EEPROM
                 *  else signals the to the HMI  pass mismatch */
                l_ptr2pass = HMI_checkPassMatch();
    487c:	0e 94 ff 17 	call	0x2ffe	; 0x2ffe <HMI_checkPassMatch>
    4880:	9c 83       	std	Y+4, r25	; 0x04
    4882:	8b 83       	std	Y+3, r24	; 0x03
                if (l_ptr2pass != NULL_PTR) {
    4884:	8b 81       	ldd	r24, Y+3	; 0x03
    4886:	9c 81       	ldd	r25, Y+4	; 0x04
    4888:	00 97       	sbiw	r24, 0x00	; 0
    488a:	31 f0       	breq	.+12     	; 0x4898 <main+0x94>
                    MEM_savePass(l_ptr2pass);   /**< Save new password to EEPROM */
    488c:	8b 81       	ldd	r24, Y+3	; 0x03
    488e:	9c 81       	ldd	r25, Y+4	; 0x04
    4890:	0e 94 e0 18 	call	0x31c0	; 0x31c0 <MEM_savePass>
                    l_ptr2pass = NULL_PTR;      /**< Clear pointer after saving */
    4894:	1c 82       	std	Y+4, r1	; 0x04
    4896:	1b 82       	std	Y+3, r1	; 0x03
                }

                /* Display saved password for verification (debugging) */
                LCD_moveCursor(0, 0);
    4898:	80 e0       	ldi	r24, 0x00	; 0
    489a:	60 e0       	ldi	r22, 0x00	; 0
    489c:	0e 94 65 23 	call	0x46ca	; 0x46ca <LCD_moveCursor>
                for (uint8 i = 0; i < 5; i++) {
    48a0:	19 82       	std	Y+1, r1	; 0x01
    48a2:	0a c0       	rjmp	.+20     	; 0x48b8 <main+0xb4>
                    LCD_intgerToString(MEM_getPassElem(i)); /**< Display each element of the saved password */
    48a4:	89 81       	ldd	r24, Y+1	; 0x01
    48a6:	0e 94 c8 18 	call	0x3190	; 0x3190 <MEM_getPassElem>
    48aa:	88 2f       	mov	r24, r24
    48ac:	90 e0       	ldi	r25, 0x00	; 0
    48ae:	0e 94 c0 23 	call	0x4780	; 0x4780 <LCD_intgerToString>
                    l_ptr2pass = NULL_PTR;      /**< Clear pointer after saving */
                }

                /* Display saved password for verification (debugging) */
                LCD_moveCursor(0, 0);
                for (uint8 i = 0; i < 5; i++) {
    48b2:	89 81       	ldd	r24, Y+1	; 0x01
    48b4:	8f 5f       	subi	r24, 0xFF	; 255
    48b6:	89 83       	std	Y+1, r24	; 0x01
    48b8:	89 81       	ldd	r24, Y+1	; 0x01
    48ba:	85 30       	cpi	r24, 0x05	; 5
    48bc:	98 f3       	brcs	.-26     	; 0x48a4 <main+0xa0>
    48be:	af cf       	rjmp	.-162    	; 0x481e <main+0x1a>
                }
                break;

            case HMI_WAIT_PASS_MEM:
                /* Verify password using memory-stored password */
                HMI_checkPass();
    48c0:	0e 94 7d 18 	call	0x30fa	; 0x30fa <HMI_checkPass>
    48c4:	ac cf       	rjmp	.-168    	; 0x481e <main+0x1a>
                break;

            case HMI_OPEN_DOOR:
                /* Command to open the door */
                OpenDoor();
    48c6:	0e 94 89 19 	call	0x3312	; 0x3312 <OpenDoor>
                waitForPeople();               /**< Wait if the PIR detects presence */
    48ca:	0e 94 a9 19 	call	0x3352	; 0x3352 <waitForPeople>
    48ce:	a7 cf       	rjmp	.-178    	; 0x481e <main+0x1a>
                break;

            case HMI_CLOSE_DOOR:
                /* Command to close the door */
                CloseDoor();
    48d0:	0e 94 99 19 	call	0x3332	; 0x3332 <CloseDoor>
    48d4:	a4 cf       	rjmp	.-184    	; 0x481e <main+0x1a>
                break;

            case BUZZER_ON:
                /* Activate the buzzer */
                Buzzer_on();
    48d6:	0e 94 41 15 	call	0x2a82	; 0x2a82 <Buzzer_on>
    48da:	a1 cf       	rjmp	.-190    	; 0x481e <main+0x1a>
                break;

            case BUZZER_OFF:
                /* Deactivate the buzzer */
                Buzzer_off();
    48dc:	0e 94 53 15 	call	0x2aa6	; 0x2aa6 <Buzzer_off>
    48e0:	9e cf       	rjmp	.-196    	; 0x481e <main+0x1a>
                break;

            default:
                /* Handle unrecognized command */
                LCD_displayStringRowColumn(0, 0, "Unknown Command");
    48e2:	2e e9       	ldi	r18, 0x9E	; 158
    48e4:	30 e0       	ldi	r19, 0x00	; 0
    48e6:	80 e0       	ldi	r24, 0x00	; 0
    48e8:	60 e0       	ldi	r22, 0x00	; 0
    48ea:	a9 01       	movw	r20, r18
    48ec:	0e 94 a7 23 	call	0x474e	; 0x474e <LCD_displayStringRowColumn>
                LCD_displayChar(l_receivedCommand);
    48f0:	8a 81       	ldd	r24, Y+2	; 0x02
    48f2:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <LCD_displayChar>
    48f6:	93 cf       	rjmp	.-218    	; 0x481e <main+0x1a>

000048f8 <__divmodhi4>:
    48f8:	97 fb       	bst	r25, 7
    48fa:	09 2e       	mov	r0, r25
    48fc:	07 26       	eor	r0, r23
    48fe:	0a d0       	rcall	.+20     	; 0x4914 <__divmodhi4_neg1>
    4900:	77 fd       	sbrc	r23, 7
    4902:	04 d0       	rcall	.+8      	; 0x490c <__divmodhi4_neg2>
    4904:	2e d0       	rcall	.+92     	; 0x4962 <__udivmodhi4>
    4906:	06 d0       	rcall	.+12     	; 0x4914 <__divmodhi4_neg1>
    4908:	00 20       	and	r0, r0
    490a:	1a f4       	brpl	.+6      	; 0x4912 <__divmodhi4_exit>

0000490c <__divmodhi4_neg2>:
    490c:	70 95       	com	r23
    490e:	61 95       	neg	r22
    4910:	7f 4f       	sbci	r23, 0xFF	; 255

00004912 <__divmodhi4_exit>:
    4912:	08 95       	ret

00004914 <__divmodhi4_neg1>:
    4914:	f6 f7       	brtc	.-4      	; 0x4912 <__divmodhi4_exit>
    4916:	90 95       	com	r25
    4918:	81 95       	neg	r24
    491a:	9f 4f       	sbci	r25, 0xFF	; 255
    491c:	08 95       	ret

0000491e <__udivmodsi4>:
    491e:	a1 e2       	ldi	r26, 0x21	; 33
    4920:	1a 2e       	mov	r1, r26
    4922:	aa 1b       	sub	r26, r26
    4924:	bb 1b       	sub	r27, r27
    4926:	fd 01       	movw	r30, r26
    4928:	0d c0       	rjmp	.+26     	; 0x4944 <__udivmodsi4_ep>

0000492a <__udivmodsi4_loop>:
    492a:	aa 1f       	adc	r26, r26
    492c:	bb 1f       	adc	r27, r27
    492e:	ee 1f       	adc	r30, r30
    4930:	ff 1f       	adc	r31, r31
    4932:	a2 17       	cp	r26, r18
    4934:	b3 07       	cpc	r27, r19
    4936:	e4 07       	cpc	r30, r20
    4938:	f5 07       	cpc	r31, r21
    493a:	20 f0       	brcs	.+8      	; 0x4944 <__udivmodsi4_ep>
    493c:	a2 1b       	sub	r26, r18
    493e:	b3 0b       	sbc	r27, r19
    4940:	e4 0b       	sbc	r30, r20
    4942:	f5 0b       	sbc	r31, r21

00004944 <__udivmodsi4_ep>:
    4944:	66 1f       	adc	r22, r22
    4946:	77 1f       	adc	r23, r23
    4948:	88 1f       	adc	r24, r24
    494a:	99 1f       	adc	r25, r25
    494c:	1a 94       	dec	r1
    494e:	69 f7       	brne	.-38     	; 0x492a <__udivmodsi4_loop>
    4950:	60 95       	com	r22
    4952:	70 95       	com	r23
    4954:	80 95       	com	r24
    4956:	90 95       	com	r25
    4958:	9b 01       	movw	r18, r22
    495a:	ac 01       	movw	r20, r24
    495c:	bd 01       	movw	r22, r26
    495e:	cf 01       	movw	r24, r30
    4960:	08 95       	ret

00004962 <__udivmodhi4>:
    4962:	aa 1b       	sub	r26, r26
    4964:	bb 1b       	sub	r27, r27
    4966:	51 e1       	ldi	r21, 0x11	; 17
    4968:	07 c0       	rjmp	.+14     	; 0x4978 <__udivmodhi4_ep>

0000496a <__udivmodhi4_loop>:
    496a:	aa 1f       	adc	r26, r26
    496c:	bb 1f       	adc	r27, r27
    496e:	a6 17       	cp	r26, r22
    4970:	b7 07       	cpc	r27, r23
    4972:	10 f0       	brcs	.+4      	; 0x4978 <__udivmodhi4_ep>
    4974:	a6 1b       	sub	r26, r22
    4976:	b7 0b       	sbc	r27, r23

00004978 <__udivmodhi4_ep>:
    4978:	88 1f       	adc	r24, r24
    497a:	99 1f       	adc	r25, r25
    497c:	5a 95       	dec	r21
    497e:	a9 f7       	brne	.-22     	; 0x496a <__udivmodhi4_loop>
    4980:	80 95       	com	r24
    4982:	90 95       	com	r25
    4984:	bc 01       	movw	r22, r24
    4986:	cd 01       	movw	r24, r26
    4988:	08 95       	ret

0000498a <__prologue_saves__>:
    498a:	2f 92       	push	r2
    498c:	3f 92       	push	r3
    498e:	4f 92       	push	r4
    4990:	5f 92       	push	r5
    4992:	6f 92       	push	r6
    4994:	7f 92       	push	r7
    4996:	8f 92       	push	r8
    4998:	9f 92       	push	r9
    499a:	af 92       	push	r10
    499c:	bf 92       	push	r11
    499e:	cf 92       	push	r12
    49a0:	df 92       	push	r13
    49a2:	ef 92       	push	r14
    49a4:	ff 92       	push	r15
    49a6:	0f 93       	push	r16
    49a8:	1f 93       	push	r17
    49aa:	cf 93       	push	r28
    49ac:	df 93       	push	r29
    49ae:	cd b7       	in	r28, 0x3d	; 61
    49b0:	de b7       	in	r29, 0x3e	; 62
    49b2:	ca 1b       	sub	r28, r26
    49b4:	db 0b       	sbc	r29, r27
    49b6:	0f b6       	in	r0, 0x3f	; 63
    49b8:	f8 94       	cli
    49ba:	de bf       	out	0x3e, r29	; 62
    49bc:	0f be       	out	0x3f, r0	; 63
    49be:	cd bf       	out	0x3d, r28	; 61
    49c0:	09 94       	ijmp

000049c2 <__epilogue_restores__>:
    49c2:	2a 88       	ldd	r2, Y+18	; 0x12
    49c4:	39 88       	ldd	r3, Y+17	; 0x11
    49c6:	48 88       	ldd	r4, Y+16	; 0x10
    49c8:	5f 84       	ldd	r5, Y+15	; 0x0f
    49ca:	6e 84       	ldd	r6, Y+14	; 0x0e
    49cc:	7d 84       	ldd	r7, Y+13	; 0x0d
    49ce:	8c 84       	ldd	r8, Y+12	; 0x0c
    49d0:	9b 84       	ldd	r9, Y+11	; 0x0b
    49d2:	aa 84       	ldd	r10, Y+10	; 0x0a
    49d4:	b9 84       	ldd	r11, Y+9	; 0x09
    49d6:	c8 84       	ldd	r12, Y+8	; 0x08
    49d8:	df 80       	ldd	r13, Y+7	; 0x07
    49da:	ee 80       	ldd	r14, Y+6	; 0x06
    49dc:	fd 80       	ldd	r15, Y+5	; 0x05
    49de:	0c 81       	ldd	r16, Y+4	; 0x04
    49e0:	1b 81       	ldd	r17, Y+3	; 0x03
    49e2:	aa 81       	ldd	r26, Y+2	; 0x02
    49e4:	b9 81       	ldd	r27, Y+1	; 0x01
    49e6:	ce 0f       	add	r28, r30
    49e8:	d1 1d       	adc	r29, r1
    49ea:	0f b6       	in	r0, 0x3f	; 63
    49ec:	f8 94       	cli
    49ee:	de bf       	out	0x3e, r29	; 62
    49f0:	0f be       	out	0x3f, r0	; 63
    49f2:	cd bf       	out	0x3d, r28	; 61
    49f4:	ed 01       	movw	r28, r26
    49f6:	08 95       	ret

000049f8 <itoa>:
    49f8:	fb 01       	movw	r30, r22
    49fa:	9f 01       	movw	r18, r30
    49fc:	e8 94       	clt
    49fe:	42 30       	cpi	r20, 0x02	; 2
    4a00:	c4 f0       	brlt	.+48     	; 0x4a32 <itoa+0x3a>
    4a02:	45 32       	cpi	r20, 0x25	; 37
    4a04:	b4 f4       	brge	.+44     	; 0x4a32 <itoa+0x3a>
    4a06:	4a 30       	cpi	r20, 0x0A	; 10
    4a08:	29 f4       	brne	.+10     	; 0x4a14 <itoa+0x1c>
    4a0a:	97 fb       	bst	r25, 7
    4a0c:	1e f4       	brtc	.+6      	; 0x4a14 <itoa+0x1c>
    4a0e:	90 95       	com	r25
    4a10:	81 95       	neg	r24
    4a12:	9f 4f       	sbci	r25, 0xFF	; 255
    4a14:	64 2f       	mov	r22, r20
    4a16:	77 27       	eor	r23, r23
    4a18:	0e 94 b1 24 	call	0x4962	; 0x4962 <__udivmodhi4>
    4a1c:	80 5d       	subi	r24, 0xD0	; 208
    4a1e:	8a 33       	cpi	r24, 0x3A	; 58
    4a20:	0c f0       	brlt	.+2      	; 0x4a24 <itoa+0x2c>
    4a22:	89 5d       	subi	r24, 0xD9	; 217
    4a24:	81 93       	st	Z+, r24
    4a26:	cb 01       	movw	r24, r22
    4a28:	00 97       	sbiw	r24, 0x00	; 0
    4a2a:	a1 f7       	brne	.-24     	; 0x4a14 <itoa+0x1c>
    4a2c:	16 f4       	brtc	.+4      	; 0x4a32 <itoa+0x3a>
    4a2e:	5d e2       	ldi	r21, 0x2D	; 45
    4a30:	51 93       	st	Z+, r21
    4a32:	10 82       	st	Z, r1
    4a34:	c9 01       	movw	r24, r18
    4a36:	0c 94 1d 25 	jmp	0x4a3a	; 0x4a3a <strrev>

00004a3a <strrev>:
    4a3a:	dc 01       	movw	r26, r24
    4a3c:	fc 01       	movw	r30, r24
    4a3e:	67 2f       	mov	r22, r23
    4a40:	71 91       	ld	r23, Z+
    4a42:	77 23       	and	r23, r23
    4a44:	e1 f7       	brne	.-8      	; 0x4a3e <strrev+0x4>
    4a46:	32 97       	sbiw	r30, 0x02	; 2
    4a48:	04 c0       	rjmp	.+8      	; 0x4a52 <strrev+0x18>
    4a4a:	7c 91       	ld	r23, X
    4a4c:	6d 93       	st	X+, r22
    4a4e:	70 83       	st	Z, r23
    4a50:	62 91       	ld	r22, -Z
    4a52:	ae 17       	cp	r26, r30
    4a54:	bf 07       	cpc	r27, r31
    4a56:	c8 f3       	brcs	.-14     	; 0x4a4a <strrev+0x10>
    4a58:	08 95       	ret

00004a5a <_exit>:
    4a5a:	f8 94       	cli

00004a5c <__stop_program>:
    4a5c:	ff cf       	rjmp	.-2      	; 0x4a5c <__stop_program>
