Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 29 16:48:50 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file modulename_control_sets_placed.rpt
| Design       : modulename
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              20 |            3 |
| Yes          | No                    | No                     |              32 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                |                  |                1 |              2 |
|  capture       |                |                  |                1 |              2 |
|  capture       |                | reset_IBUF       |                1 |              2 |
|  delay         |                |                  |                1 |              4 |
|  capture       | next_state     | i                |                1 |              8 |
|  capture       | i              |                  |                3 |             16 |
|  capture       | tmp[8]_i_1_n_0 |                  |                1 |             16 |
|  clk_IBUF_BUFG |                | clear            |                3 |             20 |
+----------------+----------------+------------------+------------------+----------------+


