# VIVADO-Projects
 FGPA projects coded in Verilog/SystemVerloig/VHDL, simulated on a BASYS3 board

Includes:
- A RISC-V processor wih a 5-stage pipeline
- A RISC_V processor with a 4 way cache to memeory, and a direct mapped cache for instructions
- A Physically Unclonable Function made with Ring Oscillators
