// Seed: 3533736826
module module_0 #(
    parameter id_15 = 32'd26,
    parameter id_16 = 32'd72
) (
    input  uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    output uwire id_5
);
  uwire id_7;
  supply0 id_8;
  wire id_9;
  tri id_10;
  wire id_11;
  tri id_12 = id_12;
  supply1 id_13;
  assign id_7 = 1;
  wire id_14;
  defparam id_15.id_16 = ~id_13;
  tri  id_17;
  assign id_5 = id_17;
  assign id_7 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    output wire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8
);
  wire id_10;
  id_11(
      .id_0(1), .id_1(1)
  );
  initial begin : LABEL_0
    id_10 = id_10;
  end
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_3,
      id_7,
      id_0,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
