
bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'kintex7' -
   /root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.m
   hs line 356 

Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - IPNAME: openflow_datapath, INSTANCE: openflow_datapath_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 
INFO:EDK - IPNAME: nf10_input_arbiter, INSTANCE: nf10_input_arbiter_0 - Tools
   are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 
INFO:EDK - IPNAME: nf10_bram_output_queues, INSTANCE: nf10_bram_output_queues_0
   - Tools are updating the value of the parameter
   C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x6a000000-0x6a00ffff) nf10_identifier_0	axi_interconnect_0
  (0x75400000-0x7540ffff) nf10_nic_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x78200000-0x7820ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78220000-0x7822ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x78240000-0x7824ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x78260000-0x7826ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x79000000-0x79000fff) openflow_datapath_0	axi_interconnect_0
  (0x7a040000-0x7a04ffff) mdio_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0


WARNING:EDK - Peripheral debug_module is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc7k325tffg676-1 -bt
implementation/system.bit  -bd bootloops/microblaze_0.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

