INFO: [VRFC 10-2263] Analyzing Verilog file "G:/hdl_things/ST_Watch/ST_Watch.srcs/sources_1/new/st_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/hdl_things/ST_Watch/ST_Watch.srcs/sim_1/new/st_regs_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module st_regs_test
