;buildInfoPackage: chisel3, version: 3.4.2, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit CombFFT : 
  module Commutator : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module Commutator_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_1 <= wire1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_2 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_2 <= wire1_r_1 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_3 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_3 <= wire1_r_2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_4 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_4 <= wire1_r_3 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_5 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_5 <= wire1_r_4 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_6 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_6 <= wire1_r_5 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_7 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_7 <= wire1_r_6 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_8 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_8 <= wire1_r_7 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_9 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_9 <= wire1_r_8 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_10 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_10 <= wire1_r_9 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_11 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_11 <= wire1_r_10 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_12 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_12 <= wire1_r_11 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_13 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_13 <= wire1_r_12 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_14 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_14 <= wire1_r_13 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_15 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_15 <= wire1_r_14 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r_15 @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_1 <= io_out1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_2 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_2 <= io_out1_r_1 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_3 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_3 <= io_out1_r_2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_4 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_4 <= io_out1_r_3 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_5 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_5 <= io_out1_r_4 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_6 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_6 <= io_out1_r_5 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_7 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_7 <= io_out1_r_6 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_8 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_8 <= io_out1_r_7 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_9 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_9 <= io_out1_r_8 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_10 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_10 <= io_out1_r_9 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_11 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_11 <= io_out1_r_10 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_12 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_12 <= io_out1_r_11 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_13 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_13 <= io_out1_r_12 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_14 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_14 <= io_out1_r_13 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_15 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_15 <= io_out1_r_14 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r_15 @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAddSub : 
    input clock : Clock
    input reset : Reset
    output io : {flip a : Fixed<32><<16>>, flip b : Fixed<32><<16>>, A : Fixed<32><<16>>, B : Fixed<32><<16>>}
    
    node _io_A_T = add(io.a, io.b) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_1 = tail(_io_A_T, 1) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_2 = asFixedPoint(_io_A_T_1, 16) @[SDC_SDF_combFFT.scala 137:16]
    io.A <= _io_A_T_2 @[SDC_SDF_combFFT.scala 137:8]
    node _io_B_T = sub(io.a, io.b) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_1 = tail(_io_B_T, 1) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_2 = asFixedPoint(_io_B_T_1, 16) @[SDC_SDF_combFFT.scala 138:16]
    io.B <= _io_B_T_2 @[SDC_SDF_combFFT.scala 138:8]
    
  module RealBranchMul : 
    input clock : Clock
    input reset : Reset
    output io : {flip dataIn : Fixed<32><<16>>, flip w_re_in : Fixed<32><<16>>, flip w_im_in : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    node _io_out1_T = mul(io.w_re_in, io.dataIn) @[SDC_SDF_combFFT.scala 191:25]
    io.out1 <= _io_out1_T @[SDC_SDF_combFFT.scala 191:11]
    node _io_out2_T = mul(io.w_im_in, io.dataIn) @[SDC_SDF_combFFT.scala 192:25]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 192:11]
    
  module Switch : 
    input clock : Clock
    input reset : Reset
    output io : {flip s : UInt<1>, flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 162:15]
      io.out1 <= io.in2 @[SDC_SDF_combFFT.scala 163:13]
      io.out2 <= io.in1 @[SDC_SDF_combFFT.scala 164:13]
      skip @[SDC_SDF_combFFT.scala 162:15]
    else : @[SDC_SDF_combFFT.scala 165:5]
      io.out1 <= io.in1 @[SDC_SDF_combFFT.scala 166:13]
      io.out2 <= io.in2 @[SDC_SDF_combFFT.scala 167:13]
      skip @[SDC_SDF_combFFT.scala 165:5]
    
  module Commutator_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAdder : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 216:15]
      node _io_out_T = sub(io.in1, io.in2) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_1 = tail(_io_out_T, 1) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_2 = asFixedPoint(_io_out_T_1, 16) @[SDC_SDF_combFFT.scala 217:22]
      io.out <= _io_out_T_2 @[SDC_SDF_combFFT.scala 217:12]
      skip @[SDC_SDF_combFFT.scala 216:15]
    else : @[SDC_SDF_combFFT.scala 218:5]
      node _io_out_T_3 = add(io.in1, io.in2) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_4 = tail(_io_out_T_3, 1) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_5 = asFixedPoint(_io_out_T_4, 16) @[SDC_SDF_combFFT.scala 219:22]
      io.out <= _io_out_T_5 @[SDC_SDF_combFFT.scala 219:12]
      skip @[SDC_SDF_combFFT.scala 218:5]
    
  module Commutator_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_1 <= wire1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_2 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_2 <= wire1_r_1 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_3 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_3 <= wire1_r_2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_4 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_4 <= wire1_r_3 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_5 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_5 <= wire1_r_4 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_6 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_6 <= wire1_r_5 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_7 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_7 <= wire1_r_6 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r_7 @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_1 <= io_out1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_2 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_2 <= io_out1_r_1 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_3 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_3 <= io_out1_r_2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_4 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_4 <= io_out1_r_3 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_5 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_5 <= io_out1_r_4 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_6 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_6 <= io_out1_r_5 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_7 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_7 <= io_out1_r_6 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r_7 @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAddSub_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip a : Fixed<32><<16>>, flip b : Fixed<32><<16>>, A : Fixed<32><<16>>, B : Fixed<32><<16>>}
    
    node _io_A_T = add(io.a, io.b) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_1 = tail(_io_A_T, 1) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_2 = asFixedPoint(_io_A_T_1, 16) @[SDC_SDF_combFFT.scala 137:16]
    io.A <= _io_A_T_2 @[SDC_SDF_combFFT.scala 137:8]
    node _io_B_T = sub(io.a, io.b) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_1 = tail(_io_B_T, 1) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_2 = asFixedPoint(_io_B_T_1, 16) @[SDC_SDF_combFFT.scala 138:16]
    io.B <= _io_B_T_2 @[SDC_SDF_combFFT.scala 138:8]
    
  module RealBranchMul_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip dataIn : Fixed<32><<16>>, flip w_re_in : Fixed<32><<16>>, flip w_im_in : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    node _io_out1_T = mul(io.w_re_in, io.dataIn) @[SDC_SDF_combFFT.scala 191:25]
    io.out1 <= _io_out1_T @[SDC_SDF_combFFT.scala 191:11]
    node _io_out2_T = mul(io.w_im_in, io.dataIn) @[SDC_SDF_combFFT.scala 192:25]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 192:11]
    
  module Switch_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip s : UInt<1>, flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 162:15]
      io.out1 <= io.in2 @[SDC_SDF_combFFT.scala 163:13]
      io.out2 <= io.in1 @[SDC_SDF_combFFT.scala 164:13]
      skip @[SDC_SDF_combFFT.scala 162:15]
    else : @[SDC_SDF_combFFT.scala 165:5]
      io.out1 <= io.in1 @[SDC_SDF_combFFT.scala 166:13]
      io.out2 <= io.in2 @[SDC_SDF_combFFT.scala 167:13]
      skip @[SDC_SDF_combFFT.scala 165:5]
    
  module Commutator_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAdder_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 216:15]
      node _io_out_T = sub(io.in1, io.in2) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_1 = tail(_io_out_T, 1) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_2 = asFixedPoint(_io_out_T_1, 16) @[SDC_SDF_combFFT.scala 217:22]
      io.out <= _io_out_T_2 @[SDC_SDF_combFFT.scala 217:12]
      skip @[SDC_SDF_combFFT.scala 216:15]
    else : @[SDC_SDF_combFFT.scala 218:5]
      node _io_out_T_3 = add(io.in1, io.in2) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_4 = tail(_io_out_T_3, 1) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_5 = asFixedPoint(_io_out_T_4, 16) @[SDC_SDF_combFFT.scala 219:22]
      io.out <= _io_out_T_5 @[SDC_SDF_combFFT.scala 219:12]
      skip @[SDC_SDF_combFFT.scala 218:5]
    
  module Commutator_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_1 <= wire1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_2 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_2 <= wire1_r_1 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_3 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_3 <= wire1_r_2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r_3 @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_1 <= io_out1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_2 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_2 <= io_out1_r_1 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_3 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_3 <= io_out1_r_2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r_3 @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAddSub_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip a : Fixed<32><<16>>, flip b : Fixed<32><<16>>, A : Fixed<32><<16>>, B : Fixed<32><<16>>}
    
    node _io_A_T = add(io.a, io.b) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_1 = tail(_io_A_T, 1) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_2 = asFixedPoint(_io_A_T_1, 16) @[SDC_SDF_combFFT.scala 137:16]
    io.A <= _io_A_T_2 @[SDC_SDF_combFFT.scala 137:8]
    node _io_B_T = sub(io.a, io.b) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_1 = tail(_io_B_T, 1) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_2 = asFixedPoint(_io_B_T_1, 16) @[SDC_SDF_combFFT.scala 138:16]
    io.B <= _io_B_T_2 @[SDC_SDF_combFFT.scala 138:8]
    
  module RealBranchMul_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip dataIn : Fixed<32><<16>>, flip w_re_in : Fixed<32><<16>>, flip w_im_in : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    node _io_out1_T = mul(io.w_re_in, io.dataIn) @[SDC_SDF_combFFT.scala 191:25]
    io.out1 <= _io_out1_T @[SDC_SDF_combFFT.scala 191:11]
    node _io_out2_T = mul(io.w_im_in, io.dataIn) @[SDC_SDF_combFFT.scala 192:25]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 192:11]
    
  module Switch_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip s : UInt<1>, flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 162:15]
      io.out1 <= io.in2 @[SDC_SDF_combFFT.scala 163:13]
      io.out2 <= io.in1 @[SDC_SDF_combFFT.scala 164:13]
      skip @[SDC_SDF_combFFT.scala 162:15]
    else : @[SDC_SDF_combFFT.scala 165:5]
      io.out1 <= io.in1 @[SDC_SDF_combFFT.scala 166:13]
      io.out2 <= io.in2 @[SDC_SDF_combFFT.scala 167:13]
      skip @[SDC_SDF_combFFT.scala 165:5]
    
  module Commutator_6 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAdder_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 216:15]
      node _io_out_T = sub(io.in1, io.in2) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_1 = tail(_io_out_T, 1) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_2 = asFixedPoint(_io_out_T_1, 16) @[SDC_SDF_combFFT.scala 217:22]
      io.out <= _io_out_T_2 @[SDC_SDF_combFFT.scala 217:12]
      skip @[SDC_SDF_combFFT.scala 216:15]
    else : @[SDC_SDF_combFFT.scala 218:5]
      node _io_out_T_3 = add(io.in1, io.in2) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_4 = tail(_io_out_T_3, 1) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_5 = asFixedPoint(_io_out_T_4, 16) @[SDC_SDF_combFFT.scala 219:22]
      io.out <= _io_out_T_5 @[SDC_SDF_combFFT.scala 219:12]
      skip @[SDC_SDF_combFFT.scala 218:5]
    
  module Commutator_7 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg wire1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r_1 <= wire1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r_1 @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    reg io_out1_r_1 : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r_1 <= io_out1_r @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r_1 @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAddSub_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip a : Fixed<32><<16>>, flip b : Fixed<32><<16>>, A : Fixed<32><<16>>, B : Fixed<32><<16>>}
    
    node _io_A_T = add(io.a, io.b) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_1 = tail(_io_A_T, 1) @[SDC_SDF_combFFT.scala 137:16]
    node _io_A_T_2 = asFixedPoint(_io_A_T_1, 16) @[SDC_SDF_combFFT.scala 137:16]
    io.A <= _io_A_T_2 @[SDC_SDF_combFFT.scala 137:8]
    node _io_B_T = sub(io.a, io.b) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_1 = tail(_io_B_T, 1) @[SDC_SDF_combFFT.scala 138:16]
    node _io_B_T_2 = asFixedPoint(_io_B_T_1, 16) @[SDC_SDF_combFFT.scala 138:16]
    io.B <= _io_B_T_2 @[SDC_SDF_combFFT.scala 138:8]
    
  module RealBranchMul_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip dataIn : Fixed<32><<16>>, flip w_re_in : Fixed<32><<16>>, flip w_im_in : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    node _io_out1_T = mul(io.w_re_in, io.dataIn) @[SDC_SDF_combFFT.scala 191:25]
    io.out1 <= _io_out1_T @[SDC_SDF_combFFT.scala 191:11]
    node _io_out2_T = mul(io.w_im_in, io.dataIn) @[SDC_SDF_combFFT.scala 192:25]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 192:11]
    
  module Switch_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip s : UInt<1>, flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 162:15]
      io.out1 <= io.in2 @[SDC_SDF_combFFT.scala 163:13]
      io.out2 <= io.in1 @[SDC_SDF_combFFT.scala 164:13]
      skip @[SDC_SDF_combFFT.scala 162:15]
    else : @[SDC_SDF_combFFT.scala 165:5]
      io.out1 <= io.in1 @[SDC_SDF_combFFT.scala 166:13]
      io.out2 <= io.in2 @[SDC_SDF_combFFT.scala 167:13]
      skip @[SDC_SDF_combFFT.scala 165:5]
    
  module Commutator_8 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module RealAdder_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out : Fixed<32><<16>>}
    
    when io.s : @[SDC_SDF_combFFT.scala 216:15]
      node _io_out_T = sub(io.in1, io.in2) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_1 = tail(_io_out_T, 1) @[SDC_SDF_combFFT.scala 217:22]
      node _io_out_T_2 = asFixedPoint(_io_out_T_1, 16) @[SDC_SDF_combFFT.scala 217:22]
      io.out <= _io_out_T_2 @[SDC_SDF_combFFT.scala 217:12]
      skip @[SDC_SDF_combFFT.scala 216:15]
    else : @[SDC_SDF_combFFT.scala 218:5]
      node _io_out_T_3 = add(io.in1, io.in2) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_4 = tail(_io_out_T_3, 1) @[SDC_SDF_combFFT.scala 219:22]
      node _io_out_T_5 = asFixedPoint(_io_out_T_4, 16) @[SDC_SDF_combFFT.scala 219:22]
      io.out <= _io_out_T_5 @[SDC_SDF_combFFT.scala 219:12]
      skip @[SDC_SDF_combFFT.scala 218:5]
    
  module Commutator_9 : 
    input clock : Clock
    input reset : Reset
    output io : {flip in1 : Fixed<32><<16>>, flip in2 : Fixed<32><<16>>, flip s : UInt<1>, out1 : Fixed<32><<16>>, out2 : Fixed<32><<16>>}
    
    wire wire1 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 75:19]
    wire wire2 : Fixed<32><<16>> @[SDC_SDF_combFFT.scala 76:19]
    reg wire1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      wire1_r <= io.in2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    wire1 <= wire1_r @[SDC_SDF_combFFT.scala 77:9]
    node _wire2_T = mux(io.s, wire1, io.in1) @[SDC_SDF_combFFT.scala 78:15]
    wire2 <= _wire2_T @[SDC_SDF_combFFT.scala 78:9]
    reg io_out1_r : Fixed<32><<16>>, clock @[Reg.scala 15:16]
    when UInt<1>("h01") : @[Reg.scala 16:19]
      io_out1_r <= wire2 @[Reg.scala 16:23]
      skip @[Reg.scala 16:19]
    io.out1 <= io_out1_r @[SDC_SDF_combFFT.scala 79:11]
    node _io_out2_T = mux(io.s, io.in1, wire1) @[SDC_SDF_combFFT.scala 80:17]
    io.out2 <= _io_out2_T @[SDC_SDF_combFFT.scala 80:11]
    
  module ComplexAdd : 
    input clock : Clock
    input reset : Reset
    output io : {flip op1 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, flip op2 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, res : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}}
    
    node _io_res_re_T = add(io.op1.re, io.op2.re) @[SDC_SDF_combFFT.scala 33:26]
    node _io_res_re_T_1 = tail(_io_res_re_T, 1) @[SDC_SDF_combFFT.scala 33:26]
    node _io_res_re_T_2 = asFixedPoint(_io_res_re_T_1, 16) @[SDC_SDF_combFFT.scala 33:26]
    io.res.re <= _io_res_re_T_2 @[SDC_SDF_combFFT.scala 33:13]
    node _io_res_im_T = add(io.op1.im, io.op2.im) @[SDC_SDF_combFFT.scala 34:26]
    node _io_res_im_T_1 = tail(_io_res_im_T, 1) @[SDC_SDF_combFFT.scala 34:26]
    node _io_res_im_T_2 = asFixedPoint(_io_res_im_T_1, 16) @[SDC_SDF_combFFT.scala 34:26]
    io.res.im <= _io_res_im_T_2 @[SDC_SDF_combFFT.scala 34:13]
    
  module ComplexSub : 
    input clock : Clock
    input reset : Reset
    output io : {flip op1 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, flip op2 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, res : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}}
    
    node _io_res_re_T = sub(io.op1.re, io.op2.re) @[SDC_SDF_combFFT.scala 50:26]
    node _io_res_re_T_1 = tail(_io_res_re_T, 1) @[SDC_SDF_combFFT.scala 50:26]
    node _io_res_re_T_2 = asFixedPoint(_io_res_re_T_1, 16) @[SDC_SDF_combFFT.scala 50:26]
    io.res.re <= _io_res_re_T_2 @[SDC_SDF_combFFT.scala 50:13]
    node _io_res_im_T = sub(io.op1.im, io.op2.im) @[SDC_SDF_combFFT.scala 51:26]
    node _io_res_im_T_1 = tail(_io_res_im_T, 1) @[SDC_SDF_combFFT.scala 51:26]
    node _io_res_im_T_2 = asFixedPoint(_io_res_im_T_1, 16) @[SDC_SDF_combFFT.scala 51:26]
    io.res.im <= _io_res_im_T_2 @[SDC_SDF_combFFT.scala 51:13]
    
  module SDFUnit : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, flip ctrlSub : UInt<1>, flip ctrlAdd : UInt<1>, out : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, flip altRst : UInt<1>}
    
    wire wire1 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>} @[SDC_SDF_combFFT.scala 108:19]
    wire wire2 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>} @[SDC_SDF_combFFT.scala 109:19]
    inst wire1_inst of ComplexAdd @[SDC_SDF_combFFT.scala 40:22]
    wire1_inst.clock <= clock
    wire1_inst.reset <= io.altRst
    wire1_inst.io.op1.im <= wire2.im @[SDC_SDF_combFFT.scala 41:17]
    wire1_inst.io.op1.re <= wire2.re @[SDC_SDF_combFFT.scala 41:17]
    wire1_inst.io.op2.im <= io.in.im @[SDC_SDF_combFFT.scala 42:17]
    wire1_inst.io.op2.re <= io.in.re @[SDC_SDF_combFFT.scala 42:17]
    node _wire1_T = mux(io.ctrlAdd, wire2, wire1_inst.io.res) @[SDC_SDF_combFFT.scala 111:17]
    wire1.im <= _wire1_T.im @[SDC_SDF_combFFT.scala 111:11]
    wire1.re <= _wire1_T.re @[SDC_SDF_combFFT.scala 111:11]
    inst io_out_inst of ComplexSub @[SDC_SDF_combFFT.scala 57:22]
    io_out_inst.clock <= clock
    io_out_inst.reset <= io.altRst
    io_out_inst.io.op1.im <= wire2.im @[SDC_SDF_combFFT.scala 58:17]
    io_out_inst.io.op1.re <= wire2.re @[SDC_SDF_combFFT.scala 58:17]
    io_out_inst.io.op2.im <= io.in.im @[SDC_SDF_combFFT.scala 59:17]
    io_out_inst.io.op2.re <= io.in.re @[SDC_SDF_combFFT.scala 59:17]
    node _io_out_T = mux(io.ctrlSub, wire2, io_out_inst.io.res) @[SDC_SDF_combFFT.scala 112:18]
    io.out.im <= _io_out_T.im @[SDC_SDF_combFFT.scala 112:12]
    io.out.re <= _io_out_T.re @[SDC_SDF_combFFT.scala 112:12]
    wire _wire2_WIRE : {re : Fixed<32><<16>>, im : Fixed<32><<16>>} @[SDC_SDF_combFFT.scala 113:79]
    node _wire2_T = asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 113:79]
    _wire2_WIRE.im <= _wire2_T @[SDC_SDF_combFFT.scala 113:79]
    node _wire2_T_1 = asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 113:79]
    _wire2_WIRE.re <= _wire2_T_1 @[SDC_SDF_combFFT.scala 113:79]
    reg wire2_r : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r.im <= wire1.im @[Reg.scala 28:23]
      wire2_r.re <= wire1.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_1 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_1.im <= wire2_r.im @[Reg.scala 28:23]
      wire2_r_1.re <= wire2_r.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_2 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_2.im <= wire2_r_1.im @[Reg.scala 28:23]
      wire2_r_2.re <= wire2_r_1.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_3 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_3.im <= wire2_r_2.im @[Reg.scala 28:23]
      wire2_r_3.re <= wire2_r_2.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_4 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_4.im <= wire2_r_3.im @[Reg.scala 28:23]
      wire2_r_4.re <= wire2_r_3.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_5 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_5.im <= wire2_r_4.im @[Reg.scala 28:23]
      wire2_r_5.re <= wire2_r_4.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_6 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_6.im <= wire2_r_5.im @[Reg.scala 28:23]
      wire2_r_6.re <= wire2_r_5.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_7 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_7.im <= wire2_r_6.im @[Reg.scala 28:23]
      wire2_r_7.re <= wire2_r_6.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_8 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_8.im <= wire2_r_7.im @[Reg.scala 28:23]
      wire2_r_8.re <= wire2_r_7.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_9 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_9.im <= wire2_r_8.im @[Reg.scala 28:23]
      wire2_r_9.re <= wire2_r_8.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_10 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_10.im <= wire2_r_9.im @[Reg.scala 28:23]
      wire2_r_10.re <= wire2_r_9.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_11 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_11.im <= wire2_r_10.im @[Reg.scala 28:23]
      wire2_r_11.re <= wire2_r_10.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_12 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_12.im <= wire2_r_11.im @[Reg.scala 28:23]
      wire2_r_12.re <= wire2_r_11.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_13 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_13.im <= wire2_r_12.im @[Reg.scala 28:23]
      wire2_r_13.re <= wire2_r_12.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_14 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_14.im <= wire2_r_13.im @[Reg.scala 28:23]
      wire2_r_14.re <= wire2_r_13.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg wire2_r_15 : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, clock with : (reset => (io.altRst, _wire2_WIRE)) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      wire2_r_15.im <= wire2_r_14.im @[Reg.scala 28:23]
      wire2_r_15.re <= wire2_r_14.re @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    wire2.im <= wire2_r_15.im @[SDC_SDF_combFFT.scala 113:11]
    wire2.re <= wire2_r_15.re @[SDC_SDF_combFFT.scala 113:11]
    
  module Reorder : 
    input clock : Clock
    input reset : Reset
    output io : {flip in : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, out : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, flip inValid : UInt<1>, outValid : UInt<1>}
    
    cmem ram : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}[32] @[SDC_SDF_combFFT.scala 246:16]
    reg inCounter : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[SDC_SDF_combFFT.scala 248:26]
    reg inCounterCut : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SDC_SDF_combFFT.scala 249:29]
    reg outCounter : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[SDC_SDF_combFFT.scala 250:27]
    node _index0_T = bits(inCounterCut, 1, 0) @[Bitwise.scala 109:18]
    node index0_hi = bits(_index0_T, 0, 0) @[Bitwise.scala 109:18]
    node index0_lo = bits(_index0_T, 1, 1) @[Bitwise.scala 109:44]
    node index0_hi_1 = cat(index0_hi, index0_lo) @[Cat.scala 30:58]
    node _index0_T_1 = bits(inCounterCut, 3, 2) @[Bitwise.scala 109:44]
    node index0_hi_2 = bits(_index0_T_1, 0, 0) @[Bitwise.scala 109:18]
    node index0_lo_1 = bits(_index0_T_1, 1, 1) @[Bitwise.scala 109:44]
    node index0_lo_2 = cat(index0_hi_2, index0_lo_1) @[Cat.scala 30:58]
    node index0 = cat(index0_hi_1, index0_lo_2) @[Cat.scala 30:58]
    node _index1_T = bits(inCounterCut, 1, 0) @[Bitwise.scala 109:18]
    node index1_hi = bits(_index1_T, 0, 0) @[Bitwise.scala 109:18]
    node index1_lo = bits(_index1_T, 1, 1) @[Bitwise.scala 109:44]
    node index1_hi_1 = cat(index1_hi, index1_lo) @[Cat.scala 30:58]
    node _index1_T_1 = bits(inCounterCut, 3, 2) @[Bitwise.scala 109:44]
    node index1_hi_2 = bits(_index1_T_1, 0, 0) @[Bitwise.scala 109:18]
    node index1_lo_1 = bits(_index1_T_1, 1, 1) @[Bitwise.scala 109:44]
    node index1_lo_2 = cat(index1_hi_2, index1_lo_1) @[Cat.scala 30:58]
    node _index1_T_2 = cat(index1_hi_1, index1_lo_2) @[Cat.scala 30:58]
    node _index1_T_3 = add(_index1_T_2, UInt<5>("h010")) @[SDC_SDF_combFFT.scala 252:38]
    node index1 = tail(_index1_T_3, 1) @[SDC_SDF_combFFT.scala 252:38]
    node _T = neq(inCounter, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 253:33]
    node _T_1 = or(io.inValid, _T) @[SDC_SDF_combFFT.scala 253:20]
    when _T_1 : @[SDC_SDF_combFFT.scala 253:42]
      node _T_2 = lt(inCounter, UInt<5>("h010")) @[SDC_SDF_combFFT.scala 254:21]
      when _T_2 : @[SDC_SDF_combFFT.scala 254:42]
        write mport MPORT = ram[index1], clock
        MPORT.im <= io.in.im
        MPORT.re <= io.in.re
        skip @[SDC_SDF_combFFT.scala 254:42]
      else : @[SDC_SDF_combFFT.scala 256:7]
        write mport MPORT_1 = ram[index0], clock
        MPORT_1.im <= io.in.im
        MPORT_1.re <= io.in.re
        skip @[SDC_SDF_combFFT.scala 256:7]
      node _inCounter_T = add(inCounter, UInt<1>("h01")) @[SDC_SDF_combFFT.scala 259:28]
      node _inCounter_T_1 = tail(_inCounter_T, 1) @[SDC_SDF_combFFT.scala 259:28]
      inCounter <= _inCounter_T_1 @[SDC_SDF_combFFT.scala 259:15]
      node _inCounterCut_T = add(inCounterCut, UInt<1>("h01")) @[SDC_SDF_combFFT.scala 260:34]
      node _inCounterCut_T_1 = tail(_inCounterCut_T, 1) @[SDC_SDF_combFFT.scala 260:34]
      inCounterCut <= _inCounterCut_T_1 @[SDC_SDF_combFFT.scala 260:18]
      skip @[SDC_SDF_combFFT.scala 253:42]
    reg io_outValid_REG : UInt, clock @[SDC_SDF_combFFT.scala 262:26]
    io_outValid_REG <= inCounter @[SDC_SDF_combFFT.scala 262:26]
    node _io_outValid_T = eq(io_outValid_REG, UInt<5>("h01f")) @[SDC_SDF_combFFT.scala 262:38]
    node _io_outValid_T_1 = neq(outCounter, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 262:76]
    node _io_outValid_T_2 = or(_io_outValid_T, _io_outValid_T_1) @[SDC_SDF_combFFT.scala 262:61]
    io.outValid <= _io_outValid_T_2 @[SDC_SDF_combFFT.scala 262:15]
    when io.outValid : @[SDC_SDF_combFFT.scala 263:22]
      node _outCounter_T = add(outCounter, UInt<1>("h01")) @[SDC_SDF_combFFT.scala 264:30]
      node _outCounter_T_1 = tail(_outCounter_T, 1) @[SDC_SDF_combFFT.scala 264:30]
      outCounter <= _outCounter_T_1 @[SDC_SDF_combFFT.scala 264:16]
      skip @[SDC_SDF_combFFT.scala 263:22]
    read mport io_out_MPORT = ram[outCounter], clock @[SDC_SDF_combFFT.scala 266:21]
    io.out.im <= io_out_MPORT.im @[SDC_SDF_combFFT.scala 266:10]
    io.out.re <= io_out_MPORT.re @[SDC_SDF_combFFT.scala 266:10]
    
  module CombFFT : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dataIn : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, flip inValid : UInt<1>, dataOut : {re : Fixed<32><<16>>, im : Fixed<32><<16>>}, outValid : UInt<1>, busy : UInt<1>}
    
    reg dCount : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[SDC_SDF_combFFT.scala 304:23]
    node busy = neq(dCount, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 305:21]
    node _T = or(io.inValid, busy) @[SDC_SDF_combFFT.scala 306:19]
    when _T : @[SDC_SDF_combFFT.scala 306:27]
      node _dCount_T = eq(dCount, UInt<7>("h073")) @[SDC_SDF_combFFT.scala 307:26]
      node _dCount_T_1 = add(dCount, UInt<1>("h01")) @[SDC_SDF_combFFT.scala 307:77]
      node _dCount_T_2 = tail(_dCount_T_1, 1) @[SDC_SDF_combFFT.scala 307:77]
      node _dCount_T_3 = mux(_dCount_T, UInt<1>("h00"), _dCount_T_2) @[SDC_SDF_combFFT.scala 307:18]
      dCount <= _dCount_T_3 @[SDC_SDF_combFFT.scala 307:12]
      skip @[SDC_SDF_combFFT.scala 306:27]
    io.busy <= busy @[SDC_SDF_combFFT.scala 309:11]
    wire stageIntf1 : Fixed<32><<16>>[5] @[SDC_SDF_combFFT.scala 311:39]
    stageIntf1[0] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf1[1] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf1[2] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf1[3] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf1[4] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    wire stageIntf2 : Fixed<32><<16>>[5] @[SDC_SDF_combFFT.scala 311:39]
    stageIntf2[0] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf2[1] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf2[2] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf2[3] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    stageIntf2[4] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 311:39]
    node _T_1 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 313:71]
    node _T_2 = bits(_T_1, 0, 0) @[SDC_SDF_combFFT.scala 313:81]
    inst inst of Commutator @[SDC_SDF_combFFT.scala 86:22]
    inst.clock <= clock
    inst.reset <= reset
    inst.io.in1 <= io.dataIn.re @[SDC_SDF_combFFT.scala 87:17]
    inst.io.in2 <= io.dataIn.im @[SDC_SDF_combFFT.scala 88:17]
    inst.io.s <= _T_2 @[SDC_SDF_combFFT.scala 89:15]
    stageIntf1[0] <= inst.io.out1 @[SDC_SDF_combFFT.scala 314:17]
    stageIntf2[0] <= inst.io.out2 @[SDC_SDF_combFFT.scala 315:17]
    wire _WIRE : UInt<4>[32] @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[0] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[1] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[2] <= UInt<2>("h02") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[3] <= UInt<2>("h02") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[4] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[5] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[6] <= UInt<3>("h06") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[7] <= UInt<3>("h06") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[8] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[9] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[10] <= UInt<4>("h0a") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[11] <= UInt<4>("h0a") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[12] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[13] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[14] <= UInt<4>("h0e") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[15] <= UInt<4>("h0e") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[16] <= UInt<1>("h01") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[17] <= UInt<1>("h01") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[18] <= UInt<2>("h03") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[19] <= UInt<2>("h03") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[20] <= UInt<3>("h05") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[21] <= UInt<3>("h05") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[22] <= UInt<3>("h07") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[23] <= UInt<3>("h07") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[24] <= UInt<4>("h09") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[25] <= UInt<4>("h09") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[26] <= UInt<4>("h0b") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[27] <= UInt<4>("h0b") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[28] <= UInt<4>("h0d") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[29] <= UInt<4>("h0d") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[30] <= UInt<4>("h0f") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE[31] <= UInt<4>("h0f") @[SDC_SDF_combFFT.scala 300:12]
    node _T_3 = sub(dCount, UInt<5>("h011")) @[SDC_SDF_combFFT.scala 321:42]
    node _T_4 = tail(_T_3, 1) @[SDC_SDF_combFFT.scala 321:42]
    node _T_5 = bits(_T_4, 4, 0)
    wire re_s : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 282:23]
    re_s[0] <= asFixedPoint(UInt<32>("h010000"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[1] <= asFixedPoint(UInt<32>("h0fb15"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[2] <= asFixedPoint(UInt<32>("h0ec83"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[3] <= asFixedPoint(UInt<32>("h0d4db"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[4] <= asFixedPoint(UInt<32>("h0b505"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[5] <= asFixedPoint(UInt<32>("h08e3a"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[6] <= asFixedPoint(UInt<32>("h061f8"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[7] <= asFixedPoint(UInt<32>("h031f1"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[8] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[9] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[10] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[11] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[13] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[14] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s[15] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    wire im_s : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 283:23]
    im_s[0] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[1] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[2] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[3] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[4] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[5] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[6] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[7] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[8] <= asFixedPoint(UInt<32>("h0ffff0000"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[9] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[10] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[11] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[13] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[14] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s[15] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    wire wireWRe : Fixed @[SDC_SDF_combFFT.scala 322:32]
    wire wireWIm : Fixed @[SDC_SDF_combFFT.scala 322:32]
    node _wireWRe_T = geq(dCount, UInt<5>("h011")) @[SDC_SDF_combFFT.scala 323:27]
    node _wireWRe_T_1 = lt(dCount, UInt<6>("h031")) @[SDC_SDF_combFFT.scala 323:44]
    node _wireWRe_T_2 = and(_wireWRe_T, _wireWRe_T_1) @[SDC_SDF_combFFT.scala 323:34]
    node _wireWRe_T_3 = mux(_wireWRe_T_2, re_s[_WIRE[_T_5]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 323:19]
    wireWRe <= _wireWRe_T_3 @[SDC_SDF_combFFT.scala 323:13]
    node _wireWIm_T = geq(dCount, UInt<5>("h011")) @[SDC_SDF_combFFT.scala 324:27]
    node _wireWIm_T_1 = lt(dCount, UInt<6>("h031")) @[SDC_SDF_combFFT.scala 324:44]
    node _wireWIm_T_2 = and(_wireWIm_T, _wireWIm_T_1) @[SDC_SDF_combFFT.scala 324:34]
    node _wireWIm_T_3 = mux(_wireWIm_T_2, im_s[_WIRE[_T_5]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 324:19]
    wireWIm <= _wireWIm_T_3 @[SDC_SDF_combFFT.scala 324:13]
    wire wireSelectDC : UInt<1> @[SDC_SDF_combFFT.scala 328:28]
    node _wireSelectDC_T = geq(dCount, UInt<5>("h011")) @[SDC_SDF_combFFT.scala 329:32]
    node _wireSelectDC_T_1 = sub(dCount, UInt<5>("h011")) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_2 = tail(_wireSelectDC_T_1, 1) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_3 = bits(_wireSelectDC_T_2, 4, 4) @[SDC_SDF_combFFT.scala 329:53]
    node _wireSelectDC_T_4 = bits(_wireSelectDC_T_3, 0, 0) @[SDC_SDF_combFFT.scala 329:77]
    node _wireSelectDC_T_5 = eq(_wireSelectDC_T_4, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:40]
    node _wireSelectDC_T_6 = mux(_wireSelectDC_T, _wireSelectDC_T_5, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:24]
    wireSelectDC <= _wireSelectDC_T_6 @[SDC_SDF_combFFT.scala 329:18]
    inst inst_1 of Commutator_1 @[SDC_SDF_combFFT.scala 86:22]
    inst_1.clock <= clock
    inst_1.reset <= reset
    inst_1.io.in1 <= stageIntf1[0] @[SDC_SDF_combFFT.scala 87:17]
    inst_1.io.in2 <= stageIntf2[0] @[SDC_SDF_combFFT.scala 88:17]
    inst_1.io.s <= wireSelectDC @[SDC_SDF_combFFT.scala 89:15]
    inst inst_2 of RealAddSub @[SDC_SDF_combFFT.scala 144:22]
    inst_2.clock <= clock
    inst_2.reset <= reset
    inst_2.io.a <= inst_1.io.out1 @[SDC_SDF_combFFT.scala 145:15]
    inst_2.io.b <= inst_1.io.out2 @[SDC_SDF_combFFT.scala 146:15]
    inst inst_3 of RealBranchMul @[SDC_SDF_combFFT.scala 198:22]
    inst_3.clock <= clock
    inst_3.reset <= reset
    inst_3.io.dataIn <= inst_2.io.B @[SDC_SDF_combFFT.scala 199:20]
    inst_3.io.w_re_in <= wireWRe @[SDC_SDF_combFFT.scala 200:21]
    inst_3.io.w_im_in <= wireWIm @[SDC_SDF_combFFT.scala 201:21]
    wire commonSelt : UInt<1> @[SDC_SDF_combFFT.scala 336:26]
    node _commonSelt_T = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:51]
    node _commonSelt_T_1 = bits(_commonSelt_T, 0, 0) @[SDC_SDF_combFFT.scala 337:61]
    node _commonSelt_T_2 = eq(_commonSelt_T_1, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 337:44]
    node _commonSelt_T_3 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:71]
    node _commonSelt_T_4 = bits(_commonSelt_T_3, 0, 0) @[SDC_SDF_combFFT.scala 337:81]
    node _commonSelt_T_5 = mux(UInt<1>("h01"), _commonSelt_T_2, _commonSelt_T_4) @[SDC_SDF_combFFT.scala 337:22]
    commonSelt <= _commonSelt_T_5 @[SDC_SDF_combFFT.scala 337:16]
    inst inst_4 of Switch @[SDC_SDF_combFFT.scala 174:22]
    inst_4.clock <= clock
    inst_4.reset <= reset
    inst_4.io.in1 <= inst_3.io.out1 @[SDC_SDF_combFFT.scala 175:17]
    inst_4.io.in2 <= inst_3.io.out2 @[SDC_SDF_combFFT.scala 176:17]
    inst_4.io.s <= commonSelt @[SDC_SDF_combFFT.scala 177:15]
    inst inst_5 of Commutator_2 @[SDC_SDF_combFFT.scala 86:22]
    inst_5.clock <= clock
    inst_5.reset <= reset
    inst_5.io.in1 <= inst_4.io.out1 @[SDC_SDF_combFFT.scala 87:17]
    inst_5.io.in2 <= inst_4.io.out2 @[SDC_SDF_combFFT.scala 88:17]
    inst_5.io.s <= commonSelt @[SDC_SDF_combFFT.scala 89:15]
    inst stageIntf2_1_inst of RealAdder @[SDC_SDF_combFFT.scala 226:22]
    stageIntf2_1_inst.clock <= clock
    stageIntf2_1_inst.reset <= reset
    stageIntf2_1_inst.io.in1 <= inst_5.io.out1 @[SDC_SDF_combFFT.scala 227:17]
    stageIntf2_1_inst.io.in2 <= inst_5.io.out2 @[SDC_SDF_combFFT.scala 228:17]
    stageIntf2_1_inst.io.s <= commonSelt @[SDC_SDF_combFFT.scala 229:15]
    stageIntf2[1] <= stageIntf2_1_inst.io.out @[SDC_SDF_combFFT.scala 343:23]
    reg stageIntf1_1_REG : Fixed<<16>>, clock @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1_1_REG <= inst_2.io.A @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1[1] <= stageIntf1_1_REG @[SDC_SDF_combFFT.scala 344:23]
    wire _WIRE_1 : UInt<4>[32] @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[0] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[1] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[2] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[3] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[4] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[5] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[6] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[7] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[8] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[9] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[10] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[11] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[12] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[13] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[14] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[15] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[16] <= UInt<2>("h02") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[17] <= UInt<2>("h02") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[18] <= UInt<3>("h06") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[19] <= UInt<3>("h06") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[20] <= UInt<4>("h0a") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[21] <= UInt<4>("h0a") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[22] <= UInt<4>("h0e") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[23] <= UInt<4>("h0e") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[24] <= UInt<2>("h02") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[25] <= UInt<2>("h02") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[26] <= UInt<3>("h06") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[27] <= UInt<3>("h06") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[28] <= UInt<4>("h0a") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[29] <= UInt<4>("h0a") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[30] <= UInt<4>("h0e") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_1[31] <= UInt<4>("h0e") @[SDC_SDF_combFFT.scala 300:12]
    node _T_6 = sub(dCount, UInt<5>("h01a")) @[SDC_SDF_combFFT.scala 321:42]
    node _T_7 = tail(_T_6, 1) @[SDC_SDF_combFFT.scala 321:42]
    node _T_8 = bits(_T_7, 4, 0)
    wire re_s_1 : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[0] <= asFixedPoint(UInt<32>("h010000"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[1] <= asFixedPoint(UInt<32>("h0fb15"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[2] <= asFixedPoint(UInt<32>("h0ec83"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[3] <= asFixedPoint(UInt<32>("h0d4db"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[4] <= asFixedPoint(UInt<32>("h0b505"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[5] <= asFixedPoint(UInt<32>("h08e3a"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[6] <= asFixedPoint(UInt<32>("h061f8"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[7] <= asFixedPoint(UInt<32>("h031f1"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[8] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[9] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[10] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[11] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[13] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[14] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_1[15] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    wire im_s_1 : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[0] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[1] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[2] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[3] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[4] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[5] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[6] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[7] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[8] <= asFixedPoint(UInt<32>("h0ffff0000"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[9] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[10] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[11] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[13] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[14] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_1[15] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    wire wireWRe_1 : Fixed @[SDC_SDF_combFFT.scala 322:32]
    wire wireWIm_1 : Fixed @[SDC_SDF_combFFT.scala 322:32]
    node _wireWRe_T_4 = geq(dCount, UInt<5>("h01a")) @[SDC_SDF_combFFT.scala 323:27]
    node _wireWRe_T_5 = lt(dCount, UInt<6>("h03a")) @[SDC_SDF_combFFT.scala 323:44]
    node _wireWRe_T_6 = and(_wireWRe_T_4, _wireWRe_T_5) @[SDC_SDF_combFFT.scala 323:34]
    node _wireWRe_T_7 = mux(_wireWRe_T_6, re_s_1[_WIRE_1[_T_8]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 323:19]
    wireWRe_1 <= _wireWRe_T_7 @[SDC_SDF_combFFT.scala 323:13]
    node _wireWIm_T_4 = geq(dCount, UInt<5>("h01a")) @[SDC_SDF_combFFT.scala 324:27]
    node _wireWIm_T_5 = lt(dCount, UInt<6>("h03a")) @[SDC_SDF_combFFT.scala 324:44]
    node _wireWIm_T_6 = and(_wireWIm_T_4, _wireWIm_T_5) @[SDC_SDF_combFFT.scala 324:34]
    node _wireWIm_T_7 = mux(_wireWIm_T_6, im_s_1[_WIRE_1[_T_8]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 324:19]
    wireWIm_1 <= _wireWIm_T_7 @[SDC_SDF_combFFT.scala 324:13]
    wire wireSelectDC_1 : UInt<1> @[SDC_SDF_combFFT.scala 328:28]
    node _wireSelectDC_T_7 = geq(dCount, UInt<5>("h01a")) @[SDC_SDF_combFFT.scala 329:32]
    node _wireSelectDC_T_8 = sub(dCount, UInt<5>("h01a")) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_9 = tail(_wireSelectDC_T_8, 1) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_10 = bits(_wireSelectDC_T_9, 3, 3) @[SDC_SDF_combFFT.scala 329:53]
    node _wireSelectDC_T_11 = bits(_wireSelectDC_T_10, 0, 0) @[SDC_SDF_combFFT.scala 329:77]
    node _wireSelectDC_T_12 = eq(_wireSelectDC_T_11, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:40]
    node _wireSelectDC_T_13 = mux(_wireSelectDC_T_7, _wireSelectDC_T_12, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:24]
    wireSelectDC_1 <= _wireSelectDC_T_13 @[SDC_SDF_combFFT.scala 329:18]
    inst inst_6 of Commutator_3 @[SDC_SDF_combFFT.scala 86:22]
    inst_6.clock <= clock
    inst_6.reset <= reset
    inst_6.io.in1 <= stageIntf1[1] @[SDC_SDF_combFFT.scala 87:17]
    inst_6.io.in2 <= stageIntf2[1] @[SDC_SDF_combFFT.scala 88:17]
    inst_6.io.s <= wireSelectDC_1 @[SDC_SDF_combFFT.scala 89:15]
    inst inst_7 of RealAddSub_1 @[SDC_SDF_combFFT.scala 144:22]
    inst_7.clock <= clock
    inst_7.reset <= reset
    inst_7.io.a <= inst_6.io.out1 @[SDC_SDF_combFFT.scala 145:15]
    inst_7.io.b <= inst_6.io.out2 @[SDC_SDF_combFFT.scala 146:15]
    inst inst_8 of RealBranchMul_1 @[SDC_SDF_combFFT.scala 198:22]
    inst_8.clock <= clock
    inst_8.reset <= reset
    inst_8.io.dataIn <= inst_7.io.B @[SDC_SDF_combFFT.scala 199:20]
    inst_8.io.w_re_in <= wireWRe_1 @[SDC_SDF_combFFT.scala 200:21]
    inst_8.io.w_im_in <= wireWIm_1 @[SDC_SDF_combFFT.scala 201:21]
    wire commonSelt_1 : UInt<1> @[SDC_SDF_combFFT.scala 336:26]
    node _commonSelt_T_6 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:51]
    node _commonSelt_T_7 = bits(_commonSelt_T_6, 0, 0) @[SDC_SDF_combFFT.scala 337:61]
    node _commonSelt_T_8 = eq(_commonSelt_T_7, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 337:44]
    node _commonSelt_T_9 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:71]
    node _commonSelt_T_10 = bits(_commonSelt_T_9, 0, 0) @[SDC_SDF_combFFT.scala 337:81]
    node _commonSelt_T_11 = mux(UInt<1>("h00"), _commonSelt_T_8, _commonSelt_T_10) @[SDC_SDF_combFFT.scala 337:22]
    commonSelt_1 <= _commonSelt_T_11 @[SDC_SDF_combFFT.scala 337:16]
    inst inst_9 of Switch_1 @[SDC_SDF_combFFT.scala 174:22]
    inst_9.clock <= clock
    inst_9.reset <= reset
    inst_9.io.in1 <= inst_8.io.out1 @[SDC_SDF_combFFT.scala 175:17]
    inst_9.io.in2 <= inst_8.io.out2 @[SDC_SDF_combFFT.scala 176:17]
    inst_9.io.s <= commonSelt_1 @[SDC_SDF_combFFT.scala 177:15]
    inst inst_10 of Commutator_4 @[SDC_SDF_combFFT.scala 86:22]
    inst_10.clock <= clock
    inst_10.reset <= reset
    inst_10.io.in1 <= inst_9.io.out1 @[SDC_SDF_combFFT.scala 87:17]
    inst_10.io.in2 <= inst_9.io.out2 @[SDC_SDF_combFFT.scala 88:17]
    inst_10.io.s <= commonSelt_1 @[SDC_SDF_combFFT.scala 89:15]
    inst stageIntf2_2_inst of RealAdder_1 @[SDC_SDF_combFFT.scala 226:22]
    stageIntf2_2_inst.clock <= clock
    stageIntf2_2_inst.reset <= reset
    stageIntf2_2_inst.io.in1 <= inst_10.io.out1 @[SDC_SDF_combFFT.scala 227:17]
    stageIntf2_2_inst.io.in2 <= inst_10.io.out2 @[SDC_SDF_combFFT.scala 228:17]
    stageIntf2_2_inst.io.s <= commonSelt_1 @[SDC_SDF_combFFT.scala 229:15]
    stageIntf2[2] <= stageIntf2_2_inst.io.out @[SDC_SDF_combFFT.scala 343:23]
    reg stageIntf1_2_REG : Fixed<<16>>, clock @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1_2_REG <= inst_7.io.A @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1[2] <= stageIntf1_2_REG @[SDC_SDF_combFFT.scala 344:23]
    wire _WIRE_2 : UInt<4>[32] @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[0] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[1] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[2] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[3] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[4] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[5] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[6] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[7] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[8] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[9] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[10] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[11] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[12] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[13] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[14] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[15] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[16] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[17] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[18] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[19] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[20] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[21] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[22] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[23] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[24] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[25] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[26] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[27] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[28] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[29] <= UInt<3>("h04") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[30] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_2[31] <= UInt<4>("h0c") @[SDC_SDF_combFFT.scala 300:12]
    node _T_9 = sub(dCount, UInt<5>("h01f")) @[SDC_SDF_combFFT.scala 321:42]
    node _T_10 = tail(_T_9, 1) @[SDC_SDF_combFFT.scala 321:42]
    node _T_11 = bits(_T_10, 4, 0)
    wire re_s_2 : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[0] <= asFixedPoint(UInt<32>("h010000"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[1] <= asFixedPoint(UInt<32>("h0fb15"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[2] <= asFixedPoint(UInt<32>("h0ec83"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[3] <= asFixedPoint(UInt<32>("h0d4db"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[4] <= asFixedPoint(UInt<32>("h0b505"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[5] <= asFixedPoint(UInt<32>("h08e3a"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[6] <= asFixedPoint(UInt<32>("h061f8"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[7] <= asFixedPoint(UInt<32>("h031f1"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[8] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[9] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[10] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[11] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[13] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[14] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_2[15] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    wire im_s_2 : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[0] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[1] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[2] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[3] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[4] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[5] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[6] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[7] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[8] <= asFixedPoint(UInt<32>("h0ffff0000"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[9] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[10] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[11] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[13] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[14] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_2[15] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    wire wireWRe_2 : Fixed @[SDC_SDF_combFFT.scala 322:32]
    wire wireWIm_2 : Fixed @[SDC_SDF_combFFT.scala 322:32]
    node _wireWRe_T_8 = geq(dCount, UInt<5>("h01f")) @[SDC_SDF_combFFT.scala 323:27]
    node _wireWRe_T_9 = lt(dCount, UInt<6>("h03f")) @[SDC_SDF_combFFT.scala 323:44]
    node _wireWRe_T_10 = and(_wireWRe_T_8, _wireWRe_T_9) @[SDC_SDF_combFFT.scala 323:34]
    node _wireWRe_T_11 = mux(_wireWRe_T_10, re_s_2[_WIRE_2[_T_11]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 323:19]
    wireWRe_2 <= _wireWRe_T_11 @[SDC_SDF_combFFT.scala 323:13]
    node _wireWIm_T_8 = geq(dCount, UInt<5>("h01f")) @[SDC_SDF_combFFT.scala 324:27]
    node _wireWIm_T_9 = lt(dCount, UInt<6>("h03f")) @[SDC_SDF_combFFT.scala 324:44]
    node _wireWIm_T_10 = and(_wireWIm_T_8, _wireWIm_T_9) @[SDC_SDF_combFFT.scala 324:34]
    node _wireWIm_T_11 = mux(_wireWIm_T_10, im_s_2[_WIRE_2[_T_11]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 324:19]
    wireWIm_2 <= _wireWIm_T_11 @[SDC_SDF_combFFT.scala 324:13]
    wire wireSelectDC_2 : UInt<1> @[SDC_SDF_combFFT.scala 328:28]
    node _wireSelectDC_T_14 = geq(dCount, UInt<5>("h01f")) @[SDC_SDF_combFFT.scala 329:32]
    node _wireSelectDC_T_15 = sub(dCount, UInt<5>("h01f")) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_16 = tail(_wireSelectDC_T_15, 1) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_17 = bits(_wireSelectDC_T_16, 2, 2) @[SDC_SDF_combFFT.scala 329:53]
    node _wireSelectDC_T_18 = bits(_wireSelectDC_T_17, 0, 0) @[SDC_SDF_combFFT.scala 329:77]
    node _wireSelectDC_T_19 = eq(_wireSelectDC_T_18, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:40]
    node _wireSelectDC_T_20 = mux(_wireSelectDC_T_14, _wireSelectDC_T_19, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:24]
    wireSelectDC_2 <= _wireSelectDC_T_20 @[SDC_SDF_combFFT.scala 329:18]
    inst inst_11 of Commutator_5 @[SDC_SDF_combFFT.scala 86:22]
    inst_11.clock <= clock
    inst_11.reset <= reset
    inst_11.io.in1 <= stageIntf1[2] @[SDC_SDF_combFFT.scala 87:17]
    inst_11.io.in2 <= stageIntf2[2] @[SDC_SDF_combFFT.scala 88:17]
    inst_11.io.s <= wireSelectDC_2 @[SDC_SDF_combFFT.scala 89:15]
    inst inst_12 of RealAddSub_2 @[SDC_SDF_combFFT.scala 144:22]
    inst_12.clock <= clock
    inst_12.reset <= reset
    inst_12.io.a <= inst_11.io.out1 @[SDC_SDF_combFFT.scala 145:15]
    inst_12.io.b <= inst_11.io.out2 @[SDC_SDF_combFFT.scala 146:15]
    inst inst_13 of RealBranchMul_2 @[SDC_SDF_combFFT.scala 198:22]
    inst_13.clock <= clock
    inst_13.reset <= reset
    inst_13.io.dataIn <= inst_12.io.B @[SDC_SDF_combFFT.scala 199:20]
    inst_13.io.w_re_in <= wireWRe_2 @[SDC_SDF_combFFT.scala 200:21]
    inst_13.io.w_im_in <= wireWIm_2 @[SDC_SDF_combFFT.scala 201:21]
    wire commonSelt_2 : UInt<1> @[SDC_SDF_combFFT.scala 336:26]
    node _commonSelt_T_12 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:51]
    node _commonSelt_T_13 = bits(_commonSelt_T_12, 0, 0) @[SDC_SDF_combFFT.scala 337:61]
    node _commonSelt_T_14 = eq(_commonSelt_T_13, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 337:44]
    node _commonSelt_T_15 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:71]
    node _commonSelt_T_16 = bits(_commonSelt_T_15, 0, 0) @[SDC_SDF_combFFT.scala 337:81]
    node _commonSelt_T_17 = mux(UInt<1>("h01"), _commonSelt_T_14, _commonSelt_T_16) @[SDC_SDF_combFFT.scala 337:22]
    commonSelt_2 <= _commonSelt_T_17 @[SDC_SDF_combFFT.scala 337:16]
    inst inst_14 of Switch_2 @[SDC_SDF_combFFT.scala 174:22]
    inst_14.clock <= clock
    inst_14.reset <= reset
    inst_14.io.in1 <= inst_13.io.out1 @[SDC_SDF_combFFT.scala 175:17]
    inst_14.io.in2 <= inst_13.io.out2 @[SDC_SDF_combFFT.scala 176:17]
    inst_14.io.s <= commonSelt_2 @[SDC_SDF_combFFT.scala 177:15]
    inst inst_15 of Commutator_6 @[SDC_SDF_combFFT.scala 86:22]
    inst_15.clock <= clock
    inst_15.reset <= reset
    inst_15.io.in1 <= inst_14.io.out1 @[SDC_SDF_combFFT.scala 87:17]
    inst_15.io.in2 <= inst_14.io.out2 @[SDC_SDF_combFFT.scala 88:17]
    inst_15.io.s <= commonSelt_2 @[SDC_SDF_combFFT.scala 89:15]
    inst stageIntf2_3_inst of RealAdder_2 @[SDC_SDF_combFFT.scala 226:22]
    stageIntf2_3_inst.clock <= clock
    stageIntf2_3_inst.reset <= reset
    stageIntf2_3_inst.io.in1 <= inst_15.io.out1 @[SDC_SDF_combFFT.scala 227:17]
    stageIntf2_3_inst.io.in2 <= inst_15.io.out2 @[SDC_SDF_combFFT.scala 228:17]
    stageIntf2_3_inst.io.s <= commonSelt_2 @[SDC_SDF_combFFT.scala 229:15]
    stageIntf2[3] <= stageIntf2_3_inst.io.out @[SDC_SDF_combFFT.scala 343:23]
    reg stageIntf1_3_REG : Fixed<<16>>, clock @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1_3_REG <= inst_12.io.A @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1[3] <= stageIntf1_3_REG @[SDC_SDF_combFFT.scala 344:23]
    wire _WIRE_3 : UInt<4>[32] @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[0] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[1] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[2] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[3] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[4] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[5] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[6] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[7] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[8] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[9] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[10] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[11] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[12] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[13] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[14] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[15] <= UInt<1>("h00") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[16] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[17] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[18] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[19] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[20] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[21] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[22] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[23] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[24] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[25] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[26] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[27] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[28] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[29] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[30] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    _WIRE_3[31] <= UInt<4>("h08") @[SDC_SDF_combFFT.scala 300:12]
    node _T_12 = sub(dCount, UInt<6>("h022")) @[SDC_SDF_combFFT.scala 321:42]
    node _T_13 = tail(_T_12, 1) @[SDC_SDF_combFFT.scala 321:42]
    node _T_14 = bits(_T_13, 4, 0)
    wire re_s_3 : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[0] <= asFixedPoint(UInt<32>("h010000"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[1] <= asFixedPoint(UInt<32>("h0fb15"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[2] <= asFixedPoint(UInt<32>("h0ec83"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[3] <= asFixedPoint(UInt<32>("h0d4db"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[4] <= asFixedPoint(UInt<32>("h0b505"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[5] <= asFixedPoint(UInt<32>("h08e3a"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[6] <= asFixedPoint(UInt<32>("h061f8"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[7] <= asFixedPoint(UInt<32>("h031f1"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[8] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[9] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[10] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[11] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[13] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[14] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 282:23]
    re_s_3[15] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 282:23]
    wire im_s_3 : Fixed<32><<16>>[16] @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[0] <= asFixedPoint(UInt<32>("h00"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[1] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[2] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[3] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[4] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[5] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[6] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[7] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[8] <= asFixedPoint(UInt<32>("h0ffff0000"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[9] <= asFixedPoint(UInt<32>("h0ffff04eb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[10] <= asFixedPoint(UInt<32>("h0ffff137d"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[11] <= asFixedPoint(UInt<32>("h0ffff2b25"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[12] <= asFixedPoint(UInt<32>("h0ffff4afb"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[13] <= asFixedPoint(UInt<32>("h0ffff71c6"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[14] <= asFixedPoint(UInt<32>("h0ffff9e08"), 16) @[SDC_SDF_combFFT.scala 283:23]
    im_s_3[15] <= asFixedPoint(UInt<32>("h0ffffce0f"), 16) @[SDC_SDF_combFFT.scala 283:23]
    wire wireWRe_3 : Fixed @[SDC_SDF_combFFT.scala 322:32]
    wire wireWIm_3 : Fixed @[SDC_SDF_combFFT.scala 322:32]
    node _wireWRe_T_12 = geq(dCount, UInt<6>("h022")) @[SDC_SDF_combFFT.scala 323:27]
    node _wireWRe_T_13 = lt(dCount, UInt<7>("h042")) @[SDC_SDF_combFFT.scala 323:44]
    node _wireWRe_T_14 = and(_wireWRe_T_12, _wireWRe_T_13) @[SDC_SDF_combFFT.scala 323:34]
    node _wireWRe_T_15 = mux(_wireWRe_T_14, re_s_3[_WIRE_3[_T_14]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 323:19]
    wireWRe_3 <= _wireWRe_T_15 @[SDC_SDF_combFFT.scala 323:13]
    node _wireWIm_T_12 = geq(dCount, UInt<6>("h022")) @[SDC_SDF_combFFT.scala 324:27]
    node _wireWIm_T_13 = lt(dCount, UInt<7>("h042")) @[SDC_SDF_combFFT.scala 324:44]
    node _wireWIm_T_14 = and(_wireWIm_T_12, _wireWIm_T_13) @[SDC_SDF_combFFT.scala 324:34]
    node _wireWIm_T_15 = mux(_wireWIm_T_14, im_s_3[_WIRE_3[_T_14]], asFixedPoint(UInt<32>("h00"), 16)) @[SDC_SDF_combFFT.scala 324:19]
    wireWIm_3 <= _wireWIm_T_15 @[SDC_SDF_combFFT.scala 324:13]
    wire wireSelectDC_3 : UInt<1> @[SDC_SDF_combFFT.scala 328:28]
    node _wireSelectDC_T_21 = geq(dCount, UInt<6>("h022")) @[SDC_SDF_combFFT.scala 329:32]
    node _wireSelectDC_T_22 = sub(dCount, UInt<6>("h022")) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_23 = tail(_wireSelectDC_T_22, 1) @[SDC_SDF_combFFT.scala 329:48]
    node _wireSelectDC_T_24 = bits(_wireSelectDC_T_23, 1, 1) @[SDC_SDF_combFFT.scala 329:53]
    node _wireSelectDC_T_25 = bits(_wireSelectDC_T_24, 0, 0) @[SDC_SDF_combFFT.scala 329:77]
    node _wireSelectDC_T_26 = eq(_wireSelectDC_T_25, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:40]
    node _wireSelectDC_T_27 = mux(_wireSelectDC_T_21, _wireSelectDC_T_26, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 329:24]
    wireSelectDC_3 <= _wireSelectDC_T_27 @[SDC_SDF_combFFT.scala 329:18]
    inst inst_16 of Commutator_7 @[SDC_SDF_combFFT.scala 86:22]
    inst_16.clock <= clock
    inst_16.reset <= reset
    inst_16.io.in1 <= stageIntf1[3] @[SDC_SDF_combFFT.scala 87:17]
    inst_16.io.in2 <= stageIntf2[3] @[SDC_SDF_combFFT.scala 88:17]
    inst_16.io.s <= wireSelectDC_3 @[SDC_SDF_combFFT.scala 89:15]
    inst inst_17 of RealAddSub_3 @[SDC_SDF_combFFT.scala 144:22]
    inst_17.clock <= clock
    inst_17.reset <= reset
    inst_17.io.a <= inst_16.io.out1 @[SDC_SDF_combFFT.scala 145:15]
    inst_17.io.b <= inst_16.io.out2 @[SDC_SDF_combFFT.scala 146:15]
    inst inst_18 of RealBranchMul_3 @[SDC_SDF_combFFT.scala 198:22]
    inst_18.clock <= clock
    inst_18.reset <= reset
    inst_18.io.dataIn <= inst_17.io.B @[SDC_SDF_combFFT.scala 199:20]
    inst_18.io.w_re_in <= wireWRe_3 @[SDC_SDF_combFFT.scala 200:21]
    inst_18.io.w_im_in <= wireWIm_3 @[SDC_SDF_combFFT.scala 201:21]
    wire commonSelt_3 : UInt<1> @[SDC_SDF_combFFT.scala 336:26]
    node _commonSelt_T_18 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:51]
    node _commonSelt_T_19 = bits(_commonSelt_T_18, 0, 0) @[SDC_SDF_combFFT.scala 337:61]
    node _commonSelt_T_20 = eq(_commonSelt_T_19, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 337:44]
    node _commonSelt_T_21 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 337:71]
    node _commonSelt_T_22 = bits(_commonSelt_T_21, 0, 0) @[SDC_SDF_combFFT.scala 337:81]
    node _commonSelt_T_23 = mux(UInt<1>("h00"), _commonSelt_T_20, _commonSelt_T_22) @[SDC_SDF_combFFT.scala 337:22]
    commonSelt_3 <= _commonSelt_T_23 @[SDC_SDF_combFFT.scala 337:16]
    inst inst_19 of Switch_3 @[SDC_SDF_combFFT.scala 174:22]
    inst_19.clock <= clock
    inst_19.reset <= reset
    inst_19.io.in1 <= inst_18.io.out1 @[SDC_SDF_combFFT.scala 175:17]
    inst_19.io.in2 <= inst_18.io.out2 @[SDC_SDF_combFFT.scala 176:17]
    inst_19.io.s <= commonSelt_3 @[SDC_SDF_combFFT.scala 177:15]
    inst inst_20 of Commutator_8 @[SDC_SDF_combFFT.scala 86:22]
    inst_20.clock <= clock
    inst_20.reset <= reset
    inst_20.io.in1 <= inst_19.io.out1 @[SDC_SDF_combFFT.scala 87:17]
    inst_20.io.in2 <= inst_19.io.out2 @[SDC_SDF_combFFT.scala 88:17]
    inst_20.io.s <= commonSelt_3 @[SDC_SDF_combFFT.scala 89:15]
    inst stageIntf2_4_inst of RealAdder_3 @[SDC_SDF_combFFT.scala 226:22]
    stageIntf2_4_inst.clock <= clock
    stageIntf2_4_inst.reset <= reset
    stageIntf2_4_inst.io.in1 <= inst_20.io.out1 @[SDC_SDF_combFFT.scala 227:17]
    stageIntf2_4_inst.io.in2 <= inst_20.io.out2 @[SDC_SDF_combFFT.scala 228:17]
    stageIntf2_4_inst.io.s <= commonSelt_3 @[SDC_SDF_combFFT.scala 229:15]
    stageIntf2[4] <= stageIntf2_4_inst.io.out @[SDC_SDF_combFFT.scala 343:23]
    reg stageIntf1_4_REG : Fixed<<16>>, clock @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1_4_REG <= inst_17.io.A @[SDC_SDF_combFFT.scala 344:33]
    stageIntf1[4] <= stageIntf1_4_REG @[SDC_SDF_combFFT.scala 344:23]
    node _postStgSelt_T = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 347:58]
    node _postStgSelt_T_1 = bits(_postStgSelt_T, 0, 0) @[SDC_SDF_combFFT.scala 347:68]
    node _postStgSelt_T_2 = eq(_postStgSelt_T_1, UInt<1>("h00")) @[SDC_SDF_combFFT.scala 347:51]
    node _postStgSelt_T_3 = bits(dCount, 0, 0) @[SDC_SDF_combFFT.scala 347:78]
    node _postStgSelt_T_4 = bits(_postStgSelt_T_3, 0, 0) @[SDC_SDF_combFFT.scala 347:88]
    node postStgSelt = mux(UInt<1>("h01"), _postStgSelt_T_2, _postStgSelt_T_4) @[SDC_SDF_combFFT.scala 347:24]
    inst inst_21 of Commutator_9 @[SDC_SDF_combFFT.scala 86:22]
    inst_21.clock <= clock
    inst_21.reset <= reset
    inst_21.io.in1 <= stageIntf1[4] @[SDC_SDF_combFFT.scala 87:17]
    inst_21.io.in2 <= stageIntf2[4] @[SDC_SDF_combFFT.scala 88:17]
    inst_21.io.s <= postStgSelt @[SDC_SDF_combFFT.scala 89:15]
    wire wireFpToComp : {re : Fixed<32><<16>>, im : Fixed<32><<16>>} @[SDC_SDF_combFFT.scala 350:26]
    wireFpToComp.re <= inst_21.io.out1 @[SDC_SDF_combFFT.scala 351:19]
    wireFpToComp.im <= inst_21.io.out2 @[SDC_SDF_combFFT.scala 352:19]
    wire wireSDFAdd : UInt<1> @[SDC_SDF_combFFT.scala 354:48]
    wire wireSDFSub : UInt<1> @[SDC_SDF_combFFT.scala 354:48]
    wire wireSDFRst : UInt<1> @[SDC_SDF_combFFT.scala 354:48]
    node _wireSDFAdd_T = geq(dCount, UInt<6>("h024")) @[SDC_SDF_combFFT.scala 355:28]
    node _wireSDFAdd_T_1 = lt(dCount, UInt<7>("h044")) @[SDC_SDF_combFFT.scala 355:64]
    node _wireSDFAdd_T_2 = and(_wireSDFAdd_T, _wireSDFAdd_T_1) @[SDC_SDF_combFFT.scala 355:54]
    node _wireSDFAdd_T_3 = mux(_wireSDFAdd_T_2, UInt<1>("h00"), UInt<1>("h01")) @[SDC_SDF_combFFT.scala 355:20]
    wireSDFAdd <= _wireSDFAdd_T_3 @[SDC_SDF_combFFT.scala 355:14]
    node _wireSDFSub_T = geq(dCount, UInt<6>("h034")) @[SDC_SDF_combFFT.scala 356:28]
    node _wireSDFSub_T_1 = lt(dCount, UInt<7>("h044")) @[SDC_SDF_combFFT.scala 356:74]
    node _wireSDFSub_T_2 = and(_wireSDFSub_T, _wireSDFSub_T_1) @[SDC_SDF_combFFT.scala 356:64]
    node _wireSDFSub_T_3 = mux(_wireSDFSub_T_2, UInt<1>("h00"), UInt<1>("h01")) @[SDC_SDF_combFFT.scala 356:20]
    wireSDFSub <= _wireSDFSub_T_3 @[SDC_SDF_combFFT.scala 356:14]
    node _wireSDFRst_T = eq(dCount, UInt<7>("h053")) @[SDC_SDF_combFFT.scala 357:28]
    node _wireSDFRst_T_1 = mux(_wireSDFRst_T, UInt<1>("h01"), UInt<1>("h00")) @[SDC_SDF_combFFT.scala 357:20]
    wireSDFRst <= _wireSDFRst_T_1 @[SDC_SDF_combFFT.scala 357:14]
    inst sdfReturn_inst of SDFUnit @[SDC_SDF_combFFT.scala 120:22]
    sdfReturn_inst.clock <= clock
    sdfReturn_inst.reset <= reset
    sdfReturn_inst.io.in.im <= wireFpToComp.im @[SDC_SDF_combFFT.scala 121:16]
    sdfReturn_inst.io.in.re <= wireFpToComp.re @[SDC_SDF_combFFT.scala 121:16]
    sdfReturn_inst.io.ctrlSub <= wireSDFSub @[SDC_SDF_combFFT.scala 122:21]
    sdfReturn_inst.io.ctrlAdd <= wireSDFAdd @[SDC_SDF_combFFT.scala 123:21]
    sdfReturn_inst.io.altRst <= wireSDFRst @[SDC_SDF_combFFT.scala 124:20]
    inst reorderModule of Reorder @[SDC_SDF_combFFT.scala 360:29]
    reorderModule.clock <= clock
    reorderModule.reset <= reset
    reorderModule.io.in.im <= sdfReturn_inst.io.out.im @[SDC_SDF_combFFT.scala 361:23]
    reorderModule.io.in.re <= sdfReturn_inst.io.out.re @[SDC_SDF_combFFT.scala 361:23]
    reg reorderModule_io_inValid_REG : UInt, clock @[SDC_SDF_combFFT.scala 362:38]
    reorderModule_io_inValid_REG <= dCount @[SDC_SDF_combFFT.scala 362:38]
    node _reorderModule_io_inValid_T = eq(reorderModule_io_inValid_REG, UInt<6>("h033")) @[SDC_SDF_combFFT.scala 362:47]
    reorderModule.io.inValid <= _reorderModule_io_inValid_T @[SDC_SDF_combFFT.scala 362:28]
    io.dataOut.im <= reorderModule.io.out.im @[SDC_SDF_combFFT.scala 363:14]
    io.dataOut.re <= reorderModule.io.out.re @[SDC_SDF_combFFT.scala 363:14]
    io.outValid <= reorderModule.io.outValid @[SDC_SDF_combFFT.scala 364:15]
    
