<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FDCPE_cnt_1KHz0: FDCPE port map (cnt_1KHz(0),cnt_1KHz_D(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_D(0) <= ((NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(15)));
</td></tr><tr><td>
FDCPE_cnt_1KHz1: FDCPE port map (cnt_1KHz(1),cnt_1KHz_D(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_D(1) <= ((cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
FDCPE_cnt_1KHz2: FDCPE port map (cnt_1KHz(2),cnt_1KHz_D(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_D(2) <= ((cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(1) AND NOT cnt_1KHz(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
FDCPE_cnt_1KHz3: FDCPE port map (cnt_1KHz(3),cnt_1KHz_D(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_D(3) <= ((cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(1) AND NOT cnt_1KHz(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(2) AND NOT cnt_1KHz(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
FDCPE_cnt_1KHz4: FDCPE port map (cnt_1KHz(4),cnt_1KHz_D(4),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_D(4) <= ((cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(1) AND NOT cnt_1KHz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(2) AND NOT cnt_1KHz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(3) AND NOT cnt_1KHz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz5: FTCPE port map (cnt_1KHz(5),cnt_1KHz_T(5),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(5) <= ((cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4)));
</td></tr><tr><td>
FTCPE_cnt_1KHz6: FTCPE port map (cnt_1KHz(6),cnt_1KHz_T(6),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(6) <= ((cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(6) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz7: FTCPE port map (cnt_1KHz(7),cnt_1KHz_T(7),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(7) <= ((cnt_1KHz(0) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz8: FTCPE port map (cnt_1KHz(8),cnt_1KHz_T(8),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(8) <= ((cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz9: FTCPE port map (cnt_1KHz(9),cnt_1KHz_T(9),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(9) <= ((cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(7) AND cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8) AND NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz10: FTCPE port map (cnt_1KHz(10),cnt_1KHz_T(10),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(10) <= ((cnt_1KHz(0) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9) AND NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz11: FTCPE port map (cnt_1KHz(11),cnt_1KHz_T(11),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(11) <= ((cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(10) AND NOT cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(10) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz12: FTCPE port map (cnt_1KHz(12),cnt_1KHz_T(12),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(12) <= ((cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(10) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(14) AND cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(10) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND NOT cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz13: FTCPE port map (cnt_1KHz(13),cnt_1KHz_T(13),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(13) <= ((cnt_1KHz(0) AND cnt_1KHz(10) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(12) AND NOT cnt_1KHz(14) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(10) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(12) AND cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_1KHz14: FTCPE port map (cnt_1KHz(14),cnt_1KHz_T(14),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_T(14) <= ((cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(10) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(12) AND cnt_1KHz(13) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(4) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9)));
</td></tr><tr><td>
FDCPE_cnt_1KHz15: FDCPE port map (cnt_1KHz(15),cnt_1KHz_D(15),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_1KHz_D(15) <= ((cnt_1KHz(12).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(1) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(2) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(8) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_2Hz0: FTCPE port map (cnt_2Hz(0),cnt_2Hz_T(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(0) <= ((NOT cnt_1KHz(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(15).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(3) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(1) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(2) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7)));
</td></tr><tr><td>
FTCPE_cnt_2Hz1: FTCPE port map (cnt_2Hz(1),cnt_2Hz_T(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(1) <= ((cnt_2Hz(0).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(2) AND NOT cnt_2Hz(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(3) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND NOT cnt_2Hz(1) AND cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND NOT cnt_2Hz(1) AND cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(1) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(2) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7)));
</td></tr><tr><td>
FTCPE_cnt_2Hz2: FTCPE port map (cnt_2Hz(2),cnt_2Hz_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(2) <= ((EXP26_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(4) AND NOT cnt_2Hz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP29_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(5) AND NOT cnt_2Hz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(6) AND NOT cnt_2Hz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(1) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(1) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(2) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(3) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7)));
</td></tr><tr><td>
FTCPE_cnt_2Hz3: FTCPE port map (cnt_2Hz(3),cnt_2Hz_T(3),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(3) <= ((EXP34_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(2) AND NOT cnt_2Hz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP37_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(2) AND NOT cnt_2Hz(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(2) AND NOT cnt_2Hz(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(4) AND NOT cnt_2Hz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(5) AND NOT cnt_2Hz(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(1) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(2) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(3) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7)));
</td></tr><tr><td>
FTCPE_cnt_2Hz4: FTCPE port map (cnt_2Hz(4),cnt_2Hz_T(4),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(4) <= ((EXP38_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP41_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(1) AND cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_2Hz5: FTCPE port map (cnt_2Hz(5),cnt_2Hz_T(5),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(5) <= ((EXP10_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(11) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(12) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(13) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP13_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(10) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(14) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(14) AND cnt_1KHz(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(14) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(1) AND cnt_1KHz(0) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_2Hz6: FTCPE port map (cnt_2Hz(6),cnt_2Hz_T(6),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(6) <= ((EXP14_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP17_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(4) AND cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(1) AND cnt_1KHz(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_2Hz7: FTCPE port map (cnt_2Hz(7),cnt_2Hz_T(7),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(7) <= ((EXP18_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP21_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(2) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(3) AND cnt_2Hz(4) AND cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(6) AND cnt_2Hz(7) AND cnt_2Hz(8) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_2Hz(0) AND cnt_2Hz(2) AND cnt_2Hz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_2Hz(4) AND cnt_2Hz(5) AND cnt_2Hz(6) AND cnt_2Hz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND cnt_1KHz(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_cnt_2Hz8: FTCPE port map (cnt_2Hz(8),cnt_2Hz_T(8),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_2Hz_T(8) <= ((NOT cnt_2Hz(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (EXP30_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(2) AND NOT cnt_2Hz(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(2) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(1) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(3) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND NOT cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(13) AND NOT cnt_1KHz(6) AND NOT cnt_1KHz(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_1KHz(0) AND NOT cnt_1KHz(10) AND NOT cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(12) AND NOT cnt_1KHz(13) AND NOT cnt_1KHz(4) AND NOT cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_1KHz(7)));
</td></tr><tr><td>
FTCPE_counter0: FTCPE port map (counter(0),counter_T(0),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(0) <= ((cnt_1KHz(14) AND cnt_1KHz(4) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(5) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(0) AND cnt_1KHz(14) AND cnt_1KHz(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(10) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(11) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(12) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(13) AND cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_1KHz(14) AND cnt_1KHz(7) AND cnt_1KHz(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(9) AND cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_counter1: FTCPE port map (counter(1),counter_T(1),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(1) <= ((counter(0) AND cnt_1KHz(14) AND cnt_1KHz(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(14) AND cnt_1KHz(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(14) AND cnt_1KHz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(0) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND cnt_1KHz(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(10) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(11) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(12) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND cnt_1KHz(13) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15)));
</td></tr><tr><td>
FTCPE_counter2: FTCPE port map (counter(2),counter_T(2),clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(2) <= ((counter(0) AND counter(1) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(7) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(4) AND cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(5) AND cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(1) AND cnt_1KHz(2) AND cnt_1KHz(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(6) AND cnt_1KHz(8) AND cnt_1KHz(9) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(10) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(11) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (counter(0) AND counter(1) AND cnt_1KHz(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt_1KHz(14) AND cnt_1KHz(15)));
</td></tr><tr><td>
</td></tr><tr><td>
led(0) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
led(1) <= '0';
</td></tr><tr><td>
</td></tr><tr><td>
led(2) <= '1';
</td></tr><tr><td>
</td></tr><tr><td>
led(3) <= NOT (((NOT cnt_2Hz(6) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(7) AND NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(3) AND NOT cnt_2Hz(4) AND NOT cnt_2Hz(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_2Hz(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT cnt_2Hz(0) AND NOT cnt_2Hz(2) AND NOT cnt_2Hz(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT cnt_2Hz(5) AND NOT cnt_2Hz(1) AND NOT cnt_2Hz(8))));
</td></tr><tr><td>
FDCPE_quench: FDCPE port map (quench,quench_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;quench_D <= ((counter(0) AND NOT counter(1) AND NOT counter(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT counter(0) AND counter(1) AND NOT counter(2)));
</td></tr><tr><td>
FDCPE_reset: FDCPE port map (reset,reset_D,clk,NOT rst_n,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reset_D <= ((counter(0) AND NOT counter(1) AND counter(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT counter(0) AND counter(1) AND counter(2)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
