
---------- Begin Simulation Statistics ----------
simSeconds                                   0.466027                       # Number of seconds simulated (Second)
simTicks                                 466027329000                       # Number of ticks simulated (Tick)
finalTick                                5054478611000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  53905.98                       # Real time elapsed on the host (Second)
hostTickRate                                  8645188                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4389588                       # Number of bytes of host memory used (Byte)
simInsts                                   4271417159                       # Number of instructions simulated (Count)
simOps                                     6176766415                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    79238                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     114584                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 466033107000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 466033107000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 466033107000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 466033107000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   940                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  940                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 3842                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                3842                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1460                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           30                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1632                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         1630                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          130                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         1856                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          124                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          114                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         3914                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1486                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1580                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           94                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           98                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          118                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1532                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2012                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     9564                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           17                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         2920                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           60                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3213                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio          815                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          260                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         3712                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          248                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          228                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         5293                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         2972                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          188                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          196                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          236                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3064                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3784                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     16302                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             1893500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             2714959                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             1944892                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1820411                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               214500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              1414500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              230495                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1225000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             3149500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1208500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1474000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2271881.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.035316095500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        46607                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        46607                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3698430                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             704596                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1524753                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     749215                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1524753                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   749215                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2087                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1882                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1524753                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               749215                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1105348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  281943                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   78819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   29947                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   13366                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6714                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3640                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1961                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  29902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  42566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  46040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  47118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  47537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  47858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  47858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  47940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  48078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  47930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  47979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  48057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  48294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  48513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  48181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  47863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        46607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.674512                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     59.043459                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         46600     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         46607                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        46607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.074645                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.059894                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.031551                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         45611     97.86%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           895      1.92%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            55      0.12%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            10      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             5      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            14      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         46607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  133568                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                97584192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             47949760                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              209395857.12579530                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              102890446.58151367                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  466027331500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     204940.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     97450624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     47948224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 209109247.324849486351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 102887150.637468308210                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1524753                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       749215                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  64040649000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 11403582230000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     42000.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  15220707.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     97584192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       97584192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     47949760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     47949760                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1524753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1524753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       749215                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         749215                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    209395857                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         209395857                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0    102890447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        102890447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    312286304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        312286304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1522666                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              749191                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        93851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        95779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        85113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        89630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        88985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        94880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        95920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        90987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        88507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       105159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        98241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       101128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        95827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       100841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       103866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        46875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        44186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        45262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        44184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        47957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        45598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        43562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        44904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        44426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        49877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        47861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        46685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        50124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        49735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        50072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             35490661500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7613330000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        64040649000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23308.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42058.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              913634                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             238375                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.82                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1119855                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   129.838067                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.368503                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   148.824868                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       697686     62.30%     62.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       293839     26.24%     88.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        65513      5.85%     94.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        23808      2.13%     96.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11695      1.04%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6891      0.62%     98.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4558      0.41%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3449      0.31%     98.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12416      1.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1119855                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              97450624                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           47948224                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              209.109247                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              102.887151                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.80                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               50.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3866959740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2055330255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5249842080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1907946540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 36788047920.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  81357521580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 110445109440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  241670757555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   518.576363                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 286235320250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  15561780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 164235989750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4129626060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2194925535                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5623706760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2002830480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 36788047920.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  82857206970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 109182216000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  242778559725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   520.953482                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 282953698500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  15561780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 167517611000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           78                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       319488                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           78                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          63055877                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.292311                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.303560                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    62537177     99.18%     99.18% |      498515      0.79%     99.97% |       18452      0.03%    100.00% |        1568      0.00%    100.00% |         151      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            63055877                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   2257312465                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.438105                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307215                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.734955                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1522535130     67.45%     67.45% |   693055220     30.70%     98.15% |    39543540      1.75%     99.90% |     1710915      0.08%     99.98% |      333712      0.01%     99.99% |       80100      0.00%    100.00% |       25970      0.00%    100.00% |       21206      0.00%    100.00% |        6672      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   2257312465                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     2296924950                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.294096                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033273                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.771730                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  2296792868     99.99%     99.99% |       91178      0.00%    100.00% |       35414      0.00%    100.00% |        3855      0.00%    100.00% |        1342      0.00%    100.00% |         233      0.00%    100.00% |          54      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       2296924950                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   2284332895                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018167                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012530                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.194390                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  2284332271    100.00%    100.00% |         546      0.00%    100.00% |          28      0.00%    100.00% |          37      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    2284332895                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     12592055                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.350418                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.916826                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.584552                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    12460051     98.95%     98.95% |       91113      0.72%     99.68% |       35401      0.28%     99.96% |        3855      0.03%     99.99% |        1342      0.01%    100.00% |         233      0.00%    100.00% |          54      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     12592055                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      35579506                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.965083                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.886168                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    35170221     98.85%     98.85% |      393934      1.11%     99.96% |       13982      0.04%    100.00% |        1254      0.00%    100.00% |         103      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        35579506                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      27276933                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.424201                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.042869                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    27167518     99.60%     99.60% |      104581      0.38%     99.98% |        4470      0.02%    100.00% |         314      0.00%    100.00% |          48      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        27276933                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        199438                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001344                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.051824                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      199304     99.93%     99.93% |           0      0.00%     99.93% |         134      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          199438                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1524702      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          744223      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1524754      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       749215      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           61      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       747951      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1524702      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        744213      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       747951      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1524703      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       744213      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           10      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.Data          |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             61                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            4992                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           61                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         4992                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   283576803     24.92%     24.92% |   242219253     21.28%     46.20% |   302580655     26.59%     72.79% |   309682482     27.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1138059193                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   153654044     24.19%     24.19% |   135750927     21.37%     45.56% |   172295537     27.13%     72.69% |   173478839     27.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    635179347                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   132020192     25.21%     25.21% |   103850876     19.83%     45.04% |   156964648     29.97%     75.01% |   130856501     24.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    523692217                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       40975     22.93%     22.93% |       45371     25.39%     48.31% |       54296     30.38%     78.69% |       38083     21.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       178725                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3151572     25.11%     25.11% |     2700566     21.52%     46.63% |     3500989     27.90%     74.53% |     3196897     25.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12550024                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         422     19.68%     19.68% |         655     30.55%     50.23% |         614     28.64%     78.87% |         453     21.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2144                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        5309     28.59%     28.59% |        5556     29.92%     58.51% |        2870     15.46%     73.97% |        4833     26.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        18568                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1089394     20.42%     20.42% |     1269634     23.80%     44.23% |     1157269     21.70%     65.92% |     1817517     34.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5333814                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        5072     27.31%     27.31% |        5786     31.16%     58.47% |        2477     13.34%     71.81% |        5234     28.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        18569                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2066213     28.57%     28.57% |     1434968     19.84%     48.41% |     2348999     32.48%     80.89% |     1381690     19.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7231870                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        8133     57.91%     57.91% |        2334     16.62%     74.54% |        1905     13.57%     88.10% |        1671     11.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        14043                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        3173     40.67%     40.67% |        1915     24.54%     65.21% |        1430     18.33%     83.54% |        1284     16.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         7802                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2876233     25.07%     25.07% |     2427449     21.16%     46.24% |     3222540     28.09%     74.33% |     2944476     25.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11470698                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1186789     20.85%     20.85% |     1346533     23.65%     44.50% |     1247606     21.91%     66.41% |     1912195     33.59%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5693123                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      175361     24.84%     24.84% |      191967     27.20%     52.04% |      184741     26.17%     78.21% |      153818     21.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       705887                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1790444     29.09%     29.09% |     1162973     18.90%     47.99% |     2069510     33.62%     81.61% |     1131878     18.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6154805                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       28680     22.33%     22.33% |       31428     24.47%     46.80% |       40886     31.83%     78.63% |       27453     21.37%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       128447                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1323     17.78%     17.78% |        2899     38.97%     56.75% |        1488     20.00%     76.75% |        1730     23.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         7440                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6301     29.68%     29.68% |        5491     25.86%     55.54% |        4910     23.12%     78.66% |        4531     21.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21233                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         461     26.16%     26.16% |         522     29.63%     55.79% |         490     27.81%     83.60% |         289     16.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         1762                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        4610     21.09%     21.09% |        5671     25.95%     47.04% |        7136     32.65%     79.69% |        4440     20.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        21857                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     4739904     20.97%     20.97% |     5445789     24.10%     45.07% |     5302867     23.47%     68.54% |     7110064     31.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     22598624                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   153472382     24.19%     24.19% |   135553469     21.37%     45.56% |   172105872     27.13%     72.68% |   173320486     27.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    634452209                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        3173     40.66%     40.66% |        1916     24.55%     65.22% |        1430     18.33%     83.54% |        1284     16.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         7803                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       11032     24.75%     24.75% |       12768     28.64%     53.39% |       11115     24.94%     78.33% |        9659     21.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        44574                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      270727     25.60%     25.60% |      267430     25.29%     50.89% |      271298     25.66%     76.55% |      247951     23.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1057406                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    38883872     22.03%     22.03% |    36730424     20.81%     42.84% |    45921665     26.02%     68.86% |    54960771     31.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    176496732                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      147623     13.54%     13.54% |      293949     26.95%     40.49% |      223545     20.50%     60.99% |      425411     39.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1090528                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         364     19.06%     19.06% |         378     19.79%     38.85% |         808     42.30%     81.15% |         360     18.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         1910                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |      938996     22.20%     22.20% |      971327     22.96%     45.16% |      931391     22.02%     67.18% |     1388147     32.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4229861                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          31     11.83%     11.83% |          77     29.39%     41.22% |         102     38.93%     80.15% |          52     19.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          262                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2287     21.09%     21.09% |        3844     35.44%     56.53% |        1236     11.40%     67.93% |        3478     32.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        10845                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   238764536     25.58%     25.58% |   198692272     21.29%     46.87% |   250104899     26.80%     73.67% |   245695793     26.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    933257500                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   130078490     25.19%     25.19% |   102391507     19.83%     45.01% |   154669672     29.95%     74.96% |   129297633     25.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    516437302                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |         898     23.68%     23.68% |         796     20.99%     44.67% |        1487     39.21%     83.89% |         611     16.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         3792                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1937237     26.75%     26.75% |     1456122     20.11%     46.86% |     2291149     31.64%     78.51% |     1556329     21.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7240837                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         391     20.78%     20.78% |         578     30.71%     51.49% |         512     27.21%     78.69% |         401     21.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1882                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3022     39.13%     39.13% |        1711     22.16%     61.29% |        1634     21.16%     82.45% |        1355     17.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         7722                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2      3.17%      3.17% |          16     25.40%     28.57% |          15     23.81%     52.38% |          30     47.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           63                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1089394     20.42%     20.42% |     1269634     23.80%     44.23% |     1157269     21.70%     65.92% |     1817517     34.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5333814                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        5072     27.31%     27.31% |        5786     31.16%     58.47% |        2477     13.34%     71.81% |        5234     28.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        18569                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      275308     25.60%     25.60% |      271471     25.25%     50.85% |      278999     25.95%     76.80% |      249523     23.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1075301                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1790905     29.09%     29.09% |     1163497     18.90%     47.99% |     2070000     33.62%     81.61% |     1132167     18.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6156569                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        2982     84.26%     84.26% |         162      4.58%     88.84% |         218      6.16%     95.00% |         177      5.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3539                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        5151     49.04%     49.04% |        2172     20.68%     69.72% |        1687     16.06%     85.78% |        1494     14.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        10504                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        3173     40.67%     40.67% |        1915     24.54%     65.21% |        1430     18.33%     83.54% |        1284     16.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         7802                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         379      6.56%      6.56% |        1336     23.14%     29.70% |        2130     36.89%     66.59% |        1929     33.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         5774                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     77.78%     77.78% |           4     22.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           1      5.88%      5.88% |           9     52.94%     58.82% |           1      5.88%     64.71% |           6     35.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           17                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2876233     25.07%     25.07% |     2427448     21.16%     46.24% |     3222540     28.09%     74.33% |     2944476     25.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11470697                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       727334      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5701245      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6156625      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         7803      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11470699      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       741913      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       750251      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1524702      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1492174      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          11514      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        10847      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              63405      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          97484      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          18569      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11498185      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        90741      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       882975      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       550985      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       635533      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       347971      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1373      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         7801      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          680      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        94894      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           31      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4450939      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5602068      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       739390      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       651508      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        18568      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2144      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11470697      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         1843      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         3849      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          213      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          253      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           50      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1492174      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1492      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          361      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2300      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1549      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          62578      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        94894      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            827      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          680      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS          101      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       882875      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          814      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        90842      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       550985      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          330      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         9174      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           46      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11489011      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           53      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         7688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        10787      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           94      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           34      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           60      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        18475      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   1138053420                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.277970                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019376                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.121261                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  1137967381     99.99%     99.99% |       66382      0.01%    100.00% |       17983      0.00%    100.00% |        1163      0.00%    100.00% |         478      0.00%    100.00% |          28      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   1138053420                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   1132352856                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000587                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000407                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024213                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1131688626     99.94%     99.94% |      664229      0.06%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   1132352856                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      5700564                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.376972                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.542218                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.551723                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     5614525     98.49%     98.49% |       66382      1.16%     99.66% |       17983      0.32%     99.97% |        1163      0.02%     99.99% |         478      0.01%    100.00% |          28      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      5700564                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    478815977                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.663351                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105653                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.801993                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   478778421     99.99%     99.99% |       18395      0.00%    100.00% |       15545      0.00%    100.00% |        2550      0.00%    100.00% |         811      0.00%    100.00% |         200      0.00%    100.00% |          49      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    478815977                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    472688874                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.078381                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.055509                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.336497                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   472688634    100.00%    100.00% |         213      0.00%    100.00% |           7      0.00%    100.00% |          12      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    472688874                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      6127103                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.792097                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.688879                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    51.818609                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     6089574     99.39%     99.39% |       18376      0.30%     99.69% |       15537      0.25%     99.94% |        2550      0.04%     99.98% |         811      0.01%    100.00% |         200      0.00%    100.00% |          49      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      6127103                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    635179329                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.056231                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004200                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.608584                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   635171392    100.00%    100.00% |        5996      0.00%    100.00% |        1757      0.00%    100.00% |         129      0.00%    100.00% |          50      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    635179329                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    634452209                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000225                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   634452177    100.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    634452209                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       727120                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    50.120459                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.896831                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    59.449435                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      719183     98.91%     98.91% |        5996      0.82%     99.73% |        1757      0.24%     99.97% |         129      0.02%     99.99% |          50      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       727120                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     44709928                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.114136                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058467                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.143749                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    44706529     99.99%     99.99% |        3014      0.01%    100.00% |         128      0.00%    100.00% |         160      0.00%    100.00% |          56      0.00%    100.00% |          27      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     44709928                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     44685744                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.084721                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056345                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.814375                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    44685360    100.00%    100.00% |         333      0.00%    100.00% |          21      0.00%    100.00% |          25      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     44685744                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        24184                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.465184                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.164296                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    65.690862                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       21169     87.53%     87.53% |        2681     11.09%     98.62% |         107      0.44%     99.06% |         135      0.56%     99.62% |          53      0.22%     99.84% |          25      0.10%     99.94% |           7      0.03%     99.97% |           4      0.02%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        24184                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        83148                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.767908                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.796923                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    33.225680                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       81021     97.44%     97.44% |        1962      2.36%     99.80% |          54      0.06%     99.87% |          63      0.08%     99.94% |          28      0.03%     99.98% |          18      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        83148                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        70064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.004524                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000330                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.605598                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |       70059     99.99%     99.99% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        70064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        13084                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    56.695277                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    41.376286                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    66.335317                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       10957     83.74%     83.74% |        1962     15.00%     98.74% |          54      0.41%     99.15% |          63      0.48%     99.63% |          28      0.21%     99.85% |          18      0.14%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        13084                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        83148                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       83148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        83148                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        83148                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       83148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        83148                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1529995                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2274208                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    277724750                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   122.119327                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3022179                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2274208                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000285                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1492174                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         4458421                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      6094925                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.299972                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.575646                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7      5982192     98.15%     98.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15       102398      1.68%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23         8728      0.14%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31         1229      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39          286      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47           66      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55           18      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::56-63            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      6094925                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    412614425                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      2982190                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    415596615                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    153472382                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       181662                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    153654044                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    569250659                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.056382                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    149873500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          382                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.263282                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      6040085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001195                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        46706                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.121350                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        52015                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      6048219                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000598                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2888544                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4196093                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      5193669                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.549173                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.365756                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      5163647     99.42%     99.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        28780      0.55%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1138      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           83      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           20      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      5193669                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    343554281                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2514896                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    346069177                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    135553506                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       197506                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    135751012                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    481820189                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.047741                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    166747500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1361                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.346078                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      5139851                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        51583                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.686949                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        57140                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      5142185                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000509                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2440884                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         4441733                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      6792400                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.403408                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.969931                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      6767976     99.64%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        23391      0.34%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          966      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           60      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      6792400                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    456223181                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      3320611                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    459543792                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    172105978                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       189705                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    172295683                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    631839475                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.062579                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    183970000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count         2160                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.291166                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      6732856                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.001332                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        57780                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        60650                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      6734760                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000666                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      3231262                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         5415201                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      6195241                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.616645                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.536889                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      6152061     99.30%     99.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        41164      0.66%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1887      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          119      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      6195241                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    437489672                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3047376                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    440537048                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    173320486                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       158349                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    173478835                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    614015883                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.060846                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    241714000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         1969                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.393661                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      6150201                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        43369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.164225                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        48202                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      6151872                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      2956202                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6896                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     38779642                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.811438                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.766729                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     38368903     98.94%     98.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       395223      1.02%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        14109      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1282      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          112      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           13      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     38779642                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1524942                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002716                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       131163                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24062993                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002382                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8045000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          954                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.334331                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11045716                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1546579                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     12592295                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     25533529                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3200375                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11516892                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        42351711                       (Unspecified)
system.ruby.network.msg_byte.Control        338813688                       (Unspecified)
system.ruby.network.msg_count.Request_Control       530013                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4240104                       (Unspecified)
system.ruby.network.msg_count.Response_Data     44615940                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3212347680                       (Unspecified)
system.ruby.network.msg_count.Response_Control     76231377                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    609851016                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     21733887                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1564839864                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     12719718                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    101757744                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      6040085                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.006480                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        52015                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2888544                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.003099                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      5139750                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005514                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        57140                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2440832                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002619                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      6734620                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.007226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        57780                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      6151872                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.006600                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        43369                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24062751                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.025817                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3200137                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003433                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11516754                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.012356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1529755                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001641                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1492174                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001601                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      6732715                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.007224                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        60650                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      3231176                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.003467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      6150201                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.006599                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        48202                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      2956202                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003172                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1524702                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     25533290                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.027395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       131137                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3021940                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.003242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      6048219                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.006489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        46706                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      5142086                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005517                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        51583                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.500835                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3163852                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     25310816                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        46706                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       373648                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3171720                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    228363840                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2927616                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2888544                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     23420928                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     23108352                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1937237                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1          898                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    139481064                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        64656                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0       938996                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      7511968                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      6048219                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000598                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        46706                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      6040085                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001401                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   4059833000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   672.148322                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        52015                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     14423000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   277.285398                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2888544                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000286                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        49000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.016964                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization 15690182.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.683397                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      6094925                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    251042920                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    202283520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     12642743                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        46706                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       373648                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3160680                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    227568960                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2887539                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     23100312                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization     12287022                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.318273                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      8980644                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    196592352                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    124747200                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   4074305000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7858413                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   453.676262                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3163852                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     25310816                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        11040                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       794880                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        40077                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2888544                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       320616                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     23108352                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1937237                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1          898                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    139481064                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        64656                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0       938996                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      7511968                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.240942                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      2712402                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     21699216                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        51583                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       412664                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      2722256                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    196002432                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2476273                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2440884                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     19810184                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     19527072                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1456122                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          796                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    104840784                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        57312                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0       971327                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      7770616                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      5142185                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000509                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        51583                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      5139851                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3216250000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   625.747711                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        57140                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     14247000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   249.334967                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2440884                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        55000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.022533                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization     13438832                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.441850                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      5193768                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    215021312                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    173471168                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     10841998                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        51583                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       412664                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      2710487                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    195155064                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2431698                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     19453584                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization 9693685.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.040034                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      7637875                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    155098968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes     93995968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3230552000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      5977261                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   422.964764                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      2712402                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     21699216                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        11769                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       847368                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        44575                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2440884                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       356600                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     19527072                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1456122                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          796                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    104840784                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        57312                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0       971327                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      7770616                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.697334                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      3510316                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     28082528                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        57780                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       462240                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      3515239                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    253097208                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      3278684                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      3231262                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     26229472                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     25850096                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      2291149                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1487                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    164962728                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       107064                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       931391                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      7451128                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      6734760                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000666                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        57780                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      6732856                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001638                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   4913493500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   729.778492                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        60650                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time      8098500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   133.528442                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      3231262                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        89500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.027698                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     17431810                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.870256                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      6792540                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    278908960                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    224568640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     14035587                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.56                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        57780                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       462240                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      3508885                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    252639720                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      3225875                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     25807000                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization     14208344                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     1.524411                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count     10024768                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    227333504                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes    147135360                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   4921681500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      9302816                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   490.952160                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      3510316                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     28082528                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         6354                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       457488                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        52809                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      3231262                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       422472                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     25850096                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      2291149                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1487                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    164962728                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       107064                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       931391                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      7451128                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.435588                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3205725                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     25645800                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        43369                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       346952                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3214560                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    231448320                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      2984903                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      2956202                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     23879224                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     23649616                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      1556329                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          611                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    112055688                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        43992                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1388147                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     11105176                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      6151872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        43369                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      6150201                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001302                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   3507131000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   570.246566                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        48202                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     12591500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   261.223601                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      2956202                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000292                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        65500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.022157                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization 15915384.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.707559                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      6195241                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    254646152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    205084224                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     12817790                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        43369                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       346952                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3204441                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    230719752                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      2947431                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     23579448                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization 10845538.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.163616                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count      9154605                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    173528616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    100291776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   3519788000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      6403646                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   384.482782                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3205725                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     25645800                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1        10119                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       728568                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        37472                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      2956202                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       299776                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     23649616                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      1556329                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          611                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    112055688                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        43992                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1388147                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     11105176                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.510659                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14117237                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    112937896                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       131137                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1049096                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     14850590                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1069242480                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     13879523                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11516892                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    111036184                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     92135136                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7240837                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         3792                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    521340264                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       273024                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4229861                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     33838888                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24062993                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002380                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3200376                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11516892                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1524942                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1359473000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   891.491611                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     25533529                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003117                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   2987443500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   117.000807                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       131137                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        40500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.308837                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization     54542687                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.851876                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     38780261                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    872683048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    562440960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     35187395                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.74                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     12592295                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    100738360                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1543511                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    111132792                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1653073                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11516892                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     13224584                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     92135136                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7240837                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         3792                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    521340264                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       273024                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4229861                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     33838888                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     66823120                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     7.169442                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     27189608                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1069169920                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    851653056                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4346957000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     53781299                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   159.875678                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         2.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.70                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1524942                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12199536                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       131137                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1049096                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13307079                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    958109688                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12226450                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     97811600                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.649054                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1524942                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12199536                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2269226                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    163384272                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2240135                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     17921080                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1529995                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1492174                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3022179                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     20843000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.896680                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4487976.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.481514                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3022169                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     71807624                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     47630272                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      2976912                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1524942                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12199536                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       744223                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     53584056                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       747951                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      5983608                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 7611101.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.816594                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3022179                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    121777624                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes     97600192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     20843000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6100497                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.896680                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1525003                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    109800216                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1492184                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     11937472                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000284                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000297                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2526.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000271                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        40424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.629594                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14117237                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    112937896                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       199438                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1595504                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     14872288                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1070804736                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     13893567                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11516892                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    111148536                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     92135136                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7240837                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         3792                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    521340264                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       273024                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4234914                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     33879312                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      6048219                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000599                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      3780000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.624977                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      6151872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      2303500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.374439                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        43369                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.023058                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24062993                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002732                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1776330500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    73.820015                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3200376                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     18783500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.869154                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11516892                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1861500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.161632                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1529995                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     14107500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     9.220618                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1492174                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        46706                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.042821                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      5142185                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000509                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2482000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.482674                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        51583                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.067852                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      6734760                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000667                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      1848000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.274397                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        57780                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.034614                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization 15690182.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.683397                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      6094925                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    251042920                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    202283520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      3782000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     12644928                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.620516                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        46706                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       373648                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3160680                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    227568960                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2887539                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     23100312                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization     13438832                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.441850                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      5193768                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    215021312                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    173471168                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2485500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     10842535                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.478554                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        51583                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       412664                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      2710487                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    195155064                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2431698                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     19453584                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization     17431810                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.870256                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      6792540                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    278908960                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    224568640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      1850000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     14036059                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.272358                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.56                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.45                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        57780                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       462240                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      3508885                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    252639720                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      3225875                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     25807000                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization 15915384.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.707559                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      6195241                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    254646152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    205084224                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      2304500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     12818321                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.371979                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        43369                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       346952                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3204441                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    230719752                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      2947431                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     23579448                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization     54542689                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.851877                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     38780261                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    872683048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    562440960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1796975500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36107497                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    46.337375                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.74                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     12592295                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    100738360                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1543511                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    111132792                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1653073                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11516892                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     13224584                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     92135136                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7240837                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         3792                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    521340264                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       273024                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4229861                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     33838888                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4487976.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.481514                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3022169                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     71807624                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     47630272                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     14107500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      2978163                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.668005                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1524942                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12199536                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       744223                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     53584056                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       747951                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      5983608                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000297                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               843758555                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             1786909690                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          137952                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1678981847                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1365509                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    292713576                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    612813307                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        37109                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    841358904                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.995560                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.098540                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        296259264     35.21%     35.21% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        149722502     17.80%     53.01% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         97177638     11.55%     64.56% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         85965951     10.22%     74.77% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         85600681     10.17%     84.95% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         62257545      7.40%     92.35% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         36424126      4.33%     96.68% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         18838565      2.24%     98.92% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          9112632      1.08%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    841358904                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        3978520     16.20%     16.20% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     16.20% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              3      0.00%     16.20% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         2050      0.01%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           20      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            27      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           297      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc           10      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     16.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6052      0.02%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1501      0.01%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     16.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      18165797     73.97%     90.22% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       963654      3.92%     94.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1424217      5.80%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        14958      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        46370      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    844005372     50.27%     50.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       388625      0.02%     50.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        94627      0.01%     50.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    119694287      7.13%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1729      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         3024      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2750225      0.16%     57.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     57.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt          826      0.00%     57.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1741599      0.10%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1488      0.00%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     26575634      1.58%     59.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     22117702      1.32%     60.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       191519      0.01%     60.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      8278107      0.49%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       462732      0.03%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    420069634     25.02%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     85923553      5.12%     91.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead    104370622      6.22%     97.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     42264172      2.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1678981847                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.989884                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   24557106                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.014626                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3566068538                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1702883513                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1334815281                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        659176675                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       377216034                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    310890729                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1373215651                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           330276932                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1666439870                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            516491553                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         11032064                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 643934159                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              78933675                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           127442606                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.975020                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                  94419                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2399651                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles            88048903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         1035856139                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1494334065                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.814552                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.814552                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.227669                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.227669                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        1939286658                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1116818208                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          200541686                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         256171701                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          445359161                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         648708804                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        811054976                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           45497                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    546790294                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    143303169                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    232751087                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     63827943                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       95981215                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     83617435                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      4934275                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     75816860                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1698056                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       75636255                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997618                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2535082                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1781                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       946041                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       869765                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        76276                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         7575                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    292724873                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       100843                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      4646220                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    801734818                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.863876                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.694211                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    371514146     46.34%     46.34% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    175946291     21.95%     68.28% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     43228078      5.39%     73.68% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     66314154      8.27%     81.95% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     18140049      2.26%     84.21% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      5959724      0.74%     84.95% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      7950467      0.99%     85.95% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     18527734      2.31%     88.26% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8     94154175     11.74%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    801734818                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   1035856139                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1494334065                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          572032969                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            452677903                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              39900                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          74671158                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         293097032                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1329521821                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2142081                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        12799      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    756896925     50.65%     50.65% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       374025      0.03%     50.68% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        75492      0.01%     50.68% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd    103290207      6.91%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1648      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         2992      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.59% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2581310      0.17%     57.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     57.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt          802      0.00%     57.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1724384      0.12%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1488      0.00%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     57.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     26540077      1.78%     59.66% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.66% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.66% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     21881828      1.46%     61.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       190276      0.01%     61.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      8264496      0.55%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       462347      0.03%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    366879183     24.55%     86.27% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     77336746      5.18%     91.45% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     85798720      5.74%     97.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     42018320      2.81%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1494334065                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples     94154175                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       123338992                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    443454107                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        212357673                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     57243149                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       4964983                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     72884215                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       299541                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    1836794747                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       591246                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    160696423                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1325720559                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           95981215                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     79041102                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            675221297                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       10516048                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             55264                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        50292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        73402                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         1667                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         2535                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        153681650                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1436673                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1060                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    841358904                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.266622                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.262330                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       525546923     62.46%     62.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         9026306      1.07%     63.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        29902408      3.55%     67.09% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        30022703      3.57%     70.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        25553013      3.04%     73.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        19527873      2.32%     76.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        28179419      3.35%     79.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         9586931      1.14%     80.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       164013328     19.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    841358904                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.113754                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.571208                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          4964983                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          44549547                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        54677618                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    1787047642                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        65706                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       546790294                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      143303169                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        73825                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3573877                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        50285105                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       346312                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3292553                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1471550                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      4764103                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1648065772                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1645706010                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1288810517                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       1869441170                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.950447                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.689410                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          170987104                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       94112391                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       281898                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       346312                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      23948103                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     15212336                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1531                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    452676765                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.051795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.649272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     450285825     99.47%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19       814346      0.18%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       296484      0.07%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39       896899      0.20%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        50327      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2824      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1236      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         6278      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3662      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1771      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3639      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         5015      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        37656      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139       101598      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9109      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        38417      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        20296      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6358      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        37229      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17167      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4251      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1576      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3508      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1741      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1044      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1155      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269          902      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          959      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          927      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          710      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        23856      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    452676765                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      522242667                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      127539681                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1414147                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            95857                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      153691957                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             4331                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          130                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           65                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 679002515.384615                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 378380400.050838                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      2873000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998044500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           65                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 421879245000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  44135163500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       4964983                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       147292319                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      145722288                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2213874                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        242069243                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    299096197                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    1812953710                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        37521                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     124744369                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     169551957                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      59382650                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents           65                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   3355221956                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         6190955283                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2159423815                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        225859221                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   2771661529                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       583560427                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          59325                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        59482                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        342400172                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2494620277                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             3613849292                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      1035856139                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1494334065                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               680874556                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1553070819                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          188663                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1452300078                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1126140                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    258958366                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    537286430                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        39465                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    678085322                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.141766                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.146529                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        224919877     33.17%     33.17% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        109261930     16.11%     49.28% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         82633827     12.19%     61.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         74334571     10.96%     72.43% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         72849286     10.74%     83.18% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55519674      8.19%     91.36% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         32785210      4.83%     96.20% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         17187569      2.53%     98.73% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          8593378      1.27%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    678085322                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3699711     17.59%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          663      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           17      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            20      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     17.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          3996      0.02%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             6      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            9      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     17.61% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd        96321      0.46%     18.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     18.07% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        43789      0.21%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     18.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      14581279     69.31%     87.58% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1487810      7.07%     94.65% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1109709      5.27%     99.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        14995      0.07%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        50413      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    762004358     52.47%     52.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       227945      0.02%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        62295      0.00%     52.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd     85158129      5.86%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2058      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         3024      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      6160843      0.42%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         4493      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      3955038      0.27%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         1488      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     24563262      1.69%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     21239904      1.46%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       557830      0.04%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      7770756      0.54%     62.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       347511      0.02%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    358454682     24.68%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     75755519      5.22%     92.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     78576798      5.41%     98.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     27403732      1.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1452300078                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.132992                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   21038325                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014486                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3078804077                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1508547552                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1176319442                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        526045866                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       303902858                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    251244389                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1209653376                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           263634614                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1441578434                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            430209305                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          9500592                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 532677120                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              70169513                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           102467815                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.117245                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 103645                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2789234                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           250933389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          907073399                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1294301115                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.750628                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.750628                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.332218                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.332218                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1697602351                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        987320846                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          198669045                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         211828063                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          386993873                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         564617368                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        683971741                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           73390                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    460448088                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    115364772                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    181030924                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     47545032                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       85989070                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     72376432                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      4272025                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     65211280                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1599641                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       65031693                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.997246                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3040985                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         1983                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1250517                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1171270                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        79247                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         8336                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    258960614                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       149198                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4011162                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    643140377                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.012471                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.794522                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    287800009     44.75%     44.75% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    133984826     20.83%     65.58% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     38926195      6.05%     71.63% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     53091104      8.25%     79.89% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     17737061      2.76%     82.65% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4561714      0.71%     83.36% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      7305912      1.14%     84.49% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     12270147      1.91%     86.40% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     87463409     13.60%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    643140377                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    907073399                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1294301115                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          474310731                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            379639704                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              57592                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          65686269                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         236714596                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1153575048                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2207284                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        18277      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    682671959     52.74%     52.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       217328      0.02%     52.76% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        49601      0.00%     52.77% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     74000554      5.72%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         1936      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         2992      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5420828      0.42%     58.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         4448      0.00%     58.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      3761018      0.29%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1488      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     24335436      1.88%     61.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     20948093      1.62%     62.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       557359      0.04%     62.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.74% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      7651791      0.59%     63.33% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       347276      0.03%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    313101055     24.19%     87.54% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     67480771      5.21%     92.76% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     66538649      5.14%     97.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     27190256      2.10%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1294301115                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     87463409                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       109024449                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    330130017                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        188976855                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     45717471                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       4236530                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     62544517                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       271074                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1596513869                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       560423                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    142973472                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1162729951                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           85989070                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     69243948                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            530409123                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        9004706                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             62401                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        38806                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        92916                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         3933                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         2318                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        135775644                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1238457                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes             932                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    678085322                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.443578                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.318922                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       403782755     59.55%     59.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         8342292      1.23%     60.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        23876090      3.52%     64.30% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        25757128      3.80%     68.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        22467819      3.31%     71.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        21656868      3.19%     74.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        21720837      3.20%     77.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         8744253      1.29%     79.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       141737280     20.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    678085322                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.126292                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.707701                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          4236530                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          43747604                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        29279175                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1553259482                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        38581                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       460448088                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      115364772                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       105315                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2186106                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        26660547                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       238555                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      2711992                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1389589                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4101581                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1429860826                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1427563831                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1140017617                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1681862582                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.096662                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.677830                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          141219111                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       80808384                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       221350                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       238555                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      20693745                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      9060377                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1384                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    379637995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.077293                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.275370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     377081056     99.33%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       683376      0.18%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       246139      0.06%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1193871      0.31%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       116294      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59         9315      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         2697      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         8737      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         5371      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2048      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         4055      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         5188      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        23712      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        75659      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        11132      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        26264      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        19754      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         7668      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        38207      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        24647      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         8064      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         4480      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         3816      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2441      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1518      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1570      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1329      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1486      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1296      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          914      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        25891      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    379637995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      434315492                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      102563457                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1131862                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            89380                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      135787227                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             4390                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          289                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          145                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 866138762.103448                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 298599643.211360                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          145    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value     34853500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998564500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          145                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 340321183995                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 125590120505                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    121817000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       4236530                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       129352851                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      103845039                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      2876845                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        212290735                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    225483322                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1574870102                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        65492                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      83120831                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     121691075                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      50752876                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents          111                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   2921678736                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         5386636062                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1895387628                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        222205780                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2419634809                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       502043927                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          85265                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        85111                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        269194892                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2108901072                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3141563081                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       907073399                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1294301115                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               892702791                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             2033490274                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          100899                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1927421099                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1479702                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    313305327                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    649868275                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        32655                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    888328346                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.169717                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.098203                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        270052527     30.40%     30.40% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        156002847     17.56%     47.96% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2        115726663     13.03%     60.99% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3        105387085     11.86%     72.85% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         96631608     10.88%     83.73% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         71695300      8.07%     91.80% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         41750814      4.70%     96.50% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         20356161      2.29%     98.79% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8         10725341      1.21%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    888328346                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        4206415     16.84%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          253      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            2      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     16.84% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         12078      0.05%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt            21      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            7      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            2      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     16.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        66928      0.27%     17.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     17.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     17.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            2      0.00%     17.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     17.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     17.16% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        27604      0.11%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      16290292     65.23%     82.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      1997460      8.00%     90.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2344682      9.39%     99.88% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        28793      0.12%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        34034      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    943017315     48.93%     48.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2374497      0.12%     49.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1621109      0.08%     49.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd    125868931      6.53%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         1912      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd          344      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     13753289      0.71%     56.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     56.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt          970      0.00%     56.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     11934125      0.62%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          306      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     39666130      2.06%     59.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     37618792      1.95%     61.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       750520      0.04%     61.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     16493309      0.86%     61.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       359089      0.02%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    446282422     23.15%     85.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite    106155412      5.51%     90.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    131047548      6.80%     97.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     50441045      2.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1927421099                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.159085                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   24974539                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.012957                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      3889168010                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1872049931                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1471594657                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        880456775                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       475226810                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    411115250                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1510921736                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           441439868                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1913843123                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            568745478                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts         11988533                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 724440057                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              89591203                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           155694579                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.143875                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 104442                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                4374445                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles            39351867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts         1160911726                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1720285832                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.768967                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.768967                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.300446                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.300446                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        2177497645                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites       1226546457                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          358456543                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         342426295                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          482167757                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         656021549                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        919360158                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           35359                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    590288355                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    171491238                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    240379325                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     70773205                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups      108500031                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     92262719                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      5254643                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     84408213                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1907565                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       84233502                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.997930                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        3614894                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         1608                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups      1206181                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits      1137145                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        69036                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted         8148                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    313339909                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls        68244                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      4954171                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    845832868                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.033837                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.812960                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    376786153     44.55%     44.55% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    178969157     21.16%     65.71% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     48100277      5.69%     71.39% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     66415176      7.85%     79.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     25786793      3.05%     82.29% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      5809958      0.69%     82.98% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6     10824623      1.28%     84.26% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     16399955      1.94%     86.20% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8    116740776     13.80%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    845832868                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted   1160911726                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1720285832                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          638352148                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            492081316                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              23358                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          84363286                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         393515458                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1489834451                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3028844                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass         7494      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    847204476     49.25%     49.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2330877      0.14%     49.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1599440      0.09%     49.48% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd    111798921      6.50%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1760      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          264      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     12998961      0.76%     56.73% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     56.73% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt          710      0.00%     56.73% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11774134      0.68%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          116      0.00%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.42% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     39463136      2.29%     59.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     37248473      2.17%     61.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       741030      0.04%     61.92% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.92% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16405115      0.95%     62.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       358777      0.02%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    389943192     22.67%     85.56% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     96175593      5.59%     91.15% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead    102138124      5.94%     97.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     50095239      2.91%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1720285832                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples    116740776                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles       133655562                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    446667113                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        235399007                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     67293959                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       5312705                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     81358534                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       311101                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    2087520391                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       588576                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    180047964                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1470408499                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches          108500031                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     88985541                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            702464757                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles       11234632                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             68033                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        45565                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles        82538                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles          573                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1600                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        172325365                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1551975                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1366                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    888328346                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.428695                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.319824                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       531645996     59.85%     59.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        11720932      1.32%     61.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        30698730      3.46%     64.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        34182300      3.85%     68.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        27727620      3.12%     71.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        25765559      2.90%     74.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        29072656      3.27%     77.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7        12477101      1.40%     79.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       185037452     20.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    888328346                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.121541                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.647142                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          5312705                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          46334195                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        37778163                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    2033591173                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        58204                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       590288355                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      171491238                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        56206                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2780314                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        34736172                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       388806                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      3403612                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1667176                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      5070788                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1885380519                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1882709907                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1468537871                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       2176798493                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.109000                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.674632                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          191209254                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       98207040                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       298230                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       388806                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      25220401                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     25222883                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1219                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    492080842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.404383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     6.624815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     479499294     97.44%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6948109      1.41%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1610922      0.33%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39      1265392      0.26%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       848834      0.17%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       603208      0.12%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       782562      0.16%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        38197      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        91673      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       161663      0.03%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        14355      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         4955      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        12769      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        39265      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        14105      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        17766      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        12766      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         9504      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        24864      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        22682      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        10572      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         7486      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         5209      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2639      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         5087      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         3011      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1312      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1394      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1359      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          902      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        18986      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1351                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    492080842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      574781704                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      155800808                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses          1487539                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses           101998                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      172335883                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             6236                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           44                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 894361113.636364                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 227873732.828957                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value    208995500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998110500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 441955942000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  19675944500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4401235000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       5312705                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       163522669                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      123218888                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2137954                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        270262763                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    323873367                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    2061123326                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        67755                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents     100939973                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     181294167                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      71140120                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           16                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   3582573189                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         6833268712                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      2404667714                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        385849265                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   2966561593                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       616011582                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          48883                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        48799                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        394996755                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2762701480                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             4109872458                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts      1160911726                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1720285832                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               846627156                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             1989748015                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          157354                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            1863425206                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1360223                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    322061476                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    669393854                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        30526                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    844467767                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.206627                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.138805                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        263385679     31.19%     31.19% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        135983773     16.10%     47.29% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        109708752     12.99%     60.28% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3         96572027     11.44%     71.72% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4         93462274     11.07%     82.79% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         70789776      8.38%     91.17% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         41901856      4.96%     96.13% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         22210304      2.63%     98.76% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         10453326      1.24%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    844467767                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        4850228     18.59%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd          837      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            3      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     18.59% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8074      0.03%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             1      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            7      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     18.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       154855      0.59%     19.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     19.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     19.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     19.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     19.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     19.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        78409      0.30%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     19.52% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      17427672     66.79%     86.31% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2272101      8.71%     95.01% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1279864      4.90%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        21459      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        38670      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu    973493544     52.24%     52.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       683972      0.04%     52.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       411274      0.02%     52.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    105747628      5.67%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          744      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd          816      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11174464      0.60%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt          492      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      7202190      0.39%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift          396      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     34150647      1.83%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     30395534      1.63%     62.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       817228      0.04%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     11299645      0.61%     63.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       428730      0.02%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    454189626     24.37%     87.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     98996602      5.31%     92.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    102456256      5.50%     98.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     31936748      1.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   1863425206                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.200999                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   26093510                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.014003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      3901451097                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     1916135232                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1498783919                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        697320815                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       396077136                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    333160550                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1540065457                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           349414589                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               1850510983                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            548338112                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         11483957                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 678428882                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              90594579                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           130090770                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.185745                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                  79223                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2159389                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles            85422827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1167575144                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1667843892                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.725116                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.725116                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.379090                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.379090                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2170579586                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1256672714                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          286242679                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         283968228                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          494292954                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         696788648                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        875823896                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           59720                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    585253800                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    145626497                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    225807417                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     60567391                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      110402477                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     92293456                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      5140733                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     83103124                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      1900368                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       82955032                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.998218                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4427091                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1073                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1678990                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1615471                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        63519                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         6698                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    322076657                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       126828                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      4868054                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    801215158                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     2.081643                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.829156                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    350483553     43.74%     43.74% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    163830023     20.45%     64.19% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     51311262      6.40%     70.60% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     67306713      8.40%     79.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     24014091      3.00%     81.99% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      5792017      0.72%     82.72% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      9469980      1.18%     83.90% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     14425275      1.80%     85.70% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    114582244     14.30%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    801215158                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1167575144                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1667843892                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          606072268                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            485866218                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              54203                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          84715866                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         315504082                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1476178836                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3063466                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        14698      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    874526103     52.43%     52.44% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       665568      0.04%     52.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       400283      0.02%     52.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd     93138982      5.58%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          656      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd          792      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu      9992235      0.60%     58.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          454      0.00%     58.68% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6882584      0.41%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          382      0.00%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     33783522      2.03%     61.12% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.12% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.12% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     30013877      1.80%     62.92% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       814375      0.05%     62.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.97% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     11108599      0.67%     63.64% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       428514      0.03%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    399360695     23.94%     87.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     88530062      5.31%     92.91% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     86505523      5.19%     98.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31675988      1.90%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1667843892                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    114582244                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       134680563                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    405739378                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        238960024                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     59984036                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       5103766                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     79785385                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       280210                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2042807927                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       519167                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    180348243                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1485451106                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          110402477                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     88997594                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            658602281                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       10757990                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             38653                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        38789                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        58327                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         1416                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         1063                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        173499988                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1465284                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes             925                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    844467767                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.508417                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.338623                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       494454367     58.55%     58.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        10765084      1.27%     59.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        29086578      3.44%     63.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        32900297      3.90%     67.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        27869282      3.30%     70.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        30181073      3.57%     74.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        27317180      3.23%     77.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        10798420      1.28%     78.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       181095486     21.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    844467767                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.130403                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.754552                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          5103766                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          56045267                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        31473481                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    1989905369                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        35473                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       585253800                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      145626497                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        84117                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          2371622                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        28576839                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       252103                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      3280573                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      1682146                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      4962719                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      1834982305                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     1831944469                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1466291176                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2179932581                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.163815                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.672631                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          180499244                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads       99387582                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       239714                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       252103                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      25420447                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     12316375                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           826                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    485864449                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.169171                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.598977                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     479981412     98.79%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2302152      0.47%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       648903      0.13%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      1805197      0.37%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       357447      0.07%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       166340      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       157730      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        12074      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        31700      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        46668      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         4882      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         4704      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        25830      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139        91237      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        15305      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        32515      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        24618      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        10385      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        47989      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        31541      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        10679      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5222      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         4650      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         2874      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         1945      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1862      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1873      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         1962      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1502      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1115      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        32136      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    485864449                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      552919623                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      130204820                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1328471                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           101866                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      173507514                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             3485                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          104                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           52                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 820511586.557692                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 361419571.765653                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           52    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      8115500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    998564500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           52                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 423313552499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  42666602501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       5103766                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       162047966                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      125036562                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2348990                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        269221920                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    280708563                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2015476772                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        90959                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     103845233                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     158545407                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      52499348                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   3661612965                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         6830583102                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2416499324                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        315707515                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3047678814                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       613934151                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          74025                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        67131                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        355188232                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              2676521647                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4023194667                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1167575144                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1667843892                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5054478611000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.478583                       # Number of seconds simulated (Second)
simTicks                                 478583270500                       # Number of ticks simulated (Tick)
finalTick                                5067034552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  54087.32                       # Real time elapsed on the host (Second)
hostTickRate                                  8848346                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4809428                       # Number of bytes of host memory used (Byte)
simInsts                                   4287434888                       # Number of instructions simulated (Count)
simOps                                     6211895686                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    79269                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     114849                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 478589048500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 478589048500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 478589048500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 478589048500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  2060                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 2060                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 4826                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                4826                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         1150                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1150                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1532                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           36                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1724                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         4486                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          144                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2010                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          132                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          114                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         6970                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           52                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1630                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1834                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           94                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          126                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1602                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2094                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    13772                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         2300                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2300                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3064                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           72                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3376                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           42                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         2243                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          288                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4020                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          264                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          228                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7085                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          104                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           96                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3260                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3557                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          188                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          252                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3948                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     20266                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2008000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             3783957                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2109392                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1901911                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               301000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              3904000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              602493                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1292000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             5803000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1395500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1538500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2405457.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.035316095500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        49440                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        49440                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3915526                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             747336                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1612900                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     794690                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1612900                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   794690                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2133                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1919                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1612900                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               794690                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1174641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  297370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   81613                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   30406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   13450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6745                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1966                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  31922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  45234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  48868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  49979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  50404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  50743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  50737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  50839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  50977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  50842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  50921                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  50996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  51239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  51483                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  51076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  50732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        49440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.584830                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     57.408382                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         49433     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         49440                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        49440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.073362                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.058807                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.020224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         48408     97.91%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           928      1.88%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            55      0.11%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            10      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             5      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            14      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         49440                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  136512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               103225600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             50860160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              215689946.47923031                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              106272331.55656242                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  478583319500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     198781.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0    103089088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     50858688                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 215404704.582125604153                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 106269255.811774134636                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1612900                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       794690                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  67391381250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 11712209470000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41782.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  14738085.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    103225536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      103225536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     50860160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     50860160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1612899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1612899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       794690                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         794690                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    215689813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         215689813                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0    106272332                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        106272332                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    321962144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        321962144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1610767                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              794667                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        99105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       101391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        90073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        94403                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        95294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       100718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       101222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        96567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        98679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        94116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       111503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       105034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       106569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        99940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       107017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       109136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        49484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        50918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        46685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        47631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        47285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        50917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        48432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        46452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        47248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        46957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        53317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        51670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        49508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        52393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        52860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        52910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             37189500000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8053835000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        67391381250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23088.07                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41838.07                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              976091                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             251433                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1177916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   130.696613                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.545173                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   151.074926                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       734715     62.37%     62.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       306750     26.04%     88.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        68624      5.83%     94.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        25225      2.14%     96.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12621      1.07%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7568      0.64%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5044      0.43%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3786      0.32%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13583      1.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1177916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             103089088                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           50858688                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              215.404705                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              106.269256                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.83                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4072563180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2164607280                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5561346000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2024336880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 37778847600.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  85847807730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 111485297280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  248934805950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   520.149410                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 288884184250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  15980900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 173723947250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4338585300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2305990005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5941236840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2123824860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 37778847600.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  87433807650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 110149717920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  250072010175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   522.525599                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 285416998500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  15980900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 177191132500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           80                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       327680                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           80                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples         127791241                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.286751                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.296404                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |   126746521     99.18%     99.18% |     1004110      0.79%     99.97% |       37086      0.03%    100.00% |        3181      0.00%    100.00% |         315      0.00%    100.00% |          28      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total           127791241                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   4525310296                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.439119                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307749                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.738185                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  3050786492     67.42%     67.42% |  1390192536     30.72%     98.14% |    79683043      1.76%     99.90% |     3581287      0.08%     99.98% |      711529      0.02%     99.99% |      187565      0.00%    100.00% |       77974      0.00%    100.00% |       71161      0.00%    100.00% |       18709      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   4525310296                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     4604580794                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.298953                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033567                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.838128                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  4604310527     99.99%     99.99% |      185586      0.00%    100.00% |       73313      0.00%    100.00% |        7980      0.00%    100.00% |        2767      0.00%    100.00% |         493      0.00%    100.00% |         114      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       4604580794                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   4578970299                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018163                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012511                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.203219                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  4578968826    100.00%    100.00% |        1284      0.00%    100.00% |          67      0.00%    100.00% |          87      0.00%    100.00% |          26      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    4578970299                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     25610495                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.502101                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.971297                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.884649                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    25340417     98.95%     98.95% |      185432      0.72%     99.67% |       73279      0.29%     99.96% |        7979      0.03%     99.99% |        2767      0.01%    100.00% |         493      0.00%    100.00% |         114      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     25610495                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      71981996                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.957933                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.880032                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    71158086     98.86%     98.86% |      793102      1.10%     99.96% |       28053      0.04%    100.00% |        2521      0.00%    100.00% |         210      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        71981996                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      55379360                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.424327                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.040695                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    55158550     99.60%     99.60% |      211008      0.38%     99.98% |        9033      0.02%    100.00% |         660      0.00%    100.00% |         105      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        55379360                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        429885                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001405                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.052991                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      429583     99.93%     99.93% |           0      0.00%     99.93% |         302      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          429885                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1612849      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          789570      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1612900      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       794689      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           63      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       790751      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1612849      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        789558      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       790751      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1612849      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       789557      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           12      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.Data          |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             63                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            5120                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           63                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         5120                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   284445320     24.91%     24.91% |   242418364     21.23%     46.15% |   304330927     26.66%     72.81% |   310475033     27.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1141669644                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   154671210     24.19%     24.19% |   136042278     21.28%     45.47% |   174076007     27.23%     72.70% |   174509691     27.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    639299186                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   132735154     25.20%     25.20% |   104017750     19.75%     44.95% |   158386496     30.07%     75.02% |   131553470     24.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    526692870                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       48885     23.91%     23.91% |       50821     24.86%     48.77% |       62190     30.42%     79.18% |       42562     20.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       204458                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3276507     25.26%     25.26% |     2727124     21.02%     46.28% |     3659129     28.21%     74.49% |     3308588     25.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12971348                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         821     24.51%     24.51% |         975     29.10%     53.61% |        1003     29.94%     83.55% |         551     16.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3350                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        6716     29.67%     29.67% |        6448     28.48%     58.15% |        3884     17.16%     75.31% |        5590     24.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        22638                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1122894     20.53%     20.53% |     1275764     23.32%     43.85% |     1217526     22.26%     66.11% |     1853628     33.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5469812                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        6207     27.42%     27.42% |        7060     31.19%     58.60% |        3394     14.99%     73.59% |        5978     26.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        22639                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2156968     28.70%     28.70% |     1454973     19.36%     48.06% |     2446301     32.55%     80.61% |     1456812     19.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7515054                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        9680     53.33%     53.33% |        3161     17.42%     70.75% |        3017     16.62%     87.37% |        2292     12.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        18150                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        4367     39.94%     39.94% |        2665     24.37%     64.31% |        2157     19.73%     84.03% |        1746     15.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        10935                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2925067     25.08%     25.08% |     2435014     20.88%     45.96% |     3306610     28.35%     74.30% |     2997018     25.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11663709                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1227139     20.97%     20.97% |     1355233     23.16%     44.14% |     1314779     22.47%     66.61% |     1953672     33.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5850823                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      243883     26.81%     26.81% |      207760     22.84%     49.65% |      251328     27.63%     77.28% |      206676     22.72%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       909647                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1806506     29.07%     29.07% |     1165038     18.75%     47.82% |     2093890     33.69%     81.51% |     1149233     18.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6214667                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       35374     23.68%     23.68% |       35115     23.51%     47.19% |       48002     32.14%     79.33% |       30878     20.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       149369                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1638     18.71%     18.71% |        3467     39.61%     58.32% |        1717     19.62%     77.94% |        1931     22.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8753                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6321     29.63%     29.63% |        5524     25.90%     55.53% |        4929     23.11%     78.64% |        4556     21.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21330                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         583     25.51%     25.51% |         772     33.79%     59.30% |         579     25.34%     84.64% |         351     15.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2285                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        5611     21.80%     21.80% |        6802     26.43%     48.23% |        7927     30.80%     79.03% |        5397     20.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        25737                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     4819400     20.89%     20.89% |     5476623     23.74%     44.63% |     5588287     24.23%     68.86% |     7183096     31.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     23067406                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   154421003     24.19%     24.19% |   135828994     21.28%     45.47% |   173819734     27.23%     72.70% |   174298452     27.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    638368183                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        4367     39.93%     39.93% |        2666     24.38%     64.31% |        2157     19.72%     84.03% |        1746     15.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        10936                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       11959     24.83%     24.83% |       14075     29.22%     54.05% |       11773     24.44%     78.50% |       10356     21.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        48163                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      345826     26.98%     26.98% |      285292     22.26%     49.24% |      344577     26.88%     76.12% |      306142     23.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1281837                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    39134744     22.05%     22.05% |    36760241     20.71%     42.76% |    46390187     26.14%     68.90% |    55187335     31.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    177472507                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      156058     13.66%     13.66% |      296451     25.94%     39.59% |      253936     22.22%     61.81% |      436412     38.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1142857                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         458     19.84%     19.84% |         524     22.70%     42.55% |         840     36.40%     78.94% |         486     21.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2308                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |      963450     22.35%     22.35% |      974603     22.60%     44.95% |      960814     22.28%     67.23% |     1412714     32.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4311581                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          49      9.19%      9.19% |          89     16.70%     25.89% |         327     61.35%     87.24% |          68     12.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          533                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2807     22.93%     22.93% |        4056     33.13%     56.05% |        1565     12.78%     68.83% |        3816     31.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        12244                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   239262012     25.58%     25.58% |   198821463     21.26%     46.84% |   251033811     26.84%     73.68% |   246147058     26.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    935264344                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   130767639     25.18%     25.18% |   102552814     19.75%     44.93% |   156035932     30.05%     74.97% |   129965722     25.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    519322107                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1093     23.68%     23.68% |        1106     23.96%     47.64% |        1575     34.12%     81.76% |         842     18.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4616                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1961617     26.68%     26.68% |     1460411     19.86%     46.54% |     2345796     31.91%     78.45% |     1584304     21.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7352128                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         772     27.41%     27.41% |         886     31.45%     58.86% |         676     24.00%     82.85% |         483     17.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         2817                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3909     37.62%     37.62% |        2390     23.00%     60.61% |        2319     22.32%     82.93% |        1774     17.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total        10392                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           3      4.62%      4.62% |          16     24.62%     29.23% |          15     23.08%     52.31% |          31     47.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           65                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1122894     20.53%     20.53% |     1275764     23.32%     43.85% |     1217526     22.26%     66.11% |     1853628     33.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5469812                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        6207     27.42%     27.42% |        7060     31.19%     58.60% |        3394     14.99%     73.59% |        5978     26.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        22639                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      349879     26.95%     26.95% |      289161     22.28%     49.23% |      351832     27.10%     76.33% |      307228     23.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1298100                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1807089     29.07%     29.07% |     1165812     18.75%     47.82% |     2094469     33.69%     81.51% |     1149584     18.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6216954                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        3168     79.58%     79.58% |         191      4.80%     84.38% |         373      9.37%     93.75% |         249      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3981                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        6512     45.96%     45.96% |        2970     20.96%     66.92% |        2644     18.66%     85.58% |        2043     14.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        14169                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        4367     39.94%     39.94% |        2665     24.37%     64.31% |        2157     19.73%     84.03% |        1746     15.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        10935                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         387      6.66%      6.66% |        1337     23.01%     29.67% |        2146     36.93%     66.60% |        1941     33.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         5811                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           3     11.54%     11.54% |           0      0.00%     11.54% |          16     61.54%     73.08% |           7     26.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           1      5.56%      5.56% |           9     50.00%     55.56% |           2     11.11%     66.67% |           6     33.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2925067     25.08%     25.08% |     2435012     20.88%     45.96% |     3306610     28.35%     74.30% |     2997018     25.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11663707                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       931190      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5860315      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6217011      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        10936      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11663711      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       786947      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       793362      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1612849      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1580320      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          15009      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        12246      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              72077      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all         109614      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          22639      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11697701      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             24      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR       107061      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       928667      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       577120      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       823050      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       366915      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1707      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        10934      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          878      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean       106428      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           50      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4541246      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5634778      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       783621      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       682470      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        22638      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3350      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11663707      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         2448      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4464      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          213      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          254      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           50      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1580320      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         2005      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          455      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2611      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1853      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          71030      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all       106428      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack           1047      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          878      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS          101      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       928566      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          814      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data       107163      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       577120      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          372      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        12641      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           60      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11685060      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           53      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        10354      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        12180      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock          105      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           39      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           66      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        22534      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   2279717253                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.282525                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019627                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.186279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  2279542009     99.99%     99.99% |      134544      0.01%    100.00% |       37161      0.00%    100.00% |        2454      0.00%    100.00% |         998      0.00%    100.00% |          73      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   2279717253                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   2268157113                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000587                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000407                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024220                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  2266825852     99.94%     99.94% |     1331259      0.06%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   2268157113                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     11560140                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.600128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.656704                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.867743                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    11384896     98.48%     98.48% |      134544      1.16%     99.65% |       37161      0.32%     99.97% |        2454      0.02%     99.99% |         998      0.01%    100.00% |          73      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     11560140                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    960359550                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.666613                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105610                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.863183                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   960282733     99.99%     99.99% |       37426      0.00%    100.00% |       31993      0.00%    100.00% |        5223      0.00%    100.00% |        1651      0.00%    100.00% |         410      0.00%    100.00% |         102      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    960359550                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    948057060                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.078270                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.055382                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.349022                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   948056464    100.00%    100.00% |         525      0.00%    100.00% |          21      0.00%    100.00% |          31      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    948057060                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples     12302490                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    47.005648                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.778812                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    52.295968                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |    12225744     99.38%     99.38% |       37374      0.30%     99.68% |       31975      0.26%     99.94% |        5222      0.04%     99.98% |        1651      0.01%    100.00% |         410      0.00%    100.00% |         102      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total     12302490                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples   1274478487                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.062651                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004760                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.718738                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |  1274461515    100.00%    100.00% |       12716      0.00%    100.00% |        3858      0.00%    100.00% |         277      0.00%    100.00% |         111      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total   1274478487                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples   1272820392                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000233                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  1272820323    100.00%    100.00% |          69      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total   1272820392                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      1658095                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    49.156147                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.475625                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    58.012400                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     1641123     98.98%     98.98% |       12716      0.77%     99.74% |        3858      0.23%     99.98% |         277      0.02%     99.99% |         111      0.01%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      1658095                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     89536692                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.116220                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058602                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.210404                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    89529397     99.99%     99.99% |        6478      0.01%    100.00% |         269      0.00%    100.00% |         342      0.00%    100.00% |         121      0.00%    100.00% |          57      0.00%    100.00% |          14      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     89536692                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     89485955                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.085302                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056378                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.866897                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    89485079    100.00%    100.00% |         758      0.00%    100.00% |          46      0.00%    100.00% |          56      0.00%    100.00% |          10      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     89485955                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        50737                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.647930                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.194771                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    65.737840                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       44318     87.35%     87.35% |        5720     11.27%     98.62% |         223      0.44%     99.06% |         286      0.56%     99.63% |         111      0.22%     99.84% |          51      0.10%     99.94% |          14      0.03%     99.97% |           8      0.02%     99.99% |           4      0.01%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        50737                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       244406                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.327459                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.801602                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    31.307548                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      238880     97.74%     97.74% |        5109      2.09%     99.83% |         120      0.05%     99.88% |         169      0.07%     99.95% |          77      0.03%     99.98% |          46      0.02%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       244406                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       205373                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.004402                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000316                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.642148                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      205365    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       205373                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        39033                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    53.119412                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    39.819188                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    62.072504                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       33508     85.85%     85.85% |        5108     13.09%     98.93% |         120      0.31%     99.24% |         169      0.43%     99.67% |          77      0.20%     99.87% |          46      0.12%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        39033                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       244406                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      244406    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       244406                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       244406                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      244406    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       244406                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1618272                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2407830                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000293                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    280875500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   116.650885                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3198603                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2407828                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1580321                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         4471431                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      6281606                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.304148                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.584820                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      6270816     99.83%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31        10392      0.17%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          370      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           26      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      6281606                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    414139853                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      3040233                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    417180086                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    154421003                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       250204                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    154671207                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    571851293                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.056500                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    150679000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          394                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.263493                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      6215504                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        56422                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.143303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        63138                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      6225184                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000614                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2940557                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000290                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4198784                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      5236882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.549735                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.366097                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      5206643     99.42%     99.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        28975      0.55%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1152      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           90      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           21      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      5236882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    343907932                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2527229                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    346435161                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    135829031                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       213332                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    136042363                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    482477524                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.047688                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    166918500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1362                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.345961                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      5175575                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        58245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.723649                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        64694                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      5178736                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2451353                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         4472285                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      7046082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.403904                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.963767                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      7021148     99.65%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        23889      0.34%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          974      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           64      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      7046082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    459302686                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      3413209                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    462715895                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    173819840                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       256311                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    174076151                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    636792046                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.062917                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    185744500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count         2179                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.291688                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      6976130                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.001377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        67077                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.009832                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        70961                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      6979145                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000689                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      3317632                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000327                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         5428003                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      6366177                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.614094                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.523834                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      6322561     99.31%     99.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        41584      0.65%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1900      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          122      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      6366177                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    438919623                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3106933                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    442026556                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    174298452                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       211232                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    174509684                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    616536240                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.060946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    242557000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         1985                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.393419                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      6315183                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        48703                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.168775                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        54293                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      6317474                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3010936                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000297                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            7064                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     39804617                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.793834                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.751220                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     39388176     98.95%     98.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       400755      1.01%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        14238      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1311      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          124      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           13      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     39804617                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1613089                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002865                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       152860                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24682391                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002437                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8224000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count         1013                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.333193                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11378680                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1640002                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     13018682                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     26235796                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021754                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3402366                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11720478                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        43895313                       (Unspecified)
system.ruby.network.msg_byte.Control        351162504                       (Unspecified)
system.ruby.network.msg_count.Request_Control       613728                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4909824                       (Unspecified)
system.ruby.network.msg_count.Response_Data     46298391                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3333484152                       (Unspecified)
system.ruby.network.msg_count.Response_Control     77898138                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    623185104                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     22070232                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1589056704                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     12965652                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    103725216                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      6215504                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.006494                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        63138                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2940557                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.003072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      5175474                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005407                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        64694                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2451301                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002561                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      6979005                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.007291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        67077                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      6317474                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.006600                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        48703                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24682149                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.025787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3402127                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003554                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11720340                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.012245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1618032                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001690                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1580321                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001651                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      6975989                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.007288                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        70961                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      3317546                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.003466                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      6315182                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.006598                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        54293                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3010936                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1612849                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001685                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     26235557                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.027410                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       152834                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3198364                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.003341                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      6225184                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.006504                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        56422                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      5178637                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005410                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        58245                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.504573                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3290437                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     26323496                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        56422                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       451376                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3300323                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    237623256                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2986906                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2940557                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     23895248                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     23524456                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1961617                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1093                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    141236424                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        78696                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0       963450                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      7707600                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      6225184                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000614                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        56422                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      6215504                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001426                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   4116290000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   662.261661                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        63138                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     18476500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   292.636764                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2940557                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000290                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        52000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.017684                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization     16285083                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.701384                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      6281606                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    260561328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    210308480                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     13144317                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        56422                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       451376                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3286070                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    236597040                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2939114                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     23512912                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization 12517451.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.307761                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      9219199                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    200279224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    126525632                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   4134818500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7973816                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   448.500840                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3290437                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     26323496                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        14253                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1      1026216                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        47792                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2940557                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       382336                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     23524456                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1961617                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1093                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    141236424                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        78696                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0       963450                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      7707600                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.218045                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      2740561                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     21924488                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        58245                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       465960                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      2751769                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    198127368                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2490555                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2451353                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     19924440                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     19610824                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1460411                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1         1106                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    105149592                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        79632                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0       974603                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      7796824                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      5178736                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        58245                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      5175575                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3226635000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   623.435077                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        64694                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     16806500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   259.784524                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2451353                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        55500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.022641                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization 13570074.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.417734                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      5236981                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    217121192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    175225344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     10951640                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        58245                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       465960                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      2737896                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    197128512                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2440840                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     19526720                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization      9747371                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.018357                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      7691622                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    155957936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes     94424960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3243497000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6005039                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   421.692200                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.30                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      2740561                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     21924488                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        13873                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       998856                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        49715                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2451353                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       397720                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     19610824                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1460411                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1         1106                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    105149592                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        79632                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0       974603                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      7796824                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.713364                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      3669520                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     29356160                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        67077                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       536616                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      3676132                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    264681504                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      3372399                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      3317632                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     26979192                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     26541056                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      2345796                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1575                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    168897312                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       113400                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       960814                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      7686512                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      6979145                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000689                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        67077                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      6976130                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001682                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   5036125500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   721.908207                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        70961                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time     11173000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   157.452685                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      3317632                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000327                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        94000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.028333                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     18192555                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.900668                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      7046222                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    291080880                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    234711104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     14669499                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        67077                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       536616                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      3667361                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    264049992                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      3311784                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     26494272                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 14606929.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     1.526059                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count     10364723                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    233710872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes    150793088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   5047392500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      9537577                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   486.978041                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      3669520                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     29356160                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         8771                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       631512                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        60615                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      3317632                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       484920                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     26541056                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      2345796                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1575                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    168897312                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       113400                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       960814                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      7686512                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.437915                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3318164                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     26545312                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        48703                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       389624                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3328149                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    239626728                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3042776                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3010936                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     24342208                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     24087488                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      1584304                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          842                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    114069888                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        60624                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1412714                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     11301712                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      6317474                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        48703                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      6315182                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001328                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   3570411000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   565.369454                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        54293                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     14517500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   267.391745                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3010936                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000297                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        72000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.023913                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization 16448760.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.718485                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      6366177                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    263180168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    212250752                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     13265705                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        48703                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       389624                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3316418                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    238782096                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3001056                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     24008448                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization 11077713.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.157344                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count      9380411                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    177243416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    102200128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   3585000500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      6526950                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   382.179470                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.34                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3318164                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     26545312                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1        11731                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       844632                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        41720                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3010936                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       333760                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     24087488                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      1584304                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          842                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    114069888                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        60624                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1412714                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     11301712                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.527337                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14631771                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    117054168                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       152834                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1222672                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     15406129                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1109241288                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     14227417                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11720478                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    113819336                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     93763824                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7352128                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4616                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    529353216                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       332352                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4311581                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     34492648                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24682391                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002436                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3402366                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11720478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1613089                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000441                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1428291000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   885.438435                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     26235796                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003194                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   3067623500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   116.925116                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       152834                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.327152                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization 55872501.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.837281                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     39805235                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    893960024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    575518144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     36005697                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.74                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     13018682                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    104149456                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1635727                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    117772344                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1762023                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11720478                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     14096184                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     93763824                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7352128                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4616                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    529353216                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       332352                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4311581                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     34492648                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization 69082467.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     7.217393                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     28001719                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1105319480                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    881305728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4495964500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     55655714                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   160.560303                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         2.15                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.72                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1613089                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12904712                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       152834                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1222672                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13770402                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    991468944                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12465394                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     99723152                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.669135                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1613089                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12904712                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2402721                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    172995912                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2371083                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     18968664                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1618272                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1580321                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3198603                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     21743500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.797811                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4757576.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.497048                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3198593                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     76121224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     50532480                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      3158302                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1613089                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12904712                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       789570                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     56849040                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       790751                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6326008                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 8051905.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.841223                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3198603                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    128830488                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes    103241664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     21743500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6453103                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.797811                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1613151                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    116146872                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1580332                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     12642656                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000284                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000297                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000271                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        41464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.634112                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14631771                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    117054168                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       230447                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1843576                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     15433105                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1111183560                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     14245568                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11720478                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    113964544                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     93763824                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7352128                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4616                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    529353216                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       332352                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4316764                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     34534112                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      6225184                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000615                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      4143500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.665603                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      6317474                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000624                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      2653000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.419946                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        48703                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.041065                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24682391                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002791                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1799081500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    72.889272                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3402366                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     21383000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     6.284744                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11720478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1902000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.162280                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1618272                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     14884500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     9.197774                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1580321                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        56422                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.053171                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      5178736                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2842000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.548783                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        58245                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.060091                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      6979145                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000689                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      2474000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.354485                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        67077                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.037271                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     16285083                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.701384                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      6281606                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    260561328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    210308480                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      4146500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     13146641                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.660102                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        56422                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       451376                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3286070                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    236597040                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2939114                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     23512912                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization 13570074.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.417734                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      5236981                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    217121192                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    175225344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2845500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     10952239                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.543347                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        58245                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       465960                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      2737896                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    197128512                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2440840                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     19526720                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization     18192555                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.900668                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      7046222                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    291080880                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    234711104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      2476500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     14670162                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.351465                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.57                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        67077                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       536616                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      3667361                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    264049992                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      3311784                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     26494272                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization 16448760.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.718485                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      6366177                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    263180168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    212250752                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      2655000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     13266308                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.417048                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        48703                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       389624                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3316418                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    238782096                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3001056                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     24008448                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization 55872501.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.837281                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     39805235                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    893960024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    575518144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1822366500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36940474                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    45.782081                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.74                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     13018682                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    104149456                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1635727                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    117772344                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1762023                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11720478                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     14096184                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     93763824                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7352128                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4616                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    529353216                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       332352                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4311581                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     34492648                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4757576.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.497048                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3198593                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     76121224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     50532480                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     14884500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      3159603                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.653452                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.15                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1613089                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12904712                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       789570                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     56849040                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       790751                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6326008                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000297                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               851594841                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             1797234350                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          226951                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1688851334                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1376364                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    294480967                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    615888776                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        52790                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    848310404                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.990841                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.098624                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        300117318     35.38%     35.38% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        150461766     17.74%     53.11% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         97784031     11.53%     64.64% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         86503362     10.20%     74.84% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         86064623     10.15%     84.98% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         62552601      7.37%     92.36% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         36676665      4.32%     96.68% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         18970371      2.24%     98.92% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8          9179667      1.08%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    848310404                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        4079818     16.49%     16.49% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     16.49% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              3      0.00%     16.49% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         2050      0.01%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           24      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            27      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu          1647      0.01%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp            20      0.00%     16.50% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt           931      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc          346      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift          103      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     16.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6052      0.02%     16.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     16.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     16.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     16.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     16.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     16.53% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1501      0.01%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     16.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      18209380     73.59%     90.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite      1000365      4.04%     94.18% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1425645      5.76%     99.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        15335      0.06%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        71337      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    851740314     50.43%     50.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       402352      0.02%     50.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv       101991      0.01%     50.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    119696545      7.09%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         2089      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         7328      0.00%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2769918      0.16%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp         1156      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt        21406      0.00%     57.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1756844      0.10%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         4182      0.00%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     26575634      1.57%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     22117702      1.31%     60.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       191519      0.01%     60.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      8278107      0.49%     61.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       462732      0.03%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    421320605     24.95%     86.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     86659513      5.13%     91.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead    104397882      6.18%     97.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     42272178      2.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1688851334                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.983163                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   24743247                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.014651                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3592731121                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1714912376                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1344428536                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        659401562                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       377378191                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    310995680                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1383132022                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           330391222                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1676211081                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            517745598                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         11120359                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 645921756                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              80192244                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           128176158                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.968320                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                 135647                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                3284437                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           105583256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         1039712402                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1502980334                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.819068                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.819068                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.220900                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.220900                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        1951357542                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1123769680                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          200708093                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         256259001                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          450744629                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         651284336                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        815243741                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           63866                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    548116039                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    144091821                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    233045105                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     64031225                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       97537893                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     84569026                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      5014295                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     76730966                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1759522                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       76466549                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.996554                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2762411                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         2121                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       976358                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       876134                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses       100224                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted        12215                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    294485451                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       174161                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      4697069                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    808411580                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.859177                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.692289                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    375946422     46.50%     46.50% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    176551606     21.84%     68.34% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     43508765      5.38%     73.73% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     66723644      8.25%     81.98% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     18320933      2.27%     84.25% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      6088510      0.75%     85.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      8035551      0.99%     85.99% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     18588514      2.30%     88.29% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8     94647635     11.71%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    808411580                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   1039712402                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1502980334                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          573813772                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            453783361                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              77122                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          75831785                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         293181671                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1337911234                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2332939                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        23108      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    763678383     50.81%     50.81% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       387262      0.03%     50.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        82109      0.01%     50.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd    103291397      6.87%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1904      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         6730      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2596465      0.17%     57.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp         1090      0.00%     57.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt        17516      0.00%     57.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1738780      0.12%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         2794      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.01% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     26540077      1.77%     59.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.77% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     21881828      1.46%     61.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       190276      0.01%     61.24% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.24% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      8264496      0.55%     61.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.79% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       462347      0.03%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.82% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    367965560     24.48%     86.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     78006087      5.19%     91.49% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     85817801      5.71%     97.20% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     42024324      2.80%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1502980334                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples     94647635                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       125563580                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    446339062                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        213934150                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     57447878                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       5025734                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     73687656                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       329923                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    1847660360                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       735506                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    163145981                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1331027284                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           97537893                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     80105094                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            679578141                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       10697398                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             67654                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        53811                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        96903                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         2228                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles        16987                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        154709252                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1473109                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1291                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    848310404                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.261889                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.260277                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       530475124     62.53%     62.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         9163305      1.08%     63.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        30045853      3.54%     67.16% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        30223936      3.56%     70.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        25711525      3.03%     73.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        19697850      2.32%     76.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        28344557      3.34%     79.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         9731546      1.15%     80.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       164916708     19.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    848310404                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.114536                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.562982                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          5025734                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          45353345                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        54771715                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    1797461301                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        74182                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       548116039                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      144091821                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts       118026                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3591862                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        50351067                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       356374                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3309031                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1512362                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      4821393                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1657808250                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1655424216                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1295273591                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       1880223533                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.943911                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.688893                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          171194276                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads       94332678                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       282463                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       356374                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      24061410                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     15213031                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          3246                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    453781463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.062626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.893776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     451317248     99.46%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19       820752      0.18%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       307013      0.07%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39       929631      0.20%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        52647      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         3201      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1609      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         7194      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         4248      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         2358      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         4624      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         6491      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        41747      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139       106100      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9805      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        39859      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        21210      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6736      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        38185      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17730      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4430      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1634      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3644      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1834      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1110      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1194      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269          938      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          976      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          980      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          726      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        25609      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         2223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    453781463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      523500379                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      128275068                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1422361                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses            97646                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      154722099                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             5584                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          173                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 606585896.551724                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 383587365.435443                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      2873000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998044500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 425797377000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  52772973000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18713000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       5025734                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       149627429                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      146903565                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2719182                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        243723879                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    300310615                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    1823619501                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        47145                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     125005489                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     169578373                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      60263560                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents           65                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   3371552508                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         6224965460                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2172916039                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        226065099                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   2784794655                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       586757853                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          82777                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        83130                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        343454090                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2511203328                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             3634938486                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      1039712402                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1502980334                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               682962599                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1555447198                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          225171                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1454594441                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1127368                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    259373280                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    537945415                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        45110                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    680040434                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.138982                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.146448                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        226129813     33.25%     33.25% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        109450841     16.09%     49.35% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         82789144     12.17%     61.52% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         74461904     10.95%     72.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         72956214     10.73%     83.20% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55588759      8.17%     91.37% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         32842186      4.83%     96.20% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         17214751      2.53%     98.73% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          8606822      1.27%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    680040434                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3719227     17.64%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          663      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           20      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            20      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     17.64% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          3999      0.02%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             9      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            9      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     17.66% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd        96321      0.46%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        43789      0.21%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     18.33% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      14595722     69.23%     87.55% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1499765      7.11%     94.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1109738      5.26%     99.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        15007      0.07%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        53721      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    763804921     52.51%     52.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       232107      0.02%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        63379      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd     85158167      5.85%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2190      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         3030      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      6160869      0.42%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         4511      0.00%     58.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      3955132      0.27%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         1488      0.00%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     24563262      1.69%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     21239904      1.46%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       557830      0.04%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      7770756      0.53%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       347511      0.02%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    358765921     24.66%     87.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     75928688      5.22%     92.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     78577066      5.40%     98.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     27403988      1.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1454594441                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.129830                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   21084289                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014495                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3085393348                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1511379787                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1178581277                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        526047625                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       303903968                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    251245121                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1211989498                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           263635511                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1443854650                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            430516893                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          9517133                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 533155599                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              70462133                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           102638706                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.114105                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 112539                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2922165                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           273361376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          907999817                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1296299088                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.752162                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.752162                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.329502                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.329502                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1700386355                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        988958202                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          198669743                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         211828394                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          388075346                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         565159036                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        685005254                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           79024                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    460772084                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    115550148                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    181118635                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     47600084                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       86353415                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     72559230                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      4288198                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     65425090                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1613144                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       65225770                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.996953                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3111153                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2208                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1257568                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1175193                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        82375                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         9067                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    259374034                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       180061                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4020289                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    645028310                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.009678                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.793562                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    289180472     44.83%     44.83% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    134124093     20.79%     65.63% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     38991692      6.04%     71.67% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     53176460      8.24%     79.91% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     17773342      2.76%     82.67% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4584412      0.71%     83.38% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      7325930      1.14%     84.52% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     12284049      1.90%     86.42% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     87587860     13.58%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    645028310                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    907999817                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1296299088                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          474733279                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            379908204                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              72940                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          65953581                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         236715234                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1155544092                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2263748                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        19084      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    684241438     52.78%     52.79% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       221185      0.02%     52.80% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        50638      0.00%     52.81% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     74000587      5.71%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2032      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         2996      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5420848      0.42%     58.93% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.93% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         4460      0.00%     58.93% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      3761098      0.29%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1488      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     24335436      1.88%     61.10% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.10% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.10% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     20948093      1.62%     62.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       557359      0.04%     62.76% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.76% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      7651791      0.59%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       347276      0.03%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    313369405     24.17%     87.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     67634585      5.22%     92.77% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     66538799      5.13%     97.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     27190490      2.10%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1296299088                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     87587860                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       109547716                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    331130694                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        189356589                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     45755022                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       4250413                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     62729814                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       278740                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1599010421                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       593781                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    143594735                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1164002449                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           86353415                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     69512116                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            531708363                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        9047640                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             66762                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        41027                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        98724                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         4648                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         2355                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        136069154                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1246406                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes             980                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    680040434                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.440597                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.317773                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       405240988     59.59%     59.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         8373214      1.23%     60.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        23924260      3.52%     64.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        25808041      3.80%     68.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        22514786      3.31%     71.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        21702702      3.19%     74.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        21769075      3.20%     77.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         8787374      1.29%     79.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       141919994     20.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    680040434                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.126439                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.704343                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          4250413                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          44001331                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        29289859                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1555672369                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        40249                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       460772084                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      115550148                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       120840                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2189783                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        26665257                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       244141                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      2714670                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1396936                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4111606                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1432130543                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1429826398                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1141495436                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1684288735                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.093565                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.677731                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          141279827                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       80863880                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       221794                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       244141                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      20725073                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      9060871                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1419                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    379906341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.081270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.340393                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     377329665     99.32%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       684718      0.18%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       249904      0.07%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1200812      0.32%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       116793      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59         9378      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         2757      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         8833      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         5519      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2357      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         4561      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         5912      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        24607      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        76686      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        11384      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        26637      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        20069      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         7754      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        38538      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        24850      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         8105      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         5556      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         3850      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2464      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1529      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1580      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1344      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1494      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1313      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          930      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        26442      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1541                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    379906341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      434622994                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      102734306                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1133129                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            89723                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      136081583                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             4917                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          339                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          171                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 801766386.005848                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 344995728.498946                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          171    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1261000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998564500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          171                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 341365193993                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 137102052007                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    121817000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       4250413                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       129895602                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      104130939                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      3503469                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        212685889                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    225574122                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1577322284                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        68557                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      83171781                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     121693046                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      50774768                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents          111                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   2925168286                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         5394028156                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1898463713                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        222206704                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2422467346                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       502700940                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          96206                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        96112                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        269376752                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2113074498                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3146453130                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       907999817                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1296299088                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               906543905                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             2052428415                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          237418                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1945536388                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1498001                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    316294947                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    655292037                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        57529                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    901389234                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.158375                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.100132                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        277756252     30.81%     30.81% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        157181470     17.44%     48.25% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2        116650270     12.94%     61.19% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3        106341576     11.80%     72.99% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         97432424     10.81%     83.80% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         72269890      8.02%     91.82% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         42227895      4.68%     96.50% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         20652522      2.29%     98.79% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8         10876935      1.21%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    901389234                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        4369458     17.27%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          253      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt           11      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     17.27% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         12823      0.05%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             3      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt           273      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc          359      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            5      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     17.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        66928      0.26%     17.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     17.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     17.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            2      0.00%     17.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     17.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     17.58% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        27604      0.11%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      16390641     64.77%     82.46% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      2063193      8.15%     90.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2346124      9.27%     99.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        29072      0.11%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        65533      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    956989692     49.19%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2417512      0.12%     49.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1623340      0.08%     49.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd    125869694      6.47%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         2395      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd         1174      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     13763243      0.71%     56.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp         1304      0.00%     56.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        10066      0.00%     56.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     11945255      0.61%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          357      0.00%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     39666131      2.04%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     37618799      1.93%     61.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       750520      0.04%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     16493310      0.85%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       359089      0.02%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    448806449     23.07%     85.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite    107646159      5.53%     90.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    131061896      6.74%     97.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     50444470      2.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1945536388                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.146103                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   25306749                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.013008                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      3938699874                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1894062333                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1489434113                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        880566886                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       475299940                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    411165613                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1529281304                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           441496300                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1931819903                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            571246827                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts         12107317                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 728410554                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              91780216                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           157163727                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.130972                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 143019                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                5154671                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles            50622636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts         1168457330                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1736370878                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.775847                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.775847                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.288914                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.288914                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        2199641479                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites       1239448579                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          358533899                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         342466634                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          491763290                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         660993138                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        927442440                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           54245                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    592930702                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    173074670                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    241042370                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     71125949                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups      111140996                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     93980975                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      5340489                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     85736634                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1972261                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       85474893                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.996947                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        3944826                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         2223                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups      1273554                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits      1175928                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        97626                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted        13532                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    316314286                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       179889                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      5011835                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    858464088                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.022648                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.809649                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    385572090     44.91%     44.91% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    179970596     20.96%     65.88% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     48492622      5.65%     71.53% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     67054589      7.81%     79.34% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     26021957      3.03%     82.37% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      6073442      0.71%     83.08% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6     10971137      1.28%     84.35% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     16491829      1.92%     86.28% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8    117815826     13.72%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    858464088                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted   1168457330                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1736370878                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          641902030                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            494305496                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              87977                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          86391702                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         393560730                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1505570311                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3302364                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass        22828      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    859650655     49.51%     49.51% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2371195      0.14%     49.65% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1601511      0.09%     49.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd    111799645      6.44%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         2128      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          990      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     13008054      0.75%     56.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp         1170      0.00%     56.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt         9134      0.00%     56.93% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11784859      0.68%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          140      0.00%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.61% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     39463137      2.27%     59.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     37248479      2.15%     62.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       741030      0.04%     62.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16405116      0.94%     63.01% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.01% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       358777      0.02%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    392157408     22.58%     85.62% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     97499149      5.62%     91.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead    102148088      5.88%     97.11% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     50097385      2.89%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1736370878                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples    117815826                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles       136476094                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    453705717                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        238129590                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     67686697                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       5391136                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     82566648                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       342722                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    2107321390                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       741774                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    183217320                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1480357793                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches          111140996                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     90595647                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            712169665                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles       11453708                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles            102702                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        49906                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       119481                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         1027                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         2279                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        174115972                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1600302                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1890                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    901389234                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.416823                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.315894                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       541172433     60.04%     60.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        11927389      1.32%     61.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        30976102      3.44%     64.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        34491331      3.83%     68.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        27974338      3.10%     71.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        26018750      2.89%     74.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        29378492      3.26%     77.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7        12720273      1.41%     79.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       186730126     20.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    901389234                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.122599                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.632969                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          5391136                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          48859850                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        38044259                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    2052665833                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        64580                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       592930702                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      173074670                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts       114099                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2816427                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        34942046                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       410215                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      3421666                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1712948                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      5134614                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1903319908                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1900599726                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1480734777                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       2196793729                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.096534                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.674044                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          191629306                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       98625208                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       298899                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       410215                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      25478129                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     25223989                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1781                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    494301916                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.423103                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     6.901075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     481598733     97.43%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6953431      1.41%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1622552      0.33%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39      1307689      0.26%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       852729      0.17%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       603807      0.12%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       783071      0.16%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        39461      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        93727      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       164047      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        18050      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119        10188      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        22228      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        58712      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        15684      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        20336      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        14987      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179        10185      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        26397      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        23841      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        10827      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         7554      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         5359      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2761      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         5158      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         3064      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1369      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1440      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1388      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          975      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        22166      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    494301916                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      577293980                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      157274455                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses          1501940                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses           107669                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      174132962                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses            10495                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions           76                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           38                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 666087815.789474                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 374395584.432148                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           38    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value       317500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998110500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           38                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 448876491000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  25311337000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4401235000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       5391136                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       166519600                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      126760684                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2716721                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        273171333                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    326829760                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    2080628715                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        98001                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents     101443120                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     181409683                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      73371786                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           16                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   3612961930                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         6896015475                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      2429263993                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        385939483                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   2991626218                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       621335709                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          74361                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        71810                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        397004423                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2793308469                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             4148422835                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts      1168457330                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1736370878                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               854206225                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             1999537721                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          250717                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            1872842966                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1367932                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    323544483                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    671996571                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        44052                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    851338445                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.199881                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.138915                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        267215481     31.39%     31.39% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        136766409     16.06%     47.45% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        110325173     12.96%     60.41% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3         97080893     11.40%     71.81% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4         93902705     11.03%     82.84% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         71075579      8.35%     91.19% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         42130905      4.95%     96.14% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         22321013      2.62%     98.76% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         10520287      1.24%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    851338445                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        4941733     18.80%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd          837      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            5      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             1      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     18.80% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8287      0.03%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt            36      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc           25      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift           29      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     18.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       154855      0.59%     19.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     19.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     19.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     19.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     19.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     19.42% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        78409      0.30%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     19.72% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      17480450     66.50%     86.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2319474      8.82%     95.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1280471      4.87%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        21691      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        55595      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu    980934967     52.38%     52.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       699275      0.04%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       415306      0.02%     52.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    105748559      5.65%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          886      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd         3121      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11179735      0.60%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp           80      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt         5095      0.00%     58.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      7205801      0.38%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift         1839      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     59.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     34150647      1.82%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     30395534      1.62%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       817228      0.04%     62.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     11299645      0.60%     63.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       428730      0.02%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    455387269     24.32%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     99707031      5.32%     92.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    102465413      5.47%     98.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     31941210      1.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   1872842966                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.192495                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   26286303                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.014036                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      3927289403                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     1927461012                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1508049601                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        697389205                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       396129077                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    333191828                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1549624456                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           349449218                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               1859849684                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            549526408                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         11554341                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 680322894                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              91843952                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           130796486                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.177284                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                 110221                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2867780                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles           102971872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1171264588                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1676243875                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.729303                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.729303                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.371173                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.371173                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2182122356                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1263330784                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          286288866                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         283992935                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          499441739                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         699211268                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        879873095                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           75030                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    586507619                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    146382814                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    226174773                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     60803358                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      111908417                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     93168866                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      5206158                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     83989270                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      1950929                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       83770517                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.997395                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4683919                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1268                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1700050                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1618341                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        81709                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        10302                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    323554223                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       206665                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      4908737                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    807849206                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     2.074946                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.826908                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    355001194     43.94%     43.94% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    164416971     20.35%     64.30% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     51549723      6.38%     70.68% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     67644445      8.37%     79.05% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     24187936      2.99%     82.05% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      5927858      0.73%     82.78% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      9541226      1.18%     83.96% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     14483091      1.79%     85.75% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    115096762     14.25%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    807849206                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1171264588                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1676243875                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          607795013                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            486936926                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              98943                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          85879106                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         315529299                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1484374225                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3282221                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        20937      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    881164199     52.57%     52.57% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       680341      0.04%     52.61% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       403963      0.02%     52.63% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd     93139428      5.56%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          784      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd         2840      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.19% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu      9996149      0.60%     58.79% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp           56      0.00%     58.79% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt         4224      0.00%     58.79% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6885844      0.41%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift         1210      0.00%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     33783522      2.02%     61.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     30013877      1.79%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       814375      0.05%     63.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     11108599      0.66%     63.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       428514      0.03%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    400425513     23.89%     87.63% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     89178577      5.32%     92.95% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     86511413      5.16%     98.11% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31679510      1.89%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1676243875                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    115096762                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       136608783                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    408942480                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        240428295                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     60204289                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       5154598                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     80575629                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       306840                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2053041557                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       647076                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    182481239                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1490330413                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          111908417                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     90072777                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            663211294                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       10912132                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             58578                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        41069                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        83808                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         1762                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         4629                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        174539034                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1495508                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1434                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    851338445                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.501079                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.336052                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       499394939     58.66%     58.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        10889284      1.28%     59.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        29243474      3.43%     63.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        33102075      3.89%     67.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        28027887      3.29%     70.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        30340685      3.56%     74.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        27498903      3.23%     77.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        10955481      1.29%     78.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       181885717     21.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    851338445                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.131009                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.744696                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          5154598                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          57009365                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        31659950                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    1999788438                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        42460                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       586507619                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      146382814                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts       126088                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          2394925                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        28726941                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       263817                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      3293692                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      1715170                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      5008862                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      1844302633                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     1841241429                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1472428457                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2190182584                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.155500                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.672286                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          180726415                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads       99570674                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       240127                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       263817                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      25524723                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     12316617                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache          1524                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    486934425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.177656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.712780                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     480976783     98.78%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2309410      0.47%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       660900      0.14%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      1840172      0.38%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       359932      0.07%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       166637      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       157894      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        12634      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        32081      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        47117      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         5753      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         5979      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        28111      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139        96321      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        16094      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        33603      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        25526      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        10689      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        48928      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        32114      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        10795      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5264      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         4723      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         2929      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         1967      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1911      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1936      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         1998      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1514      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1134      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        33576      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    486934425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      554112535                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      130912337                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1335311                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           103713                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      174550047                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             5891                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          129                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           65                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 791277169.246154                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 361634273.579167                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      8115500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    998564500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           65                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 427103080499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  51433016001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       5154598                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       164083992                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      126498510                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2765009                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        270784902                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    282051434                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2025556886                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       102698                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     104190550                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     158558961                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      53444215                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents            2                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   3676835572                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         6862412503                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2429232873                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        315768650                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3060315702                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       616519767                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          92332                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        85590                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        356330407                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              2692511941                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4043187091                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1171264588                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1676243875                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5067034552500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
