
04_EDF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac6c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  0800ad80  0800ad80  0000bd80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b27c  0800b27c  0000d1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b27c  0800b27c  0000c27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b284  0800b284  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b284  0800b284  0000c284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b288  0800b288  0000c288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800b28c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ca8  200001d8  0800b464  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002e80  0800b464  0000de80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac58  00000000  00000000  0000d201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ba6  00000000  00000000  00027e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001920  00000000  00000000  0002ba00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013a5  00000000  00000000  0002d320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b2a4  00000000  00000000  0002e6c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd53  00000000  00000000  00049969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009eacc  00000000  00000000  000656bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00104188  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ce0  00000000  00000000  001041cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0010beac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ad64 	.word	0x0800ad64

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800ad64 	.word	0x0800ad64

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	4618      	mov	r0, r3
 800112a:	f001 f9b3 	bl	8002494 <HAL_Delay>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af02      	add	r7, sp, #8
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	460b      	mov	r3, r1
 8001140:	70fb      	strb	r3, [r7, #3]
 8001142:	4613      	mov	r3, r2
 8001144:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8001146:	78fb      	ldrb	r3, [r7, #3]
 8001148:	f023 030f 	bic.w	r3, r3, #15
 800114c:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	011b      	lsls	r3, r3, #4
 8001152:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	7adb      	ldrb	r3, [r3, #11]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d007      	beq.n	800116c <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	f043 0308 	orr.w	r3, r3, #8
 8001162:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8001164:	7bbb      	ldrb	r3, [r7, #14]
 8001166:	f043 0308 	orr.w	r3, r3, #8
 800116a:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 800116c:	78bb      	ldrb	r3, [r7, #2]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d108      	bne.n	8001184 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 800117a:	7bbb      	ldrb	r3, [r7, #14]
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	73bb      	strb	r3, [r7, #14]
 8001182:	e00a      	b.n	800119a <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8001184:	78bb      	ldrb	r3, [r7, #2]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d107      	bne.n	800119a <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	f023 0301 	bic.w	r3, r3, #1
 8001198:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	f043 0304 	orr.w	r3, r3, #4
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80011a4:	2001      	movs	r0, #1
 80011a6:	f7ff ffb9 	bl	800111c <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	f043 0304 	orr.w	r3, r3, #4
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff ffaf 	bl	800111c <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	791b      	ldrb	r3, [r3, #4]
 80011ca:	4619      	mov	r1, r3
 80011cc:	f107 0208 	add.w	r2, r7, #8
 80011d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2304      	movs	r3, #4
 80011d8:	f002 f980 	bl	80034dc <HAL_I2C_Master_Transmit>
}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	4611      	mov	r1, r2
 80011f0:	461a      	mov	r2, r3
 80011f2:	460b      	mov	r3, r1
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	4613      	mov	r3, r2
 80011f8:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	68ba      	ldr	r2, [r7, #8]
 80011fe:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	79fa      	ldrb	r2, [r7, #7]
 8001204:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	79ba      	ldrb	r2, [r7, #6]
 800120a:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	7e3a      	ldrb	r2, [r7, #24]
 8001210:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2228      	movs	r2, #40	@ 0x28
 8001216:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2206      	movs	r2, #6
 800121c:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	220c      	movs	r2, #12
 8001222:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2214      	movs	r2, #20
 8001228:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2208      	movs	r2, #8
 800122e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001230:	2032      	movs	r0, #50	@ 0x32
 8001232:	f7ff ff73 	bl	800111c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001236:	2200      	movs	r2, #0
 8001238:	2133      	movs	r1, #51	@ 0x33
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff ff7b 	bl	8001136 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001240:	2200      	movs	r2, #0
 8001242:	2133      	movs	r1, #51	@ 0x33
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	f7ff ff76 	bl	8001136 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800124a:	2005      	movs	r0, #5
 800124c:	f7ff ff66 	bl	800111c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001250:	2200      	movs	r2, #0
 8001252:	2132      	movs	r1, #50	@ 0x32
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	f7ff ff6e 	bl	8001136 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800125a:	2005      	movs	r0, #5
 800125c:	f7ff ff5e 	bl	800111c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8001260:	2200      	movs	r2, #0
 8001262:	2120      	movs	r1, #32
 8001264:	68f8      	ldr	r0, [r7, #12]
 8001266:	f7ff ff66 	bl	8001136 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800126a:	2005      	movs	r0, #5
 800126c:	f7ff ff56 	bl	800111c <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	79db      	ldrb	r3, [r3, #7]
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	68f8      	ldr	r0, [r7, #12]
 800127a:	f7ff ff5c 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	7a1b      	ldrb	r3, [r3, #8]
 8001282:	2200      	movs	r2, #0
 8001284:	4619      	mov	r1, r3
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f7ff ff55 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	7a5b      	ldrb	r3, [r3, #9]
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff ff4e 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	7a9b      	ldrb	r3, [r3, #10]
 800129e:	2200      	movs	r2, #0
 80012a0:	4619      	mov	r1, r3
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f7ff ff47 	bl	8001136 <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2101      	movs	r1, #1
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff ff42 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2102      	movs	r1, #2
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f7ff ff3d 	bl	8001136 <CLCD_WriteI2C>
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
 80012d0:	4613      	mov	r3, r2
 80012d2:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	795b      	ldrb	r3, [r3, #5]
 80012dc:	78fa      	ldrb	r2, [r7, #3]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d303      	bcc.n	80012ea <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	795b      	ldrb	r3, [r3, #5]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	799b      	ldrb	r3, [r3, #6]
 80012ee:	78ba      	ldrb	r2, [r7, #2]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d303      	bcc.n	80012fc <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	799b      	ldrb	r3, [r3, #6]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 80012fc:	78bb      	ldrb	r3, [r7, #2]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d102      	bne.n	8001308 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001302:	78fb      	ldrb	r3, [r7, #3]
 8001304:	73fb      	strb	r3, [r7, #15]
 8001306:	e013      	b.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001308:	78bb      	ldrb	r3, [r7, #2]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d103      	bne.n	8001316 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800130e:	78fb      	ldrb	r3, [r7, #3]
 8001310:	3340      	adds	r3, #64	@ 0x40
 8001312:	73fb      	strb	r3, [r7, #15]
 8001314:	e00c      	b.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8001316:	78bb      	ldrb	r3, [r7, #2]
 8001318:	2b02      	cmp	r3, #2
 800131a:	d103      	bne.n	8001324 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 800131c:	78fb      	ldrb	r3, [r7, #3]
 800131e:	3314      	adds	r3, #20
 8001320:	73fb      	strb	r3, [r7, #15]
 8001322:	e005      	b.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001324:	78bb      	ldrb	r3, [r7, #2]
 8001326:	2b03      	cmp	r3, #3
 8001328:	d102      	bne.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	3354      	adds	r3, #84	@ 0x54
 800132e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001336:	b2db      	uxtb	r3, r3
 8001338:	2200      	movs	r2, #0
 800133a:	4619      	mov	r1, r3
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fefa 	bl	8001136 <CLCD_WriteI2C>
}
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	2201      	movs	r2, #1
 800135a:	4619      	mov	r1, r3
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff feea 	bl	8001136 <CLCD_WriteI2C>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 8001374:	e007      	b.n	8001386 <CLCD_I2C_WriteString+0x1c>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	603a      	str	r2, [r7, #0]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4619      	mov	r1, r3
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ffe2 	bl	800134a <CLCD_I2C_WriteChar>
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f3      	bne.n	8001376 <CLCD_I2C_WriteString+0xc>
}
 800138e:	bf00      	nop
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <CLCD_I2C_WriteNumber>:
{
	LCD->DISPLAYCTRL &= ~LCD_BLINKON;
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL, CLCD_COMMAND);
}
void CLCD_I2C_WriteNumber(CLCD_I2C_Name* LCD, float num, int decimal_places)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08e      	sub	sp, #56	@ 0x38
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
    int32_t int_part;
    float frac_part;
    int32_t divisor = 1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (num < 0)
 80013a8:	f04f 0100 	mov.w	r1, #0
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f7ff fe67 	bl	8001080 <__aeabi_fcmplt>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d007      	beq.n	80013c8 <CLCD_I2C_WriteNumber+0x30>
    {
        CLCD_I2C_WriteChar(LCD, '-');
 80013b8:	212d      	movs	r1, #45	@ 0x2d
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f7ff ffc5 	bl	800134a <CLCD_I2C_WriteChar>
        num = -num;
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80013c6:	60bb      	str	r3, [r7, #8]
    }

    int_part = (int32_t)num;
 80013c8:	68b8      	ldr	r0, [r7, #8]
 80013ca:	f7ff fe81 	bl	80010d0 <__aeabi_f2iz>
 80013ce:	4603      	mov	r3, r0
 80013d0:	637b      	str	r3, [r7, #52]	@ 0x34
    if (int_part == 0)
 80013d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d104      	bne.n	80013e2 <CLCD_I2C_WriteNumber+0x4a>
    {
        CLCD_I2C_WriteChar(LCD, '0');
 80013d8:	2130      	movs	r1, #48	@ 0x30
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	f7ff ffb5 	bl	800134a <CLCD_I2C_WriteChar>
 80013e0:	e033      	b.n	800144a <CLCD_I2C_WriteNumber+0xb2>
    }
    else
    {
        char buf[10];
        int i = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        while (int_part > 0)
 80013e6:	e01d      	b.n	8001424 <CLCD_I2C_WriteNumber+0x8c>
        {
            buf[i++] = (int_part % 10) + '0';
 80013e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80013ea:	4b49      	ldr	r3, [pc, #292]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80013ec:	fb83 1302 	smull	r1, r3, r3, r2
 80013f0:	1099      	asrs	r1, r3, #2
 80013f2:	17d3      	asrs	r3, r2, #31
 80013f4:	1ac9      	subs	r1, r1, r3
 80013f6:	460b      	mov	r3, r1
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	1ad1      	subs	r1, r2, r3
 8001400:	b2ca      	uxtb	r2, r1
 8001402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001404:	1c59      	adds	r1, r3, #1
 8001406:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001408:	3230      	adds	r2, #48	@ 0x30
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	3338      	adds	r3, #56	@ 0x38
 800140e:	443b      	add	r3, r7
 8001410:	f803 2c28 	strb.w	r2, [r3, #-40]
            int_part /= 10;
 8001414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001416:	4a3e      	ldr	r2, [pc, #248]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 8001418:	fb82 1203 	smull	r1, r2, r2, r3
 800141c:	1092      	asrs	r2, r2, #2
 800141e:	17db      	asrs	r3, r3, #31
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	637b      	str	r3, [r7, #52]	@ 0x34
        while (int_part > 0)
 8001424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001426:	2b00      	cmp	r3, #0
 8001428:	dcde      	bgt.n	80013e8 <CLCD_I2C_WriteNumber+0x50>
        }

        while (i > 0)
 800142a:	e00b      	b.n	8001444 <CLCD_I2C_WriteNumber+0xac>
        {
            CLCD_I2C_WriteChar(LCD, buf[--i]);
 800142c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800142e:	3b01      	subs	r3, #1
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001432:	f107 0210 	add.w	r2, r7, #16
 8001436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001438:	4413      	add	r3, r2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4619      	mov	r1, r3
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f7ff ff83 	bl	800134a <CLCD_I2C_WriteChar>
        while (i > 0)
 8001444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001446:	2b00      	cmp	r3, #0
 8001448:	dcf0      	bgt.n	800142c <CLCD_I2C_WriteNumber+0x94>
        }
    }

    if (decimal_places <= 0)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	dd5a      	ble.n	8001506 <CLCD_I2C_WriteNumber+0x16e>
        return;
    CLCD_I2C_WriteChar(LCD, '.');
 8001450:	212e      	movs	r1, #46	@ 0x2e
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f7ff ff79 	bl	800134a <CLCD_I2C_WriteChar>

    frac_part = num - (int32_t)num;
 8001458:	68b8      	ldr	r0, [r7, #8]
 800145a:	f7ff fe39 	bl	80010d0 <__aeabi_f2iz>
 800145e:	4603      	mov	r3, r0
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fc1b 	bl	8000c9c <__aeabi_i2f>
 8001466:	4603      	mov	r3, r0
 8001468:	4619      	mov	r1, r3
 800146a:	68b8      	ldr	r0, [r7, #8]
 800146c:	f7ff fb60 	bl	8000b30 <__aeabi_fsub>
 8001470:	4603      	mov	r3, r0
 8001472:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < decimal_places; i++)
 8001474:	2300      	movs	r3, #0
 8001476:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001478:	e008      	b.n	800148c <CLCD_I2C_WriteNumber+0xf4>
        divisor *= 10;
 800147a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30
    for (int i = 0; i < decimal_places; i++)
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	3301      	adds	r3, #1
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800148c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	dbf2      	blt.n	800147a <CLCD_I2C_WriteNumber+0xe2>
    int32_t frac_int = (int32_t)(frac_part * divisor);
 8001494:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001496:	f7ff fc01 	bl	8000c9c <__aeabi_i2f>
 800149a:	4603      	mov	r3, r0
 800149c:	6a39      	ldr	r1, [r7, #32]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc50 	bl	8000d44 <__aeabi_fmul>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fe12 	bl	80010d0 <__aeabi_f2iz>
 80014ac:	4603      	mov	r3, r0
 80014ae:	61fb      	str	r3, [r7, #28]
    for (int i = divisor / 10; i > 0; i /= 10)
 80014b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014b2:	4a17      	ldr	r2, [pc, #92]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80014b4:	fb82 1203 	smull	r1, r2, r2, r3
 80014b8:	1092      	asrs	r2, r2, #2
 80014ba:	17db      	asrs	r3, r3, #31
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
 80014c0:	e01d      	b.n	80014fe <CLCD_I2C_WriteNumber+0x166>
    {
        CLCD_I2C_WriteChar(LCD, (frac_int / i) % 10 + '0');
 80014c2:	69fa      	ldr	r2, [r7, #28]
 80014c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c6:	fb92 f2f3 	sdiv	r2, r2, r3
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80014cc:	fb83 1302 	smull	r1, r3, r3, r2
 80014d0:	1099      	asrs	r1, r3, #2
 80014d2:	17d3      	asrs	r3, r2, #31
 80014d4:	1ac9      	subs	r1, r1, r3
 80014d6:	460b      	mov	r3, r1
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	1ad1      	subs	r1, r2, r3
 80014e0:	b2cb      	uxtb	r3, r1
 80014e2:	3330      	adds	r3, #48	@ 0x30
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	4619      	mov	r1, r3
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f7ff ff2e 	bl	800134a <CLCD_I2C_WriteChar>
    for (int i = divisor / 10; i > 0; i /= 10)
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	4a07      	ldr	r2, [pc, #28]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80014f2:	fb82 1203 	smull	r1, r2, r2, r3
 80014f6:	1092      	asrs	r2, r2, #2
 80014f8:	17db      	asrs	r3, r3, #31
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80014fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001500:	2b00      	cmp	r3, #0
 8001502:	dcde      	bgt.n	80014c2 <CLCD_I2C_WriteNumber+0x12a>
 8001504:	e000      	b.n	8001508 <CLCD_I2C_WriteNumber+0x170>
        return;
 8001506:	bf00      	nop
    }
}
 8001508:	3738      	adds	r7, #56	@ 0x38
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	66666667 	.word	0x66666667

08001514 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 2);
 800151c:	1d39      	adds	r1, r7, #4
 800151e:	2302      	movs	r3, #2
 8001520:	2201      	movs	r2, #1
 8001522:	4804      	ldr	r0, [pc, #16]	@ (8001534 <__io_putchar+0x20>)
 8001524:	f003 fd20 	bl	8004f68 <HAL_UART_Transmit>
    return ch;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	2000032c 	.word	0x2000032c

08001538 <Read_Humidity>:

void Read_Humidity() //T1 = 5 D1 = 4 C1 = 0.01
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 800153e:	4818      	ldr	r0, [pc, #96]	@ (80015a0 <Read_Humidity+0x68>)
 8001540:	f001 f8a4 	bl	800268c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 8001544:	2101      	movs	r1, #1
 8001546:	4816      	ldr	r0, [pc, #88]	@ (80015a0 <Read_Humidity+0x68>)
 8001548:	f001 f97a 	bl	8002840 <HAL_ADC_PollForConversion>
	uint16_t adc_in0 = HAL_ADC_GetValue(&hadc1);
 800154c:	4814      	ldr	r0, [pc, #80]	@ (80015a0 <Read_Humidity+0x68>)
 800154e:	f001 fa7d 	bl	8002a4c <HAL_ADC_GetValue>
 8001552:	4603      	mov	r3, r0
 8001554:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 8001556:	4812      	ldr	r0, [pc, #72]	@ (80015a0 <Read_Humidity+0x68>)
 8001558:	f001 f946 	bl	80027e8 <HAL_ADC_Stop>

	float Vout = (adc_in0 * 3.3f) / 4095.0f;
 800155c:	88fb      	ldrh	r3, [r7, #6]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fb9c 	bl	8000c9c <__aeabi_i2f>
 8001564:	4603      	mov	r3, r0
 8001566:	490f      	ldr	r1, [pc, #60]	@ (80015a4 <Read_Humidity+0x6c>)
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fbeb 	bl	8000d44 <__aeabi_fmul>
 800156e:	4603      	mov	r3, r0
 8001570:	490d      	ldr	r1, [pc, #52]	@ (80015a8 <Read_Humidity+0x70>)
 8001572:	4618      	mov	r0, r3
 8001574:	f7ff fc9a 	bl	8000eac <__aeabi_fdiv>
 8001578:	4603      	mov	r3, r0
 800157a:	603b      	str	r3, [r7, #0]
	humidity = (Vout - 0.4f) / 0.031f;
 800157c:	490b      	ldr	r1, [pc, #44]	@ (80015ac <Read_Humidity+0x74>)
 800157e:	6838      	ldr	r0, [r7, #0]
 8001580:	f7ff fad6 	bl	8000b30 <__aeabi_fsub>
 8001584:	4603      	mov	r3, r0
 8001586:	490a      	ldr	r1, [pc, #40]	@ (80015b0 <Read_Humidity+0x78>)
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fc8f 	bl	8000eac <__aeabi_fdiv>
 800158e:	4603      	mov	r3, r0
 8001590:	461a      	mov	r2, r3
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <Read_Humidity+0x7c>)
 8001594:	601a      	str	r2, [r3, #0]
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000230 	.word	0x20000230
 80015a4:	40533333 	.word	0x40533333
 80015a8:	457ff000 	.word	0x457ff000
 80015ac:	3ecccccd 	.word	0x3ecccccd
 80015b0:	3cfdf3b6 	.word	0x3cfdf3b6
 80015b4:	200001f4 	.word	0x200001f4

080015b8 <Read_Temperature>:

void Read_Temperature() //T2 = 5 D2 = 4 D2 = 0.01
{
 80015b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015bc:	b088      	sub	sp, #32
 80015be:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 80015c0:	4843      	ldr	r0, [pc, #268]	@ (80016d0 <Read_Temperature+0x118>)
 80015c2:	f001 f863 	bl	800268c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 1);
 80015c6:	2101      	movs	r1, #1
 80015c8:	4841      	ldr	r0, [pc, #260]	@ (80016d0 <Read_Temperature+0x118>)
 80015ca:	f001 f939 	bl	8002840 <HAL_ADC_PollForConversion>
	uint16_t adc_in1 = HAL_ADC_GetValue(&hadc2);
 80015ce:	4840      	ldr	r0, [pc, #256]	@ (80016d0 <Read_Temperature+0x118>)
 80015d0:	f001 fa3c 	bl	8002a4c <HAL_ADC_GetValue>
 80015d4:	4603      	mov	r3, r0
 80015d6:	83fb      	strh	r3, [r7, #30]
	HAL_ADC_Stop(&hadc2);
 80015d8:	483d      	ldr	r0, [pc, #244]	@ (80016d0 <Read_Temperature+0x118>)
 80015da:	f001 f905 	bl	80027e8 <HAL_ADC_Stop>

	float Vout = (adc_in1 * 3.3f) / 4095.0f;
 80015de:	8bfb      	ldrh	r3, [r7, #30]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fb5b 	bl	8000c9c <__aeabi_i2f>
 80015e6:	4603      	mov	r3, r0
 80015e8:	493a      	ldr	r1, [pc, #232]	@ (80016d4 <Read_Temperature+0x11c>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fbaa 	bl	8000d44 <__aeabi_fmul>
 80015f0:	4603      	mov	r3, r0
 80015f2:	4939      	ldr	r1, [pc, #228]	@ (80016d8 <Read_Temperature+0x120>)
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fc59 	bl	8000eac <__aeabi_fdiv>
 80015fa:	4603      	mov	r3, r0
 80015fc:	61bb      	str	r3, [r7, #24]
	        float R_pulldown = 10000.0f; // 10k Ohm
 80015fe:	4b37      	ldr	r3, [pc, #220]	@ (80016dc <Read_Temperature+0x124>)
 8001600:	617b      	str	r3, [r7, #20]
	        float R_ntc = R_pulldown * ((5.3f / Vout) - 1.0f);
 8001602:	69b9      	ldr	r1, [r7, #24]
 8001604:	4836      	ldr	r0, [pc, #216]	@ (80016e0 <Read_Temperature+0x128>)
 8001606:	f7ff fc51 	bl	8000eac <__aeabi_fdiv>
 800160a:	4603      	mov	r3, r0
 800160c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fa8d 	bl	8000b30 <__aeabi_fsub>
 8001616:	4603      	mov	r3, r0
 8001618:	4619      	mov	r1, r3
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7ff fb92 	bl	8000d44 <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	613b      	str	r3, [r7, #16]
	        float B = 3435.0f;
 8001624:	4b2f      	ldr	r3, [pc, #188]	@ (80016e4 <Read_Temperature+0x12c>)
 8001626:	60fb      	str	r3, [r7, #12]
	        float R0 = 10000.0f;
 8001628:	4b2c      	ldr	r3, [pc, #176]	@ (80016dc <Read_Temperature+0x124>)
 800162a:	60bb      	str	r3, [r7, #8]
	        float T0 = 298.15f;
 800162c:	4b2e      	ldr	r3, [pc, #184]	@ (80016e8 <Read_Temperature+0x130>)
 800162e:	607b      	str	r3, [r7, #4]
	        float inv_T = (1.0f / T0) + (1.0f / B) * log(R_ntc / R0);
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001636:	f7ff fc39 	bl	8000eac <__aeabi_fdiv>
 800163a:	4603      	mov	r3, r0
 800163c:	4618      	mov	r0, r3
 800163e:	f7fe fef3 	bl	8000428 <__aeabi_f2d>
 8001642:	4604      	mov	r4, r0
 8001644:	460d      	mov	r5, r1
 8001646:	68f9      	ldr	r1, [r7, #12]
 8001648:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800164c:	f7ff fc2e 	bl	8000eac <__aeabi_fdiv>
 8001650:	4603      	mov	r3, r0
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe fee8 	bl	8000428 <__aeabi_f2d>
 8001658:	4680      	mov	r8, r0
 800165a:	4689      	mov	r9, r1
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	6938      	ldr	r0, [r7, #16]
 8001660:	f7ff fc24 	bl	8000eac <__aeabi_fdiv>
 8001664:	4603      	mov	r3, r0
 8001666:	4618      	mov	r0, r3
 8001668:	f7fe fede 	bl	8000428 <__aeabi_f2d>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4610      	mov	r0, r2
 8001672:	4619      	mov	r1, r3
 8001674:	f009 f98c 	bl	800a990 <log>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4640      	mov	r0, r8
 800167e:	4649      	mov	r1, r9
 8001680:	f7fe ff2a 	bl	80004d8 <__aeabi_dmul>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4620      	mov	r0, r4
 800168a:	4629      	mov	r1, r5
 800168c:	f7fe fd6e 	bl	800016c <__adddf3>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff f9f6 	bl	8000a88 <__aeabi_d2f>
 800169c:	4603      	mov	r3, r0
 800169e:	603b      	str	r3, [r7, #0]
	        temperature = (1.0f / inv_T) - 273.15f - 12.0f; // Chuyn t Kelvin sang  C
 80016a0:	6839      	ldr	r1, [r7, #0]
 80016a2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80016a6:	f7ff fc01 	bl	8000eac <__aeabi_fdiv>
 80016aa:	4603      	mov	r3, r0
 80016ac:	490f      	ldr	r1, [pc, #60]	@ (80016ec <Read_Temperature+0x134>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fa3e 	bl	8000b30 <__aeabi_fsub>
 80016b4:	4603      	mov	r3, r0
 80016b6:	490e      	ldr	r1, [pc, #56]	@ (80016f0 <Read_Temperature+0x138>)
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fa39 	bl	8000b30 <__aeabi_fsub>
 80016be:	4603      	mov	r3, r0
 80016c0:	461a      	mov	r2, r3
 80016c2:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <Read_Temperature+0x13c>)
 80016c4:	601a      	str	r2, [r3, #0]

}
 80016c6:	bf00      	nop
 80016c8:	3720      	adds	r7, #32
 80016ca:	46bd      	mov	sp, r7
 80016cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016d0:	20000260 	.word	0x20000260
 80016d4:	40533333 	.word	0x40533333
 80016d8:	457ff000 	.word	0x457ff000
 80016dc:	461c4000 	.word	0x461c4000
 80016e0:	40a9999a 	.word	0x40a9999a
 80016e4:	4556b000 	.word	0x4556b000
 80016e8:	43951333 	.word	0x43951333
 80016ec:	43889333 	.word	0x43889333
 80016f0:	41400000 	.word	0x41400000
 80016f4:	200001f8 	.word	0x200001f8

080016f8 <Send_Uart>:

void Send_Uart() //T3 = 5 D3 = 4 C3 = 0.1
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	printf("Humidity: %.1f %%\r\n", humidity);
 80016fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001728 <Send_Uart+0x30>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe fe91 	bl	8000428 <__aeabi_f2d>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4808      	ldr	r0, [pc, #32]	@ (800172c <Send_Uart+0x34>)
 800170c:	f007 f9b8 	bl	8008a80 <iprintf>
	printf("Temperature: %.1f C\r\n", temperature);
 8001710:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <Send_Uart+0x38>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe fe87 	bl	8000428 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	4805      	ldr	r0, [pc, #20]	@ (8001734 <Send_Uart+0x3c>)
 8001720:	f007 f9ae 	bl	8008a80 <iprintf>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200001f4 	.word	0x200001f4
 800172c:	0800adbc 	.word	0x0800adbc
 8001730:	200001f8 	.word	0x200001f8
 8001734:	0800add0 	.word	0x0800add0

08001738 <Display_LCD>:

void Display_LCD() //T4 = 1 D4 = 0.5 C4 = 0.3
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 800173c:	2200      	movs	r2, #0
 800173e:	2100      	movs	r1, #0
 8001740:	4813      	ldr	r0, [pc, #76]	@ (8001790 <Display_LCD+0x58>)
 8001742:	f7ff fdbf 	bl	80012c4 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Hum: ");
 8001746:	4913      	ldr	r1, [pc, #76]	@ (8001794 <Display_LCD+0x5c>)
 8001748:	4811      	ldr	r0, [pc, #68]	@ (8001790 <Display_LCD+0x58>)
 800174a:	f7ff fe0e 	bl	800136a <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, humidity, 1);
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <Display_LCD+0x60>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2201      	movs	r2, #1
 8001754:	4619      	mov	r1, r3
 8001756:	480e      	ldr	r0, [pc, #56]	@ (8001790 <Display_LCD+0x58>)
 8001758:	f7ff fe1e 	bl	8001398 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " %");
 800175c:	490f      	ldr	r1, [pc, #60]	@ (800179c <Display_LCD+0x64>)
 800175e:	480c      	ldr	r0, [pc, #48]	@ (8001790 <Display_LCD+0x58>)
 8001760:	f7ff fe03 	bl	800136a <CLCD_I2C_WriteString>

	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 8001764:	2201      	movs	r2, #1
 8001766:	2100      	movs	r1, #0
 8001768:	4809      	ldr	r0, [pc, #36]	@ (8001790 <Display_LCD+0x58>)
 800176a:	f7ff fdab 	bl	80012c4 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Temp: ");
 800176e:	490c      	ldr	r1, [pc, #48]	@ (80017a0 <Display_LCD+0x68>)
 8001770:	4807      	ldr	r0, [pc, #28]	@ (8001790 <Display_LCD+0x58>)
 8001772:	f7ff fdfa 	bl	800136a <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, temperature, 1);
 8001776:	4b0b      	ldr	r3, [pc, #44]	@ (80017a4 <Display_LCD+0x6c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2201      	movs	r2, #1
 800177c:	4619      	mov	r1, r3
 800177e:	4804      	ldr	r0, [pc, #16]	@ (8001790 <Display_LCD+0x58>)
 8001780:	f7ff fe0a 	bl	8001398 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " C");
 8001784:	4908      	ldr	r1, [pc, #32]	@ (80017a8 <Display_LCD+0x70>)
 8001786:	4802      	ldr	r0, [pc, #8]	@ (8001790 <Display_LCD+0x58>)
 8001788:	f7ff fdef 	bl	800136a <CLCD_I2C_WriteString>
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000388 	.word	0x20000388
 8001794:	0800ade8 	.word	0x0800ade8
 8001798:	200001f4 	.word	0x200001f4
 800179c:	0800adf0 	.word	0x0800adf0
 80017a0:	0800adf4 	.word	0x0800adf4
 80017a4:	200001f8 	.word	0x200001f8
 80017a8:	0800adfc 	.word	0x0800adfc

080017ac <EDFScheduler>:

void EDFScheduler()
{
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b089      	sub	sp, #36	@ 0x24
 80017b0:	af00      	add	r7, sp, #0
    tickEDF++;
 80017b2:	4b53      	ldr	r3, [pc, #332]	@ (8001900 <EDFScheduler+0x154>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	3301      	adds	r3, #1
 80017b8:	4a51      	ldr	r2, [pc, #324]	@ (8001900 <EDFScheduler+0x154>)
 80017ba:	6013      	str	r3, [r2, #0]

    // update deadline
    for (int i = 0; i < 4; i++)
 80017bc:	2300      	movs	r3, #0
 80017be:	61fb      	str	r3, [r7, #28]
 80017c0:	e02b      	b.n	800181a <EDFScheduler+0x6e>
    {
        if (tickEDF >= edf[i].deadline)
 80017c2:	4950      	ldr	r1, [pc, #320]	@ (8001904 <EDFScheduler+0x158>)
 80017c4:	69fa      	ldr	r2, [r7, #28]
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	3308      	adds	r3, #8
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001900 <EDFScheduler+0x154>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d81b      	bhi.n	8001814 <EDFScheduler+0x68>
            edf[i].deadline += edf[i].period;
 80017dc:	4949      	ldr	r1, [pc, #292]	@ (8001904 <EDFScheduler+0x158>)
 80017de:	69fa      	ldr	r2, [r7, #28]
 80017e0:	4613      	mov	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	4413      	add	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	440b      	add	r3, r1
 80017ea:	3308      	adds	r3, #8
 80017ec:	6819      	ldr	r1, [r3, #0]
 80017ee:	4845      	ldr	r0, [pc, #276]	@ (8001904 <EDFScheduler+0x158>)
 80017f0:	69fa      	ldr	r2, [r7, #28]
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	4403      	add	r3, r0
 80017fc:	3304      	adds	r3, #4
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4419      	add	r1, r3
 8001802:	4840      	ldr	r0, [pc, #256]	@ (8001904 <EDFScheduler+0x158>)
 8001804:	69fa      	ldr	r2, [r7, #28]
 8001806:	4613      	mov	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	4403      	add	r3, r0
 8001810:	3308      	adds	r3, #8
 8001812:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	3301      	adds	r3, #1
 8001818:	61fb      	str	r3, [r7, #28]
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	2b03      	cmp	r3, #3
 800181e:	ddd0      	ble.n	80017c2 <EDFScheduler+0x16>
    }

    // sort EDF (bubble sort)
    for (int i = 0; i < 4 - 1; i++)
 8001820:	2300      	movs	r3, #0
 8001822:	61bb      	str	r3, [r7, #24]
 8001824:	e04a      	b.n	80018bc <EDFScheduler+0x110>
    {
        for (int j = i + 1; j < 4; j++)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	3301      	adds	r3, #1
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	e040      	b.n	80018b0 <EDFScheduler+0x104>
        {
            if (edf[i].deadline > edf[j].deadline)
 800182e:	4935      	ldr	r1, [pc, #212]	@ (8001904 <EDFScheduler+0x158>)
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4613      	mov	r3, r2
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	4413      	add	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	3308      	adds	r3, #8
 800183e:	6819      	ldr	r1, [r3, #0]
 8001840:	4830      	ldr	r0, [pc, #192]	@ (8001904 <EDFScheduler+0x158>)
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4403      	add	r3, r0
 800184e:	3308      	adds	r3, #8
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4299      	cmp	r1, r3
 8001854:	d929      	bls.n	80018aa <EDFScheduler+0xfe>
            {
                EDFTask tmp = edf[i];
 8001856:	492b      	ldr	r1, [pc, #172]	@ (8001904 <EDFScheduler+0x158>)
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	18ca      	adds	r2, r1, r3
 8001864:	463b      	mov	r3, r7
 8001866:	ca07      	ldmia	r2, {r0, r1, r2}
 8001868:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                edf[i] = edf[j];
 800186c:	4925      	ldr	r1, [pc, #148]	@ (8001904 <EDFScheduler+0x158>)
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4613      	mov	r3, r2
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	4413      	add	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	18c8      	adds	r0, r1, r3
 800187a:	4922      	ldr	r1, [pc, #136]	@ (8001904 <EDFScheduler+0x158>)
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	4613      	mov	r3, r2
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	18ca      	adds	r2, r1, r3
 8001888:	4603      	mov	r3, r0
 800188a:	ca07      	ldmia	r2, {r0, r1, r2}
 800188c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                edf[j] = tmp;
 8001890:	491c      	ldr	r1, [pc, #112]	@ (8001904 <EDFScheduler+0x158>)
 8001892:	697a      	ldr	r2, [r7, #20]
 8001894:	4613      	mov	r3, r2
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4413      	add	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	440b      	add	r3, r1
 800189e:	461c      	mov	r4, r3
 80018a0:	463b      	mov	r3, r7
 80018a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80018a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        for (int j = i + 1; j < 4; j++)
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	3301      	adds	r3, #1
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	ddbb      	ble.n	800182e <EDFScheduler+0x82>
    for (int i = 0; i < 4 - 1; i++)
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	3301      	adds	r3, #1
 80018ba:	61bb      	str	r3, [r7, #24]
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	ddb1      	ble.n	8001826 <EDFScheduler+0x7a>
            }
        }
    }

    // gn priority
    for (int i = 0; i < 4; i++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]
 80018c6:	e012      	b.n	80018ee <EDFScheduler+0x142>
    {
        osPriority_t pr =
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	f1c3 0330 	rsb	r3, r3, #48	@ 0x30
 80018ce:	60fb      	str	r3, [r7, #12]
            osPriorityRealtime - i;

        osThreadSetPriority(edf[i].id, pr);
 80018d0:	490c      	ldr	r1, [pc, #48]	@ (8001904 <EDFScheduler+0x158>)
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4613      	mov	r3, r2
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	4413      	add	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	440b      	add	r3, r1
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	68f9      	ldr	r1, [r7, #12]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f003 fe47 	bl	8005576 <osThreadSetPriority>
    for (int i = 0; i < 4; i++)
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	3301      	adds	r3, #1
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	2b03      	cmp	r3, #3
 80018f2:	dde9      	ble.n	80018c8 <EDFScheduler+0x11c>
    }
}
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
 80018f8:	3724      	adds	r7, #36	@ 0x24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd90      	pop	{r4, r7, pc}
 80018fe:	bf00      	nop
 8001900:	2000022c 	.word	0x2000022c
 8001904:	200001fc 	.word	0x200001fc

08001908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b08e      	sub	sp, #56	@ 0x38
 800190c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800190e:	f000 fd8f 	bl	8002430 <HAL_Init>

  /* USER CODE BEGIN Init */
  CLCD_I2C_Init(&LCD1, &hi2c1, 0x4e, 2, 2);
 8001912:	2302      	movs	r3, #2
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2302      	movs	r3, #2
 8001918:	224e      	movs	r2, #78	@ 0x4e
 800191a:	4935      	ldr	r1, [pc, #212]	@ (80019f0 <main+0xe8>)
 800191c:	4835      	ldr	r0, [pc, #212]	@ (80019f4 <main+0xec>)
 800191e:	f7ff fc61 	bl	80011e4 <CLCD_I2C_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001922:	f000 f88b 	bl	8001a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001926:	f000 fa07 	bl	8001d38 <MX_GPIO_Init>
  MX_ADC1_Init();
 800192a:	f000 f8e3 	bl	8001af4 <MX_ADC1_Init>
  MX_I2C1_Init();
 800192e:	f000 f95d 	bl	8001bec <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001932:	f000 f9d7 	bl	8001ce4 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 8001936:	f000 f91b 	bl	8001b70 <MX_ADC2_Init>
  MX_TIM2_Init();
 800193a:	f000 f985 	bl	8001c48 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800193e:	482e      	ldr	r0, [pc, #184]	@ (80019f8 <main+0xf0>)
 8001940:	f002 ff20 	bl	8004784 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001944:	f003 fd28 	bl	8005398 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskEDF */
  TaskEDFHandle = osThreadNew(StartTaskEDF, NULL, &TaskEDF_attributes);
 8001948:	4a2c      	ldr	r2, [pc, #176]	@ (80019fc <main+0xf4>)
 800194a:	2100      	movs	r1, #0
 800194c:	482c      	ldr	r0, [pc, #176]	@ (8001a00 <main+0xf8>)
 800194e:	f003 fd80 	bl	8005452 <osThreadNew>
 8001952:	4603      	mov	r3, r0
 8001954:	4a2b      	ldr	r2, [pc, #172]	@ (8001a04 <main+0xfc>)
 8001956:	6013      	str	r3, [r2, #0]

  /* creation of TaskLCD */
  TaskLCDHandle = osThreadNew(StartTaskLCD, NULL, &TaskLCD_attributes);
 8001958:	4a2b      	ldr	r2, [pc, #172]	@ (8001a08 <main+0x100>)
 800195a:	2100      	movs	r1, #0
 800195c:	482b      	ldr	r0, [pc, #172]	@ (8001a0c <main+0x104>)
 800195e:	f003 fd78 	bl	8005452 <osThreadNew>
 8001962:	4603      	mov	r3, r0
 8001964:	4a2a      	ldr	r2, [pc, #168]	@ (8001a10 <main+0x108>)
 8001966:	6013      	str	r3, [r2, #0]

  /* creation of TaskUART */
  TaskUARTHandle = osThreadNew(StartTaskUART, NULL, &TaskUART_attributes);
 8001968:	4a2a      	ldr	r2, [pc, #168]	@ (8001a14 <main+0x10c>)
 800196a:	2100      	movs	r1, #0
 800196c:	482a      	ldr	r0, [pc, #168]	@ (8001a18 <main+0x110>)
 800196e:	f003 fd70 	bl	8005452 <osThreadNew>
 8001972:	4603      	mov	r3, r0
 8001974:	4a29      	ldr	r2, [pc, #164]	@ (8001a1c <main+0x114>)
 8001976:	6013      	str	r3, [r2, #0]

  /* creation of TaskHumidity */
  TaskHumidityHandle = osThreadNew(StartTaskHumidity, NULL, &TaskHumidity_attributes);
 8001978:	4a29      	ldr	r2, [pc, #164]	@ (8001a20 <main+0x118>)
 800197a:	2100      	movs	r1, #0
 800197c:	4829      	ldr	r0, [pc, #164]	@ (8001a24 <main+0x11c>)
 800197e:	f003 fd68 	bl	8005452 <osThreadNew>
 8001982:	4603      	mov	r3, r0
 8001984:	4a28      	ldr	r2, [pc, #160]	@ (8001a28 <main+0x120>)
 8001986:	6013      	str	r3, [r2, #0]

  /* creation of TaskTemperature */
  TaskTemperatureHandle = osThreadNew(StartTaskTemperature, NULL, &TaskTemperature_attributes);
 8001988:	4a28      	ldr	r2, [pc, #160]	@ (8001a2c <main+0x124>)
 800198a:	2100      	movs	r1, #0
 800198c:	4828      	ldr	r0, [pc, #160]	@ (8001a30 <main+0x128>)
 800198e:	f003 fd60 	bl	8005452 <osThreadNew>
 8001992:	4603      	mov	r3, r0
 8001994:	4a27      	ldr	r2, [pc, #156]	@ (8001a34 <main+0x12c>)
 8001996:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  edf[0] = (EDFTask){TaskHumidityHandle,    5, 5};
 8001998:	4b23      	ldr	r3, [pc, #140]	@ (8001a28 <main+0x120>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a26      	ldr	r2, [pc, #152]	@ (8001a38 <main+0x130>)
 800199e:	6013      	str	r3, [r2, #0]
 80019a0:	4b25      	ldr	r3, [pc, #148]	@ (8001a38 <main+0x130>)
 80019a2:	2205      	movs	r2, #5
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	4b24      	ldr	r3, [pc, #144]	@ (8001a38 <main+0x130>)
 80019a8:	2205      	movs	r2, #5
 80019aa:	609a      	str	r2, [r3, #8]
  edf[1] = (EDFTask){TaskTemperatureHandle, 5, 5};
 80019ac:	4b21      	ldr	r3, [pc, #132]	@ (8001a34 <main+0x12c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a21      	ldr	r2, [pc, #132]	@ (8001a38 <main+0x130>)
 80019b2:	60d3      	str	r3, [r2, #12]
 80019b4:	4b20      	ldr	r3, [pc, #128]	@ (8001a38 <main+0x130>)
 80019b6:	2205      	movs	r2, #5
 80019b8:	611a      	str	r2, [r3, #16]
 80019ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <main+0x130>)
 80019bc:	2205      	movs	r2, #5
 80019be:	615a      	str	r2, [r3, #20]
  edf[2] = (EDFTask){TaskUARTHandle,        5, 5};
 80019c0:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <main+0x114>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001a38 <main+0x130>)
 80019c6:	6193      	str	r3, [r2, #24]
 80019c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a38 <main+0x130>)
 80019ca:	2205      	movs	r2, #5
 80019cc:	61da      	str	r2, [r3, #28]
 80019ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <main+0x130>)
 80019d0:	2205      	movs	r2, #5
 80019d2:	621a      	str	r2, [r3, #32]
  edf[3] = (EDFTask){TaskLCDHandle,         1, 1};
 80019d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a10 <main+0x108>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a17      	ldr	r2, [pc, #92]	@ (8001a38 <main+0x130>)
 80019da:	6253      	str	r3, [r2, #36]	@ 0x24
 80019dc:	4b16      	ldr	r3, [pc, #88]	@ (8001a38 <main+0x130>)
 80019de:	2201      	movs	r2, #1
 80019e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <main+0x130>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80019e8:	f003 fcf8 	bl	80053dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <main+0xe4>
 80019f0:	20000290 	.word	0x20000290
 80019f4:	20000388 	.word	0x20000388
 80019f8:	200002e4 	.word	0x200002e4
 80019fc:	0800ae18 	.word	0x0800ae18
 8001a00:	08001d95 	.word	0x08001d95
 8001a04:	20000374 	.word	0x20000374
 8001a08:	0800ae3c 	.word	0x0800ae3c
 8001a0c:	08001db7 	.word	0x08001db7
 8001a10:	20000378 	.word	0x20000378
 8001a14:	0800ae60 	.word	0x0800ae60
 8001a18:	08001ddb 	.word	0x08001ddb
 8001a1c:	2000037c 	.word	0x2000037c
 8001a20:	0800ae84 	.word	0x0800ae84
 8001a24:	08001e01 	.word	0x08001e01
 8001a28:	20000380 	.word	0x20000380
 8001a2c:	0800aea8 	.word	0x0800aea8
 8001a30:	08001e27 	.word	0x08001e27
 8001a34:	20000384 	.word	0x20000384
 8001a38:	200001fc 	.word	0x200001fc

08001a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b094      	sub	sp, #80	@ 0x50
 8001a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a46:	2228      	movs	r2, #40	@ 0x28
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f007 f86d 	bl	8008b2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a88:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a92:	4618      	mov	r0, r3
 8001a94:	f002 f87a 	bl	8003b8c <HAL_RCC_OscConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a9e:	f000 f9e7 	bl	8001e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aa2:	230f      	movs	r3, #15
 8001aa4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001aae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ab2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2102      	movs	r1, #2
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f002 fae6 	bl	8004090 <HAL_RCC_ClockConfig>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001aca:	f000 f9d1 	bl	8001e70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ad6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	4618      	mov	r0, r3
 8001adc:	f002 fc96 	bl	800440c <HAL_RCCEx_PeriphCLKConfig>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001ae6:	f000 f9c3 	bl	8001e70 <Error_Handler>
  }
}
 8001aea:	bf00      	nop
 8001aec:	3750      	adds	r7, #80	@ 0x50
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b04:	4b18      	ldr	r3, [pc, #96]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b06:	4a19      	ldr	r2, [pc, #100]	@ (8001b6c <MX_ADC1_Init+0x78>)
 8001b08:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b0a:	4b17      	ldr	r3, [pc, #92]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b10:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b16:	4b14      	ldr	r3, [pc, #80]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b1c:	4b12      	ldr	r3, [pc, #72]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b1e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001b22:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b24:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b30:	480d      	ldr	r0, [pc, #52]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b32:	f000 fcd3 	bl	80024dc <HAL_ADC_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001b3c:	f000 f998 	bl	8001e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b44:	2301      	movs	r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <MX_ADC1_Init+0x74>)
 8001b52:	f000 ff87 	bl	8002a64 <HAL_ADC_ConfigChannel>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001b5c:	f000 f988 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b60:	bf00      	nop
 8001b62:	3710      	adds	r7, #16
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	20000230 	.word	0x20000230
 8001b6c:	40012400 	.word	0x40012400

08001b70 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001b80:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001b82:	4a19      	ldr	r2, [pc, #100]	@ (8001be8 <MX_ADC2_Init+0x78>)
 8001b84:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b86:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b8c:	4b15      	ldr	r3, [pc, #84]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b92:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b98:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001b9a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001b9e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ba0:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001ba8:	2201      	movs	r2, #1
 8001baa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001bac:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001bae:	f000 fc95 	bl	80024dc <HAL_ADC_Init>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001bb8:	f000 f95a 	bl	8001e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4805      	ldr	r0, [pc, #20]	@ (8001be4 <MX_ADC2_Init+0x74>)
 8001bce:	f000 ff49 	bl	8002a64 <HAL_ADC_ConfigChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001bd8:	f000 f94a 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001bdc:	bf00      	nop
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20000260 	.word	0x20000260
 8001be8:	40012800 	.word	0x40012800

08001bec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bf0:	4b12      	ldr	r3, [pc, #72]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001bf2:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <MX_I2C1_Init+0x54>)
 8001bf4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bf6:	4b11      	ldr	r3, [pc, #68]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001bf8:	4a12      	ldr	r2, [pc, #72]	@ (8001c44 <MX_I2C1_Init+0x58>)
 8001bfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c02:	4b0e      	ldr	r3, [pc, #56]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c08:	4b0c      	ldr	r3, [pc, #48]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c0a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c0e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c10:	4b0a      	ldr	r3, [pc, #40]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c16:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c1c:	4b07      	ldr	r3, [pc, #28]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c28:	4804      	ldr	r0, [pc, #16]	@ (8001c3c <MX_I2C1_Init+0x50>)
 8001c2a:	f001 fb13 	bl	8003254 <HAL_I2C_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c34:	f000 f91c 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000290 	.word	0x20000290
 8001c40:	40005400 	.word	0x40005400
 8001c44:	000186a0 	.word	0x000186a0

08001c48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4e:	f107 0308 	add.w	r3, r7, #8
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5c:	463b      	mov	r3, r7
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c66:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c6a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c6e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001c72:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c74:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001c7a:	4b19      	ldr	r3, [pc, #100]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c80:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c82:	4b17      	ldr	r3, [pc, #92]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c88:	4b15      	ldr	r3, [pc, #84]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c8e:	4814      	ldr	r0, [pc, #80]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001c90:	f002 fd28 	bl	80046e4 <HAL_TIM_Base_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c9a:	f000 f8e9 	bl	8001e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ca2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ca4:	f107 0308 	add.w	r3, r7, #8
 8001ca8:	4619      	mov	r1, r3
 8001caa:	480d      	ldr	r0, [pc, #52]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001cac:	f002 feac 	bl	8004a08 <HAL_TIM_ConfigClockSource>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001cb6:	f000 f8db 	bl	8001e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cc2:	463b      	mov	r3, r7
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4806      	ldr	r0, [pc, #24]	@ (8001ce0 <MX_TIM2_Init+0x98>)
 8001cc8:	f003 f88e 	bl	8004de8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001cd2:	f000 f8cd 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200002e4 	.word	0x200002e4

08001ce4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <MX_USART1_UART_Init+0x50>)
 8001cec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cee:	4b10      	ldr	r3, [pc, #64]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001cf0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cf4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d02:	4b0b      	ldr	r3, [pc, #44]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d08:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d14:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d1a:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <MX_USART1_UART_Init+0x4c>)
 8001d1c:	f003 f8d4 	bl	8004ec8 <HAL_UART_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d26:	f000 f8a3 	bl	8001e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	2000032c 	.word	0x2000032c
 8001d34:	40013800 	.word	0x40013800

08001d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d3e:	4b14      	ldr	r3, [pc, #80]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	4a13      	ldr	r2, [pc, #76]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d44:	f043 0320 	orr.w	r3, r3, #32
 8001d48:	6193      	str	r3, [r2, #24]
 8001d4a:	4b11      	ldr	r3, [pc, #68]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0320 	and.w	r3, r3, #32
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d5c:	f043 0304 	orr.w	r3, r3, #4
 8001d60:	6193      	str	r3, [r2, #24]
 8001d62:	4b0b      	ldr	r3, [pc, #44]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	4a07      	ldr	r2, [pc, #28]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d74:	f043 0308 	orr.w	r3, r3, #8
 8001d78:	6193      	str	r3, [r2, #24]
 8001d7a:	4b05      	ldr	r3, [pc, #20]	@ (8001d90 <MX_GPIO_Init+0x58>)
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	f003 0308 	and.w	r3, r3, #8
 8001d82:	607b      	str	r3, [r7, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d86:	bf00      	nop
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr
 8001d90:	40021000 	.word	0x40021000

08001d94 <StartTaskEDF>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskEDF */
void StartTaskEDF(void *argument)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t tick = osKernelGetTickCount();
 8001d9c:	f003 fb44 	bl	8005428 <osKernelGetTickCount>
 8001da0:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 10;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	330a      	adds	r3, #10
 8001da6:	60fb      	str	r3, [r7, #12]
	  EDFScheduler();
 8001da8:	f7ff fd00 	bl	80017ac <EDFScheduler>
	  osDelayUntil(tick);
 8001dac:	68f8      	ldr	r0, [r7, #12]
 8001dae:	f003 fc0c 	bl	80055ca <osDelayUntil>
	  tick += 10;
 8001db2:	bf00      	nop
 8001db4:	e7f5      	b.n	8001da2 <StartTaskEDF+0xe>

08001db6 <StartTaskLCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskLCD */
void StartTaskLCD(void *argument)
{
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b084      	sub	sp, #16
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskLCD */
	uint32_t tick = osKernelGetTickCount();
 8001dbe:	f003 fb33 	bl	8005428 <osKernelGetTickCount>
 8001dc2:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	tick += 1000;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001dca:	60fb      	str	r3, [r7, #12]
    Display_LCD();
 8001dcc:	f7ff fcb4 	bl	8001738 <Display_LCD>
    osDelayUntil(tick);
 8001dd0:	68f8      	ldr	r0, [r7, #12]
 8001dd2:	f003 fbfa 	bl	80055ca <osDelayUntil>
	tick += 1000;
 8001dd6:	bf00      	nop
 8001dd8:	e7f4      	b.n	8001dc4 <StartTaskLCD+0xe>

08001dda <StartTaskUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskUART */
void StartTaskUART(void *argument)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b084      	sub	sp, #16
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskUART */
	uint32_t tick = osKernelGetTickCount();
 8001de2:	f003 fb21 	bl	8005428 <osKernelGetTickCount>
 8001de6:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 5000;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001dee:	3308      	adds	r3, #8
 8001df0:	60fb      	str	r3, [r7, #12]
	  Send_Uart();
 8001df2:	f7ff fc81 	bl	80016f8 <Send_Uart>
	  osDelayUntil(tick);
 8001df6:	68f8      	ldr	r0, [r7, #12]
 8001df8:	f003 fbe7 	bl	80055ca <osDelayUntil>
	  tick += 5000;
 8001dfc:	bf00      	nop
 8001dfe:	e7f3      	b.n	8001de8 <StartTaskUART+0xe>

08001e00 <StartTaskHumidity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskHumidity */
void StartTaskHumidity(void *argument)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHumidity */
	uint32_t tick = osKernelGetTickCount();
 8001e08:	f003 fb0e 	bl	8005428 <osKernelGetTickCount>
 8001e0c:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 5000;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001e14:	3308      	adds	r3, #8
 8001e16:	60fb      	str	r3, [r7, #12]
	  Read_Humidity();
 8001e18:	f7ff fb8e 	bl	8001538 <Read_Humidity>
	  osDelayUntil(tick);
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f003 fbd4 	bl	80055ca <osDelayUntil>
	  tick += 5000;
 8001e22:	bf00      	nop
 8001e24:	e7f3      	b.n	8001e0e <StartTaskHumidity+0xe>

08001e26 <StartTaskTemperature>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskTemperature */
void StartTaskTemperature(void *argument)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b084      	sub	sp, #16
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskTemperature */
	uint32_t tick = osKernelGetTickCount();
 8001e2e:	f003 fafb 	bl	8005428 <osKernelGetTickCount>
 8001e32:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  tick += 5000;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001e3a:	3308      	adds	r3, #8
 8001e3c:	60fb      	str	r3, [r7, #12]
	  Read_Temperature();
 8001e3e:	f7ff fbbb 	bl	80015b8 <Read_Temperature>
	  osDelayUntil(tick);
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	f003 fbc1 	bl	80055ca <osDelayUntil>
	  tick += 5000;
 8001e48:	bf00      	nop
 8001e4a:	e7f3      	b.n	8001e34 <StartTaskTemperature+0xe>

08001e4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a04      	ldr	r2, [pc, #16]	@ (8001e6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d101      	bne.n	8001e62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001e5e:	f000 fafd 	bl	800245c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40012c00 	.word	0x40012c00

08001e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e74:	b672      	cpsid	i
}
 8001e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <Error_Handler+0x8>

08001e7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e82:	4b18      	ldr	r3, [pc, #96]	@ (8001ee4 <HAL_MspInit+0x68>)
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	4a17      	ldr	r2, [pc, #92]	@ (8001ee4 <HAL_MspInit+0x68>)
 8001e88:	f043 0301 	orr.w	r3, r3, #1
 8001e8c:	6193      	str	r3, [r2, #24]
 8001e8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <HAL_MspInit+0x68>)
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9a:	4b12      	ldr	r3, [pc, #72]	@ (8001ee4 <HAL_MspInit+0x68>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4a11      	ldr	r2, [pc, #68]	@ (8001ee4 <HAL_MspInit+0x68>)
 8001ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea4:	61d3      	str	r3, [r2, #28]
 8001ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee4 <HAL_MspInit+0x68>)
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	607b      	str	r3, [r7, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	210f      	movs	r1, #15
 8001eb6:	f06f 0001 	mvn.w	r0, #1
 8001eba:	f001 f81c 	bl	8002ef6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_MspInit+0x6c>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	4a04      	ldr	r2, [pc, #16]	@ (8001ee8 <HAL_MspInit+0x6c>)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40010000 	.word	0x40010000

08001eec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	@ 0x28
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 0318 	add.w	r3, r7, #24
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a28      	ldr	r2, [pc, #160]	@ (8001fa8 <HAL_ADC_MspInit+0xbc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d122      	bne.n	8001f52 <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f0c:	4b27      	ldr	r3, [pc, #156]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	4a26      	ldr	r2, [pc, #152]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f16:	6193      	str	r3, [r2, #24]
 8001f18:	4b24      	ldr	r3, [pc, #144]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f24:	4b21      	ldr	r3, [pc, #132]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	4a20      	ldr	r2, [pc, #128]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f2a:	f043 0304 	orr.w	r3, r3, #4
 8001f2e:	6193      	str	r3, [r2, #24]
 8001f30:	4b1e      	ldr	r3, [pc, #120]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	f003 0304 	and.w	r3, r3, #4
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f40:	2303      	movs	r3, #3
 8001f42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f44:	f107 0318 	add.w	r3, r7, #24
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4819      	ldr	r0, [pc, #100]	@ (8001fb0 <HAL_ADC_MspInit+0xc4>)
 8001f4c:	f000 fffe 	bl	8002f4c <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001f50:	e026      	b.n	8001fa0 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a17      	ldr	r2, [pc, #92]	@ (8001fb4 <HAL_ADC_MspInit+0xc8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d121      	bne.n	8001fa0 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001f5c:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	4a12      	ldr	r2, [pc, #72]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f66:	6193      	str	r3, [r2, #24]
 8001f68:	4b10      	ldr	r3, [pc, #64]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f74:	4b0d      	ldr	r3, [pc, #52]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	4a0c      	ldr	r2, [pc, #48]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f7a:	f043 0304 	orr.w	r3, r3, #4
 8001f7e:	6193      	str	r3, [r2, #24]
 8001f80:	4b0a      	ldr	r3, [pc, #40]	@ (8001fac <HAL_ADC_MspInit+0xc0>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	f003 0304 	and.w	r3, r3, #4
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f90:	2303      	movs	r3, #3
 8001f92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f94:	f107 0318 	add.w	r3, r7, #24
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4805      	ldr	r0, [pc, #20]	@ (8001fb0 <HAL_ADC_MspInit+0xc4>)
 8001f9c:	f000 ffd6 	bl	8002f4c <HAL_GPIO_Init>
}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	@ 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40012400 	.word	0x40012400
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40010800 	.word	0x40010800
 8001fb4:	40012800 	.word	0x40012800

08001fb8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b088      	sub	sp, #32
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc0:	f107 0310 	add.w	r3, r7, #16
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a15      	ldr	r2, [pc, #84]	@ (8002028 <HAL_I2C_MspInit+0x70>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d123      	bne.n	8002020 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd8:	4b14      	ldr	r3, [pc, #80]	@ (800202c <HAL_I2C_MspInit+0x74>)
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	4a13      	ldr	r2, [pc, #76]	@ (800202c <HAL_I2C_MspInit+0x74>)
 8001fde:	f043 0308 	orr.w	r3, r3, #8
 8001fe2:	6193      	str	r3, [r2, #24]
 8001fe4:	4b11      	ldr	r3, [pc, #68]	@ (800202c <HAL_I2C_MspInit+0x74>)
 8001fe6:	699b      	ldr	r3, [r3, #24]
 8001fe8:	f003 0308 	and.w	r3, r3, #8
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ff0:	23c0      	movs	r3, #192	@ 0xc0
 8001ff2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ff4:	2312      	movs	r3, #18
 8001ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffc:	f107 0310 	add.w	r3, r7, #16
 8002000:	4619      	mov	r1, r3
 8002002:	480b      	ldr	r0, [pc, #44]	@ (8002030 <HAL_I2C_MspInit+0x78>)
 8002004:	f000 ffa2 	bl	8002f4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002008:	4b08      	ldr	r3, [pc, #32]	@ (800202c <HAL_I2C_MspInit+0x74>)
 800200a:	69db      	ldr	r3, [r3, #28]
 800200c:	4a07      	ldr	r2, [pc, #28]	@ (800202c <HAL_I2C_MspInit+0x74>)
 800200e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002012:	61d3      	str	r3, [r2, #28]
 8002014:	4b05      	ldr	r3, [pc, #20]	@ (800202c <HAL_I2C_MspInit+0x74>)
 8002016:	69db      	ldr	r3, [r3, #28]
 8002018:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002020:	bf00      	nop
 8002022:	3720      	adds	r7, #32
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40005400 	.word	0x40005400
 800202c:	40021000 	.word	0x40021000
 8002030:	40010c00 	.word	0x40010c00

08002034 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002044:	d113      	bne.n	800206e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002046:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <HAL_TIM_Base_MspInit+0x44>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	4a0b      	ldr	r2, [pc, #44]	@ (8002078 <HAL_TIM_Base_MspInit+0x44>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	61d3      	str	r3, [r2, #28]
 8002052:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <HAL_TIM_Base_MspInit+0x44>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800205e:	2200      	movs	r2, #0
 8002060:	2105      	movs	r1, #5
 8002062:	201c      	movs	r0, #28
 8002064:	f000 ff47 	bl	8002ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002068:	201c      	movs	r0, #28
 800206a:	f000 ff60 	bl	8002f2e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40021000 	.word	0x40021000

0800207c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002084:	f107 0310 	add.w	r3, r7, #16
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1c      	ldr	r2, [pc, #112]	@ (8002108 <HAL_UART_MspInit+0x8c>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d131      	bne.n	8002100 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800209c:	4b1b      	ldr	r3, [pc, #108]	@ (800210c <HAL_UART_MspInit+0x90>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	4a1a      	ldr	r2, [pc, #104]	@ (800210c <HAL_UART_MspInit+0x90>)
 80020a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020a6:	6193      	str	r3, [r2, #24]
 80020a8:	4b18      	ldr	r3, [pc, #96]	@ (800210c <HAL_UART_MspInit+0x90>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b4:	4b15      	ldr	r3, [pc, #84]	@ (800210c <HAL_UART_MspInit+0x90>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	4a14      	ldr	r2, [pc, #80]	@ (800210c <HAL_UART_MspInit+0x90>)
 80020ba:	f043 0304 	orr.w	r3, r3, #4
 80020be:	6193      	str	r3, [r2, #24]
 80020c0:	4b12      	ldr	r3, [pc, #72]	@ (800210c <HAL_UART_MspInit+0x90>)
 80020c2:	699b      	ldr	r3, [r3, #24]
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d2:	2302      	movs	r3, #2
 80020d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d6:	2303      	movs	r3, #3
 80020d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020da:	f107 0310 	add.w	r3, r7, #16
 80020de:	4619      	mov	r1, r3
 80020e0:	480b      	ldr	r0, [pc, #44]	@ (8002110 <HAL_UART_MspInit+0x94>)
 80020e2:	f000 ff33 	bl	8002f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	4619      	mov	r1, r3
 80020fa:	4805      	ldr	r0, [pc, #20]	@ (8002110 <HAL_UART_MspInit+0x94>)
 80020fc:	f000 ff26 	bl	8002f4c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002100:	bf00      	nop
 8002102:	3720      	adds	r7, #32
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40013800 	.word	0x40013800
 800210c:	40021000 	.word	0x40021000
 8002110:	40010800 	.word	0x40010800

08002114 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	@ 0x30
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800212a:	4b2e      	ldr	r3, [pc, #184]	@ (80021e4 <HAL_InitTick+0xd0>)
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	4a2d      	ldr	r2, [pc, #180]	@ (80021e4 <HAL_InitTick+0xd0>)
 8002130:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002134:	6193      	str	r3, [r2, #24]
 8002136:	4b2b      	ldr	r3, [pc, #172]	@ (80021e4 <HAL_InitTick+0xd0>)
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002142:	f107 020c 	add.w	r2, r7, #12
 8002146:	f107 0310 	add.w	r3, r7, #16
 800214a:	4611      	mov	r1, r2
 800214c:	4618      	mov	r0, r3
 800214e:	f002 f90f 	bl	8004370 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002152:	f002 f8f9 	bl	8004348 <HAL_RCC_GetPCLK2Freq>
 8002156:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800215a:	4a23      	ldr	r2, [pc, #140]	@ (80021e8 <HAL_InitTick+0xd4>)
 800215c:	fba2 2303 	umull	r2, r3, r2, r3
 8002160:	0c9b      	lsrs	r3, r3, #18
 8002162:	3b01      	subs	r3, #1
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <HAL_InitTick+0xd8>)
 8002168:	4a21      	ldr	r2, [pc, #132]	@ (80021f0 <HAL_InitTick+0xdc>)
 800216a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800216c:	4b1f      	ldr	r3, [pc, #124]	@ (80021ec <HAL_InitTick+0xd8>)
 800216e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002172:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002174:	4a1d      	ldr	r2, [pc, #116]	@ (80021ec <HAL_InitTick+0xd8>)
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800217a:	4b1c      	ldr	r3, [pc, #112]	@ (80021ec <HAL_InitTick+0xd8>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002180:	4b1a      	ldr	r3, [pc, #104]	@ (80021ec <HAL_InitTick+0xd8>)
 8002182:	2200      	movs	r2, #0
 8002184:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002186:	4b19      	ldr	r3, [pc, #100]	@ (80021ec <HAL_InitTick+0xd8>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800218c:	4817      	ldr	r0, [pc, #92]	@ (80021ec <HAL_InitTick+0xd8>)
 800218e:	f002 faa9 	bl	80046e4 <HAL_TIM_Base_Init>
 8002192:	4603      	mov	r3, r0
 8002194:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002198:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800219c:	2b00      	cmp	r3, #0
 800219e:	d11b      	bne.n	80021d8 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80021a0:	4812      	ldr	r0, [pc, #72]	@ (80021ec <HAL_InitTick+0xd8>)
 80021a2:	f002 faef 	bl	8004784 <HAL_TIM_Base_Start_IT>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80021ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d111      	bne.n	80021d8 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80021b4:	2019      	movs	r0, #25
 80021b6:	f000 feba 	bl	8002f2e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b0f      	cmp	r3, #15
 80021be:	d808      	bhi.n	80021d2 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80021c0:	2200      	movs	r2, #0
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	2019      	movs	r0, #25
 80021c6:	f000 fe96 	bl	8002ef6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ca:	4a0a      	ldr	r2, [pc, #40]	@ (80021f4 <HAL_InitTick+0xe0>)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6013      	str	r3, [r2, #0]
 80021d0:	e002      	b.n	80021d8 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3730      	adds	r7, #48	@ 0x30
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40021000 	.word	0x40021000
 80021e8:	431bde83 	.word	0x431bde83
 80021ec:	20000394 	.word	0x20000394
 80021f0:	40012c00 	.word	0x40012c00
 80021f4:	20000004 	.word	0x20000004

080021f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <NMI_Handler+0x4>

08002200 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <HardFault_Handler+0x4>

08002208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <MemManage_Handler+0x4>

08002210 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <BusFault_Handler+0x4>

08002218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <UsageFault_Handler+0x4>

08002220 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr

0800222c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002230:	4802      	ldr	r0, [pc, #8]	@ (800223c <TIM1_UP_IRQHandler+0x10>)
 8002232:	f002 faf9 	bl	8004828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000394 	.word	0x20000394

08002240 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <TIM2_IRQHandler+0x10>)
 8002246:	f002 faef 	bl	8004828 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200002e4 	.word	0x200002e4

08002254 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return 1;
 8002258:	2301      	movs	r3, #1
}
 800225a:	4618      	mov	r0, r3
 800225c:	46bd      	mov	sp, r7
 800225e:	bc80      	pop	{r7}
 8002260:	4770      	bx	lr

08002262 <_kill>:

int _kill(int pid, int sig)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b082      	sub	sp, #8
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
 800226a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800226c:	f006 fcb0 	bl	8008bd0 <__errno>
 8002270:	4603      	mov	r3, r0
 8002272:	2216      	movs	r2, #22
 8002274:	601a      	str	r2, [r3, #0]
  return -1;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <_exit>:

void _exit (int status)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800228a:	f04f 31ff 	mov.w	r1, #4294967295
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff ffe7 	bl	8002262 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <_exit+0x12>

08002298 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a4:	2300      	movs	r3, #0
 80022a6:	617b      	str	r3, [r7, #20]
 80022a8:	e00a      	b.n	80022c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022aa:	f3af 8000 	nop.w
 80022ae:	4601      	mov	r1, r0
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	60ba      	str	r2, [r7, #8]
 80022b6:	b2ca      	uxtb	r2, r1
 80022b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	3301      	adds	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	dbf0      	blt.n	80022aa <_read+0x12>
  }

  return len;
 80022c8:	687b      	ldr	r3, [r7, #4]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b086      	sub	sp, #24
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	60f8      	str	r0, [r7, #12]
 80022da:	60b9      	str	r1, [r7, #8]
 80022dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	e009      	b.n	80022f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	1c5a      	adds	r2, r3, #1
 80022e8:	60ba      	str	r2, [r7, #8]
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff f911 	bl	8001514 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	dbf1      	blt.n	80022e4 <_write+0x12>
  }
  return len;
 8002300:	687b      	ldr	r3, [r7, #4]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3718      	adds	r7, #24
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <_close>:

int _close(int file)
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002312:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002316:	4618      	mov	r0, r3
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002330:	605a      	str	r2, [r3, #4]
  return 0;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr

0800233e <_isatty>:

int _isatty(int file)
{
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002346:	2301      	movs	r3, #1
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr

08002352 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002352:	b480      	push	{r7}
 8002354:	b085      	sub	sp, #20
 8002356:	af00      	add	r7, sp, #0
 8002358:	60f8      	str	r0, [r7, #12]
 800235a:	60b9      	str	r1, [r7, #8]
 800235c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr
	...

0800236c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b086      	sub	sp, #24
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002374:	4a14      	ldr	r2, [pc, #80]	@ (80023c8 <_sbrk+0x5c>)
 8002376:	4b15      	ldr	r3, [pc, #84]	@ (80023cc <_sbrk+0x60>)
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002380:	4b13      	ldr	r3, [pc, #76]	@ (80023d0 <_sbrk+0x64>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d102      	bne.n	800238e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002388:	4b11      	ldr	r3, [pc, #68]	@ (80023d0 <_sbrk+0x64>)
 800238a:	4a12      	ldr	r2, [pc, #72]	@ (80023d4 <_sbrk+0x68>)
 800238c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800238e:	4b10      	ldr	r3, [pc, #64]	@ (80023d0 <_sbrk+0x64>)
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4413      	add	r3, r2
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	429a      	cmp	r2, r3
 800239a:	d207      	bcs.n	80023ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800239c:	f006 fc18 	bl	8008bd0 <__errno>
 80023a0:	4603      	mov	r3, r0
 80023a2:	220c      	movs	r2, #12
 80023a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023a6:	f04f 33ff 	mov.w	r3, #4294967295
 80023aa:	e009      	b.n	80023c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023ac:	4b08      	ldr	r3, [pc, #32]	@ (80023d0 <_sbrk+0x64>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023b2:	4b07      	ldr	r3, [pc, #28]	@ (80023d0 <_sbrk+0x64>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4413      	add	r3, r2
 80023ba:	4a05      	ldr	r2, [pc, #20]	@ (80023d0 <_sbrk+0x64>)
 80023bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023be:	68fb      	ldr	r3, [r7, #12]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20005000 	.word	0x20005000
 80023cc:	00000400 	.word	0x00000400
 80023d0:	200003dc 	.word	0x200003dc
 80023d4:	20002e80 	.word	0x20002e80

080023d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr

080023e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023e4:	f7ff fff8 	bl	80023d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023e8:	480b      	ldr	r0, [pc, #44]	@ (8002418 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023ea:	490c      	ldr	r1, [pc, #48]	@ (800241c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002420 <LoopFillZerobss+0x16>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002400:	4c09      	ldr	r4, [pc, #36]	@ (8002428 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800240e:	f006 fbe5 	bl	8008bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002412:	f7ff fa79 	bl	8001908 <main>
  bx lr
 8002416:	4770      	bx	lr
  ldr r0, =_sdata
 8002418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800241c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002420:	0800b28c 	.word	0x0800b28c
  ldr r2, =_sbss
 8002424:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002428:	20002e80 	.word	0x20002e80

0800242c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800242c:	e7fe      	b.n	800242c <ADC1_2_IRQHandler>
	...

08002430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002434:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <HAL_Init+0x28>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a07      	ldr	r2, [pc, #28]	@ (8002458 <HAL_Init+0x28>)
 800243a:	f043 0310 	orr.w	r3, r3, #16
 800243e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002440:	2003      	movs	r0, #3
 8002442:	f000 fd4d 	bl	8002ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002446:	200f      	movs	r0, #15
 8002448:	f7ff fe64 	bl	8002114 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800244c:	f7ff fd16 	bl	8001e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40022000 	.word	0x40022000

0800245c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002460:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <HAL_IncTick+0x1c>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	461a      	mov	r2, r3
 8002466:	4b05      	ldr	r3, [pc, #20]	@ (800247c <HAL_IncTick+0x20>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4413      	add	r3, r2
 800246c:	4a03      	ldr	r2, [pc, #12]	@ (800247c <HAL_IncTick+0x20>)
 800246e:	6013      	str	r3, [r2, #0]
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	bc80      	pop	{r7}
 8002476:	4770      	bx	lr
 8002478:	20000008 	.word	0x20000008
 800247c:	200003e0 	.word	0x200003e0

08002480 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  return uwTick;
 8002484:	4b02      	ldr	r3, [pc, #8]	@ (8002490 <HAL_GetTick+0x10>)
 8002486:	681b      	ldr	r3, [r3, #0]
}
 8002488:	4618      	mov	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr
 8002490:	200003e0 	.word	0x200003e0

08002494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff fff0 	bl	8002480 <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d005      	beq.n	80024ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <HAL_Delay+0x44>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024ba:	bf00      	nop
 80024bc:	f7ff ffe0 	bl	8002480 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d8f7      	bhi.n	80024bc <HAL_Delay+0x28>
  {
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000008 	.word	0x20000008

080024dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e0be      	b.n	800267c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002508:	2b00      	cmp	r3, #0
 800250a:	d109      	bne.n	8002520 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fce6 	bl	8001eec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 fbf1 	bl	8002d08 <ADC_ConversionStop_Disable>
 8002526:	4603      	mov	r3, r0
 8002528:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	2b00      	cmp	r3, #0
 8002534:	f040 8099 	bne.w	800266a <HAL_ADC_Init+0x18e>
 8002538:	7dfb      	ldrb	r3, [r7, #23]
 800253a:	2b00      	cmp	r3, #0
 800253c:	f040 8095 	bne.w	800266a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002548:	f023 0302 	bic.w	r3, r3, #2
 800254c:	f043 0202 	orr.w	r2, r3, #2
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800255c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	7b1b      	ldrb	r3, [r3, #12]
 8002562:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002564:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	4313      	orrs	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002574:	d003      	beq.n	800257e <HAL_ADC_Init+0xa2>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d102      	bne.n	8002584 <HAL_ADC_Init+0xa8>
 800257e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002582:	e000      	b.n	8002586 <HAL_ADC_Init+0xaa>
 8002584:	2300      	movs	r3, #0
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	4313      	orrs	r3, r2
 800258a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	7d1b      	ldrb	r3, [r3, #20]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d119      	bne.n	80025c8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7b1b      	ldrb	r3, [r3, #12]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d109      	bne.n	80025b0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	3b01      	subs	r3, #1
 80025a2:	035a      	lsls	r2, r3, #13
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	e00b      	b.n	80025c8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b4:	f043 0220 	orr.w	r2, r3, #32
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c0:	f043 0201 	orr.w	r2, r3, #1
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	430a      	orrs	r2, r1
 80025da:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	4b28      	ldr	r3, [pc, #160]	@ (8002684 <HAL_ADC_Init+0x1a8>)
 80025e4:	4013      	ands	r3, r2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6812      	ldr	r2, [r2, #0]
 80025ea:	68b9      	ldr	r1, [r7, #8]
 80025ec:	430b      	orrs	r3, r1
 80025ee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025f8:	d003      	beq.n	8002602 <HAL_ADC_Init+0x126>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d104      	bne.n	800260c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	3b01      	subs	r3, #1
 8002608:	051b      	lsls	r3, r3, #20
 800260a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002612:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	430a      	orrs	r2, r1
 800261e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	4b18      	ldr	r3, [pc, #96]	@ (8002688 <HAL_ADC_Init+0x1ac>)
 8002628:	4013      	ands	r3, r2
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	429a      	cmp	r2, r3
 800262e:	d10b      	bne.n	8002648 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263a:	f023 0303 	bic.w	r3, r3, #3
 800263e:	f043 0201 	orr.w	r2, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002646:	e018      	b.n	800267a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264c:	f023 0312 	bic.w	r3, r3, #18
 8002650:	f043 0210 	orr.w	r2, r3, #16
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265c:	f043 0201 	orr.w	r2, r3, #1
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002668:	e007      	b.n	800267a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266e:	f043 0210 	orr.w	r2, r3, #16
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800267a:	7dfb      	ldrb	r3, [r7, #23]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	ffe1f7fd 	.word	0xffe1f7fd
 8002688:	ff1f0efe 	.word	0xff1f0efe

0800268c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002694:	2300      	movs	r3, #0
 8002696:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d101      	bne.n	80026a6 <HAL_ADC_Start+0x1a>
 80026a2:	2302      	movs	r3, #2
 80026a4:	e098      	b.n	80027d8 <HAL_ADC_Start+0x14c>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 fad0 	bl	8002c54 <ADC_Enable>
 80026b4:	4603      	mov	r3, r0
 80026b6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f040 8087 	bne.w	80027ce <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026c8:	f023 0301 	bic.w	r3, r3, #1
 80026cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a41      	ldr	r2, [pc, #260]	@ (80027e0 <HAL_ADC_Start+0x154>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d105      	bne.n	80026ea <HAL_ADC_Start+0x5e>
 80026de:	4b41      	ldr	r3, [pc, #260]	@ (80027e4 <HAL_ADC_Start+0x158>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d115      	bne.n	8002716 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ee:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002700:	2b00      	cmp	r3, #0
 8002702:	d026      	beq.n	8002752 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002708:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800270c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002714:	e01d      	b.n	8002752 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a2f      	ldr	r2, [pc, #188]	@ (80027e4 <HAL_ADC_Start+0x158>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d004      	beq.n	8002736 <HAL_ADC_Start+0xaa>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a2b      	ldr	r2, [pc, #172]	@ (80027e0 <HAL_ADC_Start+0x154>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d10d      	bne.n	8002752 <HAL_ADC_Start+0xc6>
 8002736:	4b2b      	ldr	r3, [pc, #172]	@ (80027e4 <HAL_ADC_Start+0x158>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273e:	2b00      	cmp	r3, #0
 8002740:	d007      	beq.n	8002752 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002746:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800274a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002756:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d006      	beq.n	800276c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002762:	f023 0206 	bic.w	r2, r3, #6
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	62da      	str	r2, [r3, #44]	@ 0x2c
 800276a:	e002      	b.n	8002772 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f06f 0202 	mvn.w	r2, #2
 8002782:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800278e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002792:	d113      	bne.n	80027bc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002798:	4a11      	ldr	r2, [pc, #68]	@ (80027e0 <HAL_ADC_Start+0x154>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d105      	bne.n	80027aa <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800279e:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <HAL_ADC_Start+0x158>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d108      	bne.n	80027bc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	e00c      	b.n	80027d6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	e003      	b.n	80027d6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3710      	adds	r7, #16
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40012800 	.word	0x40012800
 80027e4:	40012400 	.word	0x40012400

080027e8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027f0:	2300      	movs	r3, #0
 80027f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d101      	bne.n	8002802 <HAL_ADC_Stop+0x1a>
 80027fe:	2302      	movs	r3, #2
 8002800:	e01a      	b.n	8002838 <HAL_ADC_Stop+0x50>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 fa7c 	bl	8002d08 <ADC_ConversionStop_Disable>
 8002810:	4603      	mov	r3, r0
 8002812:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d109      	bne.n	800282e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002822:	f023 0301 	bic.w	r3, r3, #1
 8002826:	f043 0201 	orr.w	r2, r3, #1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002836:	7bfb      	ldrb	r3, [r7, #15]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3710      	adds	r7, #16
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002840:	b590      	push	{r4, r7, lr}
 8002842:	b087      	sub	sp, #28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002856:	f7ff fe13 	bl	8002480 <HAL_GetTick>
 800285a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00b      	beq.n	8002882 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800286e:	f043 0220 	orr.w	r2, r3, #32
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e0d3      	b.n	8002a2a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d131      	bne.n	80028f4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002896:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800289a:	2b00      	cmp	r3, #0
 800289c:	d12a      	bne.n	80028f4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800289e:	e021      	b.n	80028e4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a6:	d01d      	beq.n	80028e4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d007      	beq.n	80028be <HAL_ADC_PollForConversion+0x7e>
 80028ae:	f7ff fde7 	bl	8002480 <HAL_GetTick>
 80028b2:	4602      	mov	r2, r0
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	1ad3      	subs	r3, r2, r3
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d212      	bcs.n	80028e4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10b      	bne.n	80028e4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d0:	f043 0204 	orr.w	r2, r3, #4
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e0a2      	b.n	8002a2a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0d6      	beq.n	80028a0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80028f2:	e070      	b.n	80029d6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80028f4:	4b4f      	ldr	r3, [pc, #316]	@ (8002a34 <HAL_ADC_PollForConversion+0x1f4>)
 80028f6:	681c      	ldr	r4, [r3, #0]
 80028f8:	2002      	movs	r0, #2
 80028fa:	f001 fe3d 	bl	8004578 <HAL_RCCEx_GetPeriphCLKFreq>
 80028fe:	4603      	mov	r3, r0
 8002900:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6919      	ldr	r1, [r3, #16]
 800290a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a38 <HAL_ADC_PollForConversion+0x1f8>)
 800290c:	400b      	ands	r3, r1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d118      	bne.n	8002944 <HAL_ADC_PollForConversion+0x104>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68d9      	ldr	r1, [r3, #12]
 8002918:	4b48      	ldr	r3, [pc, #288]	@ (8002a3c <HAL_ADC_PollForConversion+0x1fc>)
 800291a:	400b      	ands	r3, r1
 800291c:	2b00      	cmp	r3, #0
 800291e:	d111      	bne.n	8002944 <HAL_ADC_PollForConversion+0x104>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6919      	ldr	r1, [r3, #16]
 8002926:	4b46      	ldr	r3, [pc, #280]	@ (8002a40 <HAL_ADC_PollForConversion+0x200>)
 8002928:	400b      	ands	r3, r1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d108      	bne.n	8002940 <HAL_ADC_PollForConversion+0x100>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68d9      	ldr	r1, [r3, #12]
 8002934:	4b43      	ldr	r3, [pc, #268]	@ (8002a44 <HAL_ADC_PollForConversion+0x204>)
 8002936:	400b      	ands	r3, r1
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_ADC_PollForConversion+0x100>
 800293c:	2314      	movs	r3, #20
 800293e:	e020      	b.n	8002982 <HAL_ADC_PollForConversion+0x142>
 8002940:	2329      	movs	r3, #41	@ 0x29
 8002942:	e01e      	b.n	8002982 <HAL_ADC_PollForConversion+0x142>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6919      	ldr	r1, [r3, #16]
 800294a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a40 <HAL_ADC_PollForConversion+0x200>)
 800294c:	400b      	ands	r3, r1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <HAL_ADC_PollForConversion+0x120>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68d9      	ldr	r1, [r3, #12]
 8002958:	4b3a      	ldr	r3, [pc, #232]	@ (8002a44 <HAL_ADC_PollForConversion+0x204>)
 800295a:	400b      	ands	r3, r1
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00d      	beq.n	800297c <HAL_ADC_PollForConversion+0x13c>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6919      	ldr	r1, [r3, #16]
 8002966:	4b38      	ldr	r3, [pc, #224]	@ (8002a48 <HAL_ADC_PollForConversion+0x208>)
 8002968:	400b      	ands	r3, r1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d108      	bne.n	8002980 <HAL_ADC_PollForConversion+0x140>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	68d9      	ldr	r1, [r3, #12]
 8002974:	4b34      	ldr	r3, [pc, #208]	@ (8002a48 <HAL_ADC_PollForConversion+0x208>)
 8002976:	400b      	ands	r3, r1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_ADC_PollForConversion+0x140>
 800297c:	2354      	movs	r3, #84	@ 0x54
 800297e:	e000      	b.n	8002982 <HAL_ADC_PollForConversion+0x142>
 8002980:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002988:	e021      	b.n	80029ce <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002990:	d01a      	beq.n	80029c8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_ADC_PollForConversion+0x168>
 8002998:	f7ff fd72 	bl	8002480 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d20f      	bcs.n	80029c8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d90b      	bls.n	80029c8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b4:	f043 0204 	orr.w	r2, r3, #4
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e030      	b.n	8002a2a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	3301      	adds	r3, #1
 80029cc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d8d9      	bhi.n	800298a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f06f 0212 	mvn.w	r2, #18
 80029de:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80029f6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80029fa:	d115      	bne.n	8002a28 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d111      	bne.n	8002a28 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d105      	bne.n	8002a28 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a20:	f043 0201 	orr.w	r2, r3, #1
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	371c      	adds	r7, #28
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd90      	pop	{r4, r7, pc}
 8002a32:	bf00      	nop
 8002a34:	20000000 	.word	0x20000000
 8002a38:	24924924 	.word	0x24924924
 8002a3c:	00924924 	.word	0x00924924
 8002a40:	12492492 	.word	0x12492492
 8002a44:	00492492 	.word	0x00492492
 8002a48:	00249249 	.word	0x00249249

08002a4c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d101      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x20>
 8002a80:	2302      	movs	r3, #2
 8002a82:	e0dc      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x1da>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b06      	cmp	r3, #6
 8002a92:	d81c      	bhi.n	8002ace <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685a      	ldr	r2, [r3, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3b05      	subs	r3, #5
 8002aa6:	221f      	movs	r2, #31
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	4019      	ands	r1, r3
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4413      	add	r3, r2
 8002abe:	3b05      	subs	r3, #5
 8002ac0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	635a      	str	r2, [r3, #52]	@ 0x34
 8002acc:	e03c      	b.n	8002b48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b0c      	cmp	r3, #12
 8002ad4:	d81c      	bhi.n	8002b10 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	3b23      	subs	r3, #35	@ 0x23
 8002ae8:	221f      	movs	r2, #31
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	4019      	ands	r1, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	4413      	add	r3, r2
 8002b00:	3b23      	subs	r3, #35	@ 0x23
 8002b02:	fa00 f203 	lsl.w	r2, r0, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b0e:	e01b      	b.n	8002b48 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	3b41      	subs	r3, #65	@ 0x41
 8002b22:	221f      	movs	r2, #31
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	4019      	ands	r1, r3
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	6818      	ldr	r0, [r3, #0]
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4613      	mov	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	4413      	add	r3, r2
 8002b3a:	3b41      	subs	r3, #65	@ 0x41
 8002b3c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	430a      	orrs	r2, r1
 8002b46:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b09      	cmp	r3, #9
 8002b4e:	d91c      	bls.n	8002b8a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68d9      	ldr	r1, [r3, #12]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	4413      	add	r3, r2
 8002b60:	3b1e      	subs	r3, #30
 8002b62:	2207      	movs	r2, #7
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	4019      	ands	r1, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	6898      	ldr	r0, [r3, #8]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	4613      	mov	r3, r2
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	4413      	add	r3, r2
 8002b7a:	3b1e      	subs	r3, #30
 8002b7c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	60da      	str	r2, [r3, #12]
 8002b88:	e019      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6919      	ldr	r1, [r3, #16]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	4613      	mov	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	4413      	add	r3, r2
 8002b9a:	2207      	movs	r2, #7
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	4019      	ands	r1, r3
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	6898      	ldr	r0, [r3, #8]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b10      	cmp	r3, #16
 8002bc4:	d003      	beq.n	8002bce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002bca:	2b11      	cmp	r3, #17
 8002bcc:	d132      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8002c48 <HAL_ADC_ConfigChannel+0x1e4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d125      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d126      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002bf4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2b10      	cmp	r3, #16
 8002bfc:	d11a      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bfe:	4b13      	ldr	r3, [pc, #76]	@ (8002c4c <HAL_ADC_ConfigChannel+0x1e8>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a13      	ldr	r2, [pc, #76]	@ (8002c50 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c04:	fba2 2303 	umull	r2, r3, r2, r3
 8002c08:	0c9a      	lsrs	r2, r3, #18
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c14:	e002      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f9      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x1b2>
 8002c22:	e007      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	f043 0220 	orr.w	r2, r3, #32
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr
 8002c48:	40012400 	.word	0x40012400
 8002c4c:	20000000 	.word	0x20000000
 8002c50:	431bde83 	.word	0x431bde83

08002c54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d040      	beq.n	8002cf4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f042 0201 	orr.w	r2, r2, #1
 8002c80:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c82:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <ADC_Enable+0xac>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a1f      	ldr	r2, [pc, #124]	@ (8002d04 <ADC_Enable+0xb0>)
 8002c88:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8c:	0c9b      	lsrs	r3, r3, #18
 8002c8e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c90:	e002      	b.n	8002c98 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	3b01      	subs	r3, #1
 8002c96:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f9      	bne.n	8002c92 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c9e:	f7ff fbef 	bl	8002480 <HAL_GetTick>
 8002ca2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ca4:	e01f      	b.n	8002ce6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ca6:	f7ff fbeb 	bl	8002480 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d918      	bls.n	8002ce6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d011      	beq.n	8002ce6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc6:	f043 0210 	orr.w	r2, r3, #16
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd2:	f043 0201 	orr.w	r2, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e007      	b.n	8002cf6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d1d8      	bne.n	8002ca6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	20000000 	.word	0x20000000
 8002d04:	431bde83 	.word	0x431bde83

08002d08 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d12e      	bne.n	8002d80 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d32:	f7ff fba5 	bl	8002480 <HAL_GetTick>
 8002d36:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d38:	e01b      	b.n	8002d72 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d3a:	f7ff fba1 	bl	8002480 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d914      	bls.n	8002d72 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d10d      	bne.n	8002d72 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5a:	f043 0210 	orr.w	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d66:	f043 0201 	orr.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e007      	b.n	8002d82 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d0dc      	beq.n	8002d3a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da8:	4013      	ands	r3, r2
 8002daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002db4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dbe:	4a04      	ldr	r2, [pc, #16]	@ (8002dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	60d3      	str	r3, [r2, #12]
}
 8002dc4:	bf00      	nop
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	e000ed00 	.word	0xe000ed00

08002dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd8:	4b04      	ldr	r3, [pc, #16]	@ (8002dec <__NVIC_GetPriorityGrouping+0x18>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	0a1b      	lsrs	r3, r3, #8
 8002dde:	f003 0307 	and.w	r3, r3, #7
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	db0b      	blt.n	8002e1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	f003 021f 	and.w	r2, r3, #31
 8002e08:	4906      	ldr	r1, [pc, #24]	@ (8002e24 <__NVIC_EnableIRQ+0x34>)
 8002e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0e:	095b      	lsrs	r3, r3, #5
 8002e10:	2001      	movs	r0, #1
 8002e12:	fa00 f202 	lsl.w	r2, r0, r2
 8002e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	e000e100 	.word	0xe000e100

08002e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	6039      	str	r1, [r7, #0]
 8002e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	db0a      	blt.n	8002e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	490c      	ldr	r1, [pc, #48]	@ (8002e74 <__NVIC_SetPriority+0x4c>)
 8002e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e46:	0112      	lsls	r2, r2, #4
 8002e48:	b2d2      	uxtb	r2, r2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e50:	e00a      	b.n	8002e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	4908      	ldr	r1, [pc, #32]	@ (8002e78 <__NVIC_SetPriority+0x50>)
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	3b04      	subs	r3, #4
 8002e60:	0112      	lsls	r2, r2, #4
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	440b      	add	r3, r1
 8002e66:	761a      	strb	r2, [r3, #24]
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bc80      	pop	{r7}
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	e000e100 	.word	0xe000e100
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b089      	sub	sp, #36	@ 0x24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f1c3 0307 	rsb	r3, r3, #7
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	bf28      	it	cs
 8002e9a:	2304      	movcs	r3, #4
 8002e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	2b06      	cmp	r3, #6
 8002ea4:	d902      	bls.n	8002eac <NVIC_EncodePriority+0x30>
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	3b03      	subs	r3, #3
 8002eaa:	e000      	b.n	8002eae <NVIC_EncodePriority+0x32>
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43da      	mvns	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	401a      	ands	r2, r3
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	43d9      	mvns	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed4:	4313      	orrs	r3, r2
         );
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3724      	adds	r7, #36	@ 0x24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7ff ff4f 	bl	8002d8c <__NVIC_SetPriorityGrouping>
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b086      	sub	sp, #24
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	4603      	mov	r3, r0
 8002efe:	60b9      	str	r1, [r7, #8]
 8002f00:	607a      	str	r2, [r7, #4]
 8002f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f08:	f7ff ff64 	bl	8002dd4 <__NVIC_GetPriorityGrouping>
 8002f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	68b9      	ldr	r1, [r7, #8]
 8002f12:	6978      	ldr	r0, [r7, #20]
 8002f14:	f7ff ffb2 	bl	8002e7c <NVIC_EncodePriority>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f1e:	4611      	mov	r1, r2
 8002f20:	4618      	mov	r0, r3
 8002f22:	f7ff ff81 	bl	8002e28 <__NVIC_SetPriority>
}
 8002f26:	bf00      	nop
 8002f28:	3718      	adds	r7, #24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b082      	sub	sp, #8
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	4603      	mov	r3, r0
 8002f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff ff57 	bl	8002df0 <__NVIC_EnableIRQ>
}
 8002f42:	bf00      	nop
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b08b      	sub	sp, #44	@ 0x2c
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f56:	2300      	movs	r3, #0
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f5e:	e169      	b.n	8003234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f60:	2201      	movs	r2, #1
 8002f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	69fa      	ldr	r2, [r7, #28]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	f040 8158 	bne.w	800322e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	4a9a      	ldr	r2, [pc, #616]	@ (80031ec <HAL_GPIO_Init+0x2a0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d05e      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002f88:	4a98      	ldr	r2, [pc, #608]	@ (80031ec <HAL_GPIO_Init+0x2a0>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d875      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002f8e:	4a98      	ldr	r2, [pc, #608]	@ (80031f0 <HAL_GPIO_Init+0x2a4>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d058      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002f94:	4a96      	ldr	r2, [pc, #600]	@ (80031f0 <HAL_GPIO_Init+0x2a4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d86f      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002f9a:	4a96      	ldr	r2, [pc, #600]	@ (80031f4 <HAL_GPIO_Init+0x2a8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d052      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002fa0:	4a94      	ldr	r2, [pc, #592]	@ (80031f4 <HAL_GPIO_Init+0x2a8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d869      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fa6:	4a94      	ldr	r2, [pc, #592]	@ (80031f8 <HAL_GPIO_Init+0x2ac>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d04c      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002fac:	4a92      	ldr	r2, [pc, #584]	@ (80031f8 <HAL_GPIO_Init+0x2ac>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d863      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fb2:	4a92      	ldr	r2, [pc, #584]	@ (80031fc <HAL_GPIO_Init+0x2b0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d046      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
 8002fb8:	4a90      	ldr	r2, [pc, #576]	@ (80031fc <HAL_GPIO_Init+0x2b0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d85d      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fbe:	2b12      	cmp	r3, #18
 8002fc0:	d82a      	bhi.n	8003018 <HAL_GPIO_Init+0xcc>
 8002fc2:	2b12      	cmp	r3, #18
 8002fc4:	d859      	bhi.n	800307a <HAL_GPIO_Init+0x12e>
 8002fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fcc <HAL_GPIO_Init+0x80>)
 8002fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fcc:	08003047 	.word	0x08003047
 8002fd0:	08003021 	.word	0x08003021
 8002fd4:	08003033 	.word	0x08003033
 8002fd8:	08003075 	.word	0x08003075
 8002fdc:	0800307b 	.word	0x0800307b
 8002fe0:	0800307b 	.word	0x0800307b
 8002fe4:	0800307b 	.word	0x0800307b
 8002fe8:	0800307b 	.word	0x0800307b
 8002fec:	0800307b 	.word	0x0800307b
 8002ff0:	0800307b 	.word	0x0800307b
 8002ff4:	0800307b 	.word	0x0800307b
 8002ff8:	0800307b 	.word	0x0800307b
 8002ffc:	0800307b 	.word	0x0800307b
 8003000:	0800307b 	.word	0x0800307b
 8003004:	0800307b 	.word	0x0800307b
 8003008:	0800307b 	.word	0x0800307b
 800300c:	0800307b 	.word	0x0800307b
 8003010:	08003029 	.word	0x08003029
 8003014:	0800303d 	.word	0x0800303d
 8003018:	4a79      	ldr	r2, [pc, #484]	@ (8003200 <HAL_GPIO_Init+0x2b4>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d013      	beq.n	8003046 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800301e:	e02c      	b.n	800307a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	623b      	str	r3, [r7, #32]
          break;
 8003026:	e029      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	3304      	adds	r3, #4
 800302e:	623b      	str	r3, [r7, #32]
          break;
 8003030:	e024      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	3308      	adds	r3, #8
 8003038:	623b      	str	r3, [r7, #32]
          break;
 800303a:	e01f      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	330c      	adds	r3, #12
 8003042:	623b      	str	r3, [r7, #32]
          break;
 8003044:	e01a      	b.n	800307c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d102      	bne.n	8003054 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800304e:	2304      	movs	r3, #4
 8003050:	623b      	str	r3, [r7, #32]
          break;
 8003052:	e013      	b.n	800307c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d105      	bne.n	8003068 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800305c:	2308      	movs	r3, #8
 800305e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	69fa      	ldr	r2, [r7, #28]
 8003064:	611a      	str	r2, [r3, #16]
          break;
 8003066:	e009      	b.n	800307c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003068:	2308      	movs	r3, #8
 800306a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69fa      	ldr	r2, [r7, #28]
 8003070:	615a      	str	r2, [r3, #20]
          break;
 8003072:	e003      	b.n	800307c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003074:	2300      	movs	r3, #0
 8003076:	623b      	str	r3, [r7, #32]
          break;
 8003078:	e000      	b.n	800307c <HAL_GPIO_Init+0x130>
          break;
 800307a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	2bff      	cmp	r3, #255	@ 0xff
 8003080:	d801      	bhi.n	8003086 <HAL_GPIO_Init+0x13a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	e001      	b.n	800308a <HAL_GPIO_Init+0x13e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3304      	adds	r3, #4
 800308a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2bff      	cmp	r3, #255	@ 0xff
 8003090:	d802      	bhi.n	8003098 <HAL_GPIO_Init+0x14c>
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	e002      	b.n	800309e <HAL_GPIO_Init+0x152>
 8003098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309a:	3b08      	subs	r3, #8
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	210f      	movs	r1, #15
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	fa01 f303 	lsl.w	r3, r1, r3
 80030ac:	43db      	mvns	r3, r3
 80030ae:	401a      	ands	r2, r3
 80030b0:	6a39      	ldr	r1, [r7, #32]
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 80b1 	beq.w	800322e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030cc:	4b4d      	ldr	r3, [pc, #308]	@ (8003204 <HAL_GPIO_Init+0x2b8>)
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	4a4c      	ldr	r2, [pc, #304]	@ (8003204 <HAL_GPIO_Init+0x2b8>)
 80030d2:	f043 0301 	orr.w	r3, r3, #1
 80030d6:	6193      	str	r3, [r2, #24]
 80030d8:	4b4a      	ldr	r3, [pc, #296]	@ (8003204 <HAL_GPIO_Init+0x2b8>)
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030e4:	4a48      	ldr	r2, [pc, #288]	@ (8003208 <HAL_GPIO_Init+0x2bc>)
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	089b      	lsrs	r3, r3, #2
 80030ea:	3302      	adds	r3, #2
 80030ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f4:	f003 0303 	and.w	r3, r3, #3
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	220f      	movs	r2, #15
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	4013      	ands	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a40      	ldr	r2, [pc, #256]	@ (800320c <HAL_GPIO_Init+0x2c0>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d013      	beq.n	8003138 <HAL_GPIO_Init+0x1ec>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a3f      	ldr	r2, [pc, #252]	@ (8003210 <HAL_GPIO_Init+0x2c4>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d00d      	beq.n	8003134 <HAL_GPIO_Init+0x1e8>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	4a3e      	ldr	r2, [pc, #248]	@ (8003214 <HAL_GPIO_Init+0x2c8>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d007      	beq.n	8003130 <HAL_GPIO_Init+0x1e4>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a3d      	ldr	r2, [pc, #244]	@ (8003218 <HAL_GPIO_Init+0x2cc>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d101      	bne.n	800312c <HAL_GPIO_Init+0x1e0>
 8003128:	2303      	movs	r3, #3
 800312a:	e006      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 800312c:	2304      	movs	r3, #4
 800312e:	e004      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 8003130:	2302      	movs	r3, #2
 8003132:	e002      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 8003134:	2301      	movs	r3, #1
 8003136:	e000      	b.n	800313a <HAL_GPIO_Init+0x1ee>
 8003138:	2300      	movs	r3, #0
 800313a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313c:	f002 0203 	and.w	r2, r2, #3
 8003140:	0092      	lsls	r2, r2, #2
 8003142:	4093      	lsls	r3, r2
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	4313      	orrs	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800314a:	492f      	ldr	r1, [pc, #188]	@ (8003208 <HAL_GPIO_Init+0x2bc>)
 800314c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	3302      	adds	r3, #2
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d006      	beq.n	8003172 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	492c      	ldr	r1, [pc, #176]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]
 8003170:	e006      	b.n	8003180 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003172:	4b2a      	ldr	r3, [pc, #168]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	43db      	mvns	r3, r3
 800317a:	4928      	ldr	r1, [pc, #160]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800317c:	4013      	ands	r3, r2
 800317e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d006      	beq.n	800319a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800318c:	4b23      	ldr	r3, [pc, #140]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800318e:	68da      	ldr	r2, [r3, #12]
 8003190:	4922      	ldr	r1, [pc, #136]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	4313      	orrs	r3, r2
 8003196:	60cb      	str	r3, [r1, #12]
 8003198:	e006      	b.n	80031a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800319a:	4b20      	ldr	r3, [pc, #128]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	43db      	mvns	r3, r3
 80031a2:	491e      	ldr	r1, [pc, #120]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031a4:	4013      	ands	r3, r2
 80031a6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d006      	beq.n	80031c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80031b4:	4b19      	ldr	r3, [pc, #100]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	4918      	ldr	r1, [pc, #96]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	4313      	orrs	r3, r2
 80031be:	604b      	str	r3, [r1, #4]
 80031c0:	e006      	b.n	80031d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80031c2:	4b16      	ldr	r3, [pc, #88]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4914      	ldr	r1, [pc, #80]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d021      	beq.n	8003220 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80031dc:	4b0f      	ldr	r3, [pc, #60]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	490e      	ldr	r1, [pc, #56]	@ (800321c <HAL_GPIO_Init+0x2d0>)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	600b      	str	r3, [r1, #0]
 80031e8:	e021      	b.n	800322e <HAL_GPIO_Init+0x2e2>
 80031ea:	bf00      	nop
 80031ec:	10320000 	.word	0x10320000
 80031f0:	10310000 	.word	0x10310000
 80031f4:	10220000 	.word	0x10220000
 80031f8:	10210000 	.word	0x10210000
 80031fc:	10120000 	.word	0x10120000
 8003200:	10110000 	.word	0x10110000
 8003204:	40021000 	.word	0x40021000
 8003208:	40010000 	.word	0x40010000
 800320c:	40010800 	.word	0x40010800
 8003210:	40010c00 	.word	0x40010c00
 8003214:	40011000 	.word	0x40011000
 8003218:	40011400 	.word	0x40011400
 800321c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <HAL_GPIO_Init+0x304>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	43db      	mvns	r3, r3
 8003228:	4909      	ldr	r1, [pc, #36]	@ (8003250 <HAL_GPIO_Init+0x304>)
 800322a:	4013      	ands	r3, r2
 800322c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	3301      	adds	r3, #1
 8003232:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323a:	fa22 f303 	lsr.w	r3, r2, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	f47f ae8e 	bne.w	8002f60 <HAL_GPIO_Init+0x14>
  }
}
 8003244:	bf00      	nop
 8003246:	bf00      	nop
 8003248:	372c      	adds	r7, #44	@ 0x2c
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr
 8003250:	40010400 	.word	0x40010400

08003254 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e12b      	b.n	80034be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d106      	bne.n	8003280 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f7fe fe9c 	bl	8001fb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2224      	movs	r2, #36	@ 0x24
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 0201 	bic.w	r2, r2, #1
 8003296:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032b8:	f001 f832 	bl	8004320 <HAL_RCC_GetPCLK1Freq>
 80032bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	4a81      	ldr	r2, [pc, #516]	@ (80034c8 <HAL_I2C_Init+0x274>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d807      	bhi.n	80032d8 <HAL_I2C_Init+0x84>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a80      	ldr	r2, [pc, #512]	@ (80034cc <HAL_I2C_Init+0x278>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	bf94      	ite	ls
 80032d0:	2301      	movls	r3, #1
 80032d2:	2300      	movhi	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	e006      	b.n	80032e6 <HAL_I2C_Init+0x92>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4a7d      	ldr	r2, [pc, #500]	@ (80034d0 <HAL_I2C_Init+0x27c>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	bf94      	ite	ls
 80032e0:	2301      	movls	r3, #1
 80032e2:	2300      	movhi	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e0e7      	b.n	80034be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4a78      	ldr	r2, [pc, #480]	@ (80034d4 <HAL_I2C_Init+0x280>)
 80032f2:	fba2 2303 	umull	r2, r3, r2, r3
 80032f6:	0c9b      	lsrs	r3, r3, #18
 80032f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	430a      	orrs	r2, r1
 800330c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	4a6a      	ldr	r2, [pc, #424]	@ (80034c8 <HAL_I2C_Init+0x274>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d802      	bhi.n	8003328 <HAL_I2C_Init+0xd4>
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	3301      	adds	r3, #1
 8003326:	e009      	b.n	800333c <HAL_I2C_Init+0xe8>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	4a69      	ldr	r2, [pc, #420]	@ (80034d8 <HAL_I2C_Init+0x284>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	099b      	lsrs	r3, r3, #6
 800333a:	3301      	adds	r3, #1
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	430b      	orrs	r3, r1
 8003342:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800334e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	495c      	ldr	r1, [pc, #368]	@ (80034c8 <HAL_I2C_Init+0x274>)
 8003358:	428b      	cmp	r3, r1
 800335a:	d819      	bhi.n	8003390 <HAL_I2C_Init+0x13c>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	1e59      	subs	r1, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	fbb1 f3f3 	udiv	r3, r1, r3
 800336a:	1c59      	adds	r1, r3, #1
 800336c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003370:	400b      	ands	r3, r1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_I2C_Init+0x138>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	1e59      	subs	r1, r3, #1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	fbb1 f3f3 	udiv	r3, r1, r3
 8003384:	3301      	adds	r3, #1
 8003386:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338a:	e051      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 800338c:	2304      	movs	r3, #4
 800338e:	e04f      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d111      	bne.n	80033bc <HAL_I2C_Init+0x168>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	1e58      	subs	r0, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6859      	ldr	r1, [r3, #4]
 80033a0:	460b      	mov	r3, r1
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	440b      	add	r3, r1
 80033a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033aa:	3301      	adds	r3, #1
 80033ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bf0c      	ite	eq
 80033b4:	2301      	moveq	r3, #1
 80033b6:	2300      	movne	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	e012      	b.n	80033e2 <HAL_I2C_Init+0x18e>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	1e58      	subs	r0, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6859      	ldr	r1, [r3, #4]
 80033c4:	460b      	mov	r3, r1
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	0099      	lsls	r1, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80033d2:	3301      	adds	r3, #1
 80033d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bf0c      	ite	eq
 80033dc:	2301      	moveq	r3, #1
 80033de:	2300      	movne	r3, #0
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <HAL_I2C_Init+0x196>
 80033e6:	2301      	movs	r3, #1
 80033e8:	e022      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10e      	bne.n	8003410 <HAL_I2C_Init+0x1bc>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1e58      	subs	r0, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6859      	ldr	r1, [r3, #4]
 80033fa:	460b      	mov	r3, r1
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	440b      	add	r3, r1
 8003400:	fbb0 f3f3 	udiv	r3, r0, r3
 8003404:	3301      	adds	r3, #1
 8003406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800340e:	e00f      	b.n	8003430 <HAL_I2C_Init+0x1dc>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	1e58      	subs	r0, r3, #1
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6859      	ldr	r1, [r3, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	0099      	lsls	r1, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	fbb0 f3f3 	udiv	r3, r0, r3
 8003426:	3301      	adds	r3, #1
 8003428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800342c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	6809      	ldr	r1, [r1, #0]
 8003434:	4313      	orrs	r3, r2
 8003436:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69da      	ldr	r2, [r3, #28]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800345e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6911      	ldr	r1, [r2, #16]
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	68d2      	ldr	r2, [r2, #12]
 800346a:	4311      	orrs	r1, r2
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	430b      	orrs	r3, r1
 8003472:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	431a      	orrs	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2220      	movs	r2, #32
 80034aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	000186a0 	.word	0x000186a0
 80034cc:	001e847f 	.word	0x001e847f
 80034d0:	003d08ff 	.word	0x003d08ff
 80034d4:	431bde83 	.word	0x431bde83
 80034d8:	10624dd3 	.word	0x10624dd3

080034dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af02      	add	r7, sp, #8
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	607a      	str	r2, [r7, #4]
 80034e6:	461a      	mov	r2, r3
 80034e8:	460b      	mov	r3, r1
 80034ea:	817b      	strh	r3, [r7, #10]
 80034ec:	4613      	mov	r3, r2
 80034ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034f0:	f7fe ffc6 	bl	8002480 <HAL_GetTick>
 80034f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	2b20      	cmp	r3, #32
 8003500:	f040 80e0 	bne.w	80036c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	2319      	movs	r3, #25
 800350a:	2201      	movs	r2, #1
 800350c:	4970      	ldr	r1, [pc, #448]	@ (80036d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f000 f964 	bl	80037dc <I2C_WaitOnFlagUntilTimeout>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800351a:	2302      	movs	r3, #2
 800351c:	e0d3      	b.n	80036c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_I2C_Master_Transmit+0x50>
 8003528:	2302      	movs	r3, #2
 800352a:	e0cc      	b.n	80036c6 <HAL_I2C_Master_Transmit+0x1ea>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b01      	cmp	r3, #1
 8003540:	d007      	beq.n	8003552 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f042 0201 	orr.w	r2, r2, #1
 8003550:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003560:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2221      	movs	r2, #33	@ 0x21
 8003566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2210      	movs	r2, #16
 800356e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	893a      	ldrh	r2, [r7, #8]
 8003582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4a50      	ldr	r2, [pc, #320]	@ (80036d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003592:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003594:	8979      	ldrh	r1, [r7, #10]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	6a3a      	ldr	r2, [r7, #32]
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 f89c 	bl	80036d8 <I2C_MasterRequestWrite>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e08d      	b.n	80036c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035c0:	e066      	b.n	8003690 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	6a39      	ldr	r1, [r7, #32]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 fa22 	bl	8003a10 <I2C_WaitOnTXEFlagUntilTimeout>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00d      	beq.n	80035ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d107      	bne.n	80035ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e06b      	b.n	80036c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	781a      	ldrb	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003608:	b29b      	uxth	r3, r3
 800360a:	3b01      	subs	r3, #1
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b04      	cmp	r3, #4
 800362a:	d11b      	bne.n	8003664 <HAL_I2C_Master_Transmit+0x188>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003630:	2b00      	cmp	r3, #0
 8003632:	d017      	beq.n	8003664 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003638:	781a      	ldrb	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003644:	1c5a      	adds	r2, r3, #1
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364e:	b29b      	uxth	r3, r3
 8003650:	3b01      	subs	r3, #1
 8003652:	b29a      	uxth	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800365c:	3b01      	subs	r3, #1
 800365e:	b29a      	uxth	r2, r3
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	6a39      	ldr	r1, [r7, #32]
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f000 fa19 	bl	8003aa0 <I2C_WaitOnBTFFlagUntilTimeout>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00d      	beq.n	8003690 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003678:	2b04      	cmp	r3, #4
 800367a:	d107      	bne.n	800368c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800368a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e01a      	b.n	80036c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003694:	2b00      	cmp	r3, #0
 8003696:	d194      	bne.n	80035c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e000      	b.n	80036c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80036c4:	2302      	movs	r3, #2
  }
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	00100002 	.word	0x00100002
 80036d4:	ffff0000 	.word	0xffff0000

080036d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af02      	add	r7, sp, #8
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	607a      	str	r2, [r7, #4]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	460b      	mov	r3, r1
 80036e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b08      	cmp	r3, #8
 80036f2:	d006      	beq.n	8003702 <I2C_MasterRequestWrite+0x2a>
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d003      	beq.n	8003702 <I2C_MasterRequestWrite+0x2a>
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003700:	d108      	bne.n	8003714 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	e00b      	b.n	800372c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003718:	2b12      	cmp	r3, #18
 800371a:	d107      	bne.n	800372c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800372a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 f84f 	bl	80037dc <I2C_WaitOnFlagUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00d      	beq.n	8003760 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800374e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003752:	d103      	bne.n	800375c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800375a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e035      	b.n	80037cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003768:	d108      	bne.n	800377c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800376a:	897b      	ldrh	r3, [r7, #10]
 800376c:	b2db      	uxtb	r3, r3
 800376e:	461a      	mov	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003778:	611a      	str	r2, [r3, #16]
 800377a:	e01b      	b.n	80037b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800377c:	897b      	ldrh	r3, [r7, #10]
 800377e:	11db      	asrs	r3, r3, #7
 8003780:	b2db      	uxtb	r3, r3
 8003782:	f003 0306 	and.w	r3, r3, #6
 8003786:	b2db      	uxtb	r3, r3
 8003788:	f063 030f 	orn	r3, r3, #15
 800378c:	b2da      	uxtb	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	490e      	ldr	r1, [pc, #56]	@ (80037d4 <I2C_MasterRequestWrite+0xfc>)
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 f898 	bl	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e010      	b.n	80037cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80037aa:	897b      	ldrh	r3, [r7, #10]
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	4907      	ldr	r1, [pc, #28]	@ (80037d8 <I2C_MasterRequestWrite+0x100>)
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 f888 	bl	80038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e000      	b.n	80037cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	00010008 	.word	0x00010008
 80037d8:	00010002 	.word	0x00010002

080037dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	603b      	str	r3, [r7, #0]
 80037e8:	4613      	mov	r3, r2
 80037ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ec:	e048      	b.n	8003880 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037f4:	d044      	beq.n	8003880 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f6:	f7fe fe43 	bl	8002480 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d302      	bcc.n	800380c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d139      	bne.n	8003880 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	0c1b      	lsrs	r3, r3, #16
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b01      	cmp	r3, #1
 8003814:	d10d      	bne.n	8003832 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	43da      	mvns	r2, r3
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	4013      	ands	r3, r2
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	bf0c      	ite	eq
 8003828:	2301      	moveq	r3, #1
 800382a:	2300      	movne	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	461a      	mov	r2, r3
 8003830:	e00c      	b.n	800384c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	43da      	mvns	r2, r3
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	4013      	ands	r3, r2
 800383e:	b29b      	uxth	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	461a      	mov	r2, r3
 800384c:	79fb      	ldrb	r3, [r7, #7]
 800384e:	429a      	cmp	r2, r3
 8003850:	d116      	bne.n	8003880 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2220      	movs	r2, #32
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	f043 0220 	orr.w	r2, r3, #32
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e023      	b.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	0c1b      	lsrs	r3, r3, #16
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b01      	cmp	r3, #1
 8003888:	d10d      	bne.n	80038a6 <I2C_WaitOnFlagUntilTimeout+0xca>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	43da      	mvns	r2, r3
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	4013      	ands	r3, r2
 8003896:	b29b      	uxth	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	bf0c      	ite	eq
 800389c:	2301      	moveq	r3, #1
 800389e:	2300      	movne	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	461a      	mov	r2, r3
 80038a4:	e00c      	b.n	80038c0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	43da      	mvns	r2, r3
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	4013      	ands	r3, r2
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf0c      	ite	eq
 80038b8:	2301      	moveq	r3, #1
 80038ba:	2300      	movne	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	461a      	mov	r2, r3
 80038c0:	79fb      	ldrb	r3, [r7, #7]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d093      	beq.n	80037ee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}

080038d0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
 80038dc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038de:	e071      	b.n	80039c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ee:	d123      	bne.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038fe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003908:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003924:	f043 0204 	orr.w	r2, r3, #4
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e067      	b.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800393e:	d041      	beq.n	80039c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003940:	f7fe fd9e 	bl	8002480 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	429a      	cmp	r2, r3
 800394e:	d302      	bcc.n	8003956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d136      	bne.n	80039c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	0c1b      	lsrs	r3, r3, #16
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b01      	cmp	r3, #1
 800395e:	d10c      	bne.n	800397a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	695b      	ldr	r3, [r3, #20]
 8003966:	43da      	mvns	r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4013      	ands	r3, r2
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	bf14      	ite	ne
 8003972:	2301      	movne	r3, #1
 8003974:	2300      	moveq	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	e00b      	b.n	8003992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	43da      	mvns	r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	4013      	ands	r3, r2
 8003986:	b29b      	uxth	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	bf14      	ite	ne
 800398c:	2301      	movne	r3, #1
 800398e:	2300      	moveq	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d016      	beq.n	80039c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2220      	movs	r2, #32
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	f043 0220 	orr.w	r2, r3, #32
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e021      	b.n	8003a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	0c1b      	lsrs	r3, r3, #16
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d10c      	bne.n	80039e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	43da      	mvns	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	4013      	ands	r3, r2
 80039da:	b29b      	uxth	r3, r3
 80039dc:	2b00      	cmp	r3, #0
 80039de:	bf14      	ite	ne
 80039e0:	2301      	movne	r3, #1
 80039e2:	2300      	moveq	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	e00b      	b.n	8003a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	43da      	mvns	r2, r3
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4013      	ands	r3, r2
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bf14      	ite	ne
 80039fa:	2301      	movne	r3, #1
 80039fc:	2300      	moveq	r3, #0
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f47f af6d 	bne.w	80038e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a1c:	e034      	b.n	8003a88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f000 f886 	bl	8003b30 <I2C_IsAcknowledgeFailed>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e034      	b.n	8003a98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a34:	d028      	beq.n	8003a88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a36:	f7fe fd23 	bl	8002480 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d302      	bcc.n	8003a4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d11d      	bne.n	8003a88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a56:	2b80      	cmp	r3, #128	@ 0x80
 8003a58:	d016      	beq.n	8003a88 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a74:	f043 0220 	orr.w	r2, r3, #32
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e007      	b.n	8003a98 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a92:	2b80      	cmp	r3, #128	@ 0x80
 8003a94:	d1c3      	bne.n	8003a1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003aac:	e034      	b.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 f83e 	bl	8003b30 <I2C_IsAcknowledgeFailed>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e034      	b.n	8003b28 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ac4:	d028      	beq.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ac6:	f7fe fcdb 	bl	8002480 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d302      	bcc.n	8003adc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d11d      	bne.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	d016      	beq.n	8003b18 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b04:	f043 0220 	orr.w	r2, r3, #32
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e007      	b.n	8003b28 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d1c3      	bne.n	8003aae <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b46:	d11b      	bne.n	8003b80 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b50:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6c:	f043 0204 	orr.w	r2, r3, #4
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e000      	b.n	8003b82 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr

08003b8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e272      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 8087 	beq.w	8003cba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bac:	4b92      	ldr	r3, [pc, #584]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f003 030c 	and.w	r3, r3, #12
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d00c      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bb8:	4b8f      	ldr	r3, [pc, #572]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 030c 	and.w	r3, r3, #12
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d112      	bne.n	8003bea <HAL_RCC_OscConfig+0x5e>
 8003bc4:	4b8c      	ldr	r3, [pc, #560]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bd0:	d10b      	bne.n	8003bea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bd2:	4b89      	ldr	r3, [pc, #548]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d06c      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x12c>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d168      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e24c      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bf2:	d106      	bne.n	8003c02 <HAL_RCC_OscConfig+0x76>
 8003bf4:	4b80      	ldr	r3, [pc, #512]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a7f      	ldr	r2, [pc, #508]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003bfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	e02e      	b.n	8003c60 <HAL_RCC_OscConfig+0xd4>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x98>
 8003c0a:	4b7b      	ldr	r3, [pc, #492]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a7a      	ldr	r2, [pc, #488]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c14:	6013      	str	r3, [r2, #0]
 8003c16:	4b78      	ldr	r3, [pc, #480]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a77      	ldr	r2, [pc, #476]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c1c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	e01d      	b.n	8003c60 <HAL_RCC_OscConfig+0xd4>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0xbc>
 8003c2e:	4b72      	ldr	r3, [pc, #456]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a71      	ldr	r2, [pc, #452]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	e00b      	b.n	8003c60 <HAL_RCC_OscConfig+0xd4>
 8003c48:	4b6b      	ldr	r3, [pc, #428]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a6a      	ldr	r2, [pc, #424]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	4b68      	ldr	r3, [pc, #416]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a67      	ldr	r2, [pc, #412]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c5e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d013      	beq.n	8003c90 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c68:	f7fe fc0a 	bl	8002480 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c6e:	e008      	b.n	8003c82 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c70:	f7fe fc06 	bl	8002480 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b64      	cmp	r3, #100	@ 0x64
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e200      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	4b5d      	ldr	r3, [pc, #372]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0f0      	beq.n	8003c70 <HAL_RCC_OscConfig+0xe4>
 8003c8e:	e014      	b.n	8003cba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c90:	f7fe fbf6 	bl	8002480 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c98:	f7fe fbf2 	bl	8002480 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b64      	cmp	r3, #100	@ 0x64
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e1ec      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003caa:	4b53      	ldr	r3, [pc, #332]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1f0      	bne.n	8003c98 <HAL_RCC_OscConfig+0x10c>
 8003cb6:	e000      	b.n	8003cba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d063      	beq.n	8003d8e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cc6:	4b4c      	ldr	r3, [pc, #304]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f003 030c 	and.w	r3, r3, #12
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00b      	beq.n	8003cea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cd2:	4b49      	ldr	r3, [pc, #292]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 030c 	and.w	r3, r3, #12
 8003cda:	2b08      	cmp	r3, #8
 8003cdc:	d11c      	bne.n	8003d18 <HAL_RCC_OscConfig+0x18c>
 8003cde:	4b46      	ldr	r3, [pc, #280]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d116      	bne.n	8003d18 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cea:	4b43      	ldr	r3, [pc, #268]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d005      	beq.n	8003d02 <HAL_RCC_OscConfig+0x176>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d001      	beq.n	8003d02 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e1c0      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d02:	4b3d      	ldr	r3, [pc, #244]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	4939      	ldr	r1, [pc, #228]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d16:	e03a      	b.n	8003d8e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691b      	ldr	r3, [r3, #16]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d020      	beq.n	8003d62 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d20:	4b36      	ldr	r3, [pc, #216]	@ (8003dfc <HAL_RCC_OscConfig+0x270>)
 8003d22:	2201      	movs	r2, #1
 8003d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d26:	f7fe fbab 	bl	8002480 <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d2c:	e008      	b.n	8003d40 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d2e:	f7fe fba7 	bl	8002480 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d901      	bls.n	8003d40 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e1a1      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d40:	4b2d      	ldr	r3, [pc, #180]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0f0      	beq.n	8003d2e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	4927      	ldr	r1, [pc, #156]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	600b      	str	r3, [r1, #0]
 8003d60:	e015      	b.n	8003d8e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d62:	4b26      	ldr	r3, [pc, #152]	@ (8003dfc <HAL_RCC_OscConfig+0x270>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7fe fb8a 	bl	8002480 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d70:	f7fe fb86 	bl	8002480 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e180      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d82:	4b1d      	ldr	r3, [pc, #116]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1f0      	bne.n	8003d70 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0308 	and.w	r3, r3, #8
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d03a      	beq.n	8003e10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d019      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003da2:	4b17      	ldr	r3, [pc, #92]	@ (8003e00 <HAL_RCC_OscConfig+0x274>)
 8003da4:	2201      	movs	r2, #1
 8003da6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da8:	f7fe fb6a 	bl	8002480 <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dae:	e008      	b.n	8003dc2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003db0:	f7fe fb66 	bl	8002480 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e160      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8003df8 <HAL_RCC_OscConfig+0x26c>)
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d0f0      	beq.n	8003db0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dce:	2001      	movs	r0, #1
 8003dd0:	f000 fafe 	bl	80043d0 <RCC_Delay>
 8003dd4:	e01c      	b.n	8003e10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8003e00 <HAL_RCC_OscConfig+0x274>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ddc:	f7fe fb50 	bl	8002480 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003de2:	e00f      	b.n	8003e04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de4:	f7fe fb4c 	bl	8002480 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d908      	bls.n	8003e04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e146      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
 8003df6:	bf00      	nop
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	42420000 	.word	0x42420000
 8003e00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e04:	4b92      	ldr	r3, [pc, #584]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1e9      	bne.n	8003de4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80a6 	beq.w	8003f6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e22:	4b8b      	ldr	r3, [pc, #556]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10d      	bne.n	8003e4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e2e:	4b88      	ldr	r3, [pc, #544]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	4a87      	ldr	r2, [pc, #540]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e38:	61d3      	str	r3, [r2, #28]
 8003e3a:	4b85      	ldr	r3, [pc, #532]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	69db      	ldr	r3, [r3, #28]
 8003e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e46:	2301      	movs	r3, #1
 8003e48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4a:	4b82      	ldr	r3, [pc, #520]	@ (8004054 <HAL_RCC_OscConfig+0x4c8>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d118      	bne.n	8003e88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e56:	4b7f      	ldr	r3, [pc, #508]	@ (8004054 <HAL_RCC_OscConfig+0x4c8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a7e      	ldr	r2, [pc, #504]	@ (8004054 <HAL_RCC_OscConfig+0x4c8>)
 8003e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e62:	f7fe fb0d 	bl	8002480 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e6a:	f7fe fb09 	bl	8002480 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b64      	cmp	r3, #100	@ 0x64
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e103      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e7c:	4b75      	ldr	r3, [pc, #468]	@ (8004054 <HAL_RCC_OscConfig+0x4c8>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d106      	bne.n	8003e9e <HAL_RCC_OscConfig+0x312>
 8003e90:	4b6f      	ldr	r3, [pc, #444]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	4a6e      	ldr	r2, [pc, #440]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	6213      	str	r3, [r2, #32]
 8003e9c:	e02d      	b.n	8003efa <HAL_RCC_OscConfig+0x36e>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10c      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x334>
 8003ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	4a69      	ldr	r2, [pc, #420]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	f023 0301 	bic.w	r3, r3, #1
 8003eb0:	6213      	str	r3, [r2, #32]
 8003eb2:	4b67      	ldr	r3, [pc, #412]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	4a66      	ldr	r2, [pc, #408]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	f023 0304 	bic.w	r3, r3, #4
 8003ebc:	6213      	str	r3, [r2, #32]
 8003ebe:	e01c      	b.n	8003efa <HAL_RCC_OscConfig+0x36e>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	2b05      	cmp	r3, #5
 8003ec6:	d10c      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x356>
 8003ec8:	4b61      	ldr	r3, [pc, #388]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	4a60      	ldr	r2, [pc, #384]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ece:	f043 0304 	orr.w	r3, r3, #4
 8003ed2:	6213      	str	r3, [r2, #32]
 8003ed4:	4b5e      	ldr	r3, [pc, #376]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	4a5d      	ldr	r2, [pc, #372]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6213      	str	r3, [r2, #32]
 8003ee0:	e00b      	b.n	8003efa <HAL_RCC_OscConfig+0x36e>
 8003ee2:	4b5b      	ldr	r3, [pc, #364]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
 8003ee6:	4a5a      	ldr	r2, [pc, #360]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ee8:	f023 0301 	bic.w	r3, r3, #1
 8003eec:	6213      	str	r3, [r2, #32]
 8003eee:	4b58      	ldr	r3, [pc, #352]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	4a57      	ldr	r2, [pc, #348]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003ef4:	f023 0304 	bic.w	r3, r3, #4
 8003ef8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d015      	beq.n	8003f2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f02:	f7fe fabd 	bl	8002480 <HAL_GetTick>
 8003f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f08:	e00a      	b.n	8003f20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f0a:	f7fe fab9 	bl	8002480 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e0b1      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f20:	4b4b      	ldr	r3, [pc, #300]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d0ee      	beq.n	8003f0a <HAL_RCC_OscConfig+0x37e>
 8003f2c:	e014      	b.n	8003f58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f2e:	f7fe faa7 	bl	8002480 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f34:	e00a      	b.n	8003f4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f36:	f7fe faa3 	bl	8002480 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e09b      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f4c:	4b40      	ldr	r3, [pc, #256]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1ee      	bne.n	8003f36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f58:	7dfb      	ldrb	r3, [r7, #23]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d105      	bne.n	8003f6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f5e:	4b3c      	ldr	r3, [pc, #240]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003f60:	69db      	ldr	r3, [r3, #28]
 8003f62:	4a3b      	ldr	r2, [pc, #236]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003f64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f68:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 8087 	beq.w	8004082 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f74:	4b36      	ldr	r3, [pc, #216]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 030c 	and.w	r3, r3, #12
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d061      	beq.n	8004044 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	69db      	ldr	r3, [r3, #28]
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d146      	bne.n	8004016 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f88:	4b33      	ldr	r3, [pc, #204]	@ (8004058 <HAL_RCC_OscConfig+0x4cc>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8e:	f7fe fa77 	bl	8002480 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f94:	e008      	b.n	8003fa8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f96:	f7fe fa73 	bl	8002480 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e06d      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa8:	4b29      	ldr	r3, [pc, #164]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1f0      	bne.n	8003f96 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fbc:	d108      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fbe:	4b24      	ldr	r3, [pc, #144]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	4921      	ldr	r1, [pc, #132]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a19      	ldr	r1, [r3, #32]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	491b      	ldr	r1, [pc, #108]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8004058 <HAL_RCC_OscConfig+0x4cc>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fee:	f7fe fa47 	bl	8002480 <HAL_GetTick>
 8003ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff6:	f7fe fa43 	bl	8002480 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e03d      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004008:	4b11      	ldr	r3, [pc, #68]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x46a>
 8004014:	e035      	b.n	8004082 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004016:	4b10      	ldr	r3, [pc, #64]	@ (8004058 <HAL_RCC_OscConfig+0x4cc>)
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800401c:	f7fe fa30 	bl	8002480 <HAL_GetTick>
 8004020:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004022:	e008      	b.n	8004036 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004024:	f7fe fa2c 	bl	8002480 <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e026      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004036:	4b06      	ldr	r3, [pc, #24]	@ (8004050 <HAL_RCC_OscConfig+0x4c4>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1f0      	bne.n	8004024 <HAL_RCC_OscConfig+0x498>
 8004042:	e01e      	b.n	8004082 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d107      	bne.n	800405c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e019      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
 8004050:	40021000 	.word	0x40021000
 8004054:	40007000 	.word	0x40007000
 8004058:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800405c:	4b0b      	ldr	r3, [pc, #44]	@ (800408c <HAL_RCC_OscConfig+0x500>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	429a      	cmp	r2, r3
 800406e:	d106      	bne.n	800407e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800407a:	429a      	cmp	r2, r3
 800407c:	d001      	beq.n	8004082 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e000      	b.n	8004084 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3718      	adds	r7, #24
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40021000 	.word	0x40021000

08004090 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e0d0      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040a4:	4b6a      	ldr	r3, [pc, #424]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0307 	and.w	r3, r3, #7
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d910      	bls.n	80040d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040b2:	4b67      	ldr	r3, [pc, #412]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f023 0207 	bic.w	r2, r3, #7
 80040ba:	4965      	ldr	r1, [pc, #404]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	4313      	orrs	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040c2:	4b63      	ldr	r3, [pc, #396]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0307 	and.w	r3, r3, #7
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e0b8      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d020      	beq.n	8004122 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040ec:	4b59      	ldr	r3, [pc, #356]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	4a58      	ldr	r2, [pc, #352]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 80040f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0308 	and.w	r3, r3, #8
 8004100:	2b00      	cmp	r3, #0
 8004102:	d005      	beq.n	8004110 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004104:	4b53      	ldr	r3, [pc, #332]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	4a52      	ldr	r2, [pc, #328]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 800410a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800410e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004110:	4b50      	ldr	r3, [pc, #320]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	494d      	ldr	r1, [pc, #308]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 800411e:	4313      	orrs	r3, r2
 8004120:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	d040      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d107      	bne.n	8004146 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004136:	4b47      	ldr	r3, [pc, #284]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d115      	bne.n	800416e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e07f      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d107      	bne.n	800415e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800414e:	4b41      	ldr	r3, [pc, #260]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d109      	bne.n	800416e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e073      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800415e:	4b3d      	ldr	r3, [pc, #244]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e06b      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800416e:	4b39      	ldr	r3, [pc, #228]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f023 0203 	bic.w	r2, r3, #3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4936      	ldr	r1, [pc, #216]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	4313      	orrs	r3, r2
 800417e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004180:	f7fe f97e 	bl	8002480 <HAL_GetTick>
 8004184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004186:	e00a      	b.n	800419e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004188:	f7fe f97a 	bl	8002480 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d901      	bls.n	800419e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e053      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800419e:	4b2d      	ldr	r3, [pc, #180]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f003 020c 	and.w	r2, r3, #12
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d1eb      	bne.n	8004188 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041b0:	4b27      	ldr	r3, [pc, #156]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d210      	bcs.n	80041e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041be:	4b24      	ldr	r3, [pc, #144]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f023 0207 	bic.w	r2, r3, #7
 80041c6:	4922      	ldr	r1, [pc, #136]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ce:	4b20      	ldr	r3, [pc, #128]	@ (8004250 <HAL_RCC_ClockConfig+0x1c0>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0307 	and.w	r3, r3, #7
 80041d6:	683a      	ldr	r2, [r7, #0]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e032      	b.n	8004246 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0304 	and.w	r3, r3, #4
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d008      	beq.n	80041fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041ec:	4b19      	ldr	r3, [pc, #100]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	4916      	ldr	r1, [pc, #88]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d009      	beq.n	800421e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800420a:	4b12      	ldr	r3, [pc, #72]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	490e      	ldr	r1, [pc, #56]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 800421a:	4313      	orrs	r3, r2
 800421c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800421e:	f000 f821 	bl	8004264 <HAL_RCC_GetSysClockFreq>
 8004222:	4602      	mov	r2, r0
 8004224:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <HAL_RCC_ClockConfig+0x1c4>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	091b      	lsrs	r3, r3, #4
 800422a:	f003 030f 	and.w	r3, r3, #15
 800422e:	490a      	ldr	r1, [pc, #40]	@ (8004258 <HAL_RCC_ClockConfig+0x1c8>)
 8004230:	5ccb      	ldrb	r3, [r1, r3]
 8004232:	fa22 f303 	lsr.w	r3, r2, r3
 8004236:	4a09      	ldr	r2, [pc, #36]	@ (800425c <HAL_RCC_ClockConfig+0x1cc>)
 8004238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800423a:	4b09      	ldr	r3, [pc, #36]	@ (8004260 <HAL_RCC_ClockConfig+0x1d0>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4618      	mov	r0, r3
 8004240:	f7fd ff68 	bl	8002114 <HAL_InitTick>

  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40022000 	.word	0x40022000
 8004254:	40021000 	.word	0x40021000
 8004258:	0800aecc 	.word	0x0800aecc
 800425c:	20000000 	.word	0x20000000
 8004260:	20000004 	.word	0x20000004

08004264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004264:	b480      	push	{r7}
 8004266:	b087      	sub	sp, #28
 8004268:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	2300      	movs	r3, #0
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	2300      	movs	r3, #0
 8004278:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800427e:	4b1e      	ldr	r3, [pc, #120]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f003 030c 	and.w	r3, r3, #12
 800428a:	2b04      	cmp	r3, #4
 800428c:	d002      	beq.n	8004294 <HAL_RCC_GetSysClockFreq+0x30>
 800428e:	2b08      	cmp	r3, #8
 8004290:	d003      	beq.n	800429a <HAL_RCC_GetSysClockFreq+0x36>
 8004292:	e027      	b.n	80042e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004294:	4b19      	ldr	r3, [pc, #100]	@ (80042fc <HAL_RCC_GetSysClockFreq+0x98>)
 8004296:	613b      	str	r3, [r7, #16]
      break;
 8004298:	e027      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	0c9b      	lsrs	r3, r3, #18
 800429e:	f003 030f 	and.w	r3, r3, #15
 80042a2:	4a17      	ldr	r2, [pc, #92]	@ (8004300 <HAL_RCC_GetSysClockFreq+0x9c>)
 80042a4:	5cd3      	ldrb	r3, [r2, r3]
 80042a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d010      	beq.n	80042d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042b2:	4b11      	ldr	r3, [pc, #68]	@ (80042f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	0c5b      	lsrs	r3, r3, #17
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	4a11      	ldr	r2, [pc, #68]	@ (8004304 <HAL_RCC_GetSysClockFreq+0xa0>)
 80042be:	5cd3      	ldrb	r3, [r2, r3]
 80042c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a0d      	ldr	r2, [pc, #52]	@ (80042fc <HAL_RCC_GetSysClockFreq+0x98>)
 80042c6:	fb03 f202 	mul.w	r2, r3, r2
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e004      	b.n	80042de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a0c      	ldr	r2, [pc, #48]	@ (8004308 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042d8:	fb02 f303 	mul.w	r3, r2, r3
 80042dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	613b      	str	r3, [r7, #16]
      break;
 80042e2:	e002      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <HAL_RCC_GetSysClockFreq+0x98>)
 80042e6:	613b      	str	r3, [r7, #16]
      break;
 80042e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042ea:	693b      	ldr	r3, [r7, #16]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	371c      	adds	r7, #28
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bc80      	pop	{r7}
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40021000 	.word	0x40021000
 80042fc:	007a1200 	.word	0x007a1200
 8004300:	0800aee4 	.word	0x0800aee4
 8004304:	0800aef4 	.word	0x0800aef4
 8004308:	003d0900 	.word	0x003d0900

0800430c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004310:	4b02      	ldr	r3, [pc, #8]	@ (800431c <HAL_RCC_GetHCLKFreq+0x10>)
 8004312:	681b      	ldr	r3, [r3, #0]
}
 8004314:	4618      	mov	r0, r3
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr
 800431c:	20000000 	.word	0x20000000

08004320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004324:	f7ff fff2 	bl	800430c <HAL_RCC_GetHCLKFreq>
 8004328:	4602      	mov	r2, r0
 800432a:	4b05      	ldr	r3, [pc, #20]	@ (8004340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	0a1b      	lsrs	r3, r3, #8
 8004330:	f003 0307 	and.w	r3, r3, #7
 8004334:	4903      	ldr	r1, [pc, #12]	@ (8004344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004336:	5ccb      	ldrb	r3, [r1, r3]
 8004338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800433c:	4618      	mov	r0, r3
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40021000 	.word	0x40021000
 8004344:	0800aedc 	.word	0x0800aedc

08004348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800434c:	f7ff ffde 	bl	800430c <HAL_RCC_GetHCLKFreq>
 8004350:	4602      	mov	r2, r0
 8004352:	4b05      	ldr	r3, [pc, #20]	@ (8004368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	0adb      	lsrs	r3, r3, #11
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	4903      	ldr	r1, [pc, #12]	@ (800436c <HAL_RCC_GetPCLK2Freq+0x24>)
 800435e:	5ccb      	ldrb	r3, [r1, r3]
 8004360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004364:	4618      	mov	r0, r3
 8004366:	bd80      	pop	{r7, pc}
 8004368:	40021000 	.word	0x40021000
 800436c:	0800aedc 	.word	0x0800aedc

08004370 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	220f      	movs	r2, #15
 800437e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004380:	4b11      	ldr	r3, [pc, #68]	@ (80043c8 <HAL_RCC_GetClockConfig+0x58>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 0203 	and.w	r2, r3, #3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800438c:	4b0e      	ldr	r3, [pc, #56]	@ (80043c8 <HAL_RCC_GetClockConfig+0x58>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004398:	4b0b      	ldr	r3, [pc, #44]	@ (80043c8 <HAL_RCC_GetClockConfig+0x58>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80043a4:	4b08      	ldr	r3, [pc, #32]	@ (80043c8 <HAL_RCC_GetClockConfig+0x58>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	08db      	lsrs	r3, r3, #3
 80043aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80043b2:	4b06      	ldr	r3, [pc, #24]	@ (80043cc <HAL_RCC_GetClockConfig+0x5c>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0207 	and.w	r2, r3, #7
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80043be:	bf00      	nop
 80043c0:	370c      	adds	r7, #12
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr
 80043c8:	40021000 	.word	0x40021000
 80043cc:	40022000 	.word	0x40022000

080043d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004404 <RCC_Delay+0x34>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004408 <RCC_Delay+0x38>)
 80043de:	fba2 2303 	umull	r2, r3, r2, r3
 80043e2:	0a5b      	lsrs	r3, r3, #9
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	fb02 f303 	mul.w	r3, r2, r3
 80043ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043ec:	bf00      	nop
  }
  while (Delay --);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	1e5a      	subs	r2, r3, #1
 80043f2:	60fa      	str	r2, [r7, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1f9      	bne.n	80043ec <RCC_Delay+0x1c>
}
 80043f8:	bf00      	nop
 80043fa:	bf00      	nop
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr
 8004404:	20000000 	.word	0x20000000
 8004408:	10624dd3 	.word	0x10624dd3

0800440c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	2300      	movs	r3, #0
 800441a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b00      	cmp	r3, #0
 8004426:	d07d      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004428:	2300      	movs	r3, #0
 800442a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442c:	4b4f      	ldr	r3, [pc, #316]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10d      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004438:	4b4c      	ldr	r3, [pc, #304]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	4a4b      	ldr	r2, [pc, #300]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800443e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004442:	61d3      	str	r3, [r2, #28]
 8004444:	4b49      	ldr	r3, [pc, #292]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004446:	69db      	ldr	r3, [r3, #28]
 8004448:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800444c:	60bb      	str	r3, [r7, #8]
 800444e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004450:	2301      	movs	r3, #1
 8004452:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004454:	4b46      	ldr	r3, [pc, #280]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d118      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004460:	4b43      	ldr	r3, [pc, #268]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a42      	ldr	r2, [pc, #264]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004466:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800446a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800446c:	f7fe f808 	bl	8002480 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004472:	e008      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004474:	f7fe f804 	bl	8002480 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b64      	cmp	r3, #100	@ 0x64
 8004480:	d901      	bls.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e06d      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004486:	4b3a      	ldr	r3, [pc, #232]	@ (8004570 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004492:	4b36      	ldr	r3, [pc, #216]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d02e      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d027      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044b0:	4b2e      	ldr	r3, [pc, #184]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044ba:	4b2e      	ldr	r3, [pc, #184]	@ (8004574 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80044bc:	2201      	movs	r2, #1
 80044be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004574 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80044c6:	4a29      	ldr	r2, [pc, #164]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d014      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d6:	f7fd ffd3 	bl	8002480 <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044dc:	e00a      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044de:	f7fd ffcf 	bl	8002480 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e036      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044f4:	4b1d      	ldr	r3, [pc, #116]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d0ee      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004500:	4b1a      	ldr	r3, [pc, #104]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	4917      	ldr	r1, [pc, #92]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800450e:	4313      	orrs	r3, r2
 8004510:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004512:	7dfb      	ldrb	r3, [r7, #23]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d105      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004518:	4b14      	ldr	r3, [pc, #80]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	4a13      	ldr	r2, [pc, #76]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800451e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004522:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d008      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004530:	4b0e      	ldr	r3, [pc, #56]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	490b      	ldr	r1, [pc, #44]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800453e:	4313      	orrs	r3, r2
 8004540:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	2b00      	cmp	r3, #0
 800454c:	d008      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800454e:	4b07      	ldr	r3, [pc, #28]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	4904      	ldr	r1, [pc, #16]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800455c:	4313      	orrs	r3, r2
 800455e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	40021000 	.word	0x40021000
 8004570:	40007000 	.word	0x40007000
 8004574:	42420440 	.word	0x42420440

08004578 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	2300      	movs	r3, #0
 8004586:	61fb      	str	r3, [r7, #28]
 8004588:	2300      	movs	r3, #0
 800458a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	2300      	movs	r3, #0
 8004592:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2b10      	cmp	r3, #16
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2b10      	cmp	r3, #16
 800459e:	f200 808a 	bhi.w	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d045      	beq.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d075      	beq.n	800469a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80045ae:	e082      	b.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80045b0:	4b46      	ldr	r3, [pc, #280]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80045b6:	4b45      	ldr	r3, [pc, #276]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d07b      	beq.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	0c9b      	lsrs	r3, r3, #18
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	4a41      	ldr	r2, [pc, #260]	@ (80046d0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80045cc:	5cd3      	ldrb	r3, [r2, r3]
 80045ce:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d015      	beq.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045da:	4b3c      	ldr	r3, [pc, #240]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	0c5b      	lsrs	r3, r3, #17
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	4a3b      	ldr	r2, [pc, #236]	@ (80046d4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80045e6:	5cd3      	ldrb	r3, [r2, r3]
 80045e8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00d      	beq.n	8004610 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80045f4:	4a38      	ldr	r2, [pc, #224]	@ (80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	fb02 f303 	mul.w	r3, r2, r3
 8004602:	61fb      	str	r3, [r7, #28]
 8004604:	e004      	b.n	8004610 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	4a34      	ldr	r2, [pc, #208]	@ (80046dc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800460a:	fb02 f303 	mul.w	r3, r2, r3
 800460e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004610:	4b2e      	ldr	r3, [pc, #184]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004618:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800461c:	d102      	bne.n	8004624 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	61bb      	str	r3, [r7, #24]
      break;
 8004622:	e04a      	b.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	4a2d      	ldr	r2, [pc, #180]	@ (80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800462a:	fba2 2303 	umull	r2, r3, r2, r3
 800462e:	085b      	lsrs	r3, r3, #1
 8004630:	61bb      	str	r3, [r7, #24]
      break;
 8004632:	e042      	b.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004634:	4b25      	ldr	r3, [pc, #148]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004644:	d108      	bne.n	8004658 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d003      	beq.n	8004658 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004650:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004654:	61bb      	str	r3, [r7, #24]
 8004656:	e01f      	b.n	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800465e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004662:	d109      	bne.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004664:	4b19      	ldr	r3, [pc, #100]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004670:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004674:	61bb      	str	r3, [r7, #24]
 8004676:	e00f      	b.n	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800467e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004682:	d11c      	bne.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004684:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d016      	beq.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004690:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004694:	61bb      	str	r3, [r7, #24]
      break;
 8004696:	e012      	b.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004698:	e011      	b.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800469a:	f7ff fe55 	bl	8004348 <HAL_RCC_GetPCLK2Freq>
 800469e:	4602      	mov	r2, r0
 80046a0:	4b0a      	ldr	r3, [pc, #40]	@ (80046cc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	0b9b      	lsrs	r3, r3, #14
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	3301      	adds	r3, #1
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b2:	61bb      	str	r3, [r7, #24]
      break;
 80046b4:	e004      	b.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80046b6:	bf00      	nop
 80046b8:	e002      	b.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80046ba:	bf00      	nop
 80046bc:	e000      	b.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80046be:	bf00      	nop
    }
  }
  return (frequency);
 80046c0:	69bb      	ldr	r3, [r7, #24]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3720      	adds	r7, #32
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40021000 	.word	0x40021000
 80046d0:	0800aef8 	.word	0x0800aef8
 80046d4:	0800af08 	.word	0x0800af08
 80046d8:	007a1200 	.word	0x007a1200
 80046dc:	003d0900 	.word	0x003d0900
 80046e0:	aaaaaaab 	.word	0xaaaaaaab

080046e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e041      	b.n	800477a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d106      	bne.n	8004710 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fd fc92 	bl	8002034 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2202      	movs	r2, #2
 8004714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3304      	adds	r3, #4
 8004720:	4619      	mov	r1, r3
 8004722:	4610      	mov	r0, r2
 8004724:	f000 fa5c 	bl	8004be0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004792:	b2db      	uxtb	r3, r3
 8004794:	2b01      	cmp	r3, #1
 8004796:	d001      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e03a      	b.n	8004812 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68da      	ldr	r2, [r3, #12]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0201 	orr.w	r2, r2, #1
 80047b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a18      	ldr	r2, [pc, #96]	@ (800481c <HAL_TIM_Base_Start_IT+0x98>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d00e      	beq.n	80047dc <HAL_TIM_Base_Start_IT+0x58>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c6:	d009      	beq.n	80047dc <HAL_TIM_Base_Start_IT+0x58>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a14      	ldr	r2, [pc, #80]	@ (8004820 <HAL_TIM_Base_Start_IT+0x9c>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d004      	beq.n	80047dc <HAL_TIM_Base_Start_IT+0x58>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a13      	ldr	r2, [pc, #76]	@ (8004824 <HAL_TIM_Base_Start_IT+0xa0>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d111      	bne.n	8004800 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2b06      	cmp	r3, #6
 80047ec:	d010      	beq.n	8004810 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0201 	orr.w	r2, r2, #1
 80047fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047fe:	e007      	b.n	8004810 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0201 	orr.w	r2, r2, #1
 800480e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3714      	adds	r7, #20
 8004816:	46bd      	mov	sp, r7
 8004818:	bc80      	pop	{r7}
 800481a:	4770      	bx	lr
 800481c:	40012c00 	.word	0x40012c00
 8004820:	40000400 	.word	0x40000400
 8004824:	40000800 	.word	0x40000800

08004828 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
 8004836:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d020      	beq.n	800488c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b00      	cmp	r3, #0
 8004852:	d01b      	beq.n	800488c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f06f 0202 	mvn.w	r2, #2
 800485c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	f003 0303 	and.w	r3, r3, #3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f998 	bl	8004ba8 <HAL_TIM_IC_CaptureCallback>
 8004878:	e005      	b.n	8004886 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f98b 	bl	8004b96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f99a 	bl	8004bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f003 0304 	and.w	r3, r3, #4
 8004892:	2b00      	cmp	r3, #0
 8004894:	d020      	beq.n	80048d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f003 0304 	and.w	r3, r3, #4
 800489c:	2b00      	cmp	r3, #0
 800489e:	d01b      	beq.n	80048d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0204 	mvn.w	r2, #4
 80048a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2202      	movs	r2, #2
 80048ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f972 	bl	8004ba8 <HAL_TIM_IC_CaptureCallback>
 80048c4:	e005      	b.n	80048d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f965 	bl	8004b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f974 	bl	8004bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f003 0308 	and.w	r3, r3, #8
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d020      	beq.n	8004924 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01b      	beq.n	8004924 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f06f 0208 	mvn.w	r2, #8
 80048f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2204      	movs	r2, #4
 80048fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f003 0303 	and.w	r3, r3, #3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f94c 	bl	8004ba8 <HAL_TIM_IC_CaptureCallback>
 8004910:	e005      	b.n	800491e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f93f 	bl	8004b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f94e 	bl	8004bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f003 0310 	and.w	r3, r3, #16
 800492a:	2b00      	cmp	r3, #0
 800492c:	d020      	beq.n	8004970 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f003 0310 	and.w	r3, r3, #16
 8004934:	2b00      	cmp	r3, #0
 8004936:	d01b      	beq.n	8004970 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f06f 0210 	mvn.w	r2, #16
 8004940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2208      	movs	r2, #8
 8004946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	69db      	ldr	r3, [r3, #28]
 800494e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004952:	2b00      	cmp	r3, #0
 8004954:	d003      	beq.n	800495e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f000 f926 	bl	8004ba8 <HAL_TIM_IC_CaptureCallback>
 800495c:	e005      	b.n	800496a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f919 	bl	8004b96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f928 	bl	8004bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00c      	beq.n	8004994 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	2b00      	cmp	r3, #0
 8004982:	d007      	beq.n	8004994 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f06f 0201 	mvn.w	r2, #1
 800498c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f7fd fa5c 	bl	8001e4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00c      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d007      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80049b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 fa7f 	bl	8004eb6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00c      	beq.n	80049dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f8f8 	bl	8004bcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00c      	beq.n	8004a00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0220 	mvn.w	r2, #32
 80049f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 fa52 	bl	8004ea4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a00:	bf00      	nop
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a12:	2300      	movs	r3, #0
 8004a14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_TIM_ConfigClockSource+0x1c>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e0b4      	b.n	8004b8e <HAL_TIM_ConfigClockSource+0x186>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a5c:	d03e      	beq.n	8004adc <HAL_TIM_ConfigClockSource+0xd4>
 8004a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a62:	f200 8087 	bhi.w	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a6a:	f000 8086 	beq.w	8004b7a <HAL_TIM_ConfigClockSource+0x172>
 8004a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a72:	d87f      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a74:	2b70      	cmp	r3, #112	@ 0x70
 8004a76:	d01a      	beq.n	8004aae <HAL_TIM_ConfigClockSource+0xa6>
 8004a78:	2b70      	cmp	r3, #112	@ 0x70
 8004a7a:	d87b      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a7c:	2b60      	cmp	r3, #96	@ 0x60
 8004a7e:	d050      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x11a>
 8004a80:	2b60      	cmp	r3, #96	@ 0x60
 8004a82:	d877      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a84:	2b50      	cmp	r3, #80	@ 0x50
 8004a86:	d03c      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0xfa>
 8004a88:	2b50      	cmp	r3, #80	@ 0x50
 8004a8a:	d873      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a8c:	2b40      	cmp	r3, #64	@ 0x40
 8004a8e:	d058      	beq.n	8004b42 <HAL_TIM_ConfigClockSource+0x13a>
 8004a90:	2b40      	cmp	r3, #64	@ 0x40
 8004a92:	d86f      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a94:	2b30      	cmp	r3, #48	@ 0x30
 8004a96:	d064      	beq.n	8004b62 <HAL_TIM_ConfigClockSource+0x15a>
 8004a98:	2b30      	cmp	r3, #48	@ 0x30
 8004a9a:	d86b      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004a9c:	2b20      	cmp	r3, #32
 8004a9e:	d060      	beq.n	8004b62 <HAL_TIM_ConfigClockSource+0x15a>
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d867      	bhi.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d05c      	beq.n	8004b62 <HAL_TIM_ConfigClockSource+0x15a>
 8004aa8:	2b10      	cmp	r3, #16
 8004aaa:	d05a      	beq.n	8004b62 <HAL_TIM_ConfigClockSource+0x15a>
 8004aac:	e062      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004abe:	f000 f974 	bl	8004daa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ad0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	609a      	str	r2, [r3, #8]
      break;
 8004ada:	e04f      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aec:	f000 f95d 	bl	8004daa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004afe:	609a      	str	r2, [r3, #8]
      break;
 8004b00:	e03c      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f000 f8d4 	bl	8004cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2150      	movs	r1, #80	@ 0x50
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 f92b 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b20:	e02c      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f000 f8f2 	bl	8004d18 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2160      	movs	r1, #96	@ 0x60
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f91b 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b40:	e01c      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b4e:	461a      	mov	r2, r3
 8004b50:	f000 f8b4 	bl	8004cbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2140      	movs	r1, #64	@ 0x40
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 f90b 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b60:	e00c      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	f000 f902 	bl	8004d76 <TIM_ITRx_SetConfig>
      break;
 8004b72:	e003      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	73fb      	strb	r3, [r7, #15]
      break;
 8004b78:	e000      	b.n	8004b7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b083      	sub	sp, #12
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bc80      	pop	{r7}
 8004bb8:	4770      	bx	lr

08004bba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bc80      	pop	{r7}
 8004bca:	4770      	bx	lr

08004bcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr
	...

08004be0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	4a2f      	ldr	r2, [pc, #188]	@ (8004cb0 <TIM_Base_SetConfig+0xd0>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d00b      	beq.n	8004c10 <TIM_Base_SetConfig+0x30>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bfe:	d007      	beq.n	8004c10 <TIM_Base_SetConfig+0x30>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a2c      	ldr	r2, [pc, #176]	@ (8004cb4 <TIM_Base_SetConfig+0xd4>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d003      	beq.n	8004c10 <TIM_Base_SetConfig+0x30>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a2b      	ldr	r2, [pc, #172]	@ (8004cb8 <TIM_Base_SetConfig+0xd8>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d108      	bne.n	8004c22 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a22      	ldr	r2, [pc, #136]	@ (8004cb0 <TIM_Base_SetConfig+0xd0>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d00b      	beq.n	8004c42 <TIM_Base_SetConfig+0x62>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c30:	d007      	beq.n	8004c42 <TIM_Base_SetConfig+0x62>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a1f      	ldr	r2, [pc, #124]	@ (8004cb4 <TIM_Base_SetConfig+0xd4>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d003      	beq.n	8004c42 <TIM_Base_SetConfig+0x62>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a1e      	ldr	r2, [pc, #120]	@ (8004cb8 <TIM_Base_SetConfig+0xd8>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d108      	bne.n	8004c54 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb0 <TIM_Base_SetConfig+0xd0>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d103      	bne.n	8004c88 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	691a      	ldr	r2, [r3, #16]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d005      	beq.n	8004ca6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	f023 0201 	bic.w	r2, r3, #1
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	611a      	str	r2, [r3, #16]
  }
}
 8004ca6:	bf00      	nop
 8004ca8:	3714      	adds	r7, #20
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bc80      	pop	{r7}
 8004cae:	4770      	bx	lr
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40000400 	.word	0x40000400
 8004cb8:	40000800 	.word	0x40000800

08004cbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	f023 0201 	bic.w	r2, r3, #1
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	011b      	lsls	r3, r3, #4
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f023 030a 	bic.w	r3, r3, #10
 8004cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	621a      	str	r2, [r3, #32]
}
 8004d0e:	bf00      	nop
 8004d10:	371c      	adds	r7, #28
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc80      	pop	{r7}
 8004d16:	4770      	bx	lr

08004d18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	f023 0210 	bic.w	r2, r3, #16
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	031b      	lsls	r3, r3, #12
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d54:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	621a      	str	r2, [r3, #32]
}
 8004d6c:	bf00      	nop
 8004d6e:	371c      	adds	r7, #28
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	4770      	bx	lr

08004d76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b085      	sub	sp, #20
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
 8004d7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f043 0307 	orr.w	r3, r3, #7
 8004d98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	609a      	str	r2, [r3, #8]
}
 8004da0:	bf00      	nop
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr

08004daa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b087      	sub	sp, #28
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	60b9      	str	r1, [r7, #8]
 8004db4:	607a      	str	r2, [r7, #4]
 8004db6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	021a      	lsls	r2, r3, #8
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	609a      	str	r2, [r3, #8]
}
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr

08004de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e046      	b.n	8004e8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a16      	ldr	r2, [pc, #88]	@ (8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d00e      	beq.n	8004e62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e4c:	d009      	beq.n	8004e62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a12      	ldr	r2, [pc, #72]	@ (8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d004      	beq.n	8004e62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a10      	ldr	r2, [pc, #64]	@ (8004ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d10c      	bne.n	8004e7c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	68ba      	ldr	r2, [r7, #8]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3714      	adds	r7, #20
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr
 8004e98:	40012c00 	.word	0x40012c00
 8004e9c:	40000400 	.word	0x40000400
 8004ea0:	40000800 	.word	0x40000800

08004ea4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bc80      	pop	{r7}
 8004eb4:	4770      	bx	lr

08004eb6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b083      	sub	sp, #12
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bc80      	pop	{r7}
 8004ec6:	4770      	bx	lr

08004ec8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e042      	b.n	8004f60 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d106      	bne.n	8004ef4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7fd f8c4 	bl	800207c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2224      	movs	r2, #36	@ 0x24
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68da      	ldr	r2, [r3, #12]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f0c:	6878      	ldr	r0, [r7, #4]
 8004f0e:	f000 f971 	bl	80051f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695a      	ldr	r2, [r3, #20]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2220      	movs	r2, #32
 8004f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b08a      	sub	sp, #40	@ 0x28
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	4613      	mov	r3, r2
 8004f76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b20      	cmp	r3, #32
 8004f86:	d175      	bne.n	8005074 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d002      	beq.n	8004f94 <HAL_UART_Transmit+0x2c>
 8004f8e:	88fb      	ldrh	r3, [r7, #6]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e06e      	b.n	8005076 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2221      	movs	r2, #33	@ 0x21
 8004fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fa6:	f7fd fa6b 	bl	8002480 <HAL_GetTick>
 8004faa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	88fa      	ldrh	r2, [r7, #6]
 8004fb0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	88fa      	ldrh	r2, [r7, #6]
 8004fb6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fc0:	d108      	bne.n	8004fd4 <HAL_UART_Transmit+0x6c>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d104      	bne.n	8004fd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	61bb      	str	r3, [r7, #24]
 8004fd2:	e003      	b.n	8004fdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fdc:	e02e      	b.n	800503c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	9300      	str	r3, [sp, #0]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	2180      	movs	r1, #128	@ 0x80
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 f848 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e03a      	b.n	8005076 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10b      	bne.n	800501e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	461a      	mov	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005014:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	3302      	adds	r3, #2
 800501a:	61bb      	str	r3, [r7, #24]
 800501c:	e007      	b.n	800502e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	781a      	ldrb	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	3301      	adds	r3, #1
 800502c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005040:	b29b      	uxth	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1cb      	bne.n	8004fde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2200      	movs	r2, #0
 800504e:	2140      	movs	r1, #64	@ 0x40
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 f814 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d005      	beq.n	8005068 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2220      	movs	r2, #32
 8005060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e006      	b.n	8005076 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005070:	2300      	movs	r3, #0
 8005072:	e000      	b.n	8005076 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005074:	2302      	movs	r3, #2
  }
}
 8005076:	4618      	mov	r0, r3
 8005078:	3720      	adds	r7, #32
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b086      	sub	sp, #24
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	603b      	str	r3, [r7, #0]
 800508a:	4613      	mov	r3, r2
 800508c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800508e:	e03b      	b.n	8005108 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005090:	6a3b      	ldr	r3, [r7, #32]
 8005092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005096:	d037      	beq.n	8005108 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005098:	f7fd f9f2 	bl	8002480 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	6a3a      	ldr	r2, [r7, #32]
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d302      	bcc.n	80050ae <UART_WaitOnFlagUntilTimeout+0x30>
 80050a8:	6a3b      	ldr	r3, [r7, #32]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e03a      	b.n	8005128 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f003 0304 	and.w	r3, r3, #4
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d023      	beq.n	8005108 <UART_WaitOnFlagUntilTimeout+0x8a>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2b80      	cmp	r3, #128	@ 0x80
 80050c4:	d020      	beq.n	8005108 <UART_WaitOnFlagUntilTimeout+0x8a>
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	2b40      	cmp	r3, #64	@ 0x40
 80050ca:	d01d      	beq.n	8005108 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0308 	and.w	r3, r3, #8
 80050d6:	2b08      	cmp	r3, #8
 80050d8:	d116      	bne.n	8005108 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80050da:	2300      	movs	r3, #0
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	617b      	str	r3, [r7, #20]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	617b      	str	r3, [r7, #20]
 80050ee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f000 f81d 	bl	8005130 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2208      	movs	r2, #8
 80050fa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e00f      	b.n	8005128 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	4013      	ands	r3, r2
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	429a      	cmp	r2, r3
 8005116:	bf0c      	ite	eq
 8005118:	2301      	moveq	r3, #1
 800511a:	2300      	movne	r3, #0
 800511c:	b2db      	uxtb	r3, r3
 800511e:	461a      	mov	r2, r3
 8005120:	79fb      	ldrb	r3, [r7, #7]
 8005122:	429a      	cmp	r2, r3
 8005124:	d0b4      	beq.n	8005090 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3718      	adds	r7, #24
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005130:	b480      	push	{r7}
 8005132:	b095      	sub	sp, #84	@ 0x54
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	330c      	adds	r3, #12
 800513e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005142:	e853 3f00 	ldrex	r3, [r3]
 8005146:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800514e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	330c      	adds	r3, #12
 8005156:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005158:	643a      	str	r2, [r7, #64]	@ 0x40
 800515a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800515e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005160:	e841 2300 	strex	r3, r2, [r1]
 8005164:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e5      	bne.n	8005138 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	3314      	adds	r3, #20
 8005172:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005174:	6a3b      	ldr	r3, [r7, #32]
 8005176:	e853 3f00 	ldrex	r3, [r3]
 800517a:	61fb      	str	r3, [r7, #28]
   return(result);
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f023 0301 	bic.w	r3, r3, #1
 8005182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3314      	adds	r3, #20
 800518a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800518c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800518e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005194:	e841 2300 	strex	r3, r2, [r1]
 8005198:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1e5      	bne.n	800516c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d119      	bne.n	80051dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	330c      	adds	r3, #12
 80051ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	e853 3f00 	ldrex	r3, [r3]
 80051b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	f023 0310 	bic.w	r3, r3, #16
 80051be:	647b      	str	r3, [r7, #68]	@ 0x44
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	330c      	adds	r3, #12
 80051c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051c8:	61ba      	str	r2, [r7, #24]
 80051ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051cc:	6979      	ldr	r1, [r7, #20]
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	e841 2300 	strex	r3, r2, [r1]
 80051d4:	613b      	str	r3, [r7, #16]
   return(result);
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1e5      	bne.n	80051a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80051ea:	bf00      	nop
 80051ec:	3754      	adds	r7, #84	@ 0x54
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr

080051f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b084      	sub	sp, #16
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	430a      	orrs	r2, r1
 8005210:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689a      	ldr	r2, [r3, #8]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	4313      	orrs	r3, r2
 8005222:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800522e:	f023 030c 	bic.w	r3, r3, #12
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	68b9      	ldr	r1, [r7, #8]
 8005238:	430b      	orrs	r3, r1
 800523a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	695b      	ldr	r3, [r3, #20]
 8005242:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	699a      	ldr	r2, [r3, #24]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	430a      	orrs	r2, r1
 8005250:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a2c      	ldr	r2, [pc, #176]	@ (8005308 <UART_SetConfig+0x114>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d103      	bne.n	8005264 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800525c:	f7ff f874 	bl	8004348 <HAL_RCC_GetPCLK2Freq>
 8005260:	60f8      	str	r0, [r7, #12]
 8005262:	e002      	b.n	800526a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005264:	f7ff f85c 	bl	8004320 <HAL_RCC_GetPCLK1Freq>
 8005268:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	4613      	mov	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	4413      	add	r3, r2
 8005272:	009a      	lsls	r2, r3, #2
 8005274:	441a      	add	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005280:	4a22      	ldr	r2, [pc, #136]	@ (800530c <UART_SetConfig+0x118>)
 8005282:	fba2 2303 	umull	r2, r3, r2, r3
 8005286:	095b      	lsrs	r3, r3, #5
 8005288:	0119      	lsls	r1, r3, #4
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	4613      	mov	r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4413      	add	r3, r2
 8005292:	009a      	lsls	r2, r3, #2
 8005294:	441a      	add	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	fbb2 f2f3 	udiv	r2, r2, r3
 80052a0:	4b1a      	ldr	r3, [pc, #104]	@ (800530c <UART_SetConfig+0x118>)
 80052a2:	fba3 0302 	umull	r0, r3, r3, r2
 80052a6:	095b      	lsrs	r3, r3, #5
 80052a8:	2064      	movs	r0, #100	@ 0x64
 80052aa:	fb00 f303 	mul.w	r3, r0, r3
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	011b      	lsls	r3, r3, #4
 80052b2:	3332      	adds	r3, #50	@ 0x32
 80052b4:	4a15      	ldr	r2, [pc, #84]	@ (800530c <UART_SetConfig+0x118>)
 80052b6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ba:	095b      	lsrs	r3, r3, #5
 80052bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052c0:	4419      	add	r1, r3
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	4613      	mov	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4413      	add	r3, r2
 80052ca:	009a      	lsls	r2, r3, #2
 80052cc:	441a      	add	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80052d8:	4b0c      	ldr	r3, [pc, #48]	@ (800530c <UART_SetConfig+0x118>)
 80052da:	fba3 0302 	umull	r0, r3, r3, r2
 80052de:	095b      	lsrs	r3, r3, #5
 80052e0:	2064      	movs	r0, #100	@ 0x64
 80052e2:	fb00 f303 	mul.w	r3, r0, r3
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	011b      	lsls	r3, r3, #4
 80052ea:	3332      	adds	r3, #50	@ 0x32
 80052ec:	4a07      	ldr	r2, [pc, #28]	@ (800530c <UART_SetConfig+0x118>)
 80052ee:	fba2 2303 	umull	r2, r3, r2, r3
 80052f2:	095b      	lsrs	r3, r3, #5
 80052f4:	f003 020f 	and.w	r2, r3, #15
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	440a      	add	r2, r1
 80052fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005300:	bf00      	nop
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	40013800 	.word	0x40013800
 800530c:	51eb851f 	.word	0x51eb851f

08005310 <__NVIC_SetPriority>:
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	6039      	str	r1, [r7, #0]
 800531a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800531c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005320:	2b00      	cmp	r3, #0
 8005322:	db0a      	blt.n	800533a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	b2da      	uxtb	r2, r3
 8005328:	490c      	ldr	r1, [pc, #48]	@ (800535c <__NVIC_SetPriority+0x4c>)
 800532a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800532e:	0112      	lsls	r2, r2, #4
 8005330:	b2d2      	uxtb	r2, r2
 8005332:	440b      	add	r3, r1
 8005334:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005338:	e00a      	b.n	8005350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	b2da      	uxtb	r2, r3
 800533e:	4908      	ldr	r1, [pc, #32]	@ (8005360 <__NVIC_SetPriority+0x50>)
 8005340:	79fb      	ldrb	r3, [r7, #7]
 8005342:	f003 030f 	and.w	r3, r3, #15
 8005346:	3b04      	subs	r3, #4
 8005348:	0112      	lsls	r2, r2, #4
 800534a:	b2d2      	uxtb	r2, r2
 800534c:	440b      	add	r3, r1
 800534e:	761a      	strb	r2, [r3, #24]
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	bc80      	pop	{r7}
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop
 800535c:	e000e100 	.word	0xe000e100
 8005360:	e000ed00 	.word	0xe000ed00

08005364 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005368:	4b05      	ldr	r3, [pc, #20]	@ (8005380 <SysTick_Handler+0x1c>)
 800536a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800536c:	f001 fe56 	bl	800701c <xTaskGetSchedulerState>
 8005370:	4603      	mov	r3, r0
 8005372:	2b01      	cmp	r3, #1
 8005374:	d001      	beq.n	800537a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005376:	f002 fbf7 	bl	8007b68 <xPortSysTickHandler>
  }
}
 800537a:	bf00      	nop
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	e000e010 	.word	0xe000e010

08005384 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005384:	b580      	push	{r7, lr}
 8005386:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005388:	2100      	movs	r1, #0
 800538a:	f06f 0004 	mvn.w	r0, #4
 800538e:	f7ff ffbf 	bl	8005310 <__NVIC_SetPriority>
#endif
}
 8005392:	bf00      	nop
 8005394:	bd80      	pop	{r7, pc}
	...

08005398 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800539e:	f3ef 8305 	mrs	r3, IPSR
 80053a2:	603b      	str	r3, [r7, #0]
  return(result);
 80053a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80053aa:	f06f 0305 	mvn.w	r3, #5
 80053ae:	607b      	str	r3, [r7, #4]
 80053b0:	e00c      	b.n	80053cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80053b2:	4b09      	ldr	r3, [pc, #36]	@ (80053d8 <osKernelInitialize+0x40>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d105      	bne.n	80053c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80053ba:	4b07      	ldr	r3, [pc, #28]	@ (80053d8 <osKernelInitialize+0x40>)
 80053bc:	2201      	movs	r2, #1
 80053be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80053c0:	2300      	movs	r3, #0
 80053c2:	607b      	str	r3, [r7, #4]
 80053c4:	e002      	b.n	80053cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80053c6:	f04f 33ff 	mov.w	r3, #4294967295
 80053ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80053cc:	687b      	ldr	r3, [r7, #4]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr
 80053d8:	200003e4 	.word	0x200003e4

080053dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80053dc:	b580      	push	{r7, lr}
 80053de:	b082      	sub	sp, #8
 80053e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053e2:	f3ef 8305 	mrs	r3, IPSR
 80053e6:	603b      	str	r3, [r7, #0]
  return(result);
 80053e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d003      	beq.n	80053f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80053ee:	f06f 0305 	mvn.w	r3, #5
 80053f2:	607b      	str	r3, [r7, #4]
 80053f4:	e010      	b.n	8005418 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80053f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005424 <osKernelStart+0x48>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d109      	bne.n	8005412 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80053fe:	f7ff ffc1 	bl	8005384 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005402:	4b08      	ldr	r3, [pc, #32]	@ (8005424 <osKernelStart+0x48>)
 8005404:	2202      	movs	r2, #2
 8005406:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005408:	f001 f9aa 	bl	8006760 <vTaskStartScheduler>
      stat = osOK;
 800540c:	2300      	movs	r3, #0
 800540e:	607b      	str	r3, [r7, #4]
 8005410:	e002      	b.n	8005418 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005412:	f04f 33ff 	mov.w	r3, #4294967295
 8005416:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005418:	687b      	ldr	r3, [r7, #4]
}
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	200003e4 	.word	0x200003e4

08005428 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800542e:	f3ef 8305 	mrs	r3, IPSR
 8005432:	603b      	str	r3, [r7, #0]
  return(result);
 8005434:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800543a:	f001 fab3 	bl	80069a4 <xTaskGetTickCountFromISR>
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	e002      	b.n	8005448 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8005442:	f001 faa1 	bl	8006988 <xTaskGetTickCount>
 8005446:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8005448:	687b      	ldr	r3, [r7, #4]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3708      	adds	r7, #8
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005452:	b580      	push	{r7, lr}
 8005454:	b08e      	sub	sp, #56	@ 0x38
 8005456:	af04      	add	r7, sp, #16
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	60b9      	str	r1, [r7, #8]
 800545c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800545e:	2300      	movs	r3, #0
 8005460:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005462:	f3ef 8305 	mrs	r3, IPSR
 8005466:	617b      	str	r3, [r7, #20]
  return(result);
 8005468:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800546a:	2b00      	cmp	r3, #0
 800546c:	d17e      	bne.n	800556c <osThreadNew+0x11a>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d07b      	beq.n	800556c <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005474:	2380      	movs	r3, #128	@ 0x80
 8005476:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005478:	2318      	movs	r3, #24
 800547a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800547c:	2300      	movs	r3, #0
 800547e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005480:	f04f 33ff 	mov.w	r3, #4294967295
 8005484:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d045      	beq.n	8005518 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <osThreadNew+0x48>
        name = attr->name;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d002      	beq.n	80054a8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d008      	beq.n	80054c0 <osThreadNew+0x6e>
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	2b38      	cmp	r3, #56	@ 0x38
 80054b2:	d805      	bhi.n	80054c0 <osThreadNew+0x6e>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f003 0301 	and.w	r3, r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <osThreadNew+0x72>
        return (NULL);
 80054c0:	2300      	movs	r3, #0
 80054c2:	e054      	b.n	800556e <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	695b      	ldr	r3, [r3, #20]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d003      	beq.n	80054d4 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	695b      	ldr	r3, [r3, #20]
 80054d0:	089b      	lsrs	r3, r3, #2
 80054d2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00e      	beq.n	80054fa <osThreadNew+0xa8>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	2b5b      	cmp	r3, #91	@ 0x5b
 80054e2:	d90a      	bls.n	80054fa <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d006      	beq.n	80054fa <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d002      	beq.n	80054fa <osThreadNew+0xa8>
        mem = 1;
 80054f4:	2301      	movs	r3, #1
 80054f6:	61bb      	str	r3, [r7, #24]
 80054f8:	e010      	b.n	800551c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d10c      	bne.n	800551c <osThreadNew+0xca>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d108      	bne.n	800551c <osThreadNew+0xca>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d104      	bne.n	800551c <osThreadNew+0xca>
          mem = 0;
 8005512:	2300      	movs	r3, #0
 8005514:	61bb      	str	r3, [r7, #24]
 8005516:	e001      	b.n	800551c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005518:	2300      	movs	r3, #0
 800551a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d110      	bne.n	8005544 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800552a:	9202      	str	r2, [sp, #8]
 800552c:	9301      	str	r3, [sp, #4]
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	6a3a      	ldr	r2, [r7, #32]
 8005536:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 fe4d 	bl	80061d8 <xTaskCreateStatic>
 800553e:	4603      	mov	r3, r0
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	e013      	b.n	800556c <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d110      	bne.n	800556c <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800554a:	6a3b      	ldr	r3, [r7, #32]
 800554c:	b29a      	uxth	r2, r3
 800554e:	f107 0310 	add.w	r3, r7, #16
 8005552:	9301      	str	r3, [sp, #4]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fe9b 	bl	8006298 <xTaskCreate>
 8005562:	4603      	mov	r3, r0
 8005564:	2b01      	cmp	r3, #1
 8005566:	d001      	beq.n	800556c <osThreadNew+0x11a>
            hTask = NULL;
 8005568:	2300      	movs	r3, #0
 800556a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800556c:	693b      	ldr	r3, [r7, #16]
}
 800556e:	4618      	mov	r0, r3
 8005570:	3728      	adds	r7, #40	@ 0x28
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}

08005576 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 8005576:	b580      	push	{r7, lr}
 8005578:	b086      	sub	sp, #24
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005584:	f3ef 8305 	mrs	r3, IPSR
 8005588:	60fb      	str	r3, [r7, #12]
  return(result);
 800558a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 8005590:	f06f 0305 	mvn.w	r3, #5
 8005594:	617b      	str	r3, [r7, #20]
 8005596:	e013      	b.n	80055c0 <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <osThreadSetPriority+0x34>
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	dd02      	ble.n	80055aa <osThreadSetPriority+0x34>
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	2b38      	cmp	r3, #56	@ 0x38
 80055a8:	dd03      	ble.n	80055b2 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 80055aa:	f06f 0303 	mvn.w	r3, #3
 80055ae:	617b      	str	r3, [r7, #20]
 80055b0:	e006      	b.n	80055c0 <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	4619      	mov	r1, r3
 80055ba:	6938      	ldr	r0, [r7, #16]
 80055bc:	f001 f832 	bl	8006624 <vTaskPrioritySet>
  }

  return (stat);
 80055c0:	697b      	ldr	r3, [r7, #20]
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b086      	sub	sp, #24
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055d2:	f3ef 8305 	mrs	r3, IPSR
 80055d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80055d8:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80055de:	f06f 0305 	mvn.w	r3, #5
 80055e2:	617b      	str	r3, [r7, #20]
 80055e4:	e019      	b.n	800561a <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80055ea:	f001 f9cd 	bl	8006988 <xTaskGetTickCount>
 80055ee:	4603      	mov	r3, r0
 80055f0:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d009      	beq.n	8005614 <osDelayUntil+0x4a>
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	2b00      	cmp	r3, #0
 8005604:	db06      	blt.n	8005614 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8005606:	f107 0308 	add.w	r3, r7, #8
 800560a:	6939      	ldr	r1, [r7, #16]
 800560c:	4618      	mov	r0, r3
 800560e:	f000 ff89 	bl	8006524 <vTaskDelayUntil>
 8005612:	e002      	b.n	800561a <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8005614:	f06f 0303 	mvn.w	r3, #3
 8005618:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800561a:	697b      	ldr	r3, [r7, #20]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	4a06      	ldr	r2, [pc, #24]	@ (800564c <vApplicationGetIdleTaskMemory+0x28>)
 8005634:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	4a05      	ldr	r2, [pc, #20]	@ (8005650 <vApplicationGetIdleTaskMemory+0x2c>)
 800563a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2280      	movs	r2, #128	@ 0x80
 8005640:	601a      	str	r2, [r3, #0]
}
 8005642:	bf00      	nop
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr
 800564c:	200003e8 	.word	0x200003e8
 8005650:	20000444 	.word	0x20000444

08005654 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	4a07      	ldr	r2, [pc, #28]	@ (8005680 <vApplicationGetTimerTaskMemory+0x2c>)
 8005664:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	4a06      	ldr	r2, [pc, #24]	@ (8005684 <vApplicationGetTimerTaskMemory+0x30>)
 800566a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005672:	601a      	str	r2, [r3, #0]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	bc80      	pop	{r7}
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	20000644 	.word	0x20000644
 8005684:	200006a0 	.word	0x200006a0

08005688 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f103 0208 	add.w	r2, r3, #8
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f04f 32ff 	mov.w	r2, #4294967295
 80056a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f103 0208 	add.w	r2, r3, #8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f103 0208 	add.w	r2, r3, #8
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bc80      	pop	{r7}
 80056c4:	4770      	bx	lr

080056c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80056c6:	b480      	push	{r7}
 80056c8:	b083      	sub	sp, #12
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80056d4:	bf00      	nop
 80056d6:	370c      	adds	r7, #12
 80056d8:	46bd      	mov	sp, r7
 80056da:	bc80      	pop	{r7}
 80056dc:	4770      	bx	lr

080056de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80056de:	b480      	push	{r7}
 80056e0:	b085      	sub	sp, #20
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
 80056e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	689a      	ldr	r2, [r3, #8]
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	683a      	ldr	r2, [r7, #0]
 8005702:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	1c5a      	adds	r2, r3, #1
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	601a      	str	r2, [r3, #0]
}
 800571a:	bf00      	nop
 800571c:	3714      	adds	r7, #20
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr

08005724 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573a:	d103      	bne.n	8005744 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	e00c      	b.n	800575e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3308      	adds	r3, #8
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	e002      	b.n	8005752 <vListInsert+0x2e>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	60fb      	str	r3, [r7, #12]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	429a      	cmp	r2, r3
 800575c:	d2f6      	bcs.n	800574c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	683a      	ldr	r2, [r7, #0]
 800576c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	601a      	str	r2, [r3, #0]
}
 800578a:	bf00      	nop
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	691b      	ldr	r3, [r3, #16]
 80057a0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	6892      	ldr	r2, [r2, #8]
 80057aa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	6852      	ldr	r2, [r2, #4]
 80057b4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d103      	bne.n	80057c8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689a      	ldr	r2, [r3, #8]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	1e5a      	subs	r2, r3, #1
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bc80      	pop	{r7}
 80057e4:	4770      	bx	lr
	...

080057e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10b      	bne.n	8005814 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80057fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005800:	f383 8811 	msr	BASEPRI, r3
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	f3bf 8f4f 	dsb	sy
 800580c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800580e:	bf00      	nop
 8005810:	bf00      	nop
 8005812:	e7fd      	b.n	8005810 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005814:	f002 f92a 	bl	8007a6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005820:	68f9      	ldr	r1, [r7, #12]
 8005822:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005824:	fb01 f303 	mul.w	r3, r1, r3
 8005828:	441a      	add	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005844:	3b01      	subs	r3, #1
 8005846:	68f9      	ldr	r1, [r7, #12]
 8005848:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800584a:	fb01 f303 	mul.w	r3, r1, r3
 800584e:	441a      	add	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	22ff      	movs	r2, #255	@ 0xff
 8005858:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	22ff      	movs	r2, #255	@ 0xff
 8005860:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d114      	bne.n	8005894 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d01a      	beq.n	80058a8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	3310      	adds	r3, #16
 8005876:	4618      	mov	r0, r3
 8005878:	f001 fa10 	bl	8006c9c <xTaskRemoveFromEventList>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d012      	beq.n	80058a8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005882:	4b0d      	ldr	r3, [pc, #52]	@ (80058b8 <xQueueGenericReset+0xd0>)
 8005884:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005888:	601a      	str	r2, [r3, #0]
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	e009      	b.n	80058a8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	3310      	adds	r3, #16
 8005898:	4618      	mov	r0, r3
 800589a:	f7ff fef5 	bl	8005688 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	3324      	adds	r3, #36	@ 0x24
 80058a2:	4618      	mov	r0, r3
 80058a4:	f7ff fef0 	bl	8005688 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80058a8:	f002 f910 	bl	8007acc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80058ac:	2301      	movs	r3, #1
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	e000ed04 	.word	0xe000ed04

080058bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08e      	sub	sp, #56	@ 0x38
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
 80058c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10b      	bne.n	80058e8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80058e2:	bf00      	nop
 80058e4:	bf00      	nop
 80058e6:	e7fd      	b.n	80058e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d10b      	bne.n	8005906 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80058ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f2:	f383 8811 	msr	BASEPRI, r3
 80058f6:	f3bf 8f6f 	isb	sy
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005900:	bf00      	nop
 8005902:	bf00      	nop
 8005904:	e7fd      	b.n	8005902 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <xQueueGenericCreateStatic+0x56>
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <xQueueGenericCreateStatic+0x5a>
 8005912:	2301      	movs	r3, #1
 8005914:	e000      	b.n	8005918 <xQueueGenericCreateStatic+0x5c>
 8005916:	2300      	movs	r3, #0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10b      	bne.n	8005934 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800591c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005920:	f383 8811 	msr	BASEPRI, r3
 8005924:	f3bf 8f6f 	isb	sy
 8005928:	f3bf 8f4f 	dsb	sy
 800592c:	623b      	str	r3, [r7, #32]
}
 800592e:	bf00      	nop
 8005930:	bf00      	nop
 8005932:	e7fd      	b.n	8005930 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d102      	bne.n	8005940 <xQueueGenericCreateStatic+0x84>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <xQueueGenericCreateStatic+0x88>
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <xQueueGenericCreateStatic+0x8a>
 8005944:	2300      	movs	r3, #0
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10b      	bne.n	8005962 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800594a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594e:	f383 8811 	msr	BASEPRI, r3
 8005952:	f3bf 8f6f 	isb	sy
 8005956:	f3bf 8f4f 	dsb	sy
 800595a:	61fb      	str	r3, [r7, #28]
}
 800595c:	bf00      	nop
 800595e:	bf00      	nop
 8005960:	e7fd      	b.n	800595e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005962:	2350      	movs	r3, #80	@ 0x50
 8005964:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	2b50      	cmp	r3, #80	@ 0x50
 800596a:	d00b      	beq.n	8005984 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	61bb      	str	r3, [r7, #24]
}
 800597e:	bf00      	nop
 8005980:	bf00      	nop
 8005982:	e7fd      	b.n	8005980 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005984:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800598a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00d      	beq.n	80059ac <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005998:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800599c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	4613      	mov	r3, r2
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	68b9      	ldr	r1, [r7, #8]
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f805 	bl	80059b6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80059ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3730      	adds	r7, #48	@ 0x30
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	60f8      	str	r0, [r7, #12]
 80059be:	60b9      	str	r1, [r7, #8]
 80059c0:	607a      	str	r2, [r7, #4]
 80059c2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d103      	bne.n	80059d2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	69ba      	ldr	r2, [r7, #24]
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	e002      	b.n	80059d8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80059e4:	2101      	movs	r1, #1
 80059e6:	69b8      	ldr	r0, [r7, #24]
 80059e8:	f7ff fefe 	bl	80057e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	78fa      	ldrb	r2, [r7, #3]
 80059f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b08e      	sub	sp, #56	@ 0x38
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
 8005a08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d10b      	bne.n	8005a30 <xQueueGenericSend+0x34>
	__asm volatile
 8005a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a1c:	f383 8811 	msr	BASEPRI, r3
 8005a20:	f3bf 8f6f 	isb	sy
 8005a24:	f3bf 8f4f 	dsb	sy
 8005a28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005a2a:	bf00      	nop
 8005a2c:	bf00      	nop
 8005a2e:	e7fd      	b.n	8005a2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d103      	bne.n	8005a3e <xQueueGenericSend+0x42>
 8005a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <xQueueGenericSend+0x46>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e000      	b.n	8005a44 <xQueueGenericSend+0x48>
 8005a42:	2300      	movs	r3, #0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10b      	bne.n	8005a60 <xQueueGenericSend+0x64>
	__asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a5a:	bf00      	nop
 8005a5c:	bf00      	nop
 8005a5e:	e7fd      	b.n	8005a5c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d103      	bne.n	8005a6e <xQueueGenericSend+0x72>
 8005a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d101      	bne.n	8005a72 <xQueueGenericSend+0x76>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e000      	b.n	8005a74 <xQueueGenericSend+0x78>
 8005a72:	2300      	movs	r3, #0
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10b      	bne.n	8005a90 <xQueueGenericSend+0x94>
	__asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	623b      	str	r3, [r7, #32]
}
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	e7fd      	b.n	8005a8c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a90:	f001 fac4 	bl	800701c <xTaskGetSchedulerState>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d102      	bne.n	8005aa0 <xQueueGenericSend+0xa4>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <xQueueGenericSend+0xa8>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <xQueueGenericSend+0xaa>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10b      	bne.n	8005ac2 <xQueueGenericSend+0xc6>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	61fb      	str	r3, [r7, #28]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ac2:	f001 ffd3 	bl	8007a6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d302      	bcc.n	8005ad8 <xQueueGenericSend+0xdc>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d129      	bne.n	8005b2c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	68b9      	ldr	r1, [r7, #8]
 8005adc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ade:	f000 fa0f 	bl	8005f00 <prvCopyDataToQueue>
 8005ae2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d010      	beq.n	8005b0e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aee:	3324      	adds	r3, #36	@ 0x24
 8005af0:	4618      	mov	r0, r3
 8005af2:	f001 f8d3 	bl	8006c9c <xTaskRemoveFromEventList>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d013      	beq.n	8005b24 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005afc:	4b3f      	ldr	r3, [pc, #252]	@ (8005bfc <xQueueGenericSend+0x200>)
 8005afe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b02:	601a      	str	r2, [r3, #0]
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	f3bf 8f6f 	isb	sy
 8005b0c:	e00a      	b.n	8005b24 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d007      	beq.n	8005b24 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005b14:	4b39      	ldr	r3, [pc, #228]	@ (8005bfc <xQueueGenericSend+0x200>)
 8005b16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	f3bf 8f4f 	dsb	sy
 8005b20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005b24:	f001 ffd2 	bl	8007acc <vPortExitCritical>
				return pdPASS;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e063      	b.n	8005bf4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d103      	bne.n	8005b3a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b32:	f001 ffcb 	bl	8007acc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	e05c      	b.n	8005bf4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d106      	bne.n	8005b4e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b40:	f107 0314 	add.w	r3, r7, #20
 8005b44:	4618      	mov	r0, r3
 8005b46:	f001 f90d 	bl	8006d64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b4e:	f001 ffbd 	bl	8007acc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b52:	f000 fe6d 	bl	8006830 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b56:	f001 ff89 	bl	8007a6c <vPortEnterCritical>
 8005b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b60:	b25b      	sxtb	r3, r3
 8005b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b66:	d103      	bne.n	8005b70 <xQueueGenericSend+0x174>
 8005b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b72:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b76:	b25b      	sxtb	r3, r3
 8005b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b7c:	d103      	bne.n	8005b86 <xQueueGenericSend+0x18a>
 8005b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b86:	f001 ffa1 	bl	8007acc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b8a:	1d3a      	adds	r2, r7, #4
 8005b8c:	f107 0314 	add.w	r3, r7, #20
 8005b90:	4611      	mov	r1, r2
 8005b92:	4618      	mov	r0, r3
 8005b94:	f001 f8fc 	bl	8006d90 <xTaskCheckForTimeOut>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d124      	bne.n	8005be8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005b9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ba0:	f000 faa6 	bl	80060f0 <prvIsQueueFull>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d018      	beq.n	8005bdc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bac:	3310      	adds	r3, #16
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	4611      	mov	r1, r2
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f001 f820 	bl	8006bf8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005bb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bba:	f000 fa31 	bl	8006020 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005bbe:	f000 fe45 	bl	800684c <xTaskResumeAll>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f47f af7c 	bne.w	8005ac2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005bca:	4b0c      	ldr	r3, [pc, #48]	@ (8005bfc <xQueueGenericSend+0x200>)
 8005bcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bd0:	601a      	str	r2, [r3, #0]
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	e772      	b.n	8005ac2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005bdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bde:	f000 fa1f 	bl	8006020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005be2:	f000 fe33 	bl	800684c <xTaskResumeAll>
 8005be6:	e76c      	b.n	8005ac2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005be8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bea:	f000 fa19 	bl	8006020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bee:	f000 fe2d 	bl	800684c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005bf2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3738      	adds	r7, #56	@ 0x38
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	e000ed04 	.word	0xe000ed04

08005c00 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b090      	sub	sp, #64	@ 0x40
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
 8005c0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10b      	bne.n	8005c30 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005c2a:	bf00      	nop
 8005c2c:	bf00      	nop
 8005c2e:	e7fd      	b.n	8005c2c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d103      	bne.n	8005c3e <xQueueGenericSendFromISR+0x3e>
 8005c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d101      	bne.n	8005c42 <xQueueGenericSendFromISR+0x42>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e000      	b.n	8005c44 <xQueueGenericSendFromISR+0x44>
 8005c42:	2300      	movs	r3, #0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10b      	bne.n	8005c60 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4c:	f383 8811 	msr	BASEPRI, r3
 8005c50:	f3bf 8f6f 	isb	sy
 8005c54:	f3bf 8f4f 	dsb	sy
 8005c58:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c5a:	bf00      	nop
 8005c5c:	bf00      	nop
 8005c5e:	e7fd      	b.n	8005c5c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d103      	bne.n	8005c6e <xQueueGenericSendFromISR+0x6e>
 8005c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d101      	bne.n	8005c72 <xQueueGenericSendFromISR+0x72>
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e000      	b.n	8005c74 <xQueueGenericSendFromISR+0x74>
 8005c72:	2300      	movs	r3, #0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10b      	bne.n	8005c90 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7c:	f383 8811 	msr	BASEPRI, r3
 8005c80:	f3bf 8f6f 	isb	sy
 8005c84:	f3bf 8f4f 	dsb	sy
 8005c88:	623b      	str	r3, [r7, #32]
}
 8005c8a:	bf00      	nop
 8005c8c:	bf00      	nop
 8005c8e:	e7fd      	b.n	8005c8c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c90:	f001 ffae 	bl	8007bf0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005c94:	f3ef 8211 	mrs	r2, BASEPRI
 8005c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9c:	f383 8811 	msr	BASEPRI, r3
 8005ca0:	f3bf 8f6f 	isb	sy
 8005ca4:	f3bf 8f4f 	dsb	sy
 8005ca8:	61fa      	str	r2, [r7, #28]
 8005caa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005cac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005cae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d302      	bcc.n	8005cc2 <xQueueGenericSendFromISR+0xc2>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d12f      	bne.n	8005d22 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005cd8:	f000 f912 	bl	8005f00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005cdc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce4:	d112      	bne.n	8005d0c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d016      	beq.n	8005d1c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf0:	3324      	adds	r3, #36	@ 0x24
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 ffd2 	bl	8006c9c <xTaskRemoveFromEventList>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00e      	beq.n	8005d1c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00b      	beq.n	8005d1c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	601a      	str	r2, [r3, #0]
 8005d0a:	e007      	b.n	8005d1c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005d0c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005d10:	3301      	adds	r3, #1
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	b25a      	sxtb	r2, r3
 8005d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005d20:	e001      	b.n	8005d26 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005d22:	2300      	movs	r3, #0
 8005d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d28:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005d30:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3740      	adds	r7, #64	@ 0x40
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b08c      	sub	sp, #48	@ 0x30
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10b      	bne.n	8005d6e <xQueueReceive+0x32>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	623b      	str	r3, [r7, #32]
}
 8005d68:	bf00      	nop
 8005d6a:	bf00      	nop
 8005d6c:	e7fd      	b.n	8005d6a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d103      	bne.n	8005d7c <xQueueReceive+0x40>
 8005d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d101      	bne.n	8005d80 <xQueueReceive+0x44>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e000      	b.n	8005d82 <xQueueReceive+0x46>
 8005d80:	2300      	movs	r3, #0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10b      	bne.n	8005d9e <xQueueReceive+0x62>
	__asm volatile
 8005d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8a:	f383 8811 	msr	BASEPRI, r3
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	61fb      	str	r3, [r7, #28]
}
 8005d98:	bf00      	nop
 8005d9a:	bf00      	nop
 8005d9c:	e7fd      	b.n	8005d9a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d9e:	f001 f93d 	bl	800701c <xTaskGetSchedulerState>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d102      	bne.n	8005dae <xQueueReceive+0x72>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d101      	bne.n	8005db2 <xQueueReceive+0x76>
 8005dae:	2301      	movs	r3, #1
 8005db0:	e000      	b.n	8005db4 <xQueueReceive+0x78>
 8005db2:	2300      	movs	r3, #0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d10b      	bne.n	8005dd0 <xQueueReceive+0x94>
	__asm volatile
 8005db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	61bb      	str	r3, [r7, #24]
}
 8005dca:	bf00      	nop
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005dd0:	f001 fe4c 	bl	8007a6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d01f      	beq.n	8005e20 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005de0:	68b9      	ldr	r1, [r7, #8]
 8005de2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005de4:	f000 f8f6 	bl	8005fd4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dea:	1e5a      	subs	r2, r3, #1
 8005dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d00f      	beq.n	8005e18 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dfa:	3310      	adds	r3, #16
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 ff4d 	bl	8006c9c <xTaskRemoveFromEventList>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d007      	beq.n	8005e18 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e08:	4b3c      	ldr	r3, [pc, #240]	@ (8005efc <xQueueReceive+0x1c0>)
 8005e0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e0e:	601a      	str	r2, [r3, #0]
 8005e10:	f3bf 8f4f 	dsb	sy
 8005e14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e18:	f001 fe58 	bl	8007acc <vPortExitCritical>
				return pdPASS;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e069      	b.n	8005ef4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d103      	bne.n	8005e2e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e26:	f001 fe51 	bl	8007acc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e062      	b.n	8005ef4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d106      	bne.n	8005e42 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e34:	f107 0310 	add.w	r3, r7, #16
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f000 ff93 	bl	8006d64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e42:	f001 fe43 	bl	8007acc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e46:	f000 fcf3 	bl	8006830 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e4a:	f001 fe0f 	bl	8007a6c <vPortEnterCritical>
 8005e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e54:	b25b      	sxtb	r3, r3
 8005e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5a:	d103      	bne.n	8005e64 <xQueueReceive+0x128>
 8005e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e6a:	b25b      	sxtb	r3, r3
 8005e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e70:	d103      	bne.n	8005e7a <xQueueReceive+0x13e>
 8005e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e74:	2200      	movs	r2, #0
 8005e76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e7a:	f001 fe27 	bl	8007acc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e7e:	1d3a      	adds	r2, r7, #4
 8005e80:	f107 0310 	add.w	r3, r7, #16
 8005e84:	4611      	mov	r1, r2
 8005e86:	4618      	mov	r0, r3
 8005e88:	f000 ff82 	bl	8006d90 <xTaskCheckForTimeOut>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d123      	bne.n	8005eda <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e94:	f000 f916 	bl	80060c4 <prvIsQueueEmpty>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d017      	beq.n	8005ece <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea0:	3324      	adds	r3, #36	@ 0x24
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	4611      	mov	r1, r2
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fea6 	bl	8006bf8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005eac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005eae:	f000 f8b7 	bl	8006020 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005eb2:	f000 fccb 	bl	800684c <xTaskResumeAll>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d189      	bne.n	8005dd0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8005efc <xQueueReceive+0x1c0>)
 8005ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	f3bf 8f6f 	isb	sy
 8005ecc:	e780      	b.n	8005dd0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ece:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ed0:	f000 f8a6 	bl	8006020 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005ed4:	f000 fcba 	bl	800684c <xTaskResumeAll>
 8005ed8:	e77a      	b.n	8005dd0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005eda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005edc:	f000 f8a0 	bl	8006020 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ee0:	f000 fcb4 	bl	800684c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ee4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ee6:	f000 f8ed 	bl	80060c4 <prvIsQueueEmpty>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f43f af6f 	beq.w	8005dd0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005ef2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3730      	adds	r7, #48	@ 0x30
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	e000ed04 	.word	0xe000ed04

08005f00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	60b9      	str	r1, [r7, #8]
 8005f0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10d      	bne.n	8005f3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d14d      	bne.n	8005fc2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f001 f894 	bl	8007058 <xTaskPriorityDisinherit>
 8005f30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2200      	movs	r2, #0
 8005f36:	609a      	str	r2, [r3, #8]
 8005f38:	e043      	b.n	8005fc2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d119      	bne.n	8005f74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6858      	ldr	r0, [r3, #4]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f48:	461a      	mov	r2, r3
 8005f4a:	68b9      	ldr	r1, [r7, #8]
 8005f4c:	f002 fe7b 	bl	8008c46 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	685a      	ldr	r2, [r3, #4]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f58:	441a      	add	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d32b      	bcc.n	8005fc2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	605a      	str	r2, [r3, #4]
 8005f72:	e026      	b.n	8005fc2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	68d8      	ldr	r0, [r3, #12]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	68b9      	ldr	r1, [r7, #8]
 8005f80:	f002 fe61 	bl	8008c46 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8c:	425b      	negs	r3, r3
 8005f8e:	441a      	add	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	68da      	ldr	r2, [r3, #12]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d207      	bcs.n	8005fb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	689a      	ldr	r2, [r3, #8]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa8:	425b      	negs	r3, r3
 8005faa:	441a      	add	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d105      	bne.n	8005fc2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d002      	beq.n	8005fc2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005fca:	697b      	ldr	r3, [r7, #20]
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3718      	adds	r7, #24
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d018      	beq.n	8006018 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	68da      	ldr	r2, [r3, #12]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fee:	441a      	add	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d303      	bcc.n	8006008 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68d9      	ldr	r1, [r3, #12]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006010:	461a      	mov	r2, r3
 8006012:	6838      	ldr	r0, [r7, #0]
 8006014:	f002 fe17 	bl	8008c46 <memcpy>
	}
}
 8006018:	bf00      	nop
 800601a:	3708      	adds	r7, #8
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006028:	f001 fd20 	bl	8007a6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006032:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006034:	e011      	b.n	800605a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603a:	2b00      	cmp	r3, #0
 800603c:	d012      	beq.n	8006064 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	3324      	adds	r3, #36	@ 0x24
 8006042:	4618      	mov	r0, r3
 8006044:	f000 fe2a 	bl	8006c9c <xTaskRemoveFromEventList>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800604e:	f000 ff03 	bl	8006e58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006052:	7bfb      	ldrb	r3, [r7, #15]
 8006054:	3b01      	subs	r3, #1
 8006056:	b2db      	uxtb	r3, r3
 8006058:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800605a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800605e:	2b00      	cmp	r3, #0
 8006060:	dce9      	bgt.n	8006036 <prvUnlockQueue+0x16>
 8006062:	e000      	b.n	8006066 <prvUnlockQueue+0x46>
					break;
 8006064:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	22ff      	movs	r2, #255	@ 0xff
 800606a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800606e:	f001 fd2d 	bl	8007acc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006072:	f001 fcfb 	bl	8007a6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800607c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800607e:	e011      	b.n	80060a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	691b      	ldr	r3, [r3, #16]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d012      	beq.n	80060ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	3310      	adds	r3, #16
 800608c:	4618      	mov	r0, r3
 800608e:	f000 fe05 	bl	8006c9c <xTaskRemoveFromEventList>
 8006092:	4603      	mov	r3, r0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d001      	beq.n	800609c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006098:	f000 fede 	bl	8006e58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800609c:	7bbb      	ldrb	r3, [r7, #14]
 800609e:	3b01      	subs	r3, #1
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80060a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	dce9      	bgt.n	8006080 <prvUnlockQueue+0x60>
 80060ac:	e000      	b.n	80060b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80060ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	22ff      	movs	r2, #255	@ 0xff
 80060b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80060b8:	f001 fd08 	bl	8007acc <vPortExitCritical>
}
 80060bc:	bf00      	nop
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80060cc:	f001 fcce 	bl	8007a6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d102      	bne.n	80060de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80060d8:	2301      	movs	r3, #1
 80060da:	60fb      	str	r3, [r7, #12]
 80060dc:	e001      	b.n	80060e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80060de:	2300      	movs	r3, #0
 80060e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80060e2:	f001 fcf3 	bl	8007acc <vPortExitCritical>

	return xReturn;
 80060e6:	68fb      	ldr	r3, [r7, #12]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80060f8:	f001 fcb8 	bl	8007a6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006104:	429a      	cmp	r2, r3
 8006106:	d102      	bne.n	800610e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006108:	2301      	movs	r3, #1
 800610a:	60fb      	str	r3, [r7, #12]
 800610c:	e001      	b.n	8006112 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800610e:	2300      	movs	r3, #0
 8006110:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006112:	f001 fcdb 	bl	8007acc <vPortExitCritical>

	return xReturn;
 8006116:	68fb      	ldr	r3, [r7, #12]
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800612a:	2300      	movs	r3, #0
 800612c:	60fb      	str	r3, [r7, #12]
 800612e:	e014      	b.n	800615a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006130:	4a0e      	ldr	r2, [pc, #56]	@ (800616c <vQueueAddToRegistry+0x4c>)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10b      	bne.n	8006154 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800613c:	490b      	ldr	r1, [pc, #44]	@ (800616c <vQueueAddToRegistry+0x4c>)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006146:	4a09      	ldr	r2, [pc, #36]	@ (800616c <vQueueAddToRegistry+0x4c>)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	00db      	lsls	r3, r3, #3
 800614c:	4413      	add	r3, r2
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006152:	e006      	b.n	8006162 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	3301      	adds	r3, #1
 8006158:	60fb      	str	r3, [r7, #12]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2b07      	cmp	r3, #7
 800615e:	d9e7      	bls.n	8006130 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006160:	bf00      	nop
 8006162:	bf00      	nop
 8006164:	3714      	adds	r7, #20
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr
 800616c:	20000aa0 	.word	0x20000aa0

08006170 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006180:	f001 fc74 	bl	8007a6c <vPortEnterCritical>
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800618a:	b25b      	sxtb	r3, r3
 800618c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006190:	d103      	bne.n	800619a <vQueueWaitForMessageRestricted+0x2a>
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061a0:	b25b      	sxtb	r3, r3
 80061a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a6:	d103      	bne.n	80061b0 <vQueueWaitForMessageRestricted+0x40>
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061b0:	f001 fc8c 	bl	8007acc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d106      	bne.n	80061ca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	3324      	adds	r3, #36	@ 0x24
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	68b9      	ldr	r1, [r7, #8]
 80061c4:	4618      	mov	r0, r3
 80061c6:	f000 fd3d 	bl	8006c44 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80061ca:	6978      	ldr	r0, [r7, #20]
 80061cc:	f7ff ff28 	bl	8006020 <prvUnlockQueue>
	}
 80061d0:	bf00      	nop
 80061d2:	3718      	adds	r7, #24
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b08e      	sub	sp, #56	@ 0x38
 80061dc:	af04      	add	r7, sp, #16
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
 80061e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80061e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10b      	bne.n	8006204 <xTaskCreateStatic+0x2c>
	__asm volatile
 80061ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f0:	f383 8811 	msr	BASEPRI, r3
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	623b      	str	r3, [r7, #32]
}
 80061fe:	bf00      	nop
 8006200:	bf00      	nop
 8006202:	e7fd      	b.n	8006200 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10b      	bne.n	8006222 <xTaskCreateStatic+0x4a>
	__asm volatile
 800620a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620e:	f383 8811 	msr	BASEPRI, r3
 8006212:	f3bf 8f6f 	isb	sy
 8006216:	f3bf 8f4f 	dsb	sy
 800621a:	61fb      	str	r3, [r7, #28]
}
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	e7fd      	b.n	800621e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006222:	235c      	movs	r3, #92	@ 0x5c
 8006224:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	2b5c      	cmp	r3, #92	@ 0x5c
 800622a:	d00b      	beq.n	8006244 <xTaskCreateStatic+0x6c>
	__asm volatile
 800622c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006230:	f383 8811 	msr	BASEPRI, r3
 8006234:	f3bf 8f6f 	isb	sy
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	61bb      	str	r3, [r7, #24]
}
 800623e:	bf00      	nop
 8006240:	bf00      	nop
 8006242:	e7fd      	b.n	8006240 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006244:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006248:	2b00      	cmp	r3, #0
 800624a:	d01e      	beq.n	800628a <xTaskCreateStatic+0xb2>
 800624c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800624e:	2b00      	cmp	r3, #0
 8006250:	d01b      	beq.n	800628a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006254:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006258:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800625a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800625c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625e:	2202      	movs	r2, #2
 8006260:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006264:	2300      	movs	r3, #0
 8006266:	9303      	str	r3, [sp, #12]
 8006268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626a:	9302      	str	r3, [sp, #8]
 800626c:	f107 0314 	add.w	r3, r7, #20
 8006270:	9301      	str	r3, [sp, #4]
 8006272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	68b9      	ldr	r1, [r7, #8]
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 f850 	bl	8006322 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006282:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006284:	f000 f8de 	bl	8006444 <prvAddNewTaskToReadyList>
 8006288:	e001      	b.n	800628e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800628a:	2300      	movs	r3, #0
 800628c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800628e:	697b      	ldr	r3, [r7, #20]
	}
 8006290:	4618      	mov	r0, r3
 8006292:	3728      	adds	r7, #40	@ 0x28
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006298:	b580      	push	{r7, lr}
 800629a:	b08c      	sub	sp, #48	@ 0x30
 800629c:	af04      	add	r7, sp, #16
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	603b      	str	r3, [r7, #0]
 80062a4:	4613      	mov	r3, r2
 80062a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80062a8:	88fb      	ldrh	r3, [r7, #6]
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	4618      	mov	r0, r3
 80062ae:	f001 fcdf 	bl	8007c70 <pvPortMalloc>
 80062b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00e      	beq.n	80062d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80062ba:	205c      	movs	r0, #92	@ 0x5c
 80062bc:	f001 fcd8 	bl	8007c70 <pvPortMalloc>
 80062c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80062ce:	e005      	b.n	80062dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80062d0:	6978      	ldr	r0, [r7, #20]
 80062d2:	f001 fd9b 	bl	8007e0c <vPortFree>
 80062d6:	e001      	b.n	80062dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80062d8:	2300      	movs	r3, #0
 80062da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d017      	beq.n	8006312 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80062ea:	88fa      	ldrh	r2, [r7, #6]
 80062ec:	2300      	movs	r3, #0
 80062ee:	9303      	str	r3, [sp, #12]
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	9302      	str	r3, [sp, #8]
 80062f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f6:	9301      	str	r3, [sp, #4]
 80062f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	68b9      	ldr	r1, [r7, #8]
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 f80e 	bl	8006322 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006306:	69f8      	ldr	r0, [r7, #28]
 8006308:	f000 f89c 	bl	8006444 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800630c:	2301      	movs	r3, #1
 800630e:	61bb      	str	r3, [r7, #24]
 8006310:	e002      	b.n	8006318 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006312:	f04f 33ff 	mov.w	r3, #4294967295
 8006316:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006318:	69bb      	ldr	r3, [r7, #24]
	}
 800631a:	4618      	mov	r0, r3
 800631c:	3720      	adds	r7, #32
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006322:	b580      	push	{r7, lr}
 8006324:	b088      	sub	sp, #32
 8006326:	af00      	add	r7, sp, #0
 8006328:	60f8      	str	r0, [r7, #12]
 800632a:	60b9      	str	r1, [r7, #8]
 800632c:	607a      	str	r2, [r7, #4]
 800632e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006332:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	461a      	mov	r2, r3
 800633a:	21a5      	movs	r1, #165	@ 0xa5
 800633c:	f002 fbf5 	bl	8008b2a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006342:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800634a:	3b01      	subs	r3, #1
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	f023 0307 	bic.w	r3, r3, #7
 8006358:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	f003 0307 	and.w	r3, r3, #7
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00b      	beq.n	800637c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006368:	f383 8811 	msr	BASEPRI, r3
 800636c:	f3bf 8f6f 	isb	sy
 8006370:	f3bf 8f4f 	dsb	sy
 8006374:	617b      	str	r3, [r7, #20]
}
 8006376:	bf00      	nop
 8006378:	bf00      	nop
 800637a:	e7fd      	b.n	8006378 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d01f      	beq.n	80063c2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006382:	2300      	movs	r3, #0
 8006384:	61fb      	str	r3, [r7, #28]
 8006386:	e012      	b.n	80063ae <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006388:	68ba      	ldr	r2, [r7, #8]
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	4413      	add	r3, r2
 800638e:	7819      	ldrb	r1, [r3, #0]
 8006390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	4413      	add	r3, r2
 8006396:	3334      	adds	r3, #52	@ 0x34
 8006398:	460a      	mov	r2, r1
 800639a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	4413      	add	r3, r2
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d006      	beq.n	80063b6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	3301      	adds	r3, #1
 80063ac:	61fb      	str	r3, [r7, #28]
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	2b0f      	cmp	r3, #15
 80063b2:	d9e9      	bls.n	8006388 <prvInitialiseNewTask+0x66>
 80063b4:	e000      	b.n	80063b8 <prvInitialiseNewTask+0x96>
			{
				break;
 80063b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80063b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063c0:	e003      	b.n	80063ca <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80063c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80063ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063cc:	2b37      	cmp	r3, #55	@ 0x37
 80063ce:	d901      	bls.n	80063d4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80063d0:	2337      	movs	r3, #55	@ 0x37
 80063d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80063d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80063da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063de:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80063e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e2:	2200      	movs	r2, #0
 80063e4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80063e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e8:	3304      	adds	r3, #4
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7ff f96b 	bl	80056c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80063f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f2:	3318      	adds	r3, #24
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7ff f966 	bl	80056c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80063fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006402:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006408:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800640a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800640c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800640e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006412:	2200      	movs	r2, #0
 8006414:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	68f9      	ldr	r1, [r7, #12]
 8006422:	69b8      	ldr	r0, [r7, #24]
 8006424:	f001 fa34 	bl	8007890 <pxPortInitialiseStack>
 8006428:	4602      	mov	r2, r0
 800642a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800642c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800642e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006438:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800643a:	bf00      	nop
 800643c:	3720      	adds	r7, #32
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
	...

08006444 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800644c:	f001 fb0e 	bl	8007a6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006450:	4b2d      	ldr	r3, [pc, #180]	@ (8006508 <prvAddNewTaskToReadyList+0xc4>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	3301      	adds	r3, #1
 8006456:	4a2c      	ldr	r2, [pc, #176]	@ (8006508 <prvAddNewTaskToReadyList+0xc4>)
 8006458:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800645a:	4b2c      	ldr	r3, [pc, #176]	@ (800650c <prvAddNewTaskToReadyList+0xc8>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d109      	bne.n	8006476 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006462:	4a2a      	ldr	r2, [pc, #168]	@ (800650c <prvAddNewTaskToReadyList+0xc8>)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006468:	4b27      	ldr	r3, [pc, #156]	@ (8006508 <prvAddNewTaskToReadyList+0xc4>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d110      	bne.n	8006492 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006470:	f000 fd16 	bl	8006ea0 <prvInitialiseTaskLists>
 8006474:	e00d      	b.n	8006492 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006476:	4b26      	ldr	r3, [pc, #152]	@ (8006510 <prvAddNewTaskToReadyList+0xcc>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d109      	bne.n	8006492 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800647e:	4b23      	ldr	r3, [pc, #140]	@ (800650c <prvAddNewTaskToReadyList+0xc8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006488:	429a      	cmp	r2, r3
 800648a:	d802      	bhi.n	8006492 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800648c:	4a1f      	ldr	r2, [pc, #124]	@ (800650c <prvAddNewTaskToReadyList+0xc8>)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006492:	4b20      	ldr	r3, [pc, #128]	@ (8006514 <prvAddNewTaskToReadyList+0xd0>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3301      	adds	r3, #1
 8006498:	4a1e      	ldr	r2, [pc, #120]	@ (8006514 <prvAddNewTaskToReadyList+0xd0>)
 800649a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800649c:	4b1d      	ldr	r3, [pc, #116]	@ (8006514 <prvAddNewTaskToReadyList+0xd0>)
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006518 <prvAddNewTaskToReadyList+0xd4>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d903      	bls.n	80064b8 <prvAddNewTaskToReadyList+0x74>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b4:	4a18      	ldr	r2, [pc, #96]	@ (8006518 <prvAddNewTaskToReadyList+0xd4>)
 80064b6:	6013      	str	r3, [r2, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064bc:	4613      	mov	r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	4413      	add	r3, r2
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	4a15      	ldr	r2, [pc, #84]	@ (800651c <prvAddNewTaskToReadyList+0xd8>)
 80064c6:	441a      	add	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	3304      	adds	r3, #4
 80064cc:	4619      	mov	r1, r3
 80064ce:	4610      	mov	r0, r2
 80064d0:	f7ff f905 	bl	80056de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80064d4:	f001 fafa 	bl	8007acc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80064d8:	4b0d      	ldr	r3, [pc, #52]	@ (8006510 <prvAddNewTaskToReadyList+0xcc>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d00e      	beq.n	80064fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80064e0:	4b0a      	ldr	r3, [pc, #40]	@ (800650c <prvAddNewTaskToReadyList+0xc8>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d207      	bcs.n	80064fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80064ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006520 <prvAddNewTaskToReadyList+0xdc>)
 80064f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	f3bf 8f4f 	dsb	sy
 80064fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064fe:	bf00      	nop
 8006500:	3708      	adds	r7, #8
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	20000fb4 	.word	0x20000fb4
 800650c:	20000ae0 	.word	0x20000ae0
 8006510:	20000fc0 	.word	0x20000fc0
 8006514:	20000fd0 	.word	0x20000fd0
 8006518:	20000fbc 	.word	0x20000fbc
 800651c:	20000ae4 	.word	0x20000ae4
 8006520:	e000ed04 	.word	0xe000ed04

08006524 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006524:	b580      	push	{r7, lr}
 8006526:	b08a      	sub	sp, #40	@ 0x28
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800652e:	2300      	movs	r3, #0
 8006530:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d10b      	bne.n	8006550 <vTaskDelayUntil+0x2c>
	__asm volatile
 8006538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653c:	f383 8811 	msr	BASEPRI, r3
 8006540:	f3bf 8f6f 	isb	sy
 8006544:	f3bf 8f4f 	dsb	sy
 8006548:	617b      	str	r3, [r7, #20]
}
 800654a:	bf00      	nop
 800654c:	bf00      	nop
 800654e:	e7fd      	b.n	800654c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10b      	bne.n	800656e <vTaskDelayUntil+0x4a>
	__asm volatile
 8006556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655a:	f383 8811 	msr	BASEPRI, r3
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f3bf 8f4f 	dsb	sy
 8006566:	613b      	str	r3, [r7, #16]
}
 8006568:	bf00      	nop
 800656a:	bf00      	nop
 800656c:	e7fd      	b.n	800656a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800656e:	4b2a      	ldr	r3, [pc, #168]	@ (8006618 <vTaskDelayUntil+0xf4>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <vTaskDelayUntil+0x6a>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	60fb      	str	r3, [r7, #12]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800658e:	f000 f94f 	bl	8006830 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006592:	4b22      	ldr	r3, [pc, #136]	@ (800661c <vTaskDelayUntil+0xf8>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	683a      	ldr	r2, [r7, #0]
 800659e:	4413      	add	r3, r2
 80065a0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6a3a      	ldr	r2, [r7, #32]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d20b      	bcs.n	80065c4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	69fa      	ldr	r2, [r7, #28]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d211      	bcs.n	80065da <vTaskDelayUntil+0xb6>
 80065b6:	69fa      	ldr	r2, [r7, #28]
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d90d      	bls.n	80065da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80065be:	2301      	movs	r3, #1
 80065c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80065c2:	e00a      	b.n	80065da <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69fa      	ldr	r2, [r7, #28]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d303      	bcc.n	80065d6 <vTaskDelayUntil+0xb2>
 80065ce:	69fa      	ldr	r2, [r7, #28]
 80065d0:	6a3b      	ldr	r3, [r7, #32]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d901      	bls.n	80065da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80065d6:	2301      	movs	r3, #1
 80065d8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	69fa      	ldr	r2, [r7, #28]
 80065de:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80065e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d006      	beq.n	80065f4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80065e6:	69fa      	ldr	r2, [r7, #28]
 80065e8:	6a3b      	ldr	r3, [r7, #32]
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	2100      	movs	r1, #0
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fda2 	bl	8007138 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80065f4:	f000 f92a 	bl	800684c <xTaskResumeAll>
 80065f8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d107      	bne.n	8006610 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8006600:	4b07      	ldr	r3, [pc, #28]	@ (8006620 <vTaskDelayUntil+0xfc>)
 8006602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006610:	bf00      	nop
 8006612:	3728      	adds	r7, #40	@ 0x28
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}
 8006618:	20000fdc 	.word	0x20000fdc
 800661c:	20000fb8 	.word	0x20000fb8
 8006620:	e000ed04 	.word	0xe000ed04

08006624 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8006624:	b580      	push	{r7, lr}
 8006626:	b088      	sub	sp, #32
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 800662e:	2300      	movs	r3, #0
 8006630:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b37      	cmp	r3, #55	@ 0x37
 8006636:	d90b      	bls.n	8006650 <vTaskPrioritySet+0x2c>
	__asm volatile
 8006638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663c:	f383 8811 	msr	BASEPRI, r3
 8006640:	f3bf 8f6f 	isb	sy
 8006644:	f3bf 8f4f 	dsb	sy
 8006648:	60fb      	str	r3, [r7, #12]
}
 800664a:	bf00      	nop
 800664c:	bf00      	nop
 800664e:	e7fd      	b.n	800664c <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b37      	cmp	r3, #55	@ 0x37
 8006654:	d901      	bls.n	800665a <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006656:	2337      	movs	r3, #55	@ 0x37
 8006658:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 800665a:	f001 fa07 	bl	8007a6c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d102      	bne.n	800666a <vTaskPrioritySet+0x46>
 8006664:	4b3a      	ldr	r3, [pc, #232]	@ (8006750 <vTaskPrioritySet+0x12c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	e000      	b.n	800666c <vTaskPrioritySet+0x48>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006672:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	429a      	cmp	r2, r3
 800667a:	d063      	beq.n	8006744 <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	429a      	cmp	r2, r3
 8006682:	d90d      	bls.n	80066a0 <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 8006684:	4b32      	ldr	r3, [pc, #200]	@ (8006750 <vTaskPrioritySet+0x12c>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	69ba      	ldr	r2, [r7, #24]
 800668a:	429a      	cmp	r2, r3
 800668c:	d00f      	beq.n	80066ae <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 800668e:	4b30      	ldr	r3, [pc, #192]	@ (8006750 <vTaskPrioritySet+0x12c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006694:	683a      	ldr	r2, [r7, #0]
 8006696:	429a      	cmp	r2, r3
 8006698:	d309      	bcc.n	80066ae <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 800669a:	2301      	movs	r3, #1
 800669c:	61fb      	str	r3, [r7, #28]
 800669e:	e006      	b.n	80066ae <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 80066a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006750 <vTaskPrioritySet+0x12c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	69ba      	ldr	r2, [r7, #24]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d101      	bne.n	80066ae <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 80066aa:	2301      	movs	r3, #1
 80066ac:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b2:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066b8:	69bb      	ldr	r3, [r7, #24]
 80066ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066bc:	429a      	cmp	r2, r3
 80066be:	d102      	bne.n	80066c6 <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	683a      	ldr	r2, [r7, #0]
 80066c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	683a      	ldr	r2, [r7, #0]
 80066ca:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	699b      	ldr	r3, [r3, #24]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	db04      	blt.n	80066de <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	6959      	ldr	r1, [r3, #20]
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4a19      	ldr	r2, [pc, #100]	@ (8006754 <vTaskPrioritySet+0x130>)
 80066ee:	4413      	add	r3, r2
 80066f0:	4299      	cmp	r1, r3
 80066f2:	d11c      	bne.n	800672e <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	3304      	adds	r3, #4
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7ff f84b 	bl	8005794 <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006702:	4b15      	ldr	r3, [pc, #84]	@ (8006758 <vTaskPrioritySet+0x134>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	429a      	cmp	r2, r3
 8006708:	d903      	bls.n	8006712 <vTaskPrioritySet+0xee>
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800670e:	4a12      	ldr	r2, [pc, #72]	@ (8006758 <vTaskPrioritySet+0x134>)
 8006710:	6013      	str	r3, [r2, #0]
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006716:	4613      	mov	r3, r2
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	4413      	add	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4a0d      	ldr	r2, [pc, #52]	@ (8006754 <vTaskPrioritySet+0x130>)
 8006720:	441a      	add	r2, r3
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	3304      	adds	r3, #4
 8006726:	4619      	mov	r1, r3
 8006728:	4610      	mov	r0, r2
 800672a:	f7fe ffd8 	bl	80056de <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d007      	beq.n	8006744 <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8006734:	4b09      	ldr	r3, [pc, #36]	@ (800675c <vTaskPrioritySet+0x138>)
 8006736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800673a:	601a      	str	r2, [r3, #0]
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8006744:	f001 f9c2 	bl	8007acc <vPortExitCritical>
	}
 8006748:	bf00      	nop
 800674a:	3720      	adds	r7, #32
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	20000ae0 	.word	0x20000ae0
 8006754:	20000ae4 	.word	0x20000ae4
 8006758:	20000fbc 	.word	0x20000fbc
 800675c:	e000ed04 	.word	0xe000ed04

08006760 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b08a      	sub	sp, #40	@ 0x28
 8006764:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006766:	2300      	movs	r3, #0
 8006768:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800676a:	2300      	movs	r3, #0
 800676c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800676e:	463a      	mov	r2, r7
 8006770:	1d39      	adds	r1, r7, #4
 8006772:	f107 0308 	add.w	r3, r7, #8
 8006776:	4618      	mov	r0, r3
 8006778:	f7fe ff54 	bl	8005624 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800677c:	6839      	ldr	r1, [r7, #0]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	68ba      	ldr	r2, [r7, #8]
 8006782:	9202      	str	r2, [sp, #8]
 8006784:	9301      	str	r3, [sp, #4]
 8006786:	2300      	movs	r3, #0
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	2300      	movs	r3, #0
 800678c:	460a      	mov	r2, r1
 800678e:	4922      	ldr	r1, [pc, #136]	@ (8006818 <vTaskStartScheduler+0xb8>)
 8006790:	4822      	ldr	r0, [pc, #136]	@ (800681c <vTaskStartScheduler+0xbc>)
 8006792:	f7ff fd21 	bl	80061d8 <xTaskCreateStatic>
 8006796:	4603      	mov	r3, r0
 8006798:	4a21      	ldr	r2, [pc, #132]	@ (8006820 <vTaskStartScheduler+0xc0>)
 800679a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800679c:	4b20      	ldr	r3, [pc, #128]	@ (8006820 <vTaskStartScheduler+0xc0>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d002      	beq.n	80067aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80067a4:	2301      	movs	r3, #1
 80067a6:	617b      	str	r3, [r7, #20]
 80067a8:	e001      	b.n	80067ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80067aa:	2300      	movs	r3, #0
 80067ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d102      	bne.n	80067ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80067b4:	f000 fd14 	bl	80071e0 <xTimerCreateTimerTask>
 80067b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d116      	bne.n	80067ee <vTaskStartScheduler+0x8e>
	__asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	613b      	str	r3, [r7, #16]
}
 80067d2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80067d4:	4b13      	ldr	r3, [pc, #76]	@ (8006824 <vTaskStartScheduler+0xc4>)
 80067d6:	f04f 32ff 	mov.w	r2, #4294967295
 80067da:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80067dc:	4b12      	ldr	r3, [pc, #72]	@ (8006828 <vTaskStartScheduler+0xc8>)
 80067de:	2201      	movs	r2, #1
 80067e0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80067e2:	4b12      	ldr	r3, [pc, #72]	@ (800682c <vTaskStartScheduler+0xcc>)
 80067e4:	2200      	movs	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067e8:	f001 f8ce 	bl	8007988 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067ec:	e00f      	b.n	800680e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f4:	d10b      	bne.n	800680e <vTaskStartScheduler+0xae>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	60fb      	str	r3, [r7, #12]
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	e7fd      	b.n	800680a <vTaskStartScheduler+0xaa>
}
 800680e:	bf00      	nop
 8006810:	3718      	adds	r7, #24
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	0800ae00 	.word	0x0800ae00
 800681c:	08006e71 	.word	0x08006e71
 8006820:	20000fd8 	.word	0x20000fd8
 8006824:	20000fd4 	.word	0x20000fd4
 8006828:	20000fc0 	.word	0x20000fc0
 800682c:	20000fb8 	.word	0x20000fb8

08006830 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006830:	b480      	push	{r7}
 8006832:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006834:	4b04      	ldr	r3, [pc, #16]	@ (8006848 <vTaskSuspendAll+0x18>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	3301      	adds	r3, #1
 800683a:	4a03      	ldr	r2, [pc, #12]	@ (8006848 <vTaskSuspendAll+0x18>)
 800683c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800683e:	bf00      	nop
 8006840:	46bd      	mov	sp, r7
 8006842:	bc80      	pop	{r7}
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	20000fdc 	.word	0x20000fdc

0800684c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006852:	2300      	movs	r3, #0
 8006854:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006856:	2300      	movs	r3, #0
 8006858:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800685a:	4b42      	ldr	r3, [pc, #264]	@ (8006964 <xTaskResumeAll+0x118>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d10b      	bne.n	800687a <xTaskResumeAll+0x2e>
	__asm volatile
 8006862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006866:	f383 8811 	msr	BASEPRI, r3
 800686a:	f3bf 8f6f 	isb	sy
 800686e:	f3bf 8f4f 	dsb	sy
 8006872:	603b      	str	r3, [r7, #0]
}
 8006874:	bf00      	nop
 8006876:	bf00      	nop
 8006878:	e7fd      	b.n	8006876 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800687a:	f001 f8f7 	bl	8007a6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800687e:	4b39      	ldr	r3, [pc, #228]	@ (8006964 <xTaskResumeAll+0x118>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3b01      	subs	r3, #1
 8006884:	4a37      	ldr	r2, [pc, #220]	@ (8006964 <xTaskResumeAll+0x118>)
 8006886:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006888:	4b36      	ldr	r3, [pc, #216]	@ (8006964 <xTaskResumeAll+0x118>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d162      	bne.n	8006956 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006890:	4b35      	ldr	r3, [pc, #212]	@ (8006968 <xTaskResumeAll+0x11c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d05e      	beq.n	8006956 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006898:	e02f      	b.n	80068fa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800689a:	4b34      	ldr	r3, [pc, #208]	@ (800696c <xTaskResumeAll+0x120>)
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	3318      	adds	r3, #24
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7fe ff74 	bl	8005794 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	3304      	adds	r3, #4
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7fe ff6f 	bl	8005794 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006970 <xTaskResumeAll+0x124>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	429a      	cmp	r2, r3
 80068c0:	d903      	bls.n	80068ca <xTaskResumeAll+0x7e>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006970 <xTaskResumeAll+0x124>)
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ce:	4613      	mov	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	4413      	add	r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	4a27      	ldr	r2, [pc, #156]	@ (8006974 <xTaskResumeAll+0x128>)
 80068d8:	441a      	add	r2, r3
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	3304      	adds	r3, #4
 80068de:	4619      	mov	r1, r3
 80068e0:	4610      	mov	r0, r2
 80068e2:	f7fe fefc 	bl	80056de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ea:	4b23      	ldr	r3, [pc, #140]	@ (8006978 <xTaskResumeAll+0x12c>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d302      	bcc.n	80068fa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80068f4:	4b21      	ldr	r3, [pc, #132]	@ (800697c <xTaskResumeAll+0x130>)
 80068f6:	2201      	movs	r2, #1
 80068f8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068fa:	4b1c      	ldr	r3, [pc, #112]	@ (800696c <xTaskResumeAll+0x120>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1cb      	bne.n	800689a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006908:	f000 fb68 	bl	8006fdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800690c:	4b1c      	ldr	r3, [pc, #112]	@ (8006980 <xTaskResumeAll+0x134>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d010      	beq.n	800693a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006918:	f000 f856 	bl	80069c8 <xTaskIncrementTick>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d002      	beq.n	8006928 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006922:	4b16      	ldr	r3, [pc, #88]	@ (800697c <xTaskResumeAll+0x130>)
 8006924:	2201      	movs	r2, #1
 8006926:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3b01      	subs	r3, #1
 800692c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d1f1      	bne.n	8006918 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006934:	4b12      	ldr	r3, [pc, #72]	@ (8006980 <xTaskResumeAll+0x134>)
 8006936:	2200      	movs	r2, #0
 8006938:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800693a:	4b10      	ldr	r3, [pc, #64]	@ (800697c <xTaskResumeAll+0x130>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d009      	beq.n	8006956 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006942:	2301      	movs	r3, #1
 8006944:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006946:	4b0f      	ldr	r3, [pc, #60]	@ (8006984 <xTaskResumeAll+0x138>)
 8006948:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800694c:	601a      	str	r2, [r3, #0]
 800694e:	f3bf 8f4f 	dsb	sy
 8006952:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006956:	f001 f8b9 	bl	8007acc <vPortExitCritical>

	return xAlreadyYielded;
 800695a:	68bb      	ldr	r3, [r7, #8]
}
 800695c:	4618      	mov	r0, r3
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	20000fdc 	.word	0x20000fdc
 8006968:	20000fb4 	.word	0x20000fb4
 800696c:	20000f74 	.word	0x20000f74
 8006970:	20000fbc 	.word	0x20000fbc
 8006974:	20000ae4 	.word	0x20000ae4
 8006978:	20000ae0 	.word	0x20000ae0
 800697c:	20000fc8 	.word	0x20000fc8
 8006980:	20000fc4 	.word	0x20000fc4
 8006984:	e000ed04 	.word	0xe000ed04

08006988 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006988:	b480      	push	{r7}
 800698a:	b083      	sub	sp, #12
 800698c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800698e:	4b04      	ldr	r3, [pc, #16]	@ (80069a0 <xTaskGetTickCount+0x18>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006994:	687b      	ldr	r3, [r7, #4]
}
 8006996:	4618      	mov	r0, r3
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	bc80      	pop	{r7}
 800699e:	4770      	bx	lr
 80069a0:	20000fb8 	.word	0x20000fb8

080069a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069aa:	f001 f921 	bl	8007bf0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80069ae:	2300      	movs	r3, #0
 80069b0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80069b2:	4b04      	ldr	r3, [pc, #16]	@ (80069c4 <xTaskGetTickCountFromISR+0x20>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069b8:	683b      	ldr	r3, [r7, #0]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3708      	adds	r7, #8
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	20000fb8 	.word	0x20000fb8

080069c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069d2:	4b4f      	ldr	r3, [pc, #316]	@ (8006b10 <xTaskIncrementTick+0x148>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	f040 8090 	bne.w	8006afc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80069dc:	4b4d      	ldr	r3, [pc, #308]	@ (8006b14 <xTaskIncrementTick+0x14c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	3301      	adds	r3, #1
 80069e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80069e4:	4a4b      	ldr	r2, [pc, #300]	@ (8006b14 <xTaskIncrementTick+0x14c>)
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d121      	bne.n	8006a34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80069f0:	4b49      	ldr	r3, [pc, #292]	@ (8006b18 <xTaskIncrementTick+0x150>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d00b      	beq.n	8006a12 <xTaskIncrementTick+0x4a>
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fe:	f383 8811 	msr	BASEPRI, r3
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	f3bf 8f4f 	dsb	sy
 8006a0a:	603b      	str	r3, [r7, #0]
}
 8006a0c:	bf00      	nop
 8006a0e:	bf00      	nop
 8006a10:	e7fd      	b.n	8006a0e <xTaskIncrementTick+0x46>
 8006a12:	4b41      	ldr	r3, [pc, #260]	@ (8006b18 <xTaskIncrementTick+0x150>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	4b40      	ldr	r3, [pc, #256]	@ (8006b1c <xTaskIncrementTick+0x154>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a3e      	ldr	r2, [pc, #248]	@ (8006b18 <xTaskIncrementTick+0x150>)
 8006a1e:	6013      	str	r3, [r2, #0]
 8006a20:	4a3e      	ldr	r2, [pc, #248]	@ (8006b1c <xTaskIncrementTick+0x154>)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6013      	str	r3, [r2, #0]
 8006a26:	4b3e      	ldr	r3, [pc, #248]	@ (8006b20 <xTaskIncrementTick+0x158>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8006b20 <xTaskIncrementTick+0x158>)
 8006a2e:	6013      	str	r3, [r2, #0]
 8006a30:	f000 fad4 	bl	8006fdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006a34:	4b3b      	ldr	r3, [pc, #236]	@ (8006b24 <xTaskIncrementTick+0x15c>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	693a      	ldr	r2, [r7, #16]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d349      	bcc.n	8006ad2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a3e:	4b36      	ldr	r3, [pc, #216]	@ (8006b18 <xTaskIncrementTick+0x150>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d104      	bne.n	8006a52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a48:	4b36      	ldr	r3, [pc, #216]	@ (8006b24 <xTaskIncrementTick+0x15c>)
 8006a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4e:	601a      	str	r2, [r3, #0]
					break;
 8006a50:	e03f      	b.n	8006ad2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a52:	4b31      	ldr	r3, [pc, #196]	@ (8006b18 <xTaskIncrementTick+0x150>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d203      	bcs.n	8006a72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006a6a:	4a2e      	ldr	r2, [pc, #184]	@ (8006b24 <xTaskIncrementTick+0x15c>)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006a70:	e02f      	b.n	8006ad2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	3304      	adds	r3, #4
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7fe fe8c 	bl	8005794 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d004      	beq.n	8006a8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	3318      	adds	r3, #24
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7fe fe83 	bl	8005794 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a92:	4b25      	ldr	r3, [pc, #148]	@ (8006b28 <xTaskIncrementTick+0x160>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d903      	bls.n	8006aa2 <xTaskIncrementTick+0xda>
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a9e:	4a22      	ldr	r2, [pc, #136]	@ (8006b28 <xTaskIncrementTick+0x160>)
 8006aa0:	6013      	str	r3, [r2, #0]
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	4413      	add	r3, r2
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	4a1f      	ldr	r2, [pc, #124]	@ (8006b2c <xTaskIncrementTick+0x164>)
 8006ab0:	441a      	add	r2, r3
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	4610      	mov	r0, r2
 8006aba:	f7fe fe10 	bl	80056de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8006b30 <xTaskIncrementTick+0x168>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d3b8      	bcc.n	8006a3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006acc:	2301      	movs	r3, #1
 8006ace:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ad0:	e7b5      	b.n	8006a3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006ad2:	4b17      	ldr	r3, [pc, #92]	@ (8006b30 <xTaskIncrementTick+0x168>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad8:	4914      	ldr	r1, [pc, #80]	@ (8006b2c <xTaskIncrementTick+0x164>)
 8006ada:	4613      	mov	r3, r2
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	4413      	add	r3, r2
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	440b      	add	r3, r1
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d901      	bls.n	8006aee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006aea:	2301      	movs	r3, #1
 8006aec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006aee:	4b11      	ldr	r3, [pc, #68]	@ (8006b34 <xTaskIncrementTick+0x16c>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d007      	beq.n	8006b06 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006af6:	2301      	movs	r3, #1
 8006af8:	617b      	str	r3, [r7, #20]
 8006afa:	e004      	b.n	8006b06 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006afc:	4b0e      	ldr	r3, [pc, #56]	@ (8006b38 <xTaskIncrementTick+0x170>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	4a0d      	ldr	r2, [pc, #52]	@ (8006b38 <xTaskIncrementTick+0x170>)
 8006b04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006b06:	697b      	ldr	r3, [r7, #20]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3718      	adds	r7, #24
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	20000fdc 	.word	0x20000fdc
 8006b14:	20000fb8 	.word	0x20000fb8
 8006b18:	20000f6c 	.word	0x20000f6c
 8006b1c:	20000f70 	.word	0x20000f70
 8006b20:	20000fcc 	.word	0x20000fcc
 8006b24:	20000fd4 	.word	0x20000fd4
 8006b28:	20000fbc 	.word	0x20000fbc
 8006b2c:	20000ae4 	.word	0x20000ae4
 8006b30:	20000ae0 	.word	0x20000ae0
 8006b34:	20000fc8 	.word	0x20000fc8
 8006b38:	20000fc4 	.word	0x20000fc4

08006b3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b42:	4b28      	ldr	r3, [pc, #160]	@ (8006be4 <vTaskSwitchContext+0xa8>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d003      	beq.n	8006b52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006b4a:	4b27      	ldr	r3, [pc, #156]	@ (8006be8 <vTaskSwitchContext+0xac>)
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b50:	e042      	b.n	8006bd8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006b52:	4b25      	ldr	r3, [pc, #148]	@ (8006be8 <vTaskSwitchContext+0xac>)
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b58:	4b24      	ldr	r3, [pc, #144]	@ (8006bec <vTaskSwitchContext+0xb0>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	60fb      	str	r3, [r7, #12]
 8006b5e:	e011      	b.n	8006b84 <vTaskSwitchContext+0x48>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10b      	bne.n	8006b7e <vTaskSwitchContext+0x42>
	__asm volatile
 8006b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	607b      	str	r3, [r7, #4]
}
 8006b78:	bf00      	nop
 8006b7a:	bf00      	nop
 8006b7c:	e7fd      	b.n	8006b7a <vTaskSwitchContext+0x3e>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	3b01      	subs	r3, #1
 8006b82:	60fb      	str	r3, [r7, #12]
 8006b84:	491a      	ldr	r1, [pc, #104]	@ (8006bf0 <vTaskSwitchContext+0xb4>)
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4413      	add	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	440b      	add	r3, r1
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0e3      	beq.n	8006b60 <vTaskSwitchContext+0x24>
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	4413      	add	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4a13      	ldr	r2, [pc, #76]	@ (8006bf0 <vTaskSwitchContext+0xb4>)
 8006ba4:	4413      	add	r3, r2
 8006ba6:	60bb      	str	r3, [r7, #8]
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	605a      	str	r2, [r3, #4]
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	685a      	ldr	r2, [r3, #4]
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	3308      	adds	r3, #8
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d104      	bne.n	8006bc8 <vTaskSwitchContext+0x8c>
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	605a      	str	r2, [r3, #4]
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	68db      	ldr	r3, [r3, #12]
 8006bce:	4a09      	ldr	r2, [pc, #36]	@ (8006bf4 <vTaskSwitchContext+0xb8>)
 8006bd0:	6013      	str	r3, [r2, #0]
 8006bd2:	4a06      	ldr	r2, [pc, #24]	@ (8006bec <vTaskSwitchContext+0xb0>)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6013      	str	r3, [r2, #0]
}
 8006bd8:	bf00      	nop
 8006bda:	3714      	adds	r7, #20
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bc80      	pop	{r7}
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	20000fdc 	.word	0x20000fdc
 8006be8:	20000fc8 	.word	0x20000fc8
 8006bec:	20000fbc 	.word	0x20000fbc
 8006bf0:	20000ae4 	.word	0x20000ae4
 8006bf4:	20000ae0 	.word	0x20000ae0

08006bf8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10b      	bne.n	8006c20 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	60fb      	str	r3, [r7, #12]
}
 8006c1a:	bf00      	nop
 8006c1c:	bf00      	nop
 8006c1e:	e7fd      	b.n	8006c1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c20:	4b07      	ldr	r3, [pc, #28]	@ (8006c40 <vTaskPlaceOnEventList+0x48>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	3318      	adds	r3, #24
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7fe fd7b 	bl	8005724 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006c2e:	2101      	movs	r1, #1
 8006c30:	6838      	ldr	r0, [r7, #0]
 8006c32:	f000 fa81 	bl	8007138 <prvAddCurrentTaskToDelayedList>
}
 8006c36:	bf00      	nop
 8006c38:	3710      	adds	r7, #16
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	20000ae0 	.word	0x20000ae0

08006c44 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b086      	sub	sp, #24
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	60b9      	str	r1, [r7, #8]
 8006c4e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10b      	bne.n	8006c6e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c5a:	f383 8811 	msr	BASEPRI, r3
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	f3bf 8f4f 	dsb	sy
 8006c66:	617b      	str	r3, [r7, #20]
}
 8006c68:	bf00      	nop
 8006c6a:	bf00      	nop
 8006c6c:	e7fd      	b.n	8006c6a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <vTaskPlaceOnEventListRestricted+0x54>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3318      	adds	r3, #24
 8006c74:	4619      	mov	r1, r3
 8006c76:	68f8      	ldr	r0, [r7, #12]
 8006c78:	f7fe fd31 	bl	80056de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d002      	beq.n	8006c88 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006c82:	f04f 33ff 	mov.w	r3, #4294967295
 8006c86:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006c88:	6879      	ldr	r1, [r7, #4]
 8006c8a:	68b8      	ldr	r0, [r7, #8]
 8006c8c:	f000 fa54 	bl	8007138 <prvAddCurrentTaskToDelayedList>
	}
 8006c90:	bf00      	nop
 8006c92:	3718      	adds	r7, #24
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	20000ae0 	.word	0x20000ae0

08006c9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b086      	sub	sp, #24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d10b      	bne.n	8006cca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb6:	f383 8811 	msr	BASEPRI, r3
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	f3bf 8f4f 	dsb	sy
 8006cc2:	60fb      	str	r3, [r7, #12]
}
 8006cc4:	bf00      	nop
 8006cc6:	bf00      	nop
 8006cc8:	e7fd      	b.n	8006cc6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	3318      	adds	r3, #24
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7fe fd60 	bl	8005794 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8006d4c <xTaskRemoveFromEventList+0xb0>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d11d      	bne.n	8006d18 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	3304      	adds	r3, #4
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7fe fd57 	bl	8005794 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cea:	4b19      	ldr	r3, [pc, #100]	@ (8006d50 <xTaskRemoveFromEventList+0xb4>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d903      	bls.n	8006cfa <xTaskRemoveFromEventList+0x5e>
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cf6:	4a16      	ldr	r2, [pc, #88]	@ (8006d50 <xTaskRemoveFromEventList+0xb4>)
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cfe:	4613      	mov	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4413      	add	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4a13      	ldr	r2, [pc, #76]	@ (8006d54 <xTaskRemoveFromEventList+0xb8>)
 8006d08:	441a      	add	r2, r3
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	4619      	mov	r1, r3
 8006d10:	4610      	mov	r0, r2
 8006d12:	f7fe fce4 	bl	80056de <vListInsertEnd>
 8006d16:	e005      	b.n	8006d24 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	3318      	adds	r3, #24
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	480e      	ldr	r0, [pc, #56]	@ (8006d58 <xTaskRemoveFromEventList+0xbc>)
 8006d20:	f7fe fcdd 	bl	80056de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d28:	4b0c      	ldr	r3, [pc, #48]	@ (8006d5c <xTaskRemoveFromEventList+0xc0>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d905      	bls.n	8006d3e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006d32:	2301      	movs	r3, #1
 8006d34:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006d36:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <xTaskRemoveFromEventList+0xc4>)
 8006d38:	2201      	movs	r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]
 8006d3c:	e001      	b.n	8006d42 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006d42:	697b      	ldr	r3, [r7, #20]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3718      	adds	r7, #24
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	20000fdc 	.word	0x20000fdc
 8006d50:	20000fbc 	.word	0x20000fbc
 8006d54:	20000ae4 	.word	0x20000ae4
 8006d58:	20000f74 	.word	0x20000f74
 8006d5c:	20000ae0 	.word	0x20000ae0
 8006d60:	20000fc8 	.word	0x20000fc8

08006d64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006d64:	b480      	push	{r7}
 8006d66:	b083      	sub	sp, #12
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006d6c:	4b06      	ldr	r3, [pc, #24]	@ (8006d88 <vTaskInternalSetTimeOutState+0x24>)
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006d74:	4b05      	ldr	r3, [pc, #20]	@ (8006d8c <vTaskInternalSetTimeOutState+0x28>)
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	605a      	str	r2, [r3, #4]
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bc80      	pop	{r7}
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	20000fcc 	.word	0x20000fcc
 8006d8c:	20000fb8 	.word	0x20000fb8

08006d90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b088      	sub	sp, #32
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10b      	bne.n	8006db8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	613b      	str	r3, [r7, #16]
}
 8006db2:	bf00      	nop
 8006db4:	bf00      	nop
 8006db6:	e7fd      	b.n	8006db4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10b      	bne.n	8006dd6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc2:	f383 8811 	msr	BASEPRI, r3
 8006dc6:	f3bf 8f6f 	isb	sy
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	60fb      	str	r3, [r7, #12]
}
 8006dd0:	bf00      	nop
 8006dd2:	bf00      	nop
 8006dd4:	e7fd      	b.n	8006dd2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006dd6:	f000 fe49 	bl	8007a6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006dda:	4b1d      	ldr	r3, [pc, #116]	@ (8006e50 <xTaskCheckForTimeOut+0xc0>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df2:	d102      	bne.n	8006dfa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006df4:	2300      	movs	r3, #0
 8006df6:	61fb      	str	r3, [r7, #28]
 8006df8:	e023      	b.n	8006e42 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	4b15      	ldr	r3, [pc, #84]	@ (8006e54 <xTaskCheckForTimeOut+0xc4>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d007      	beq.n	8006e16 <xTaskCheckForTimeOut+0x86>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	69ba      	ldr	r2, [r7, #24]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d302      	bcc.n	8006e16 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006e10:	2301      	movs	r3, #1
 8006e12:	61fb      	str	r3, [r7, #28]
 8006e14:	e015      	b.n	8006e42 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d20b      	bcs.n	8006e38 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	1ad2      	subs	r2, r2, r3
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff ff99 	bl	8006d64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006e32:	2300      	movs	r3, #0
 8006e34:	61fb      	str	r3, [r7, #28]
 8006e36:	e004      	b.n	8006e42 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006e42:	f000 fe43 	bl	8007acc <vPortExitCritical>

	return xReturn;
 8006e46:	69fb      	ldr	r3, [r7, #28]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3720      	adds	r7, #32
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	20000fb8 	.word	0x20000fb8
 8006e54:	20000fcc 	.word	0x20000fcc

08006e58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006e58:	b480      	push	{r7}
 8006e5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006e5c:	4b03      	ldr	r3, [pc, #12]	@ (8006e6c <vTaskMissedYield+0x14>)
 8006e5e:	2201      	movs	r2, #1
 8006e60:	601a      	str	r2, [r3, #0]
}
 8006e62:	bf00      	nop
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bc80      	pop	{r7}
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	20000fc8 	.word	0x20000fc8

08006e70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006e78:	f000 f852 	bl	8006f20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006e7c:	4b06      	ldr	r3, [pc, #24]	@ (8006e98 <prvIdleTask+0x28>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d9f9      	bls.n	8006e78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006e84:	4b05      	ldr	r3, [pc, #20]	@ (8006e9c <prvIdleTask+0x2c>)
 8006e86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006e94:	e7f0      	b.n	8006e78 <prvIdleTask+0x8>
 8006e96:	bf00      	nop
 8006e98:	20000ae4 	.word	0x20000ae4
 8006e9c:	e000ed04 	.word	0xe000ed04

08006ea0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	607b      	str	r3, [r7, #4]
 8006eaa:	e00c      	b.n	8006ec6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4a12      	ldr	r2, [pc, #72]	@ (8006f00 <prvInitialiseTaskLists+0x60>)
 8006eb8:	4413      	add	r3, r2
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7fe fbe4 	bl	8005688 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	607b      	str	r3, [r7, #4]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2b37      	cmp	r3, #55	@ 0x37
 8006eca:	d9ef      	bls.n	8006eac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006ecc:	480d      	ldr	r0, [pc, #52]	@ (8006f04 <prvInitialiseTaskLists+0x64>)
 8006ece:	f7fe fbdb 	bl	8005688 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006ed2:	480d      	ldr	r0, [pc, #52]	@ (8006f08 <prvInitialiseTaskLists+0x68>)
 8006ed4:	f7fe fbd8 	bl	8005688 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ed8:	480c      	ldr	r0, [pc, #48]	@ (8006f0c <prvInitialiseTaskLists+0x6c>)
 8006eda:	f7fe fbd5 	bl	8005688 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006ede:	480c      	ldr	r0, [pc, #48]	@ (8006f10 <prvInitialiseTaskLists+0x70>)
 8006ee0:	f7fe fbd2 	bl	8005688 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006ee4:	480b      	ldr	r0, [pc, #44]	@ (8006f14 <prvInitialiseTaskLists+0x74>)
 8006ee6:	f7fe fbcf 	bl	8005688 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006eea:	4b0b      	ldr	r3, [pc, #44]	@ (8006f18 <prvInitialiseTaskLists+0x78>)
 8006eec:	4a05      	ldr	r2, [pc, #20]	@ (8006f04 <prvInitialiseTaskLists+0x64>)
 8006eee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ef0:	4b0a      	ldr	r3, [pc, #40]	@ (8006f1c <prvInitialiseTaskLists+0x7c>)
 8006ef2:	4a05      	ldr	r2, [pc, #20]	@ (8006f08 <prvInitialiseTaskLists+0x68>)
 8006ef4:	601a      	str	r2, [r3, #0]
}
 8006ef6:	bf00      	nop
 8006ef8:	3708      	adds	r7, #8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	20000ae4 	.word	0x20000ae4
 8006f04:	20000f44 	.word	0x20000f44
 8006f08:	20000f58 	.word	0x20000f58
 8006f0c:	20000f74 	.word	0x20000f74
 8006f10:	20000f88 	.word	0x20000f88
 8006f14:	20000fa0 	.word	0x20000fa0
 8006f18:	20000f6c 	.word	0x20000f6c
 8006f1c:	20000f70 	.word	0x20000f70

08006f20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f26:	e019      	b.n	8006f5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006f28:	f000 fda0 	bl	8007a6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f2c:	4b10      	ldr	r3, [pc, #64]	@ (8006f70 <prvCheckTasksWaitingTermination+0x50>)
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	3304      	adds	r3, #4
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7fe fc2b 	bl	8005794 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f74 <prvCheckTasksWaitingTermination+0x54>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	3b01      	subs	r3, #1
 8006f44:	4a0b      	ldr	r2, [pc, #44]	@ (8006f74 <prvCheckTasksWaitingTermination+0x54>)
 8006f46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006f48:	4b0b      	ldr	r3, [pc, #44]	@ (8006f78 <prvCheckTasksWaitingTermination+0x58>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8006f78 <prvCheckTasksWaitingTermination+0x58>)
 8006f50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006f52:	f000 fdbb 	bl	8007acc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f810 	bl	8006f7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f5c:	4b06      	ldr	r3, [pc, #24]	@ (8006f78 <prvCheckTasksWaitingTermination+0x58>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1e1      	bne.n	8006f28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006f64:	bf00      	nop
 8006f66:	bf00      	nop
 8006f68:	3708      	adds	r7, #8
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	20000f88 	.word	0x20000f88
 8006f74:	20000fb4 	.word	0x20000fb4
 8006f78:	20000f9c 	.word	0x20000f9c

08006f7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d108      	bne.n	8006fa0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f92:	4618      	mov	r0, r3
 8006f94:	f000 ff3a 	bl	8007e0c <vPortFree>
				vPortFree( pxTCB );
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 ff37 	bl	8007e0c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006f9e:	e019      	b.n	8006fd4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d103      	bne.n	8006fb2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 ff2e 	bl	8007e0c <vPortFree>
	}
 8006fb0:	e010      	b.n	8006fd4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	d00b      	beq.n	8006fd4 <prvDeleteTCB+0x58>
	__asm volatile
 8006fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fc0:	f383 8811 	msr	BASEPRI, r3
 8006fc4:	f3bf 8f6f 	isb	sy
 8006fc8:	f3bf 8f4f 	dsb	sy
 8006fcc:	60fb      	str	r3, [r7, #12]
}
 8006fce:	bf00      	nop
 8006fd0:	bf00      	nop
 8006fd2:	e7fd      	b.n	8006fd0 <prvDeleteTCB+0x54>
	}
 8006fd4:	bf00      	nop
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8007014 <prvResetNextTaskUnblockTime+0x38>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d104      	bne.n	8006ff6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006fec:	4b0a      	ldr	r3, [pc, #40]	@ (8007018 <prvResetNextTaskUnblockTime+0x3c>)
 8006fee:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006ff4:	e008      	b.n	8007008 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ff6:	4b07      	ldr	r3, [pc, #28]	@ (8007014 <prvResetNextTaskUnblockTime+0x38>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	4a04      	ldr	r2, [pc, #16]	@ (8007018 <prvResetNextTaskUnblockTime+0x3c>)
 8007006:	6013      	str	r3, [r2, #0]
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	bc80      	pop	{r7}
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	20000f6c 	.word	0x20000f6c
 8007018:	20000fd4 	.word	0x20000fd4

0800701c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007022:	4b0b      	ldr	r3, [pc, #44]	@ (8007050 <xTaskGetSchedulerState+0x34>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d102      	bne.n	8007030 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800702a:	2301      	movs	r3, #1
 800702c:	607b      	str	r3, [r7, #4]
 800702e:	e008      	b.n	8007042 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007030:	4b08      	ldr	r3, [pc, #32]	@ (8007054 <xTaskGetSchedulerState+0x38>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d102      	bne.n	800703e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007038:	2302      	movs	r3, #2
 800703a:	607b      	str	r3, [r7, #4]
 800703c:	e001      	b.n	8007042 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800703e:	2300      	movs	r3, #0
 8007040:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007042:	687b      	ldr	r3, [r7, #4]
	}
 8007044:	4618      	mov	r0, r3
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	20000fc0 	.word	0x20000fc0
 8007054:	20000fdc 	.word	0x20000fdc

08007058 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007064:	2300      	movs	r3, #0
 8007066:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d058      	beq.n	8007120 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800706e:	4b2f      	ldr	r3, [pc, #188]	@ (800712c <xTaskPriorityDisinherit+0xd4>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	429a      	cmp	r2, r3
 8007076:	d00b      	beq.n	8007090 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800707c:	f383 8811 	msr	BASEPRI, r3
 8007080:	f3bf 8f6f 	isb	sy
 8007084:	f3bf 8f4f 	dsb	sy
 8007088:	60fb      	str	r3, [r7, #12]
}
 800708a:	bf00      	nop
 800708c:	bf00      	nop
 800708e:	e7fd      	b.n	800708c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10b      	bne.n	80070b0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709c:	f383 8811 	msr	BASEPRI, r3
 80070a0:	f3bf 8f6f 	isb	sy
 80070a4:	f3bf 8f4f 	dsb	sy
 80070a8:	60bb      	str	r3, [r7, #8]
}
 80070aa:	bf00      	nop
 80070ac:	bf00      	nop
 80070ae:	e7fd      	b.n	80070ac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070b4:	1e5a      	subs	r2, r3, #1
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d02c      	beq.n	8007120 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d128      	bne.n	8007120 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	3304      	adds	r3, #4
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7fe fb5e 	bl	8005794 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070f0:	4b0f      	ldr	r3, [pc, #60]	@ (8007130 <xTaskPriorityDisinherit+0xd8>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d903      	bls.n	8007100 <xTaskPriorityDisinherit+0xa8>
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070fc:	4a0c      	ldr	r2, [pc, #48]	@ (8007130 <xTaskPriorityDisinherit+0xd8>)
 80070fe:	6013      	str	r3, [r2, #0]
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007104:	4613      	mov	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4413      	add	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4a09      	ldr	r2, [pc, #36]	@ (8007134 <xTaskPriorityDisinherit+0xdc>)
 800710e:	441a      	add	r2, r3
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	3304      	adds	r3, #4
 8007114:	4619      	mov	r1, r3
 8007116:	4610      	mov	r0, r2
 8007118:	f7fe fae1 	bl	80056de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800711c:	2301      	movs	r3, #1
 800711e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007120:	697b      	ldr	r3, [r7, #20]
	}
 8007122:	4618      	mov	r0, r3
 8007124:	3718      	adds	r7, #24
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	20000ae0 	.word	0x20000ae0
 8007130:	20000fbc 	.word	0x20000fbc
 8007134:	20000ae4 	.word	0x20000ae4

08007138 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007142:	4b21      	ldr	r3, [pc, #132]	@ (80071c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007148:	4b20      	ldr	r3, [pc, #128]	@ (80071cc <prvAddCurrentTaskToDelayedList+0x94>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3304      	adds	r3, #4
 800714e:	4618      	mov	r0, r3
 8007150:	f7fe fb20 	bl	8005794 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800715a:	d10a      	bne.n	8007172 <prvAddCurrentTaskToDelayedList+0x3a>
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d007      	beq.n	8007172 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007162:	4b1a      	ldr	r3, [pc, #104]	@ (80071cc <prvAddCurrentTaskToDelayedList+0x94>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	3304      	adds	r3, #4
 8007168:	4619      	mov	r1, r3
 800716a:	4819      	ldr	r0, [pc, #100]	@ (80071d0 <prvAddCurrentTaskToDelayedList+0x98>)
 800716c:	f7fe fab7 	bl	80056de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007170:	e026      	b.n	80071c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007172:	68fa      	ldr	r2, [r7, #12]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4413      	add	r3, r2
 8007178:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800717a:	4b14      	ldr	r3, [pc, #80]	@ (80071cc <prvAddCurrentTaskToDelayedList+0x94>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	429a      	cmp	r2, r3
 8007188:	d209      	bcs.n	800719e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800718a:	4b12      	ldr	r3, [pc, #72]	@ (80071d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	4b0f      	ldr	r3, [pc, #60]	@ (80071cc <prvAddCurrentTaskToDelayedList+0x94>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	3304      	adds	r3, #4
 8007194:	4619      	mov	r1, r3
 8007196:	4610      	mov	r0, r2
 8007198:	f7fe fac4 	bl	8005724 <vListInsert>
}
 800719c:	e010      	b.n	80071c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800719e:	4b0e      	ldr	r3, [pc, #56]	@ (80071d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	4b0a      	ldr	r3, [pc, #40]	@ (80071cc <prvAddCurrentTaskToDelayedList+0x94>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	3304      	adds	r3, #4
 80071a8:	4619      	mov	r1, r3
 80071aa:	4610      	mov	r0, r2
 80071ac:	f7fe faba 	bl	8005724 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80071b0:	4b0a      	ldr	r3, [pc, #40]	@ (80071dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d202      	bcs.n	80071c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80071ba:	4a08      	ldr	r2, [pc, #32]	@ (80071dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	6013      	str	r3, [r2, #0]
}
 80071c0:	bf00      	nop
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	20000fb8 	.word	0x20000fb8
 80071cc:	20000ae0 	.word	0x20000ae0
 80071d0:	20000fa0 	.word	0x20000fa0
 80071d4:	20000f70 	.word	0x20000f70
 80071d8:	20000f6c 	.word	0x20000f6c
 80071dc:	20000fd4 	.word	0x20000fd4

080071e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b08a      	sub	sp, #40	@ 0x28
 80071e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80071e6:	2300      	movs	r3, #0
 80071e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80071ea:	f000 fb11 	bl	8007810 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80071ee:	4b1d      	ldr	r3, [pc, #116]	@ (8007264 <xTimerCreateTimerTask+0x84>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d021      	beq.n	800723a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80071f6:	2300      	movs	r3, #0
 80071f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80071fa:	2300      	movs	r3, #0
 80071fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80071fe:	1d3a      	adds	r2, r7, #4
 8007200:	f107 0108 	add.w	r1, r7, #8
 8007204:	f107 030c 	add.w	r3, r7, #12
 8007208:	4618      	mov	r0, r3
 800720a:	f7fe fa23 	bl	8005654 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800720e:	6879      	ldr	r1, [r7, #4]
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	9202      	str	r2, [sp, #8]
 8007216:	9301      	str	r3, [sp, #4]
 8007218:	2302      	movs	r3, #2
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	2300      	movs	r3, #0
 800721e:	460a      	mov	r2, r1
 8007220:	4911      	ldr	r1, [pc, #68]	@ (8007268 <xTimerCreateTimerTask+0x88>)
 8007222:	4812      	ldr	r0, [pc, #72]	@ (800726c <xTimerCreateTimerTask+0x8c>)
 8007224:	f7fe ffd8 	bl	80061d8 <xTaskCreateStatic>
 8007228:	4603      	mov	r3, r0
 800722a:	4a11      	ldr	r2, [pc, #68]	@ (8007270 <xTimerCreateTimerTask+0x90>)
 800722c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800722e:	4b10      	ldr	r3, [pc, #64]	@ (8007270 <xTimerCreateTimerTask+0x90>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d001      	beq.n	800723a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007236:	2301      	movs	r3, #1
 8007238:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d10b      	bne.n	8007258 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007244:	f383 8811 	msr	BASEPRI, r3
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	613b      	str	r3, [r7, #16]
}
 8007252:	bf00      	nop
 8007254:	bf00      	nop
 8007256:	e7fd      	b.n	8007254 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007258:	697b      	ldr	r3, [r7, #20]
}
 800725a:	4618      	mov	r0, r3
 800725c:	3718      	adds	r7, #24
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	20001010 	.word	0x20001010
 8007268:	0800ae08 	.word	0x0800ae08
 800726c:	080073ad 	.word	0x080073ad
 8007270:	20001014 	.word	0x20001014

08007274 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b08a      	sub	sp, #40	@ 0x28
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007282:	2300      	movs	r3, #0
 8007284:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d10b      	bne.n	80072a4 <xTimerGenericCommand+0x30>
	__asm volatile
 800728c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007290:	f383 8811 	msr	BASEPRI, r3
 8007294:	f3bf 8f6f 	isb	sy
 8007298:	f3bf 8f4f 	dsb	sy
 800729c:	623b      	str	r3, [r7, #32]
}
 800729e:	bf00      	nop
 80072a0:	bf00      	nop
 80072a2:	e7fd      	b.n	80072a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80072a4:	4b19      	ldr	r3, [pc, #100]	@ (800730c <xTimerGenericCommand+0x98>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d02a      	beq.n	8007302 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	2b05      	cmp	r3, #5
 80072bc:	dc18      	bgt.n	80072f0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80072be:	f7ff fead 	bl	800701c <xTaskGetSchedulerState>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d109      	bne.n	80072dc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80072c8:	4b10      	ldr	r3, [pc, #64]	@ (800730c <xTimerGenericCommand+0x98>)
 80072ca:	6818      	ldr	r0, [r3, #0]
 80072cc:	f107 0110 	add.w	r1, r7, #16
 80072d0:	2300      	movs	r3, #0
 80072d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d4:	f7fe fb92 	bl	80059fc <xQueueGenericSend>
 80072d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80072da:	e012      	b.n	8007302 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80072dc:	4b0b      	ldr	r3, [pc, #44]	@ (800730c <xTimerGenericCommand+0x98>)
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	f107 0110 	add.w	r1, r7, #16
 80072e4:	2300      	movs	r3, #0
 80072e6:	2200      	movs	r2, #0
 80072e8:	f7fe fb88 	bl	80059fc <xQueueGenericSend>
 80072ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80072ee:	e008      	b.n	8007302 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80072f0:	4b06      	ldr	r3, [pc, #24]	@ (800730c <xTimerGenericCommand+0x98>)
 80072f2:	6818      	ldr	r0, [r3, #0]
 80072f4:	f107 0110 	add.w	r1, r7, #16
 80072f8:	2300      	movs	r3, #0
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	f7fe fc80 	bl	8005c00 <xQueueGenericSendFromISR>
 8007300:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007304:	4618      	mov	r0, r3
 8007306:	3728      	adds	r7, #40	@ 0x28
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	20001010 	.word	0x20001010

08007310 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b088      	sub	sp, #32
 8007314:	af02      	add	r7, sp, #8
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800731a:	4b23      	ldr	r3, [pc, #140]	@ (80073a8 <prvProcessExpiredTimer+0x98>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	3304      	adds	r3, #4
 8007328:	4618      	mov	r0, r3
 800732a:	f7fe fa33 	bl	8005794 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b00      	cmp	r3, #0
 800733a:	d023      	beq.n	8007384 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	699a      	ldr	r2, [r3, #24]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	18d1      	adds	r1, r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	683a      	ldr	r2, [r7, #0]
 8007348:	6978      	ldr	r0, [r7, #20]
 800734a:	f000 f8d3 	bl	80074f4 <prvInsertTimerInActiveList>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d020      	beq.n	8007396 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007354:	2300      	movs	r3, #0
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	2300      	movs	r3, #0
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	2100      	movs	r1, #0
 800735e:	6978      	ldr	r0, [r7, #20]
 8007360:	f7ff ff88 	bl	8007274 <xTimerGenericCommand>
 8007364:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d114      	bne.n	8007396 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800736c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007370:	f383 8811 	msr	BASEPRI, r3
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	60fb      	str	r3, [r7, #12]
}
 800737e:	bf00      	nop
 8007380:	bf00      	nop
 8007382:	e7fd      	b.n	8007380 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800738a:	f023 0301 	bic.w	r3, r3, #1
 800738e:	b2da      	uxtb	r2, r3
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	6a1b      	ldr	r3, [r3, #32]
 800739a:	6978      	ldr	r0, [r7, #20]
 800739c:	4798      	blx	r3
}
 800739e:	bf00      	nop
 80073a0:	3718      	adds	r7, #24
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	20001008 	.word	0x20001008

080073ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80073b4:	f107 0308 	add.w	r3, r7, #8
 80073b8:	4618      	mov	r0, r3
 80073ba:	f000 f859 	bl	8007470 <prvGetNextExpireTime>
 80073be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	4619      	mov	r1, r3
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 f805 	bl	80073d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80073ca:	f000 f8d5 	bl	8007578 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80073ce:	bf00      	nop
 80073d0:	e7f0      	b.n	80073b4 <prvTimerTask+0x8>
	...

080073d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80073de:	f7ff fa27 	bl	8006830 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80073e2:	f107 0308 	add.w	r3, r7, #8
 80073e6:	4618      	mov	r0, r3
 80073e8:	f000 f864 	bl	80074b4 <prvSampleTimeNow>
 80073ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d130      	bne.n	8007456 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <prvProcessTimerOrBlockTask+0x3c>
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d806      	bhi.n	8007410 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007402:	f7ff fa23 	bl	800684c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007406:	68f9      	ldr	r1, [r7, #12]
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f7ff ff81 	bl	8007310 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800740e:	e024      	b.n	800745a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d008      	beq.n	8007428 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007416:	4b13      	ldr	r3, [pc, #76]	@ (8007464 <prvProcessTimerOrBlockTask+0x90>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d101      	bne.n	8007424 <prvProcessTimerOrBlockTask+0x50>
 8007420:	2301      	movs	r3, #1
 8007422:	e000      	b.n	8007426 <prvProcessTimerOrBlockTask+0x52>
 8007424:	2300      	movs	r3, #0
 8007426:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007428:	4b0f      	ldr	r3, [pc, #60]	@ (8007468 <prvProcessTimerOrBlockTask+0x94>)
 800742a:	6818      	ldr	r0, [r3, #0]
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	1ad3      	subs	r3, r2, r3
 8007432:	683a      	ldr	r2, [r7, #0]
 8007434:	4619      	mov	r1, r3
 8007436:	f7fe fe9b 	bl	8006170 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800743a:	f7ff fa07 	bl	800684c <xTaskResumeAll>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d10a      	bne.n	800745a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007444:	4b09      	ldr	r3, [pc, #36]	@ (800746c <prvProcessTimerOrBlockTask+0x98>)
 8007446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800744a:	601a      	str	r2, [r3, #0]
 800744c:	f3bf 8f4f 	dsb	sy
 8007450:	f3bf 8f6f 	isb	sy
}
 8007454:	e001      	b.n	800745a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007456:	f7ff f9f9 	bl	800684c <xTaskResumeAll>
}
 800745a:	bf00      	nop
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	2000100c 	.word	0x2000100c
 8007468:	20001010 	.word	0x20001010
 800746c:	e000ed04 	.word	0xe000ed04

08007470 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007478:	4b0d      	ldr	r3, [pc, #52]	@ (80074b0 <prvGetNextExpireTime+0x40>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d101      	bne.n	8007486 <prvGetNextExpireTime+0x16>
 8007482:	2201      	movs	r2, #1
 8007484:	e000      	b.n	8007488 <prvGetNextExpireTime+0x18>
 8007486:	2200      	movs	r2, #0
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d105      	bne.n	80074a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007494:	4b06      	ldr	r3, [pc, #24]	@ (80074b0 <prvGetNextExpireTime+0x40>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	60fb      	str	r3, [r7, #12]
 800749e:	e001      	b.n	80074a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80074a0:	2300      	movs	r3, #0
 80074a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80074a4:	68fb      	ldr	r3, [r7, #12]
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3714      	adds	r7, #20
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bc80      	pop	{r7}
 80074ae:	4770      	bx	lr
 80074b0:	20001008 	.word	0x20001008

080074b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80074bc:	f7ff fa64 	bl	8006988 <xTaskGetTickCount>
 80074c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80074c2:	4b0b      	ldr	r3, [pc, #44]	@ (80074f0 <prvSampleTimeNow+0x3c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d205      	bcs.n	80074d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80074cc:	f000 f93a 	bl	8007744 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	601a      	str	r2, [r3, #0]
 80074d6:	e002      	b.n	80074de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80074de:	4a04      	ldr	r2, [pc, #16]	@ (80074f0 <prvSampleTimeNow+0x3c>)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80074e4:	68fb      	ldr	r3, [r7, #12]
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	20001018 	.word	0x20001018

080074f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	60f8      	str	r0, [r7, #12]
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]
 8007500:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007502:	2300      	movs	r3, #0
 8007504:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007512:	68ba      	ldr	r2, [r7, #8]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	429a      	cmp	r2, r3
 8007518:	d812      	bhi.n	8007540 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	1ad2      	subs	r2, r2, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	699b      	ldr	r3, [r3, #24]
 8007524:	429a      	cmp	r2, r3
 8007526:	d302      	bcc.n	800752e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007528:	2301      	movs	r3, #1
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	e01b      	b.n	8007566 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800752e:	4b10      	ldr	r3, [pc, #64]	@ (8007570 <prvInsertTimerInActiveList+0x7c>)
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	3304      	adds	r3, #4
 8007536:	4619      	mov	r1, r3
 8007538:	4610      	mov	r0, r2
 800753a:	f7fe f8f3 	bl	8005724 <vListInsert>
 800753e:	e012      	b.n	8007566 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	429a      	cmp	r2, r3
 8007546:	d206      	bcs.n	8007556 <prvInsertTimerInActiveList+0x62>
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	429a      	cmp	r2, r3
 800754e:	d302      	bcc.n	8007556 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007550:	2301      	movs	r3, #1
 8007552:	617b      	str	r3, [r7, #20]
 8007554:	e007      	b.n	8007566 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007556:	4b07      	ldr	r3, [pc, #28]	@ (8007574 <prvInsertTimerInActiveList+0x80>)
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	3304      	adds	r3, #4
 800755e:	4619      	mov	r1, r3
 8007560:	4610      	mov	r0, r2
 8007562:	f7fe f8df 	bl	8005724 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007566:	697b      	ldr	r3, [r7, #20]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3718      	adds	r7, #24
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	2000100c 	.word	0x2000100c
 8007574:	20001008 	.word	0x20001008

08007578 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b08e      	sub	sp, #56	@ 0x38
 800757c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800757e:	e0ce      	b.n	800771e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	da19      	bge.n	80075ba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007586:	1d3b      	adds	r3, r7, #4
 8007588:	3304      	adds	r3, #4
 800758a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800758c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800758e:	2b00      	cmp	r3, #0
 8007590:	d10b      	bne.n	80075aa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007596:	f383 8811 	msr	BASEPRI, r3
 800759a:	f3bf 8f6f 	isb	sy
 800759e:	f3bf 8f4f 	dsb	sy
 80075a2:	61fb      	str	r3, [r7, #28]
}
 80075a4:	bf00      	nop
 80075a6:	bf00      	nop
 80075a8:	e7fd      	b.n	80075a6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80075aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075b0:	6850      	ldr	r0, [r2, #4]
 80075b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075b4:	6892      	ldr	r2, [r2, #8]
 80075b6:	4611      	mov	r1, r2
 80075b8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f2c0 80ae 	blt.w	800771e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80075c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d004      	beq.n	80075d8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d0:	3304      	adds	r3, #4
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fe f8de 	bl	8005794 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075d8:	463b      	mov	r3, r7
 80075da:	4618      	mov	r0, r3
 80075dc:	f7ff ff6a 	bl	80074b4 <prvSampleTimeNow>
 80075e0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b09      	cmp	r3, #9
 80075e6:	f200 8097 	bhi.w	8007718 <prvProcessReceivedCommands+0x1a0>
 80075ea:	a201      	add	r2, pc, #4	@ (adr r2, 80075f0 <prvProcessReceivedCommands+0x78>)
 80075ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f0:	08007619 	.word	0x08007619
 80075f4:	08007619 	.word	0x08007619
 80075f8:	08007619 	.word	0x08007619
 80075fc:	0800768f 	.word	0x0800768f
 8007600:	080076a3 	.word	0x080076a3
 8007604:	080076ef 	.word	0x080076ef
 8007608:	08007619 	.word	0x08007619
 800760c:	08007619 	.word	0x08007619
 8007610:	0800768f 	.word	0x0800768f
 8007614:	080076a3 	.word	0x080076a3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800761e:	f043 0301 	orr.w	r3, r3, #1
 8007622:	b2da      	uxtb	r2, r3
 8007624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007626:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800762a:	68ba      	ldr	r2, [r7, #8]
 800762c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762e:	699b      	ldr	r3, [r3, #24]
 8007630:	18d1      	adds	r1, r2, r3
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007636:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007638:	f7ff ff5c 	bl	80074f4 <prvInsertTimerInActiveList>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d06c      	beq.n	800771c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	6a1b      	ldr	r3, [r3, #32]
 8007646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007648:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800764a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800764c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007650:	f003 0304 	and.w	r3, r3, #4
 8007654:	2b00      	cmp	r3, #0
 8007656:	d061      	beq.n	800771c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	441a      	add	r2, r3
 8007660:	2300      	movs	r3, #0
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	2300      	movs	r3, #0
 8007666:	2100      	movs	r1, #0
 8007668:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800766a:	f7ff fe03 	bl	8007274 <xTimerGenericCommand>
 800766e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007670:	6a3b      	ldr	r3, [r7, #32]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d152      	bne.n	800771c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767a:	f383 8811 	msr	BASEPRI, r3
 800767e:	f3bf 8f6f 	isb	sy
 8007682:	f3bf 8f4f 	dsb	sy
 8007686:	61bb      	str	r3, [r7, #24]
}
 8007688:	bf00      	nop
 800768a:	bf00      	nop
 800768c:	e7fd      	b.n	800768a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800768e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007690:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007694:	f023 0301 	bic.w	r3, r3, #1
 8007698:	b2da      	uxtb	r2, r3
 800769a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80076a0:	e03d      	b.n	800771e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80076a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076a8:	f043 0301 	orr.w	r3, r3, #1
 80076ac:	b2da      	uxtb	r2, r3
 80076ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80076ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d10b      	bne.n	80076da <prvProcessReceivedCommands+0x162>
	__asm volatile
 80076c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c6:	f383 8811 	msr	BASEPRI, r3
 80076ca:	f3bf 8f6f 	isb	sy
 80076ce:	f3bf 8f4f 	dsb	sy
 80076d2:	617b      	str	r3, [r7, #20]
}
 80076d4:	bf00      	nop
 80076d6:	bf00      	nop
 80076d8:	e7fd      	b.n	80076d6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80076da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076dc:	699a      	ldr	r2, [r3, #24]
 80076de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e0:	18d1      	adds	r1, r2, r3
 80076e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076e8:	f7ff ff04 	bl	80074f4 <prvInsertTimerInActiveList>
					break;
 80076ec:	e017      	b.n	800771e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80076ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d103      	bne.n	8007704 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80076fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076fe:	f000 fb85 	bl	8007e0c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007702:	e00c      	b.n	800771e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007706:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800770a:	f023 0301 	bic.w	r3, r3, #1
 800770e:	b2da      	uxtb	r2, r3
 8007710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007712:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007716:	e002      	b.n	800771e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007718:	bf00      	nop
 800771a:	e000      	b.n	800771e <prvProcessReceivedCommands+0x1a6>
					break;
 800771c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800771e:	4b08      	ldr	r3, [pc, #32]	@ (8007740 <prvProcessReceivedCommands+0x1c8>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	1d39      	adds	r1, r7, #4
 8007724:	2200      	movs	r2, #0
 8007726:	4618      	mov	r0, r3
 8007728:	f7fe fb08 	bl	8005d3c <xQueueReceive>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	f47f af26 	bne.w	8007580 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007734:	bf00      	nop
 8007736:	bf00      	nop
 8007738:	3730      	adds	r7, #48	@ 0x30
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	20001010 	.word	0x20001010

08007744 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b088      	sub	sp, #32
 8007748:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800774a:	e049      	b.n	80077e0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800774c:	4b2e      	ldr	r3, [pc, #184]	@ (8007808 <prvSwitchTimerLists+0xc4>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007756:	4b2c      	ldr	r3, [pc, #176]	@ (8007808 <prvSwitchTimerLists+0xc4>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	3304      	adds	r3, #4
 8007764:	4618      	mov	r0, r3
 8007766:	f7fe f815 	bl	8005794 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007778:	f003 0304 	and.w	r3, r3, #4
 800777c:	2b00      	cmp	r3, #0
 800777e:	d02f      	beq.n	80077e0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	693a      	ldr	r2, [r7, #16]
 8007786:	4413      	add	r3, r2
 8007788:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	429a      	cmp	r2, r3
 8007790:	d90e      	bls.n	80077b0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800779e:	4b1a      	ldr	r3, [pc, #104]	@ (8007808 <prvSwitchTimerLists+0xc4>)
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	3304      	adds	r3, #4
 80077a6:	4619      	mov	r1, r3
 80077a8:	4610      	mov	r0, r2
 80077aa:	f7fd ffbb 	bl	8005724 <vListInsert>
 80077ae:	e017      	b.n	80077e0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077b0:	2300      	movs	r3, #0
 80077b2:	9300      	str	r3, [sp, #0]
 80077b4:	2300      	movs	r3, #0
 80077b6:	693a      	ldr	r2, [r7, #16]
 80077b8:	2100      	movs	r1, #0
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f7ff fd5a 	bl	8007274 <xTimerGenericCommand>
 80077c0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d10b      	bne.n	80077e0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80077c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077cc:	f383 8811 	msr	BASEPRI, r3
 80077d0:	f3bf 8f6f 	isb	sy
 80077d4:	f3bf 8f4f 	dsb	sy
 80077d8:	603b      	str	r3, [r7, #0]
}
 80077da:	bf00      	nop
 80077dc:	bf00      	nop
 80077de:	e7fd      	b.n	80077dc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80077e0:	4b09      	ldr	r3, [pc, #36]	@ (8007808 <prvSwitchTimerLists+0xc4>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1b0      	bne.n	800774c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80077ea:	4b07      	ldr	r3, [pc, #28]	@ (8007808 <prvSwitchTimerLists+0xc4>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80077f0:	4b06      	ldr	r3, [pc, #24]	@ (800780c <prvSwitchTimerLists+0xc8>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a04      	ldr	r2, [pc, #16]	@ (8007808 <prvSwitchTimerLists+0xc4>)
 80077f6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80077f8:	4a04      	ldr	r2, [pc, #16]	@ (800780c <prvSwitchTimerLists+0xc8>)
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	6013      	str	r3, [r2, #0]
}
 80077fe:	bf00      	nop
 8007800:	3718      	adds	r7, #24
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	20001008 	.word	0x20001008
 800780c:	2000100c 	.word	0x2000100c

08007810 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007816:	f000 f929 	bl	8007a6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800781a:	4b15      	ldr	r3, [pc, #84]	@ (8007870 <prvCheckForValidListAndQueue+0x60>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d120      	bne.n	8007864 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007822:	4814      	ldr	r0, [pc, #80]	@ (8007874 <prvCheckForValidListAndQueue+0x64>)
 8007824:	f7fd ff30 	bl	8005688 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007828:	4813      	ldr	r0, [pc, #76]	@ (8007878 <prvCheckForValidListAndQueue+0x68>)
 800782a:	f7fd ff2d 	bl	8005688 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800782e:	4b13      	ldr	r3, [pc, #76]	@ (800787c <prvCheckForValidListAndQueue+0x6c>)
 8007830:	4a10      	ldr	r2, [pc, #64]	@ (8007874 <prvCheckForValidListAndQueue+0x64>)
 8007832:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007834:	4b12      	ldr	r3, [pc, #72]	@ (8007880 <prvCheckForValidListAndQueue+0x70>)
 8007836:	4a10      	ldr	r2, [pc, #64]	@ (8007878 <prvCheckForValidListAndQueue+0x68>)
 8007838:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800783a:	2300      	movs	r3, #0
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	4b11      	ldr	r3, [pc, #68]	@ (8007884 <prvCheckForValidListAndQueue+0x74>)
 8007840:	4a11      	ldr	r2, [pc, #68]	@ (8007888 <prvCheckForValidListAndQueue+0x78>)
 8007842:	2110      	movs	r1, #16
 8007844:	200a      	movs	r0, #10
 8007846:	f7fe f839 	bl	80058bc <xQueueGenericCreateStatic>
 800784a:	4603      	mov	r3, r0
 800784c:	4a08      	ldr	r2, [pc, #32]	@ (8007870 <prvCheckForValidListAndQueue+0x60>)
 800784e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007850:	4b07      	ldr	r3, [pc, #28]	@ (8007870 <prvCheckForValidListAndQueue+0x60>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d005      	beq.n	8007864 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007858:	4b05      	ldr	r3, [pc, #20]	@ (8007870 <prvCheckForValidListAndQueue+0x60>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	490b      	ldr	r1, [pc, #44]	@ (800788c <prvCheckForValidListAndQueue+0x7c>)
 800785e:	4618      	mov	r0, r3
 8007860:	f7fe fc5e 	bl	8006120 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007864:	f000 f932 	bl	8007acc <vPortExitCritical>
}
 8007868:	bf00      	nop
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	20001010 	.word	0x20001010
 8007874:	20000fe0 	.word	0x20000fe0
 8007878:	20000ff4 	.word	0x20000ff4
 800787c:	20001008 	.word	0x20001008
 8007880:	2000100c 	.word	0x2000100c
 8007884:	200010bc 	.word	0x200010bc
 8007888:	2000101c 	.word	0x2000101c
 800788c:	0800ae10 	.word	0x0800ae10

08007890 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	3b04      	subs	r3, #4
 80078a0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80078a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	3b04      	subs	r3, #4
 80078ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	f023 0201 	bic.w	r2, r3, #1
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	3b04      	subs	r3, #4
 80078be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80078c0:	4a08      	ldr	r2, [pc, #32]	@ (80078e4 <pxPortInitialiseStack+0x54>)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	3b14      	subs	r3, #20
 80078ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	3b20      	subs	r3, #32
 80078d6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80078d8:	68fb      	ldr	r3, [r7, #12]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	bc80      	pop	{r7}
 80078e2:	4770      	bx	lr
 80078e4:	080078e9 	.word	0x080078e9

080078e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80078ee:	2300      	movs	r3, #0
 80078f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80078f2:	4b12      	ldr	r3, [pc, #72]	@ (800793c <prvTaskExitError+0x54>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078fa:	d00b      	beq.n	8007914 <prvTaskExitError+0x2c>
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	60fb      	str	r3, [r7, #12]
}
 800790e:	bf00      	nop
 8007910:	bf00      	nop
 8007912:	e7fd      	b.n	8007910 <prvTaskExitError+0x28>
	__asm volatile
 8007914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007918:	f383 8811 	msr	BASEPRI, r3
 800791c:	f3bf 8f6f 	isb	sy
 8007920:	f3bf 8f4f 	dsb	sy
 8007924:	60bb      	str	r3, [r7, #8]
}
 8007926:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007928:	bf00      	nop
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d0fc      	beq.n	800792a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	bc80      	pop	{r7}
 800793a:	4770      	bx	lr
 800793c:	2000000c 	.word	0x2000000c

08007940 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007940:	4b07      	ldr	r3, [pc, #28]	@ (8007960 <pxCurrentTCBConst2>)
 8007942:	6819      	ldr	r1, [r3, #0]
 8007944:	6808      	ldr	r0, [r1, #0]
 8007946:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800794a:	f380 8809 	msr	PSP, r0
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f04f 0000 	mov.w	r0, #0
 8007956:	f380 8811 	msr	BASEPRI, r0
 800795a:	f04e 0e0d 	orr.w	lr, lr, #13
 800795e:	4770      	bx	lr

08007960 <pxCurrentTCBConst2>:
 8007960:	20000ae0 	.word	0x20000ae0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop

08007968 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007968:	4806      	ldr	r0, [pc, #24]	@ (8007984 <prvPortStartFirstTask+0x1c>)
 800796a:	6800      	ldr	r0, [r0, #0]
 800796c:	6800      	ldr	r0, [r0, #0]
 800796e:	f380 8808 	msr	MSP, r0
 8007972:	b662      	cpsie	i
 8007974:	b661      	cpsie	f
 8007976:	f3bf 8f4f 	dsb	sy
 800797a:	f3bf 8f6f 	isb	sy
 800797e:	df00      	svc	0
 8007980:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007982:	bf00      	nop
 8007984:	e000ed08 	.word	0xe000ed08

08007988 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800798e:	4b32      	ldr	r3, [pc, #200]	@ (8007a58 <xPortStartScheduler+0xd0>)
 8007990:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	b2db      	uxtb	r3, r3
 8007998:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	22ff      	movs	r2, #255	@ 0xff
 800799e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80079a8:	78fb      	ldrb	r3, [r7, #3]
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a5c <xPortStartScheduler+0xd4>)
 80079b4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80079b6:	4b2a      	ldr	r3, [pc, #168]	@ (8007a60 <xPortStartScheduler+0xd8>)
 80079b8:	2207      	movs	r2, #7
 80079ba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079bc:	e009      	b.n	80079d2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80079be:	4b28      	ldr	r3, [pc, #160]	@ (8007a60 <xPortStartScheduler+0xd8>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	4a26      	ldr	r2, [pc, #152]	@ (8007a60 <xPortStartScheduler+0xd8>)
 80079c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80079c8:	78fb      	ldrb	r3, [r7, #3]
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079d2:	78fb      	ldrb	r3, [r7, #3]
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079da:	2b80      	cmp	r3, #128	@ 0x80
 80079dc:	d0ef      	beq.n	80079be <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80079de:	4b20      	ldr	r3, [pc, #128]	@ (8007a60 <xPortStartScheduler+0xd8>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f1c3 0307 	rsb	r3, r3, #7
 80079e6:	2b04      	cmp	r3, #4
 80079e8:	d00b      	beq.n	8007a02 <xPortStartScheduler+0x7a>
	__asm volatile
 80079ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ee:	f383 8811 	msr	BASEPRI, r3
 80079f2:	f3bf 8f6f 	isb	sy
 80079f6:	f3bf 8f4f 	dsb	sy
 80079fa:	60bb      	str	r3, [r7, #8]
}
 80079fc:	bf00      	nop
 80079fe:	bf00      	nop
 8007a00:	e7fd      	b.n	80079fe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007a02:	4b17      	ldr	r3, [pc, #92]	@ (8007a60 <xPortStartScheduler+0xd8>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	021b      	lsls	r3, r3, #8
 8007a08:	4a15      	ldr	r2, [pc, #84]	@ (8007a60 <xPortStartScheduler+0xd8>)
 8007a0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007a0c:	4b14      	ldr	r3, [pc, #80]	@ (8007a60 <xPortStartScheduler+0xd8>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a14:	4a12      	ldr	r2, [pc, #72]	@ (8007a60 <xPortStartScheduler+0xd8>)
 8007a16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a20:	4b10      	ldr	r3, [pc, #64]	@ (8007a64 <xPortStartScheduler+0xdc>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a0f      	ldr	r2, [pc, #60]	@ (8007a64 <xPortStartScheduler+0xdc>)
 8007a26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8007a64 <xPortStartScheduler+0xdc>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	4a0c      	ldr	r2, [pc, #48]	@ (8007a64 <xPortStartScheduler+0xdc>)
 8007a32:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a38:	f000 f8b8 	bl	8007bac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a68 <xPortStartScheduler+0xe0>)
 8007a3e:	2200      	movs	r2, #0
 8007a40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a42:	f7ff ff91 	bl	8007968 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a46:	f7ff f879 	bl	8006b3c <vTaskSwitchContext>
	prvTaskExitError();
 8007a4a:	f7ff ff4d 	bl	80078e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a4e:	2300      	movs	r3, #0
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3710      	adds	r7, #16
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	e000e400 	.word	0xe000e400
 8007a5c:	2000110c 	.word	0x2000110c
 8007a60:	20001110 	.word	0x20001110
 8007a64:	e000ed20 	.word	0xe000ed20
 8007a68:	2000000c 	.word	0x2000000c

08007a6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
	__asm volatile
 8007a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a76:	f383 8811 	msr	BASEPRI, r3
 8007a7a:	f3bf 8f6f 	isb	sy
 8007a7e:	f3bf 8f4f 	dsb	sy
 8007a82:	607b      	str	r3, [r7, #4]
}
 8007a84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007a86:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac4 <vPortEnterCritical+0x58>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8007ac4 <vPortEnterCritical+0x58>)
 8007a8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007a90:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac4 <vPortEnterCritical+0x58>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d110      	bne.n	8007aba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a98:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac8 <vPortEnterCritical+0x5c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00b      	beq.n	8007aba <vPortEnterCritical+0x4e>
	__asm volatile
 8007aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa6:	f383 8811 	msr	BASEPRI, r3
 8007aaa:	f3bf 8f6f 	isb	sy
 8007aae:	f3bf 8f4f 	dsb	sy
 8007ab2:	603b      	str	r3, [r7, #0]
}
 8007ab4:	bf00      	nop
 8007ab6:	bf00      	nop
 8007ab8:	e7fd      	b.n	8007ab6 <vPortEnterCritical+0x4a>
	}
}
 8007aba:	bf00      	nop
 8007abc:	370c      	adds	r7, #12
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bc80      	pop	{r7}
 8007ac2:	4770      	bx	lr
 8007ac4:	2000000c 	.word	0x2000000c
 8007ac8:	e000ed04 	.word	0xe000ed04

08007acc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ad2:	4b12      	ldr	r3, [pc, #72]	@ (8007b1c <vPortExitCritical+0x50>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10b      	bne.n	8007af2 <vPortExitCritical+0x26>
	__asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	607b      	str	r3, [r7, #4]
}
 8007aec:	bf00      	nop
 8007aee:	bf00      	nop
 8007af0:	e7fd      	b.n	8007aee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007af2:	4b0a      	ldr	r3, [pc, #40]	@ (8007b1c <vPortExitCritical+0x50>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	3b01      	subs	r3, #1
 8007af8:	4a08      	ldr	r2, [pc, #32]	@ (8007b1c <vPortExitCritical+0x50>)
 8007afa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007afc:	4b07      	ldr	r3, [pc, #28]	@ (8007b1c <vPortExitCritical+0x50>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d105      	bne.n	8007b10 <vPortExitCritical+0x44>
 8007b04:	2300      	movs	r3, #0
 8007b06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	f383 8811 	msr	BASEPRI, r3
}
 8007b0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bc80      	pop	{r7}
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	2000000c 	.word	0x2000000c

08007b20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b20:	f3ef 8009 	mrs	r0, PSP
 8007b24:	f3bf 8f6f 	isb	sy
 8007b28:	4b0d      	ldr	r3, [pc, #52]	@ (8007b60 <pxCurrentTCBConst>)
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007b30:	6010      	str	r0, [r2, #0]
 8007b32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007b36:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007b3a:	f380 8811 	msr	BASEPRI, r0
 8007b3e:	f7fe fffd 	bl	8006b3c <vTaskSwitchContext>
 8007b42:	f04f 0000 	mov.w	r0, #0
 8007b46:	f380 8811 	msr	BASEPRI, r0
 8007b4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007b4e:	6819      	ldr	r1, [r3, #0]
 8007b50:	6808      	ldr	r0, [r1, #0]
 8007b52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007b56:	f380 8809 	msr	PSP, r0
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	4770      	bx	lr

08007b60 <pxCurrentTCBConst>:
 8007b60:	20000ae0 	.word	0x20000ae0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007b64:	bf00      	nop
 8007b66:	bf00      	nop

08007b68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b72:	f383 8811 	msr	BASEPRI, r3
 8007b76:	f3bf 8f6f 	isb	sy
 8007b7a:	f3bf 8f4f 	dsb	sy
 8007b7e:	607b      	str	r3, [r7, #4]
}
 8007b80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007b82:	f7fe ff21 	bl	80069c8 <xTaskIncrementTick>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007b8c:	4b06      	ldr	r3, [pc, #24]	@ (8007ba8 <xPortSysTickHandler+0x40>)
 8007b8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b92:	601a      	str	r2, [r3, #0]
 8007b94:	2300      	movs	r3, #0
 8007b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	f383 8811 	msr	BASEPRI, r3
}
 8007b9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007ba0:	bf00      	nop
 8007ba2:	3708      	adds	r7, #8
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	e000ed04 	.word	0xe000ed04

08007bac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007bac:	b480      	push	{r7}
 8007bae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8007bdc <vPortSetupTimerInterrupt+0x30>)
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8007be0 <vPortSetupTimerInterrupt+0x34>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bbc:	4b09      	ldr	r3, [pc, #36]	@ (8007be4 <vPortSetupTimerInterrupt+0x38>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a09      	ldr	r2, [pc, #36]	@ (8007be8 <vPortSetupTimerInterrupt+0x3c>)
 8007bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc6:	099b      	lsrs	r3, r3, #6
 8007bc8:	4a08      	ldr	r2, [pc, #32]	@ (8007bec <vPortSetupTimerInterrupt+0x40>)
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007bce:	4b03      	ldr	r3, [pc, #12]	@ (8007bdc <vPortSetupTimerInterrupt+0x30>)
 8007bd0:	2207      	movs	r2, #7
 8007bd2:	601a      	str	r2, [r3, #0]
}
 8007bd4:	bf00      	nop
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bc80      	pop	{r7}
 8007bda:	4770      	bx	lr
 8007bdc:	e000e010 	.word	0xe000e010
 8007be0:	e000e018 	.word	0xe000e018
 8007be4:	20000000 	.word	0x20000000
 8007be8:	10624dd3 	.word	0x10624dd3
 8007bec:	e000e014 	.word	0xe000e014

08007bf0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007bf6:	f3ef 8305 	mrs	r3, IPSR
 8007bfa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2b0f      	cmp	r3, #15
 8007c00:	d915      	bls.n	8007c2e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007c02:	4a17      	ldr	r2, [pc, #92]	@ (8007c60 <vPortValidateInterruptPriority+0x70>)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	4413      	add	r3, r2
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007c0c:	4b15      	ldr	r3, [pc, #84]	@ (8007c64 <vPortValidateInterruptPriority+0x74>)
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	7afa      	ldrb	r2, [r7, #11]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	d20b      	bcs.n	8007c2e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c1a:	f383 8811 	msr	BASEPRI, r3
 8007c1e:	f3bf 8f6f 	isb	sy
 8007c22:	f3bf 8f4f 	dsb	sy
 8007c26:	607b      	str	r3, [r7, #4]
}
 8007c28:	bf00      	nop
 8007c2a:	bf00      	nop
 8007c2c:	e7fd      	b.n	8007c2a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8007c68 <vPortValidateInterruptPriority+0x78>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007c36:	4b0d      	ldr	r3, [pc, #52]	@ (8007c6c <vPortValidateInterruptPriority+0x7c>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d90b      	bls.n	8007c56 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c42:	f383 8811 	msr	BASEPRI, r3
 8007c46:	f3bf 8f6f 	isb	sy
 8007c4a:	f3bf 8f4f 	dsb	sy
 8007c4e:	603b      	str	r3, [r7, #0]
}
 8007c50:	bf00      	nop
 8007c52:	bf00      	nop
 8007c54:	e7fd      	b.n	8007c52 <vPortValidateInterruptPriority+0x62>
	}
 8007c56:	bf00      	nop
 8007c58:	3714      	adds	r7, #20
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bc80      	pop	{r7}
 8007c5e:	4770      	bx	lr
 8007c60:	e000e3f0 	.word	0xe000e3f0
 8007c64:	2000110c 	.word	0x2000110c
 8007c68:	e000ed0c 	.word	0xe000ed0c
 8007c6c:	20001110 	.word	0x20001110

08007c70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b08a      	sub	sp, #40	@ 0x28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007c7c:	f7fe fdd8 	bl	8006830 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007c80:	4b5c      	ldr	r3, [pc, #368]	@ (8007df4 <pvPortMalloc+0x184>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d101      	bne.n	8007c8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007c88:	f000 f924 	bl	8007ed4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007c8c:	4b5a      	ldr	r3, [pc, #360]	@ (8007df8 <pvPortMalloc+0x188>)
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	4013      	ands	r3, r2
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f040 8095 	bne.w	8007dc4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d01e      	beq.n	8007cde <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007ca0:	2208      	movs	r2, #8
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f003 0307 	and.w	r3, r3, #7
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d015      	beq.n	8007cde <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f023 0307 	bic.w	r3, r3, #7
 8007cb8:	3308      	adds	r3, #8
 8007cba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f003 0307 	and.w	r3, r3, #7
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00b      	beq.n	8007cde <pvPortMalloc+0x6e>
	__asm volatile
 8007cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cca:	f383 8811 	msr	BASEPRI, r3
 8007cce:	f3bf 8f6f 	isb	sy
 8007cd2:	f3bf 8f4f 	dsb	sy
 8007cd6:	617b      	str	r3, [r7, #20]
}
 8007cd8:	bf00      	nop
 8007cda:	bf00      	nop
 8007cdc:	e7fd      	b.n	8007cda <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d06f      	beq.n	8007dc4 <pvPortMalloc+0x154>
 8007ce4:	4b45      	ldr	r3, [pc, #276]	@ (8007dfc <pvPortMalloc+0x18c>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d86a      	bhi.n	8007dc4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007cee:	4b44      	ldr	r3, [pc, #272]	@ (8007e00 <pvPortMalloc+0x190>)
 8007cf0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007cf2:	4b43      	ldr	r3, [pc, #268]	@ (8007e00 <pvPortMalloc+0x190>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007cf8:	e004      	b.n	8007d04 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cfc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	429a      	cmp	r2, r3
 8007d0c:	d903      	bls.n	8007d16 <pvPortMalloc+0xa6>
 8007d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1f1      	bne.n	8007cfa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d16:	4b37      	ldr	r3, [pc, #220]	@ (8007df4 <pvPortMalloc+0x184>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d1c:	429a      	cmp	r2, r3
 8007d1e:	d051      	beq.n	8007dc4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007d20:	6a3b      	ldr	r3, [r7, #32]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2208      	movs	r2, #8
 8007d26:	4413      	add	r3, r2
 8007d28:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	6a3b      	ldr	r3, [r7, #32]
 8007d30:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	1ad2      	subs	r2, r2, r3
 8007d3a:	2308      	movs	r3, #8
 8007d3c:	005b      	lsls	r3, r3, #1
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d920      	bls.n	8007d84 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4413      	add	r3, r2
 8007d48:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d4a:	69bb      	ldr	r3, [r7, #24]
 8007d4c:	f003 0307 	and.w	r3, r3, #7
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00b      	beq.n	8007d6c <pvPortMalloc+0xfc>
	__asm volatile
 8007d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	613b      	str	r3, [r7, #16]
}
 8007d66:	bf00      	nop
 8007d68:	bf00      	nop
 8007d6a:	e7fd      	b.n	8007d68 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d6e:	685a      	ldr	r2, [r3, #4]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	1ad2      	subs	r2, r2, r3
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007d7e:	69b8      	ldr	r0, [r7, #24]
 8007d80:	f000 f90a 	bl	8007f98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007d84:	4b1d      	ldr	r3, [pc, #116]	@ (8007dfc <pvPortMalloc+0x18c>)
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8007dfc <pvPortMalloc+0x18c>)
 8007d90:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007d92:	4b1a      	ldr	r3, [pc, #104]	@ (8007dfc <pvPortMalloc+0x18c>)
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	4b1b      	ldr	r3, [pc, #108]	@ (8007e04 <pvPortMalloc+0x194>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d203      	bcs.n	8007da6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007d9e:	4b17      	ldr	r3, [pc, #92]	@ (8007dfc <pvPortMalloc+0x18c>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a18      	ldr	r2, [pc, #96]	@ (8007e04 <pvPortMalloc+0x194>)
 8007da4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da8:	685a      	ldr	r2, [r3, #4]
 8007daa:	4b13      	ldr	r3, [pc, #76]	@ (8007df8 <pvPortMalloc+0x188>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	431a      	orrs	r2, r3
 8007db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db6:	2200      	movs	r2, #0
 8007db8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007dba:	4b13      	ldr	r3, [pc, #76]	@ (8007e08 <pvPortMalloc+0x198>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	4a11      	ldr	r2, [pc, #68]	@ (8007e08 <pvPortMalloc+0x198>)
 8007dc2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007dc4:	f7fe fd42 	bl	800684c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007dc8:	69fb      	ldr	r3, [r7, #28]
 8007dca:	f003 0307 	and.w	r3, r3, #7
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00b      	beq.n	8007dea <pvPortMalloc+0x17a>
	__asm volatile
 8007dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd6:	f383 8811 	msr	BASEPRI, r3
 8007dda:	f3bf 8f6f 	isb	sy
 8007dde:	f3bf 8f4f 	dsb	sy
 8007de2:	60fb      	str	r3, [r7, #12]
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop
 8007de8:	e7fd      	b.n	8007de6 <pvPortMalloc+0x176>
	return pvReturn;
 8007dea:	69fb      	ldr	r3, [r7, #28]
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3728      	adds	r7, #40	@ 0x28
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	20002d1c 	.word	0x20002d1c
 8007df8:	20002d30 	.word	0x20002d30
 8007dfc:	20002d20 	.word	0x20002d20
 8007e00:	20002d14 	.word	0x20002d14
 8007e04:	20002d24 	.word	0x20002d24
 8007e08:	20002d28 	.word	0x20002d28

08007e0c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d04f      	beq.n	8007ebe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007e1e:	2308      	movs	r3, #8
 8007e20:	425b      	negs	r3, r3
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	4413      	add	r3, r2
 8007e26:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	685a      	ldr	r2, [r3, #4]
 8007e30:	4b25      	ldr	r3, [pc, #148]	@ (8007ec8 <vPortFree+0xbc>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4013      	ands	r3, r2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10b      	bne.n	8007e52 <vPortFree+0x46>
	__asm volatile
 8007e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	60fb      	str	r3, [r7, #12]
}
 8007e4c:	bf00      	nop
 8007e4e:	bf00      	nop
 8007e50:	e7fd      	b.n	8007e4e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00b      	beq.n	8007e72 <vPortFree+0x66>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	60bb      	str	r3, [r7, #8]
}
 8007e6c:	bf00      	nop
 8007e6e:	bf00      	nop
 8007e70:	e7fd      	b.n	8007e6e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	685a      	ldr	r2, [r3, #4]
 8007e76:	4b14      	ldr	r3, [pc, #80]	@ (8007ec8 <vPortFree+0xbc>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d01e      	beq.n	8007ebe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d11a      	bne.n	8007ebe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	685a      	ldr	r2, [r3, #4]
 8007e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8007ec8 <vPortFree+0xbc>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	43db      	mvns	r3, r3
 8007e92:	401a      	ands	r2, r3
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007e98:	f7fe fcca 	bl	8006830 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	685a      	ldr	r2, [r3, #4]
 8007ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8007ecc <vPortFree+0xc0>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	4a09      	ldr	r2, [pc, #36]	@ (8007ecc <vPortFree+0xc0>)
 8007ea8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007eaa:	6938      	ldr	r0, [r7, #16]
 8007eac:	f000 f874 	bl	8007f98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007eb0:	4b07      	ldr	r3, [pc, #28]	@ (8007ed0 <vPortFree+0xc4>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	4a06      	ldr	r2, [pc, #24]	@ (8007ed0 <vPortFree+0xc4>)
 8007eb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007eba:	f7fe fcc7 	bl	800684c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007ebe:	bf00      	nop
 8007ec0:	3718      	adds	r7, #24
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	20002d30 	.word	0x20002d30
 8007ecc:	20002d20 	.word	0x20002d20
 8007ed0:	20002d2c 	.word	0x20002d2c

08007ed4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007eda:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007ede:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ee0:	4b27      	ldr	r3, [pc, #156]	@ (8007f80 <prvHeapInit+0xac>)
 8007ee2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f003 0307 	and.w	r3, r3, #7
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00c      	beq.n	8007f08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3307      	adds	r3, #7
 8007ef2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f023 0307 	bic.w	r3, r3, #7
 8007efa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007efc:	68ba      	ldr	r2, [r7, #8]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	1ad3      	subs	r3, r2, r3
 8007f02:	4a1f      	ldr	r2, [pc, #124]	@ (8007f80 <prvHeapInit+0xac>)
 8007f04:	4413      	add	r3, r2
 8007f06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8007f84 <prvHeapInit+0xb0>)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007f12:	4b1c      	ldr	r3, [pc, #112]	@ (8007f84 <prvHeapInit+0xb0>)
 8007f14:	2200      	movs	r2, #0
 8007f16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68ba      	ldr	r2, [r7, #8]
 8007f1c:	4413      	add	r3, r2
 8007f1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007f20:	2208      	movs	r2, #8
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	1a9b      	subs	r3, r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f023 0307 	bic.w	r3, r3, #7
 8007f2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4a15      	ldr	r2, [pc, #84]	@ (8007f88 <prvHeapInit+0xb4>)
 8007f34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007f36:	4b14      	ldr	r3, [pc, #80]	@ (8007f88 <prvHeapInit+0xb4>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007f3e:	4b12      	ldr	r3, [pc, #72]	@ (8007f88 <prvHeapInit+0xb4>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2200      	movs	r2, #0
 8007f44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	1ad2      	subs	r2, r2, r3
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f54:	4b0c      	ldr	r3, [pc, #48]	@ (8007f88 <prvHeapInit+0xb4>)
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	4a0a      	ldr	r2, [pc, #40]	@ (8007f8c <prvHeapInit+0xb8>)
 8007f62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	4a09      	ldr	r2, [pc, #36]	@ (8007f90 <prvHeapInit+0xbc>)
 8007f6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f6c:	4b09      	ldr	r3, [pc, #36]	@ (8007f94 <prvHeapInit+0xc0>)
 8007f6e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007f72:	601a      	str	r2, [r3, #0]
}
 8007f74:	bf00      	nop
 8007f76:	3714      	adds	r7, #20
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bc80      	pop	{r7}
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	20001114 	.word	0x20001114
 8007f84:	20002d14 	.word	0x20002d14
 8007f88:	20002d1c 	.word	0x20002d1c
 8007f8c:	20002d24 	.word	0x20002d24
 8007f90:	20002d20 	.word	0x20002d20
 8007f94:	20002d30 	.word	0x20002d30

08007f98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b085      	sub	sp, #20
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007fa0:	4b27      	ldr	r3, [pc, #156]	@ (8008040 <prvInsertBlockIntoFreeList+0xa8>)
 8007fa2:	60fb      	str	r3, [r7, #12]
 8007fa4:	e002      	b.n	8007fac <prvInsertBlockIntoFreeList+0x14>
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	60fb      	str	r3, [r7, #12]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	d8f7      	bhi.n	8007fa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	68ba      	ldr	r2, [r7, #8]
 8007fc0:	4413      	add	r3, r2
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d108      	bne.n	8007fda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	441a      	add	r2, r3
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	68ba      	ldr	r2, [r7, #8]
 8007fe4:	441a      	add	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d118      	bne.n	8008020 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	4b14      	ldr	r3, [pc, #80]	@ (8008044 <prvInsertBlockIntoFreeList+0xac>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d00d      	beq.n	8008016 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	441a      	add	r2, r3
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	e008      	b.n	8008028 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008016:	4b0b      	ldr	r3, [pc, #44]	@ (8008044 <prvInsertBlockIntoFreeList+0xac>)
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	e003      	b.n	8008028 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008028:	68fa      	ldr	r2, [r7, #12]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	429a      	cmp	r2, r3
 800802e:	d002      	beq.n	8008036 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008036:	bf00      	nop
 8008038:	3714      	adds	r7, #20
 800803a:	46bd      	mov	sp, r7
 800803c:	bc80      	pop	{r7}
 800803e:	4770      	bx	lr
 8008040:	20002d14 	.word	0x20002d14
 8008044:	20002d1c 	.word	0x20002d1c

08008048 <__cvt>:
 8008048:	2b00      	cmp	r3, #0
 800804a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800804e:	461d      	mov	r5, r3
 8008050:	bfbb      	ittet	lt
 8008052:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8008056:	461d      	movlt	r5, r3
 8008058:	2300      	movge	r3, #0
 800805a:	232d      	movlt	r3, #45	@ 0x2d
 800805c:	b088      	sub	sp, #32
 800805e:	4614      	mov	r4, r2
 8008060:	bfb8      	it	lt
 8008062:	4614      	movlt	r4, r2
 8008064:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008066:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8008068:	7013      	strb	r3, [r2, #0]
 800806a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800806c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8008070:	f023 0820 	bic.w	r8, r3, #32
 8008074:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008078:	d005      	beq.n	8008086 <__cvt+0x3e>
 800807a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800807e:	d100      	bne.n	8008082 <__cvt+0x3a>
 8008080:	3601      	adds	r6, #1
 8008082:	2302      	movs	r3, #2
 8008084:	e000      	b.n	8008088 <__cvt+0x40>
 8008086:	2303      	movs	r3, #3
 8008088:	aa07      	add	r2, sp, #28
 800808a:	9204      	str	r2, [sp, #16]
 800808c:	aa06      	add	r2, sp, #24
 800808e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008092:	e9cd 3600 	strd	r3, r6, [sp]
 8008096:	4622      	mov	r2, r4
 8008098:	462b      	mov	r3, r5
 800809a:	f000 fe6d 	bl	8008d78 <_dtoa_r>
 800809e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80080a2:	4607      	mov	r7, r0
 80080a4:	d119      	bne.n	80080da <__cvt+0x92>
 80080a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80080a8:	07db      	lsls	r3, r3, #31
 80080aa:	d50e      	bpl.n	80080ca <__cvt+0x82>
 80080ac:	eb00 0906 	add.w	r9, r0, r6
 80080b0:	2200      	movs	r2, #0
 80080b2:	2300      	movs	r3, #0
 80080b4:	4620      	mov	r0, r4
 80080b6:	4629      	mov	r1, r5
 80080b8:	f7f8 fc76 	bl	80009a8 <__aeabi_dcmpeq>
 80080bc:	b108      	cbz	r0, 80080c2 <__cvt+0x7a>
 80080be:	f8cd 901c 	str.w	r9, [sp, #28]
 80080c2:	2230      	movs	r2, #48	@ 0x30
 80080c4:	9b07      	ldr	r3, [sp, #28]
 80080c6:	454b      	cmp	r3, r9
 80080c8:	d31e      	bcc.n	8008108 <__cvt+0xc0>
 80080ca:	4638      	mov	r0, r7
 80080cc:	9b07      	ldr	r3, [sp, #28]
 80080ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80080d0:	1bdb      	subs	r3, r3, r7
 80080d2:	6013      	str	r3, [r2, #0]
 80080d4:	b008      	add	sp, #32
 80080d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80080de:	eb00 0906 	add.w	r9, r0, r6
 80080e2:	d1e5      	bne.n	80080b0 <__cvt+0x68>
 80080e4:	7803      	ldrb	r3, [r0, #0]
 80080e6:	2b30      	cmp	r3, #48	@ 0x30
 80080e8:	d10a      	bne.n	8008100 <__cvt+0xb8>
 80080ea:	2200      	movs	r2, #0
 80080ec:	2300      	movs	r3, #0
 80080ee:	4620      	mov	r0, r4
 80080f0:	4629      	mov	r1, r5
 80080f2:	f7f8 fc59 	bl	80009a8 <__aeabi_dcmpeq>
 80080f6:	b918      	cbnz	r0, 8008100 <__cvt+0xb8>
 80080f8:	f1c6 0601 	rsb	r6, r6, #1
 80080fc:	f8ca 6000 	str.w	r6, [sl]
 8008100:	f8da 3000 	ldr.w	r3, [sl]
 8008104:	4499      	add	r9, r3
 8008106:	e7d3      	b.n	80080b0 <__cvt+0x68>
 8008108:	1c59      	adds	r1, r3, #1
 800810a:	9107      	str	r1, [sp, #28]
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	e7d9      	b.n	80080c4 <__cvt+0x7c>

08008110 <__exponent>:
 8008110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008112:	2900      	cmp	r1, #0
 8008114:	bfb6      	itet	lt
 8008116:	232d      	movlt	r3, #45	@ 0x2d
 8008118:	232b      	movge	r3, #43	@ 0x2b
 800811a:	4249      	neglt	r1, r1
 800811c:	2909      	cmp	r1, #9
 800811e:	7002      	strb	r2, [r0, #0]
 8008120:	7043      	strb	r3, [r0, #1]
 8008122:	dd29      	ble.n	8008178 <__exponent+0x68>
 8008124:	f10d 0307 	add.w	r3, sp, #7
 8008128:	461d      	mov	r5, r3
 800812a:	270a      	movs	r7, #10
 800812c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008130:	461a      	mov	r2, r3
 8008132:	fb07 1416 	mls	r4, r7, r6, r1
 8008136:	3430      	adds	r4, #48	@ 0x30
 8008138:	f802 4c01 	strb.w	r4, [r2, #-1]
 800813c:	460c      	mov	r4, r1
 800813e:	2c63      	cmp	r4, #99	@ 0x63
 8008140:	4631      	mov	r1, r6
 8008142:	f103 33ff 	add.w	r3, r3, #4294967295
 8008146:	dcf1      	bgt.n	800812c <__exponent+0x1c>
 8008148:	3130      	adds	r1, #48	@ 0x30
 800814a:	1e94      	subs	r4, r2, #2
 800814c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008150:	4623      	mov	r3, r4
 8008152:	1c41      	adds	r1, r0, #1
 8008154:	42ab      	cmp	r3, r5
 8008156:	d30a      	bcc.n	800816e <__exponent+0x5e>
 8008158:	f10d 0309 	add.w	r3, sp, #9
 800815c:	1a9b      	subs	r3, r3, r2
 800815e:	42ac      	cmp	r4, r5
 8008160:	bf88      	it	hi
 8008162:	2300      	movhi	r3, #0
 8008164:	3302      	adds	r3, #2
 8008166:	4403      	add	r3, r0
 8008168:	1a18      	subs	r0, r3, r0
 800816a:	b003      	add	sp, #12
 800816c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800816e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008172:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008176:	e7ed      	b.n	8008154 <__exponent+0x44>
 8008178:	2330      	movs	r3, #48	@ 0x30
 800817a:	3130      	adds	r1, #48	@ 0x30
 800817c:	7083      	strb	r3, [r0, #2]
 800817e:	70c1      	strb	r1, [r0, #3]
 8008180:	1d03      	adds	r3, r0, #4
 8008182:	e7f1      	b.n	8008168 <__exponent+0x58>

08008184 <_printf_float>:
 8008184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008188:	b091      	sub	sp, #68	@ 0x44
 800818a:	460c      	mov	r4, r1
 800818c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8008190:	4616      	mov	r6, r2
 8008192:	461f      	mov	r7, r3
 8008194:	4605      	mov	r5, r0
 8008196:	f000 fcd1 	bl	8008b3c <_localeconv_r>
 800819a:	6803      	ldr	r3, [r0, #0]
 800819c:	4618      	mov	r0, r3
 800819e:	9308      	str	r3, [sp, #32]
 80081a0:	f7f7 ffd6 	bl	8000150 <strlen>
 80081a4:	2300      	movs	r3, #0
 80081a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80081a8:	f8d8 3000 	ldr.w	r3, [r8]
 80081ac:	9009      	str	r0, [sp, #36]	@ 0x24
 80081ae:	3307      	adds	r3, #7
 80081b0:	f023 0307 	bic.w	r3, r3, #7
 80081b4:	f103 0208 	add.w	r2, r3, #8
 80081b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80081bc:	f8d4 b000 	ldr.w	fp, [r4]
 80081c0:	f8c8 2000 	str.w	r2, [r8]
 80081c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80081c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80081cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80081ce:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80081d2:	f04f 32ff 	mov.w	r2, #4294967295
 80081d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80081de:	4b9c      	ldr	r3, [pc, #624]	@ (8008450 <_printf_float+0x2cc>)
 80081e0:	f7f8 fc14 	bl	8000a0c <__aeabi_dcmpun>
 80081e4:	bb70      	cbnz	r0, 8008244 <_printf_float+0xc0>
 80081e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081ea:	f04f 32ff 	mov.w	r2, #4294967295
 80081ee:	4b98      	ldr	r3, [pc, #608]	@ (8008450 <_printf_float+0x2cc>)
 80081f0:	f7f8 fbee 	bl	80009d0 <__aeabi_dcmple>
 80081f4:	bb30      	cbnz	r0, 8008244 <_printf_float+0xc0>
 80081f6:	2200      	movs	r2, #0
 80081f8:	2300      	movs	r3, #0
 80081fa:	4640      	mov	r0, r8
 80081fc:	4649      	mov	r1, r9
 80081fe:	f7f8 fbdd 	bl	80009bc <__aeabi_dcmplt>
 8008202:	b110      	cbz	r0, 800820a <_printf_float+0x86>
 8008204:	232d      	movs	r3, #45	@ 0x2d
 8008206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800820a:	4a92      	ldr	r2, [pc, #584]	@ (8008454 <_printf_float+0x2d0>)
 800820c:	4b92      	ldr	r3, [pc, #584]	@ (8008458 <_printf_float+0x2d4>)
 800820e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008212:	bf8c      	ite	hi
 8008214:	4690      	movhi	r8, r2
 8008216:	4698      	movls	r8, r3
 8008218:	2303      	movs	r3, #3
 800821a:	f04f 0900 	mov.w	r9, #0
 800821e:	6123      	str	r3, [r4, #16]
 8008220:	f02b 0304 	bic.w	r3, fp, #4
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	4633      	mov	r3, r6
 8008228:	4621      	mov	r1, r4
 800822a:	4628      	mov	r0, r5
 800822c:	9700      	str	r7, [sp, #0]
 800822e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8008230:	f000 f9d4 	bl	80085dc <_printf_common>
 8008234:	3001      	adds	r0, #1
 8008236:	f040 8090 	bne.w	800835a <_printf_float+0x1d6>
 800823a:	f04f 30ff 	mov.w	r0, #4294967295
 800823e:	b011      	add	sp, #68	@ 0x44
 8008240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008244:	4642      	mov	r2, r8
 8008246:	464b      	mov	r3, r9
 8008248:	4640      	mov	r0, r8
 800824a:	4649      	mov	r1, r9
 800824c:	f7f8 fbde 	bl	8000a0c <__aeabi_dcmpun>
 8008250:	b148      	cbz	r0, 8008266 <_printf_float+0xe2>
 8008252:	464b      	mov	r3, r9
 8008254:	2b00      	cmp	r3, #0
 8008256:	bfb8      	it	lt
 8008258:	232d      	movlt	r3, #45	@ 0x2d
 800825a:	4a80      	ldr	r2, [pc, #512]	@ (800845c <_printf_float+0x2d8>)
 800825c:	bfb8      	it	lt
 800825e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008262:	4b7f      	ldr	r3, [pc, #508]	@ (8008460 <_printf_float+0x2dc>)
 8008264:	e7d3      	b.n	800820e <_printf_float+0x8a>
 8008266:	6863      	ldr	r3, [r4, #4]
 8008268:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800826c:	1c5a      	adds	r2, r3, #1
 800826e:	d13f      	bne.n	80082f0 <_printf_float+0x16c>
 8008270:	2306      	movs	r3, #6
 8008272:	6063      	str	r3, [r4, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800827a:	6023      	str	r3, [r4, #0]
 800827c:	9206      	str	r2, [sp, #24]
 800827e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008280:	e9cd a204 	strd	sl, r2, [sp, #16]
 8008284:	aa0d      	add	r2, sp, #52	@ 0x34
 8008286:	9203      	str	r2, [sp, #12]
 8008288:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800828c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008290:	6863      	ldr	r3, [r4, #4]
 8008292:	4642      	mov	r2, r8
 8008294:	9300      	str	r3, [sp, #0]
 8008296:	4628      	mov	r0, r5
 8008298:	464b      	mov	r3, r9
 800829a:	910a      	str	r1, [sp, #40]	@ 0x28
 800829c:	f7ff fed4 	bl	8008048 <__cvt>
 80082a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80082a2:	4680      	mov	r8, r0
 80082a4:	2947      	cmp	r1, #71	@ 0x47
 80082a6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80082a8:	d128      	bne.n	80082fc <_printf_float+0x178>
 80082aa:	1cc8      	adds	r0, r1, #3
 80082ac:	db02      	blt.n	80082b4 <_printf_float+0x130>
 80082ae:	6863      	ldr	r3, [r4, #4]
 80082b0:	4299      	cmp	r1, r3
 80082b2:	dd40      	ble.n	8008336 <_printf_float+0x1b2>
 80082b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80082b8:	fa5f fa8a 	uxtb.w	sl, sl
 80082bc:	4652      	mov	r2, sl
 80082be:	3901      	subs	r1, #1
 80082c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80082c4:	910d      	str	r1, [sp, #52]	@ 0x34
 80082c6:	f7ff ff23 	bl	8008110 <__exponent>
 80082ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082cc:	4681      	mov	r9, r0
 80082ce:	1813      	adds	r3, r2, r0
 80082d0:	2a01      	cmp	r2, #1
 80082d2:	6123      	str	r3, [r4, #16]
 80082d4:	dc02      	bgt.n	80082dc <_printf_float+0x158>
 80082d6:	6822      	ldr	r2, [r4, #0]
 80082d8:	07d2      	lsls	r2, r2, #31
 80082da:	d501      	bpl.n	80082e0 <_printf_float+0x15c>
 80082dc:	3301      	adds	r3, #1
 80082de:	6123      	str	r3, [r4, #16]
 80082e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d09e      	beq.n	8008226 <_printf_float+0xa2>
 80082e8:	232d      	movs	r3, #45	@ 0x2d
 80082ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082ee:	e79a      	b.n	8008226 <_printf_float+0xa2>
 80082f0:	2947      	cmp	r1, #71	@ 0x47
 80082f2:	d1bf      	bne.n	8008274 <_printf_float+0xf0>
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1bd      	bne.n	8008274 <_printf_float+0xf0>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e7ba      	b.n	8008272 <_printf_float+0xee>
 80082fc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008300:	d9dc      	bls.n	80082bc <_printf_float+0x138>
 8008302:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008306:	d118      	bne.n	800833a <_printf_float+0x1b6>
 8008308:	2900      	cmp	r1, #0
 800830a:	6863      	ldr	r3, [r4, #4]
 800830c:	dd0b      	ble.n	8008326 <_printf_float+0x1a2>
 800830e:	6121      	str	r1, [r4, #16]
 8008310:	b913      	cbnz	r3, 8008318 <_printf_float+0x194>
 8008312:	6822      	ldr	r2, [r4, #0]
 8008314:	07d0      	lsls	r0, r2, #31
 8008316:	d502      	bpl.n	800831e <_printf_float+0x19a>
 8008318:	3301      	adds	r3, #1
 800831a:	440b      	add	r3, r1
 800831c:	6123      	str	r3, [r4, #16]
 800831e:	f04f 0900 	mov.w	r9, #0
 8008322:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008324:	e7dc      	b.n	80082e0 <_printf_float+0x15c>
 8008326:	b913      	cbnz	r3, 800832e <_printf_float+0x1aa>
 8008328:	6822      	ldr	r2, [r4, #0]
 800832a:	07d2      	lsls	r2, r2, #31
 800832c:	d501      	bpl.n	8008332 <_printf_float+0x1ae>
 800832e:	3302      	adds	r3, #2
 8008330:	e7f4      	b.n	800831c <_printf_float+0x198>
 8008332:	2301      	movs	r3, #1
 8008334:	e7f2      	b.n	800831c <_printf_float+0x198>
 8008336:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800833a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800833c:	4299      	cmp	r1, r3
 800833e:	db05      	blt.n	800834c <_printf_float+0x1c8>
 8008340:	6823      	ldr	r3, [r4, #0]
 8008342:	6121      	str	r1, [r4, #16]
 8008344:	07d8      	lsls	r0, r3, #31
 8008346:	d5ea      	bpl.n	800831e <_printf_float+0x19a>
 8008348:	1c4b      	adds	r3, r1, #1
 800834a:	e7e7      	b.n	800831c <_printf_float+0x198>
 800834c:	2900      	cmp	r1, #0
 800834e:	bfcc      	ite	gt
 8008350:	2201      	movgt	r2, #1
 8008352:	f1c1 0202 	rsble	r2, r1, #2
 8008356:	4413      	add	r3, r2
 8008358:	e7e0      	b.n	800831c <_printf_float+0x198>
 800835a:	6823      	ldr	r3, [r4, #0]
 800835c:	055a      	lsls	r2, r3, #21
 800835e:	d407      	bmi.n	8008370 <_printf_float+0x1ec>
 8008360:	6923      	ldr	r3, [r4, #16]
 8008362:	4642      	mov	r2, r8
 8008364:	4631      	mov	r1, r6
 8008366:	4628      	mov	r0, r5
 8008368:	47b8      	blx	r7
 800836a:	3001      	adds	r0, #1
 800836c:	d12b      	bne.n	80083c6 <_printf_float+0x242>
 800836e:	e764      	b.n	800823a <_printf_float+0xb6>
 8008370:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008374:	f240 80dc 	bls.w	8008530 <_printf_float+0x3ac>
 8008378:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800837c:	2200      	movs	r2, #0
 800837e:	2300      	movs	r3, #0
 8008380:	f7f8 fb12 	bl	80009a8 <__aeabi_dcmpeq>
 8008384:	2800      	cmp	r0, #0
 8008386:	d033      	beq.n	80083f0 <_printf_float+0x26c>
 8008388:	2301      	movs	r3, #1
 800838a:	4631      	mov	r1, r6
 800838c:	4628      	mov	r0, r5
 800838e:	4a35      	ldr	r2, [pc, #212]	@ (8008464 <_printf_float+0x2e0>)
 8008390:	47b8      	blx	r7
 8008392:	3001      	adds	r0, #1
 8008394:	f43f af51 	beq.w	800823a <_printf_float+0xb6>
 8008398:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800839c:	4543      	cmp	r3, r8
 800839e:	db02      	blt.n	80083a6 <_printf_float+0x222>
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	07d8      	lsls	r0, r3, #31
 80083a4:	d50f      	bpl.n	80083c6 <_printf_float+0x242>
 80083a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80083aa:	4631      	mov	r1, r6
 80083ac:	4628      	mov	r0, r5
 80083ae:	47b8      	blx	r7
 80083b0:	3001      	adds	r0, #1
 80083b2:	f43f af42 	beq.w	800823a <_printf_float+0xb6>
 80083b6:	f04f 0900 	mov.w	r9, #0
 80083ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80083be:	f104 0a1a 	add.w	sl, r4, #26
 80083c2:	45c8      	cmp	r8, r9
 80083c4:	dc09      	bgt.n	80083da <_printf_float+0x256>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	079b      	lsls	r3, r3, #30
 80083ca:	f100 8102 	bmi.w	80085d2 <_printf_float+0x44e>
 80083ce:	68e0      	ldr	r0, [r4, #12]
 80083d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083d2:	4298      	cmp	r0, r3
 80083d4:	bfb8      	it	lt
 80083d6:	4618      	movlt	r0, r3
 80083d8:	e731      	b.n	800823e <_printf_float+0xba>
 80083da:	2301      	movs	r3, #1
 80083dc:	4652      	mov	r2, sl
 80083de:	4631      	mov	r1, r6
 80083e0:	4628      	mov	r0, r5
 80083e2:	47b8      	blx	r7
 80083e4:	3001      	adds	r0, #1
 80083e6:	f43f af28 	beq.w	800823a <_printf_float+0xb6>
 80083ea:	f109 0901 	add.w	r9, r9, #1
 80083ee:	e7e8      	b.n	80083c2 <_printf_float+0x23e>
 80083f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	dc38      	bgt.n	8008468 <_printf_float+0x2e4>
 80083f6:	2301      	movs	r3, #1
 80083f8:	4631      	mov	r1, r6
 80083fa:	4628      	mov	r0, r5
 80083fc:	4a19      	ldr	r2, [pc, #100]	@ (8008464 <_printf_float+0x2e0>)
 80083fe:	47b8      	blx	r7
 8008400:	3001      	adds	r0, #1
 8008402:	f43f af1a 	beq.w	800823a <_printf_float+0xb6>
 8008406:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800840a:	ea59 0303 	orrs.w	r3, r9, r3
 800840e:	d102      	bne.n	8008416 <_printf_float+0x292>
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	07d9      	lsls	r1, r3, #31
 8008414:	d5d7      	bpl.n	80083c6 <_printf_float+0x242>
 8008416:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800841a:	4631      	mov	r1, r6
 800841c:	4628      	mov	r0, r5
 800841e:	47b8      	blx	r7
 8008420:	3001      	adds	r0, #1
 8008422:	f43f af0a 	beq.w	800823a <_printf_float+0xb6>
 8008426:	f04f 0a00 	mov.w	sl, #0
 800842a:	f104 0b1a 	add.w	fp, r4, #26
 800842e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008430:	425b      	negs	r3, r3
 8008432:	4553      	cmp	r3, sl
 8008434:	dc01      	bgt.n	800843a <_printf_float+0x2b6>
 8008436:	464b      	mov	r3, r9
 8008438:	e793      	b.n	8008362 <_printf_float+0x1de>
 800843a:	2301      	movs	r3, #1
 800843c:	465a      	mov	r2, fp
 800843e:	4631      	mov	r1, r6
 8008440:	4628      	mov	r0, r5
 8008442:	47b8      	blx	r7
 8008444:	3001      	adds	r0, #1
 8008446:	f43f aef8 	beq.w	800823a <_printf_float+0xb6>
 800844a:	f10a 0a01 	add.w	sl, sl, #1
 800844e:	e7ee      	b.n	800842e <_printf_float+0x2aa>
 8008450:	7fefffff 	.word	0x7fefffff
 8008454:	0800af0e 	.word	0x0800af0e
 8008458:	0800af0a 	.word	0x0800af0a
 800845c:	0800af16 	.word	0x0800af16
 8008460:	0800af12 	.word	0x0800af12
 8008464:	0800af1a 	.word	0x0800af1a
 8008468:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800846a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800846e:	4553      	cmp	r3, sl
 8008470:	bfa8      	it	ge
 8008472:	4653      	movge	r3, sl
 8008474:	2b00      	cmp	r3, #0
 8008476:	4699      	mov	r9, r3
 8008478:	dc36      	bgt.n	80084e8 <_printf_float+0x364>
 800847a:	f04f 0b00 	mov.w	fp, #0
 800847e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008482:	f104 021a 	add.w	r2, r4, #26
 8008486:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008488:	930a      	str	r3, [sp, #40]	@ 0x28
 800848a:	eba3 0309 	sub.w	r3, r3, r9
 800848e:	455b      	cmp	r3, fp
 8008490:	dc31      	bgt.n	80084f6 <_printf_float+0x372>
 8008492:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008494:	459a      	cmp	sl, r3
 8008496:	dc3a      	bgt.n	800850e <_printf_float+0x38a>
 8008498:	6823      	ldr	r3, [r4, #0]
 800849a:	07da      	lsls	r2, r3, #31
 800849c:	d437      	bmi.n	800850e <_printf_float+0x38a>
 800849e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084a0:	ebaa 0903 	sub.w	r9, sl, r3
 80084a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084a6:	ebaa 0303 	sub.w	r3, sl, r3
 80084aa:	4599      	cmp	r9, r3
 80084ac:	bfa8      	it	ge
 80084ae:	4699      	movge	r9, r3
 80084b0:	f1b9 0f00 	cmp.w	r9, #0
 80084b4:	dc33      	bgt.n	800851e <_printf_float+0x39a>
 80084b6:	f04f 0800 	mov.w	r8, #0
 80084ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084be:	f104 0b1a 	add.w	fp, r4, #26
 80084c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084c4:	ebaa 0303 	sub.w	r3, sl, r3
 80084c8:	eba3 0309 	sub.w	r3, r3, r9
 80084cc:	4543      	cmp	r3, r8
 80084ce:	f77f af7a 	ble.w	80083c6 <_printf_float+0x242>
 80084d2:	2301      	movs	r3, #1
 80084d4:	465a      	mov	r2, fp
 80084d6:	4631      	mov	r1, r6
 80084d8:	4628      	mov	r0, r5
 80084da:	47b8      	blx	r7
 80084dc:	3001      	adds	r0, #1
 80084de:	f43f aeac 	beq.w	800823a <_printf_float+0xb6>
 80084e2:	f108 0801 	add.w	r8, r8, #1
 80084e6:	e7ec      	b.n	80084c2 <_printf_float+0x33e>
 80084e8:	4642      	mov	r2, r8
 80084ea:	4631      	mov	r1, r6
 80084ec:	4628      	mov	r0, r5
 80084ee:	47b8      	blx	r7
 80084f0:	3001      	adds	r0, #1
 80084f2:	d1c2      	bne.n	800847a <_printf_float+0x2f6>
 80084f4:	e6a1      	b.n	800823a <_printf_float+0xb6>
 80084f6:	2301      	movs	r3, #1
 80084f8:	4631      	mov	r1, r6
 80084fa:	4628      	mov	r0, r5
 80084fc:	920a      	str	r2, [sp, #40]	@ 0x28
 80084fe:	47b8      	blx	r7
 8008500:	3001      	adds	r0, #1
 8008502:	f43f ae9a 	beq.w	800823a <_printf_float+0xb6>
 8008506:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008508:	f10b 0b01 	add.w	fp, fp, #1
 800850c:	e7bb      	b.n	8008486 <_printf_float+0x302>
 800850e:	4631      	mov	r1, r6
 8008510:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008514:	4628      	mov	r0, r5
 8008516:	47b8      	blx	r7
 8008518:	3001      	adds	r0, #1
 800851a:	d1c0      	bne.n	800849e <_printf_float+0x31a>
 800851c:	e68d      	b.n	800823a <_printf_float+0xb6>
 800851e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008520:	464b      	mov	r3, r9
 8008522:	4631      	mov	r1, r6
 8008524:	4628      	mov	r0, r5
 8008526:	4442      	add	r2, r8
 8008528:	47b8      	blx	r7
 800852a:	3001      	adds	r0, #1
 800852c:	d1c3      	bne.n	80084b6 <_printf_float+0x332>
 800852e:	e684      	b.n	800823a <_printf_float+0xb6>
 8008530:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008534:	f1ba 0f01 	cmp.w	sl, #1
 8008538:	dc01      	bgt.n	800853e <_printf_float+0x3ba>
 800853a:	07db      	lsls	r3, r3, #31
 800853c:	d536      	bpl.n	80085ac <_printf_float+0x428>
 800853e:	2301      	movs	r3, #1
 8008540:	4642      	mov	r2, r8
 8008542:	4631      	mov	r1, r6
 8008544:	4628      	mov	r0, r5
 8008546:	47b8      	blx	r7
 8008548:	3001      	adds	r0, #1
 800854a:	f43f ae76 	beq.w	800823a <_printf_float+0xb6>
 800854e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008552:	4631      	mov	r1, r6
 8008554:	4628      	mov	r0, r5
 8008556:	47b8      	blx	r7
 8008558:	3001      	adds	r0, #1
 800855a:	f43f ae6e 	beq.w	800823a <_printf_float+0xb6>
 800855e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008562:	2200      	movs	r2, #0
 8008564:	2300      	movs	r3, #0
 8008566:	f10a 3aff 	add.w	sl, sl, #4294967295
 800856a:	f7f8 fa1d 	bl	80009a8 <__aeabi_dcmpeq>
 800856e:	b9c0      	cbnz	r0, 80085a2 <_printf_float+0x41e>
 8008570:	4653      	mov	r3, sl
 8008572:	f108 0201 	add.w	r2, r8, #1
 8008576:	4631      	mov	r1, r6
 8008578:	4628      	mov	r0, r5
 800857a:	47b8      	blx	r7
 800857c:	3001      	adds	r0, #1
 800857e:	d10c      	bne.n	800859a <_printf_float+0x416>
 8008580:	e65b      	b.n	800823a <_printf_float+0xb6>
 8008582:	2301      	movs	r3, #1
 8008584:	465a      	mov	r2, fp
 8008586:	4631      	mov	r1, r6
 8008588:	4628      	mov	r0, r5
 800858a:	47b8      	blx	r7
 800858c:	3001      	adds	r0, #1
 800858e:	f43f ae54 	beq.w	800823a <_printf_float+0xb6>
 8008592:	f108 0801 	add.w	r8, r8, #1
 8008596:	45d0      	cmp	r8, sl
 8008598:	dbf3      	blt.n	8008582 <_printf_float+0x3fe>
 800859a:	464b      	mov	r3, r9
 800859c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80085a0:	e6e0      	b.n	8008364 <_printf_float+0x1e0>
 80085a2:	f04f 0800 	mov.w	r8, #0
 80085a6:	f104 0b1a 	add.w	fp, r4, #26
 80085aa:	e7f4      	b.n	8008596 <_printf_float+0x412>
 80085ac:	2301      	movs	r3, #1
 80085ae:	4642      	mov	r2, r8
 80085b0:	e7e1      	b.n	8008576 <_printf_float+0x3f2>
 80085b2:	2301      	movs	r3, #1
 80085b4:	464a      	mov	r2, r9
 80085b6:	4631      	mov	r1, r6
 80085b8:	4628      	mov	r0, r5
 80085ba:	47b8      	blx	r7
 80085bc:	3001      	adds	r0, #1
 80085be:	f43f ae3c 	beq.w	800823a <_printf_float+0xb6>
 80085c2:	f108 0801 	add.w	r8, r8, #1
 80085c6:	68e3      	ldr	r3, [r4, #12]
 80085c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80085ca:	1a5b      	subs	r3, r3, r1
 80085cc:	4543      	cmp	r3, r8
 80085ce:	dcf0      	bgt.n	80085b2 <_printf_float+0x42e>
 80085d0:	e6fd      	b.n	80083ce <_printf_float+0x24a>
 80085d2:	f04f 0800 	mov.w	r8, #0
 80085d6:	f104 0919 	add.w	r9, r4, #25
 80085da:	e7f4      	b.n	80085c6 <_printf_float+0x442>

080085dc <_printf_common>:
 80085dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085e0:	4616      	mov	r6, r2
 80085e2:	4698      	mov	r8, r3
 80085e4:	688a      	ldr	r2, [r1, #8]
 80085e6:	690b      	ldr	r3, [r1, #16]
 80085e8:	4607      	mov	r7, r0
 80085ea:	4293      	cmp	r3, r2
 80085ec:	bfb8      	it	lt
 80085ee:	4613      	movlt	r3, r2
 80085f0:	6033      	str	r3, [r6, #0]
 80085f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085f6:	460c      	mov	r4, r1
 80085f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085fc:	b10a      	cbz	r2, 8008602 <_printf_common+0x26>
 80085fe:	3301      	adds	r3, #1
 8008600:	6033      	str	r3, [r6, #0]
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	0699      	lsls	r1, r3, #26
 8008606:	bf42      	ittt	mi
 8008608:	6833      	ldrmi	r3, [r6, #0]
 800860a:	3302      	addmi	r3, #2
 800860c:	6033      	strmi	r3, [r6, #0]
 800860e:	6825      	ldr	r5, [r4, #0]
 8008610:	f015 0506 	ands.w	r5, r5, #6
 8008614:	d106      	bne.n	8008624 <_printf_common+0x48>
 8008616:	f104 0a19 	add.w	sl, r4, #25
 800861a:	68e3      	ldr	r3, [r4, #12]
 800861c:	6832      	ldr	r2, [r6, #0]
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	42ab      	cmp	r3, r5
 8008622:	dc2b      	bgt.n	800867c <_printf_common+0xa0>
 8008624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	3b00      	subs	r3, #0
 800862c:	bf18      	it	ne
 800862e:	2301      	movne	r3, #1
 8008630:	0692      	lsls	r2, r2, #26
 8008632:	d430      	bmi.n	8008696 <_printf_common+0xba>
 8008634:	4641      	mov	r1, r8
 8008636:	4638      	mov	r0, r7
 8008638:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800863c:	47c8      	blx	r9
 800863e:	3001      	adds	r0, #1
 8008640:	d023      	beq.n	800868a <_printf_common+0xae>
 8008642:	6823      	ldr	r3, [r4, #0]
 8008644:	6922      	ldr	r2, [r4, #16]
 8008646:	f003 0306 	and.w	r3, r3, #6
 800864a:	2b04      	cmp	r3, #4
 800864c:	bf14      	ite	ne
 800864e:	2500      	movne	r5, #0
 8008650:	6833      	ldreq	r3, [r6, #0]
 8008652:	f04f 0600 	mov.w	r6, #0
 8008656:	bf08      	it	eq
 8008658:	68e5      	ldreq	r5, [r4, #12]
 800865a:	f104 041a 	add.w	r4, r4, #26
 800865e:	bf08      	it	eq
 8008660:	1aed      	subeq	r5, r5, r3
 8008662:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008666:	bf08      	it	eq
 8008668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800866c:	4293      	cmp	r3, r2
 800866e:	bfc4      	itt	gt
 8008670:	1a9b      	subgt	r3, r3, r2
 8008672:	18ed      	addgt	r5, r5, r3
 8008674:	42b5      	cmp	r5, r6
 8008676:	d11a      	bne.n	80086ae <_printf_common+0xd2>
 8008678:	2000      	movs	r0, #0
 800867a:	e008      	b.n	800868e <_printf_common+0xb2>
 800867c:	2301      	movs	r3, #1
 800867e:	4652      	mov	r2, sl
 8008680:	4641      	mov	r1, r8
 8008682:	4638      	mov	r0, r7
 8008684:	47c8      	blx	r9
 8008686:	3001      	adds	r0, #1
 8008688:	d103      	bne.n	8008692 <_printf_common+0xb6>
 800868a:	f04f 30ff 	mov.w	r0, #4294967295
 800868e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008692:	3501      	adds	r5, #1
 8008694:	e7c1      	b.n	800861a <_printf_common+0x3e>
 8008696:	2030      	movs	r0, #48	@ 0x30
 8008698:	18e1      	adds	r1, r4, r3
 800869a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800869e:	1c5a      	adds	r2, r3, #1
 80086a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80086a4:	4422      	add	r2, r4
 80086a6:	3302      	adds	r3, #2
 80086a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086ac:	e7c2      	b.n	8008634 <_printf_common+0x58>
 80086ae:	2301      	movs	r3, #1
 80086b0:	4622      	mov	r2, r4
 80086b2:	4641      	mov	r1, r8
 80086b4:	4638      	mov	r0, r7
 80086b6:	47c8      	blx	r9
 80086b8:	3001      	adds	r0, #1
 80086ba:	d0e6      	beq.n	800868a <_printf_common+0xae>
 80086bc:	3601      	adds	r6, #1
 80086be:	e7d9      	b.n	8008674 <_printf_common+0x98>

080086c0 <_printf_i>:
 80086c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086c4:	7e0f      	ldrb	r7, [r1, #24]
 80086c6:	4691      	mov	r9, r2
 80086c8:	2f78      	cmp	r7, #120	@ 0x78
 80086ca:	4680      	mov	r8, r0
 80086cc:	460c      	mov	r4, r1
 80086ce:	469a      	mov	sl, r3
 80086d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086d6:	d807      	bhi.n	80086e8 <_printf_i+0x28>
 80086d8:	2f62      	cmp	r7, #98	@ 0x62
 80086da:	d80a      	bhi.n	80086f2 <_printf_i+0x32>
 80086dc:	2f00      	cmp	r7, #0
 80086de:	f000 80d1 	beq.w	8008884 <_printf_i+0x1c4>
 80086e2:	2f58      	cmp	r7, #88	@ 0x58
 80086e4:	f000 80b8 	beq.w	8008858 <_printf_i+0x198>
 80086e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086f0:	e03a      	b.n	8008768 <_printf_i+0xa8>
 80086f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086f6:	2b15      	cmp	r3, #21
 80086f8:	d8f6      	bhi.n	80086e8 <_printf_i+0x28>
 80086fa:	a101      	add	r1, pc, #4	@ (adr r1, 8008700 <_printf_i+0x40>)
 80086fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008700:	08008759 	.word	0x08008759
 8008704:	0800876d 	.word	0x0800876d
 8008708:	080086e9 	.word	0x080086e9
 800870c:	080086e9 	.word	0x080086e9
 8008710:	080086e9 	.word	0x080086e9
 8008714:	080086e9 	.word	0x080086e9
 8008718:	0800876d 	.word	0x0800876d
 800871c:	080086e9 	.word	0x080086e9
 8008720:	080086e9 	.word	0x080086e9
 8008724:	080086e9 	.word	0x080086e9
 8008728:	080086e9 	.word	0x080086e9
 800872c:	0800886b 	.word	0x0800886b
 8008730:	08008797 	.word	0x08008797
 8008734:	08008825 	.word	0x08008825
 8008738:	080086e9 	.word	0x080086e9
 800873c:	080086e9 	.word	0x080086e9
 8008740:	0800888d 	.word	0x0800888d
 8008744:	080086e9 	.word	0x080086e9
 8008748:	08008797 	.word	0x08008797
 800874c:	080086e9 	.word	0x080086e9
 8008750:	080086e9 	.word	0x080086e9
 8008754:	0800882d 	.word	0x0800882d
 8008758:	6833      	ldr	r3, [r6, #0]
 800875a:	1d1a      	adds	r2, r3, #4
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	6032      	str	r2, [r6, #0]
 8008760:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008764:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008768:	2301      	movs	r3, #1
 800876a:	e09c      	b.n	80088a6 <_printf_i+0x1e6>
 800876c:	6833      	ldr	r3, [r6, #0]
 800876e:	6820      	ldr	r0, [r4, #0]
 8008770:	1d19      	adds	r1, r3, #4
 8008772:	6031      	str	r1, [r6, #0]
 8008774:	0606      	lsls	r6, r0, #24
 8008776:	d501      	bpl.n	800877c <_printf_i+0xbc>
 8008778:	681d      	ldr	r5, [r3, #0]
 800877a:	e003      	b.n	8008784 <_printf_i+0xc4>
 800877c:	0645      	lsls	r5, r0, #25
 800877e:	d5fb      	bpl.n	8008778 <_printf_i+0xb8>
 8008780:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008784:	2d00      	cmp	r5, #0
 8008786:	da03      	bge.n	8008790 <_printf_i+0xd0>
 8008788:	232d      	movs	r3, #45	@ 0x2d
 800878a:	426d      	negs	r5, r5
 800878c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008790:	230a      	movs	r3, #10
 8008792:	4858      	ldr	r0, [pc, #352]	@ (80088f4 <_printf_i+0x234>)
 8008794:	e011      	b.n	80087ba <_printf_i+0xfa>
 8008796:	6821      	ldr	r1, [r4, #0]
 8008798:	6833      	ldr	r3, [r6, #0]
 800879a:	0608      	lsls	r0, r1, #24
 800879c:	f853 5b04 	ldr.w	r5, [r3], #4
 80087a0:	d402      	bmi.n	80087a8 <_printf_i+0xe8>
 80087a2:	0649      	lsls	r1, r1, #25
 80087a4:	bf48      	it	mi
 80087a6:	b2ad      	uxthmi	r5, r5
 80087a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80087aa:	6033      	str	r3, [r6, #0]
 80087ac:	bf14      	ite	ne
 80087ae:	230a      	movne	r3, #10
 80087b0:	2308      	moveq	r3, #8
 80087b2:	4850      	ldr	r0, [pc, #320]	@ (80088f4 <_printf_i+0x234>)
 80087b4:	2100      	movs	r1, #0
 80087b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087ba:	6866      	ldr	r6, [r4, #4]
 80087bc:	2e00      	cmp	r6, #0
 80087be:	60a6      	str	r6, [r4, #8]
 80087c0:	db05      	blt.n	80087ce <_printf_i+0x10e>
 80087c2:	6821      	ldr	r1, [r4, #0]
 80087c4:	432e      	orrs	r6, r5
 80087c6:	f021 0104 	bic.w	r1, r1, #4
 80087ca:	6021      	str	r1, [r4, #0]
 80087cc:	d04b      	beq.n	8008866 <_printf_i+0x1a6>
 80087ce:	4616      	mov	r6, r2
 80087d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80087d4:	fb03 5711 	mls	r7, r3, r1, r5
 80087d8:	5dc7      	ldrb	r7, [r0, r7]
 80087da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087de:	462f      	mov	r7, r5
 80087e0:	42bb      	cmp	r3, r7
 80087e2:	460d      	mov	r5, r1
 80087e4:	d9f4      	bls.n	80087d0 <_printf_i+0x110>
 80087e6:	2b08      	cmp	r3, #8
 80087e8:	d10b      	bne.n	8008802 <_printf_i+0x142>
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	07df      	lsls	r7, r3, #31
 80087ee:	d508      	bpl.n	8008802 <_printf_i+0x142>
 80087f0:	6923      	ldr	r3, [r4, #16]
 80087f2:	6861      	ldr	r1, [r4, #4]
 80087f4:	4299      	cmp	r1, r3
 80087f6:	bfde      	ittt	le
 80087f8:	2330      	movle	r3, #48	@ 0x30
 80087fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008802:	1b92      	subs	r2, r2, r6
 8008804:	6122      	str	r2, [r4, #16]
 8008806:	464b      	mov	r3, r9
 8008808:	4621      	mov	r1, r4
 800880a:	4640      	mov	r0, r8
 800880c:	f8cd a000 	str.w	sl, [sp]
 8008810:	aa03      	add	r2, sp, #12
 8008812:	f7ff fee3 	bl	80085dc <_printf_common>
 8008816:	3001      	adds	r0, #1
 8008818:	d14a      	bne.n	80088b0 <_printf_i+0x1f0>
 800881a:	f04f 30ff 	mov.w	r0, #4294967295
 800881e:	b004      	add	sp, #16
 8008820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008824:	6823      	ldr	r3, [r4, #0]
 8008826:	f043 0320 	orr.w	r3, r3, #32
 800882a:	6023      	str	r3, [r4, #0]
 800882c:	2778      	movs	r7, #120	@ 0x78
 800882e:	4832      	ldr	r0, [pc, #200]	@ (80088f8 <_printf_i+0x238>)
 8008830:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	6831      	ldr	r1, [r6, #0]
 8008838:	061f      	lsls	r7, r3, #24
 800883a:	f851 5b04 	ldr.w	r5, [r1], #4
 800883e:	d402      	bmi.n	8008846 <_printf_i+0x186>
 8008840:	065f      	lsls	r7, r3, #25
 8008842:	bf48      	it	mi
 8008844:	b2ad      	uxthmi	r5, r5
 8008846:	6031      	str	r1, [r6, #0]
 8008848:	07d9      	lsls	r1, r3, #31
 800884a:	bf44      	itt	mi
 800884c:	f043 0320 	orrmi.w	r3, r3, #32
 8008850:	6023      	strmi	r3, [r4, #0]
 8008852:	b11d      	cbz	r5, 800885c <_printf_i+0x19c>
 8008854:	2310      	movs	r3, #16
 8008856:	e7ad      	b.n	80087b4 <_printf_i+0xf4>
 8008858:	4826      	ldr	r0, [pc, #152]	@ (80088f4 <_printf_i+0x234>)
 800885a:	e7e9      	b.n	8008830 <_printf_i+0x170>
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	f023 0320 	bic.w	r3, r3, #32
 8008862:	6023      	str	r3, [r4, #0]
 8008864:	e7f6      	b.n	8008854 <_printf_i+0x194>
 8008866:	4616      	mov	r6, r2
 8008868:	e7bd      	b.n	80087e6 <_printf_i+0x126>
 800886a:	6833      	ldr	r3, [r6, #0]
 800886c:	6825      	ldr	r5, [r4, #0]
 800886e:	1d18      	adds	r0, r3, #4
 8008870:	6961      	ldr	r1, [r4, #20]
 8008872:	6030      	str	r0, [r6, #0]
 8008874:	062e      	lsls	r6, r5, #24
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	d501      	bpl.n	800887e <_printf_i+0x1be>
 800887a:	6019      	str	r1, [r3, #0]
 800887c:	e002      	b.n	8008884 <_printf_i+0x1c4>
 800887e:	0668      	lsls	r0, r5, #25
 8008880:	d5fb      	bpl.n	800887a <_printf_i+0x1ba>
 8008882:	8019      	strh	r1, [r3, #0]
 8008884:	2300      	movs	r3, #0
 8008886:	4616      	mov	r6, r2
 8008888:	6123      	str	r3, [r4, #16]
 800888a:	e7bc      	b.n	8008806 <_printf_i+0x146>
 800888c:	6833      	ldr	r3, [r6, #0]
 800888e:	2100      	movs	r1, #0
 8008890:	1d1a      	adds	r2, r3, #4
 8008892:	6032      	str	r2, [r6, #0]
 8008894:	681e      	ldr	r6, [r3, #0]
 8008896:	6862      	ldr	r2, [r4, #4]
 8008898:	4630      	mov	r0, r6
 800889a:	f000 f9c6 	bl	8008c2a <memchr>
 800889e:	b108      	cbz	r0, 80088a4 <_printf_i+0x1e4>
 80088a0:	1b80      	subs	r0, r0, r6
 80088a2:	6060      	str	r0, [r4, #4]
 80088a4:	6863      	ldr	r3, [r4, #4]
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	2300      	movs	r3, #0
 80088aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088ae:	e7aa      	b.n	8008806 <_printf_i+0x146>
 80088b0:	4632      	mov	r2, r6
 80088b2:	4649      	mov	r1, r9
 80088b4:	4640      	mov	r0, r8
 80088b6:	6923      	ldr	r3, [r4, #16]
 80088b8:	47d0      	blx	sl
 80088ba:	3001      	adds	r0, #1
 80088bc:	d0ad      	beq.n	800881a <_printf_i+0x15a>
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	079b      	lsls	r3, r3, #30
 80088c2:	d413      	bmi.n	80088ec <_printf_i+0x22c>
 80088c4:	68e0      	ldr	r0, [r4, #12]
 80088c6:	9b03      	ldr	r3, [sp, #12]
 80088c8:	4298      	cmp	r0, r3
 80088ca:	bfb8      	it	lt
 80088cc:	4618      	movlt	r0, r3
 80088ce:	e7a6      	b.n	800881e <_printf_i+0x15e>
 80088d0:	2301      	movs	r3, #1
 80088d2:	4632      	mov	r2, r6
 80088d4:	4649      	mov	r1, r9
 80088d6:	4640      	mov	r0, r8
 80088d8:	47d0      	blx	sl
 80088da:	3001      	adds	r0, #1
 80088dc:	d09d      	beq.n	800881a <_printf_i+0x15a>
 80088de:	3501      	adds	r5, #1
 80088e0:	68e3      	ldr	r3, [r4, #12]
 80088e2:	9903      	ldr	r1, [sp, #12]
 80088e4:	1a5b      	subs	r3, r3, r1
 80088e6:	42ab      	cmp	r3, r5
 80088e8:	dcf2      	bgt.n	80088d0 <_printf_i+0x210>
 80088ea:	e7eb      	b.n	80088c4 <_printf_i+0x204>
 80088ec:	2500      	movs	r5, #0
 80088ee:	f104 0619 	add.w	r6, r4, #25
 80088f2:	e7f5      	b.n	80088e0 <_printf_i+0x220>
 80088f4:	0800af1c 	.word	0x0800af1c
 80088f8:	0800af2d 	.word	0x0800af2d

080088fc <std>:
 80088fc:	2300      	movs	r3, #0
 80088fe:	b510      	push	{r4, lr}
 8008900:	4604      	mov	r4, r0
 8008902:	e9c0 3300 	strd	r3, r3, [r0]
 8008906:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800890a:	6083      	str	r3, [r0, #8]
 800890c:	8181      	strh	r1, [r0, #12]
 800890e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008910:	81c2      	strh	r2, [r0, #14]
 8008912:	6183      	str	r3, [r0, #24]
 8008914:	4619      	mov	r1, r3
 8008916:	2208      	movs	r2, #8
 8008918:	305c      	adds	r0, #92	@ 0x5c
 800891a:	f000 f906 	bl	8008b2a <memset>
 800891e:	4b0d      	ldr	r3, [pc, #52]	@ (8008954 <std+0x58>)
 8008920:	6224      	str	r4, [r4, #32]
 8008922:	6263      	str	r3, [r4, #36]	@ 0x24
 8008924:	4b0c      	ldr	r3, [pc, #48]	@ (8008958 <std+0x5c>)
 8008926:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008928:	4b0c      	ldr	r3, [pc, #48]	@ (800895c <std+0x60>)
 800892a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800892c:	4b0c      	ldr	r3, [pc, #48]	@ (8008960 <std+0x64>)
 800892e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008930:	4b0c      	ldr	r3, [pc, #48]	@ (8008964 <std+0x68>)
 8008932:	429c      	cmp	r4, r3
 8008934:	d006      	beq.n	8008944 <std+0x48>
 8008936:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800893a:	4294      	cmp	r4, r2
 800893c:	d002      	beq.n	8008944 <std+0x48>
 800893e:	33d0      	adds	r3, #208	@ 0xd0
 8008940:	429c      	cmp	r4, r3
 8008942:	d105      	bne.n	8008950 <std+0x54>
 8008944:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800894c:	f000 b96a 	b.w	8008c24 <__retarget_lock_init_recursive>
 8008950:	bd10      	pop	{r4, pc}
 8008952:	bf00      	nop
 8008954:	08008aa5 	.word	0x08008aa5
 8008958:	08008ac7 	.word	0x08008ac7
 800895c:	08008aff 	.word	0x08008aff
 8008960:	08008b23 	.word	0x08008b23
 8008964:	20002d34 	.word	0x20002d34

08008968 <stdio_exit_handler>:
 8008968:	4a02      	ldr	r2, [pc, #8]	@ (8008974 <stdio_exit_handler+0xc>)
 800896a:	4903      	ldr	r1, [pc, #12]	@ (8008978 <stdio_exit_handler+0x10>)
 800896c:	4803      	ldr	r0, [pc, #12]	@ (800897c <stdio_exit_handler+0x14>)
 800896e:	f000 b869 	b.w	8008a44 <_fwalk_sglue>
 8008972:	bf00      	nop
 8008974:	20000010 	.word	0x20000010
 8008978:	0800a591 	.word	0x0800a591
 800897c:	20000020 	.word	0x20000020

08008980 <cleanup_stdio>:
 8008980:	6841      	ldr	r1, [r0, #4]
 8008982:	4b0c      	ldr	r3, [pc, #48]	@ (80089b4 <cleanup_stdio+0x34>)
 8008984:	b510      	push	{r4, lr}
 8008986:	4299      	cmp	r1, r3
 8008988:	4604      	mov	r4, r0
 800898a:	d001      	beq.n	8008990 <cleanup_stdio+0x10>
 800898c:	f001 fe00 	bl	800a590 <_fflush_r>
 8008990:	68a1      	ldr	r1, [r4, #8]
 8008992:	4b09      	ldr	r3, [pc, #36]	@ (80089b8 <cleanup_stdio+0x38>)
 8008994:	4299      	cmp	r1, r3
 8008996:	d002      	beq.n	800899e <cleanup_stdio+0x1e>
 8008998:	4620      	mov	r0, r4
 800899a:	f001 fdf9 	bl	800a590 <_fflush_r>
 800899e:	68e1      	ldr	r1, [r4, #12]
 80089a0:	4b06      	ldr	r3, [pc, #24]	@ (80089bc <cleanup_stdio+0x3c>)
 80089a2:	4299      	cmp	r1, r3
 80089a4:	d004      	beq.n	80089b0 <cleanup_stdio+0x30>
 80089a6:	4620      	mov	r0, r4
 80089a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ac:	f001 bdf0 	b.w	800a590 <_fflush_r>
 80089b0:	bd10      	pop	{r4, pc}
 80089b2:	bf00      	nop
 80089b4:	20002d34 	.word	0x20002d34
 80089b8:	20002d9c 	.word	0x20002d9c
 80089bc:	20002e04 	.word	0x20002e04

080089c0 <global_stdio_init.part.0>:
 80089c0:	b510      	push	{r4, lr}
 80089c2:	4b0b      	ldr	r3, [pc, #44]	@ (80089f0 <global_stdio_init.part.0+0x30>)
 80089c4:	4c0b      	ldr	r4, [pc, #44]	@ (80089f4 <global_stdio_init.part.0+0x34>)
 80089c6:	4a0c      	ldr	r2, [pc, #48]	@ (80089f8 <global_stdio_init.part.0+0x38>)
 80089c8:	4620      	mov	r0, r4
 80089ca:	601a      	str	r2, [r3, #0]
 80089cc:	2104      	movs	r1, #4
 80089ce:	2200      	movs	r2, #0
 80089d0:	f7ff ff94 	bl	80088fc <std>
 80089d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80089d8:	2201      	movs	r2, #1
 80089da:	2109      	movs	r1, #9
 80089dc:	f7ff ff8e 	bl	80088fc <std>
 80089e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80089e4:	2202      	movs	r2, #2
 80089e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ea:	2112      	movs	r1, #18
 80089ec:	f7ff bf86 	b.w	80088fc <std>
 80089f0:	20002e6c 	.word	0x20002e6c
 80089f4:	20002d34 	.word	0x20002d34
 80089f8:	08008969 	.word	0x08008969

080089fc <__sfp_lock_acquire>:
 80089fc:	4801      	ldr	r0, [pc, #4]	@ (8008a04 <__sfp_lock_acquire+0x8>)
 80089fe:	f000 b912 	b.w	8008c26 <__retarget_lock_acquire_recursive>
 8008a02:	bf00      	nop
 8008a04:	20002e75 	.word	0x20002e75

08008a08 <__sfp_lock_release>:
 8008a08:	4801      	ldr	r0, [pc, #4]	@ (8008a10 <__sfp_lock_release+0x8>)
 8008a0a:	f000 b90d 	b.w	8008c28 <__retarget_lock_release_recursive>
 8008a0e:	bf00      	nop
 8008a10:	20002e75 	.word	0x20002e75

08008a14 <__sinit>:
 8008a14:	b510      	push	{r4, lr}
 8008a16:	4604      	mov	r4, r0
 8008a18:	f7ff fff0 	bl	80089fc <__sfp_lock_acquire>
 8008a1c:	6a23      	ldr	r3, [r4, #32]
 8008a1e:	b11b      	cbz	r3, 8008a28 <__sinit+0x14>
 8008a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a24:	f7ff bff0 	b.w	8008a08 <__sfp_lock_release>
 8008a28:	4b04      	ldr	r3, [pc, #16]	@ (8008a3c <__sinit+0x28>)
 8008a2a:	6223      	str	r3, [r4, #32]
 8008a2c:	4b04      	ldr	r3, [pc, #16]	@ (8008a40 <__sinit+0x2c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1f5      	bne.n	8008a20 <__sinit+0xc>
 8008a34:	f7ff ffc4 	bl	80089c0 <global_stdio_init.part.0>
 8008a38:	e7f2      	b.n	8008a20 <__sinit+0xc>
 8008a3a:	bf00      	nop
 8008a3c:	08008981 	.word	0x08008981
 8008a40:	20002e6c 	.word	0x20002e6c

08008a44 <_fwalk_sglue>:
 8008a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a48:	4607      	mov	r7, r0
 8008a4a:	4688      	mov	r8, r1
 8008a4c:	4614      	mov	r4, r2
 8008a4e:	2600      	movs	r6, #0
 8008a50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a54:	f1b9 0901 	subs.w	r9, r9, #1
 8008a58:	d505      	bpl.n	8008a66 <_fwalk_sglue+0x22>
 8008a5a:	6824      	ldr	r4, [r4, #0]
 8008a5c:	2c00      	cmp	r4, #0
 8008a5e:	d1f7      	bne.n	8008a50 <_fwalk_sglue+0xc>
 8008a60:	4630      	mov	r0, r6
 8008a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a66:	89ab      	ldrh	r3, [r5, #12]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d907      	bls.n	8008a7c <_fwalk_sglue+0x38>
 8008a6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a70:	3301      	adds	r3, #1
 8008a72:	d003      	beq.n	8008a7c <_fwalk_sglue+0x38>
 8008a74:	4629      	mov	r1, r5
 8008a76:	4638      	mov	r0, r7
 8008a78:	47c0      	blx	r8
 8008a7a:	4306      	orrs	r6, r0
 8008a7c:	3568      	adds	r5, #104	@ 0x68
 8008a7e:	e7e9      	b.n	8008a54 <_fwalk_sglue+0x10>

08008a80 <iprintf>:
 8008a80:	b40f      	push	{r0, r1, r2, r3}
 8008a82:	b507      	push	{r0, r1, r2, lr}
 8008a84:	4906      	ldr	r1, [pc, #24]	@ (8008aa0 <iprintf+0x20>)
 8008a86:	ab04      	add	r3, sp, #16
 8008a88:	6808      	ldr	r0, [r1, #0]
 8008a8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a8e:	6881      	ldr	r1, [r0, #8]
 8008a90:	9301      	str	r3, [sp, #4]
 8008a92:	f001 fbe5 	bl	800a260 <_vfiprintf_r>
 8008a96:	b003      	add	sp, #12
 8008a98:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a9c:	b004      	add	sp, #16
 8008a9e:	4770      	bx	lr
 8008aa0:	2000001c 	.word	0x2000001c

08008aa4 <__sread>:
 8008aa4:	b510      	push	{r4, lr}
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aac:	f000 f86c 	bl	8008b88 <_read_r>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	bfab      	itete	ge
 8008ab4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ab6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ab8:	181b      	addge	r3, r3, r0
 8008aba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008abe:	bfac      	ite	ge
 8008ac0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ac2:	81a3      	strhlt	r3, [r4, #12]
 8008ac4:	bd10      	pop	{r4, pc}

08008ac6 <__swrite>:
 8008ac6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aca:	461f      	mov	r7, r3
 8008acc:	898b      	ldrh	r3, [r1, #12]
 8008ace:	4605      	mov	r5, r0
 8008ad0:	05db      	lsls	r3, r3, #23
 8008ad2:	460c      	mov	r4, r1
 8008ad4:	4616      	mov	r6, r2
 8008ad6:	d505      	bpl.n	8008ae4 <__swrite+0x1e>
 8008ad8:	2302      	movs	r3, #2
 8008ada:	2200      	movs	r2, #0
 8008adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae0:	f000 f840 	bl	8008b64 <_lseek_r>
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	4632      	mov	r2, r6
 8008ae8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008aec:	81a3      	strh	r3, [r4, #12]
 8008aee:	4628      	mov	r0, r5
 8008af0:	463b      	mov	r3, r7
 8008af2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008af6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008afa:	f000 b857 	b.w	8008bac <_write_r>

08008afe <__sseek>:
 8008afe:	b510      	push	{r4, lr}
 8008b00:	460c      	mov	r4, r1
 8008b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b06:	f000 f82d 	bl	8008b64 <_lseek_r>
 8008b0a:	1c43      	adds	r3, r0, #1
 8008b0c:	89a3      	ldrh	r3, [r4, #12]
 8008b0e:	bf15      	itete	ne
 8008b10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008b12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008b16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008b1a:	81a3      	strheq	r3, [r4, #12]
 8008b1c:	bf18      	it	ne
 8008b1e:	81a3      	strhne	r3, [r4, #12]
 8008b20:	bd10      	pop	{r4, pc}

08008b22 <__sclose>:
 8008b22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b26:	f000 b80d 	b.w	8008b44 <_close_r>

08008b2a <memset>:
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	4402      	add	r2, r0
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d100      	bne.n	8008b34 <memset+0xa>
 8008b32:	4770      	bx	lr
 8008b34:	f803 1b01 	strb.w	r1, [r3], #1
 8008b38:	e7f9      	b.n	8008b2e <memset+0x4>
	...

08008b3c <_localeconv_r>:
 8008b3c:	4800      	ldr	r0, [pc, #0]	@ (8008b40 <_localeconv_r+0x4>)
 8008b3e:	4770      	bx	lr
 8008b40:	2000015c 	.word	0x2000015c

08008b44 <_close_r>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	2300      	movs	r3, #0
 8008b48:	4d05      	ldr	r5, [pc, #20]	@ (8008b60 <_close_r+0x1c>)
 8008b4a:	4604      	mov	r4, r0
 8008b4c:	4608      	mov	r0, r1
 8008b4e:	602b      	str	r3, [r5, #0]
 8008b50:	f7f9 fbdb 	bl	800230a <_close>
 8008b54:	1c43      	adds	r3, r0, #1
 8008b56:	d102      	bne.n	8008b5e <_close_r+0x1a>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	b103      	cbz	r3, 8008b5e <_close_r+0x1a>
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	bd38      	pop	{r3, r4, r5, pc}
 8008b60:	20002e70 	.word	0x20002e70

08008b64 <_lseek_r>:
 8008b64:	b538      	push	{r3, r4, r5, lr}
 8008b66:	4604      	mov	r4, r0
 8008b68:	4608      	mov	r0, r1
 8008b6a:	4611      	mov	r1, r2
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	4d05      	ldr	r5, [pc, #20]	@ (8008b84 <_lseek_r+0x20>)
 8008b70:	602a      	str	r2, [r5, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	f7f9 fbed 	bl	8002352 <_lseek>
 8008b78:	1c43      	adds	r3, r0, #1
 8008b7a:	d102      	bne.n	8008b82 <_lseek_r+0x1e>
 8008b7c:	682b      	ldr	r3, [r5, #0]
 8008b7e:	b103      	cbz	r3, 8008b82 <_lseek_r+0x1e>
 8008b80:	6023      	str	r3, [r4, #0]
 8008b82:	bd38      	pop	{r3, r4, r5, pc}
 8008b84:	20002e70 	.word	0x20002e70

08008b88 <_read_r>:
 8008b88:	b538      	push	{r3, r4, r5, lr}
 8008b8a:	4604      	mov	r4, r0
 8008b8c:	4608      	mov	r0, r1
 8008b8e:	4611      	mov	r1, r2
 8008b90:	2200      	movs	r2, #0
 8008b92:	4d05      	ldr	r5, [pc, #20]	@ (8008ba8 <_read_r+0x20>)
 8008b94:	602a      	str	r2, [r5, #0]
 8008b96:	461a      	mov	r2, r3
 8008b98:	f7f9 fb7e 	bl	8002298 <_read>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d102      	bne.n	8008ba6 <_read_r+0x1e>
 8008ba0:	682b      	ldr	r3, [r5, #0]
 8008ba2:	b103      	cbz	r3, 8008ba6 <_read_r+0x1e>
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	bd38      	pop	{r3, r4, r5, pc}
 8008ba8:	20002e70 	.word	0x20002e70

08008bac <_write_r>:
 8008bac:	b538      	push	{r3, r4, r5, lr}
 8008bae:	4604      	mov	r4, r0
 8008bb0:	4608      	mov	r0, r1
 8008bb2:	4611      	mov	r1, r2
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	4d05      	ldr	r5, [pc, #20]	@ (8008bcc <_write_r+0x20>)
 8008bb8:	602a      	str	r2, [r5, #0]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	f7f9 fb89 	bl	80022d2 <_write>
 8008bc0:	1c43      	adds	r3, r0, #1
 8008bc2:	d102      	bne.n	8008bca <_write_r+0x1e>
 8008bc4:	682b      	ldr	r3, [r5, #0]
 8008bc6:	b103      	cbz	r3, 8008bca <_write_r+0x1e>
 8008bc8:	6023      	str	r3, [r4, #0]
 8008bca:	bd38      	pop	{r3, r4, r5, pc}
 8008bcc:	20002e70 	.word	0x20002e70

08008bd0 <__errno>:
 8008bd0:	4b01      	ldr	r3, [pc, #4]	@ (8008bd8 <__errno+0x8>)
 8008bd2:	6818      	ldr	r0, [r3, #0]
 8008bd4:	4770      	bx	lr
 8008bd6:	bf00      	nop
 8008bd8:	2000001c 	.word	0x2000001c

08008bdc <__libc_init_array>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	2600      	movs	r6, #0
 8008be0:	4d0c      	ldr	r5, [pc, #48]	@ (8008c14 <__libc_init_array+0x38>)
 8008be2:	4c0d      	ldr	r4, [pc, #52]	@ (8008c18 <__libc_init_array+0x3c>)
 8008be4:	1b64      	subs	r4, r4, r5
 8008be6:	10a4      	asrs	r4, r4, #2
 8008be8:	42a6      	cmp	r6, r4
 8008bea:	d109      	bne.n	8008c00 <__libc_init_array+0x24>
 8008bec:	f002 f8ba 	bl	800ad64 <_init>
 8008bf0:	2600      	movs	r6, #0
 8008bf2:	4d0a      	ldr	r5, [pc, #40]	@ (8008c1c <__libc_init_array+0x40>)
 8008bf4:	4c0a      	ldr	r4, [pc, #40]	@ (8008c20 <__libc_init_array+0x44>)
 8008bf6:	1b64      	subs	r4, r4, r5
 8008bf8:	10a4      	asrs	r4, r4, #2
 8008bfa:	42a6      	cmp	r6, r4
 8008bfc:	d105      	bne.n	8008c0a <__libc_init_array+0x2e>
 8008bfe:	bd70      	pop	{r4, r5, r6, pc}
 8008c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c04:	4798      	blx	r3
 8008c06:	3601      	adds	r6, #1
 8008c08:	e7ee      	b.n	8008be8 <__libc_init_array+0xc>
 8008c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c0e:	4798      	blx	r3
 8008c10:	3601      	adds	r6, #1
 8008c12:	e7f2      	b.n	8008bfa <__libc_init_array+0x1e>
 8008c14:	0800b284 	.word	0x0800b284
 8008c18:	0800b284 	.word	0x0800b284
 8008c1c:	0800b284 	.word	0x0800b284
 8008c20:	0800b288 	.word	0x0800b288

08008c24 <__retarget_lock_init_recursive>:
 8008c24:	4770      	bx	lr

08008c26 <__retarget_lock_acquire_recursive>:
 8008c26:	4770      	bx	lr

08008c28 <__retarget_lock_release_recursive>:
 8008c28:	4770      	bx	lr

08008c2a <memchr>:
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	b510      	push	{r4, lr}
 8008c2e:	b2c9      	uxtb	r1, r1
 8008c30:	4402      	add	r2, r0
 8008c32:	4293      	cmp	r3, r2
 8008c34:	4618      	mov	r0, r3
 8008c36:	d101      	bne.n	8008c3c <memchr+0x12>
 8008c38:	2000      	movs	r0, #0
 8008c3a:	e003      	b.n	8008c44 <memchr+0x1a>
 8008c3c:	7804      	ldrb	r4, [r0, #0]
 8008c3e:	3301      	adds	r3, #1
 8008c40:	428c      	cmp	r4, r1
 8008c42:	d1f6      	bne.n	8008c32 <memchr+0x8>
 8008c44:	bd10      	pop	{r4, pc}

08008c46 <memcpy>:
 8008c46:	440a      	add	r2, r1
 8008c48:	4291      	cmp	r1, r2
 8008c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c4e:	d100      	bne.n	8008c52 <memcpy+0xc>
 8008c50:	4770      	bx	lr
 8008c52:	b510      	push	{r4, lr}
 8008c54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c58:	4291      	cmp	r1, r2
 8008c5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c5e:	d1f9      	bne.n	8008c54 <memcpy+0xe>
 8008c60:	bd10      	pop	{r4, pc}

08008c62 <quorem>:
 8008c62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c66:	6903      	ldr	r3, [r0, #16]
 8008c68:	690c      	ldr	r4, [r1, #16]
 8008c6a:	4607      	mov	r7, r0
 8008c6c:	42a3      	cmp	r3, r4
 8008c6e:	db7e      	blt.n	8008d6e <quorem+0x10c>
 8008c70:	3c01      	subs	r4, #1
 8008c72:	00a3      	lsls	r3, r4, #2
 8008c74:	f100 0514 	add.w	r5, r0, #20
 8008c78:	f101 0814 	add.w	r8, r1, #20
 8008c7c:	9300      	str	r3, [sp, #0]
 8008c7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c82:	9301      	str	r3, [sp, #4]
 8008c84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c98:	d32e      	bcc.n	8008cf8 <quorem+0x96>
 8008c9a:	f04f 0a00 	mov.w	sl, #0
 8008c9e:	46c4      	mov	ip, r8
 8008ca0:	46ae      	mov	lr, r5
 8008ca2:	46d3      	mov	fp, sl
 8008ca4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ca8:	b298      	uxth	r0, r3
 8008caa:	fb06 a000 	mla	r0, r6, r0, sl
 8008cae:	0c1b      	lsrs	r3, r3, #16
 8008cb0:	0c02      	lsrs	r2, r0, #16
 8008cb2:	fb06 2303 	mla	r3, r6, r3, r2
 8008cb6:	f8de 2000 	ldr.w	r2, [lr]
 8008cba:	b280      	uxth	r0, r0
 8008cbc:	b292      	uxth	r2, r2
 8008cbe:	1a12      	subs	r2, r2, r0
 8008cc0:	445a      	add	r2, fp
 8008cc2:	f8de 0000 	ldr.w	r0, [lr]
 8008cc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008cd0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008cd4:	b292      	uxth	r2, r2
 8008cd6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008cda:	45e1      	cmp	r9, ip
 8008cdc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008ce0:	f84e 2b04 	str.w	r2, [lr], #4
 8008ce4:	d2de      	bcs.n	8008ca4 <quorem+0x42>
 8008ce6:	9b00      	ldr	r3, [sp, #0]
 8008ce8:	58eb      	ldr	r3, [r5, r3]
 8008cea:	b92b      	cbnz	r3, 8008cf8 <quorem+0x96>
 8008cec:	9b01      	ldr	r3, [sp, #4]
 8008cee:	3b04      	subs	r3, #4
 8008cf0:	429d      	cmp	r5, r3
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	d32f      	bcc.n	8008d56 <quorem+0xf4>
 8008cf6:	613c      	str	r4, [r7, #16]
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	f001 f981 	bl	800a000 <__mcmp>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	db25      	blt.n	8008d4e <quorem+0xec>
 8008d02:	4629      	mov	r1, r5
 8008d04:	2000      	movs	r0, #0
 8008d06:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d0a:	f8d1 c000 	ldr.w	ip, [r1]
 8008d0e:	fa1f fe82 	uxth.w	lr, r2
 8008d12:	fa1f f38c 	uxth.w	r3, ip
 8008d16:	eba3 030e 	sub.w	r3, r3, lr
 8008d1a:	4403      	add	r3, r0
 8008d1c:	0c12      	lsrs	r2, r2, #16
 8008d1e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d22:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d2c:	45c1      	cmp	r9, r8
 8008d2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d32:	f841 3b04 	str.w	r3, [r1], #4
 8008d36:	d2e6      	bcs.n	8008d06 <quorem+0xa4>
 8008d38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d40:	b922      	cbnz	r2, 8008d4c <quorem+0xea>
 8008d42:	3b04      	subs	r3, #4
 8008d44:	429d      	cmp	r5, r3
 8008d46:	461a      	mov	r2, r3
 8008d48:	d30b      	bcc.n	8008d62 <quorem+0x100>
 8008d4a:	613c      	str	r4, [r7, #16]
 8008d4c:	3601      	adds	r6, #1
 8008d4e:	4630      	mov	r0, r6
 8008d50:	b003      	add	sp, #12
 8008d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d56:	6812      	ldr	r2, [r2, #0]
 8008d58:	3b04      	subs	r3, #4
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	d1cb      	bne.n	8008cf6 <quorem+0x94>
 8008d5e:	3c01      	subs	r4, #1
 8008d60:	e7c6      	b.n	8008cf0 <quorem+0x8e>
 8008d62:	6812      	ldr	r2, [r2, #0]
 8008d64:	3b04      	subs	r3, #4
 8008d66:	2a00      	cmp	r2, #0
 8008d68:	d1ef      	bne.n	8008d4a <quorem+0xe8>
 8008d6a:	3c01      	subs	r4, #1
 8008d6c:	e7ea      	b.n	8008d44 <quorem+0xe2>
 8008d6e:	2000      	movs	r0, #0
 8008d70:	e7ee      	b.n	8008d50 <quorem+0xee>
 8008d72:	0000      	movs	r0, r0
 8008d74:	0000      	movs	r0, r0
	...

08008d78 <_dtoa_r>:
 8008d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	461d      	mov	r5, r3
 8008d80:	69c7      	ldr	r7, [r0, #28]
 8008d82:	b097      	sub	sp, #92	@ 0x5c
 8008d84:	4681      	mov	r9, r0
 8008d86:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008d8a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008d8c:	b97f      	cbnz	r7, 8008dae <_dtoa_r+0x36>
 8008d8e:	2010      	movs	r0, #16
 8008d90:	f000 fe0e 	bl	80099b0 <malloc>
 8008d94:	4602      	mov	r2, r0
 8008d96:	f8c9 001c 	str.w	r0, [r9, #28]
 8008d9a:	b920      	cbnz	r0, 8008da6 <_dtoa_r+0x2e>
 8008d9c:	21ef      	movs	r1, #239	@ 0xef
 8008d9e:	4bac      	ldr	r3, [pc, #688]	@ (8009050 <_dtoa_r+0x2d8>)
 8008da0:	48ac      	ldr	r0, [pc, #688]	@ (8009054 <_dtoa_r+0x2dc>)
 8008da2:	f001 fcc1 	bl	800a728 <__assert_func>
 8008da6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008daa:	6007      	str	r7, [r0, #0]
 8008dac:	60c7      	str	r7, [r0, #12]
 8008dae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008db2:	6819      	ldr	r1, [r3, #0]
 8008db4:	b159      	cbz	r1, 8008dce <_dtoa_r+0x56>
 8008db6:	685a      	ldr	r2, [r3, #4]
 8008db8:	2301      	movs	r3, #1
 8008dba:	4093      	lsls	r3, r2
 8008dbc:	604a      	str	r2, [r1, #4]
 8008dbe:	608b      	str	r3, [r1, #8]
 8008dc0:	4648      	mov	r0, r9
 8008dc2:	f000 feeb 	bl	8009b9c <_Bfree>
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008dcc:	601a      	str	r2, [r3, #0]
 8008dce:	1e2b      	subs	r3, r5, #0
 8008dd0:	bfaf      	iteee	ge
 8008dd2:	2300      	movge	r3, #0
 8008dd4:	2201      	movlt	r2, #1
 8008dd6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008dda:	9307      	strlt	r3, [sp, #28]
 8008ddc:	bfa8      	it	ge
 8008dde:	6033      	strge	r3, [r6, #0]
 8008de0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008de4:	4b9c      	ldr	r3, [pc, #624]	@ (8009058 <_dtoa_r+0x2e0>)
 8008de6:	bfb8      	it	lt
 8008de8:	6032      	strlt	r2, [r6, #0]
 8008dea:	ea33 0308 	bics.w	r3, r3, r8
 8008dee:	d112      	bne.n	8008e16 <_dtoa_r+0x9e>
 8008df0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008df4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008df6:	6013      	str	r3, [r2, #0]
 8008df8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008dfc:	4323      	orrs	r3, r4
 8008dfe:	f000 855e 	beq.w	80098be <_dtoa_r+0xb46>
 8008e02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e04:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800905c <_dtoa_r+0x2e4>
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 8560 	beq.w	80098ce <_dtoa_r+0xb56>
 8008e0e:	f10a 0303 	add.w	r3, sl, #3
 8008e12:	f000 bd5a 	b.w	80098ca <_dtoa_r+0xb52>
 8008e16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008e1a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008e1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e22:	2200      	movs	r2, #0
 8008e24:	2300      	movs	r3, #0
 8008e26:	f7f7 fdbf 	bl	80009a8 <__aeabi_dcmpeq>
 8008e2a:	4607      	mov	r7, r0
 8008e2c:	b158      	cbz	r0, 8008e46 <_dtoa_r+0xce>
 8008e2e:	2301      	movs	r3, #1
 8008e30:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e32:	6013      	str	r3, [r2, #0]
 8008e34:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e36:	b113      	cbz	r3, 8008e3e <_dtoa_r+0xc6>
 8008e38:	4b89      	ldr	r3, [pc, #548]	@ (8009060 <_dtoa_r+0x2e8>)
 8008e3a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008e3c:	6013      	str	r3, [r2, #0]
 8008e3e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8009064 <_dtoa_r+0x2ec>
 8008e42:	f000 bd44 	b.w	80098ce <_dtoa_r+0xb56>
 8008e46:	ab14      	add	r3, sp, #80	@ 0x50
 8008e48:	9301      	str	r3, [sp, #4]
 8008e4a:	ab15      	add	r3, sp, #84	@ 0x54
 8008e4c:	9300      	str	r3, [sp, #0]
 8008e4e:	4648      	mov	r0, r9
 8008e50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008e54:	f001 f984 	bl	800a160 <__d2b>
 8008e58:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008e5c:	9003      	str	r0, [sp, #12]
 8008e5e:	2e00      	cmp	r6, #0
 8008e60:	d078      	beq.n	8008f54 <_dtoa_r+0x1dc>
 8008e62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e68:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008e6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e70:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008e74:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008e78:	9712      	str	r7, [sp, #72]	@ 0x48
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	4b7a      	ldr	r3, [pc, #488]	@ (8009068 <_dtoa_r+0x2f0>)
 8008e80:	f7f7 f972 	bl	8000168 <__aeabi_dsub>
 8008e84:	a36c      	add	r3, pc, #432	@ (adr r3, 8009038 <_dtoa_r+0x2c0>)
 8008e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8a:	f7f7 fb25 	bl	80004d8 <__aeabi_dmul>
 8008e8e:	a36c      	add	r3, pc, #432	@ (adr r3, 8009040 <_dtoa_r+0x2c8>)
 8008e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e94:	f7f7 f96a 	bl	800016c <__adddf3>
 8008e98:	4604      	mov	r4, r0
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	460d      	mov	r5, r1
 8008e9e:	f7f7 fab1 	bl	8000404 <__aeabi_i2d>
 8008ea2:	a369      	add	r3, pc, #420	@ (adr r3, 8009048 <_dtoa_r+0x2d0>)
 8008ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea8:	f7f7 fb16 	bl	80004d8 <__aeabi_dmul>
 8008eac:	4602      	mov	r2, r0
 8008eae:	460b      	mov	r3, r1
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	f7f7 f95a 	bl	800016c <__adddf3>
 8008eb8:	4604      	mov	r4, r0
 8008eba:	460d      	mov	r5, r1
 8008ebc:	f7f7 fdbc 	bl	8000a38 <__aeabi_d2iz>
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	4607      	mov	r7, r0
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	4629      	mov	r1, r5
 8008eca:	f7f7 fd77 	bl	80009bc <__aeabi_dcmplt>
 8008ece:	b140      	cbz	r0, 8008ee2 <_dtoa_r+0x16a>
 8008ed0:	4638      	mov	r0, r7
 8008ed2:	f7f7 fa97 	bl	8000404 <__aeabi_i2d>
 8008ed6:	4622      	mov	r2, r4
 8008ed8:	462b      	mov	r3, r5
 8008eda:	f7f7 fd65 	bl	80009a8 <__aeabi_dcmpeq>
 8008ede:	b900      	cbnz	r0, 8008ee2 <_dtoa_r+0x16a>
 8008ee0:	3f01      	subs	r7, #1
 8008ee2:	2f16      	cmp	r7, #22
 8008ee4:	d854      	bhi.n	8008f90 <_dtoa_r+0x218>
 8008ee6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008eea:	4b60      	ldr	r3, [pc, #384]	@ (800906c <_dtoa_r+0x2f4>)
 8008eec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef4:	f7f7 fd62 	bl	80009bc <__aeabi_dcmplt>
 8008ef8:	2800      	cmp	r0, #0
 8008efa:	d04b      	beq.n	8008f94 <_dtoa_r+0x21c>
 8008efc:	2300      	movs	r3, #0
 8008efe:	3f01      	subs	r7, #1
 8008f00:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f04:	1b9b      	subs	r3, r3, r6
 8008f06:	1e5a      	subs	r2, r3, #1
 8008f08:	bf49      	itett	mi
 8008f0a:	f1c3 0301 	rsbmi	r3, r3, #1
 8008f0e:	2300      	movpl	r3, #0
 8008f10:	9304      	strmi	r3, [sp, #16]
 8008f12:	2300      	movmi	r3, #0
 8008f14:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f16:	bf54      	ite	pl
 8008f18:	9304      	strpl	r3, [sp, #16]
 8008f1a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008f1c:	2f00      	cmp	r7, #0
 8008f1e:	db3b      	blt.n	8008f98 <_dtoa_r+0x220>
 8008f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f22:	970e      	str	r7, [sp, #56]	@ 0x38
 8008f24:	443b      	add	r3, r7
 8008f26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f28:	2300      	movs	r3, #0
 8008f2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f2c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f2e:	2b09      	cmp	r3, #9
 8008f30:	d865      	bhi.n	8008ffe <_dtoa_r+0x286>
 8008f32:	2b05      	cmp	r3, #5
 8008f34:	bfc4      	itt	gt
 8008f36:	3b04      	subgt	r3, #4
 8008f38:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008f3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f3c:	bfc8      	it	gt
 8008f3e:	2400      	movgt	r4, #0
 8008f40:	f1a3 0302 	sub.w	r3, r3, #2
 8008f44:	bfd8      	it	le
 8008f46:	2401      	movle	r4, #1
 8008f48:	2b03      	cmp	r3, #3
 8008f4a:	d864      	bhi.n	8009016 <_dtoa_r+0x29e>
 8008f4c:	e8df f003 	tbb	[pc, r3]
 8008f50:	2c385553 	.word	0x2c385553
 8008f54:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008f58:	441e      	add	r6, r3
 8008f5a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008f5e:	2b20      	cmp	r3, #32
 8008f60:	bfc1      	itttt	gt
 8008f62:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008f66:	fa08 f803 	lslgt.w	r8, r8, r3
 8008f6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008f6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008f72:	bfd6      	itet	le
 8008f74:	f1c3 0320 	rsble	r3, r3, #32
 8008f78:	ea48 0003 	orrgt.w	r0, r8, r3
 8008f7c:	fa04 f003 	lslle.w	r0, r4, r3
 8008f80:	f7f7 fa30 	bl	80003e4 <__aeabi_ui2d>
 8008f84:	2201      	movs	r2, #1
 8008f86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008f8a:	3e01      	subs	r6, #1
 8008f8c:	9212      	str	r2, [sp, #72]	@ 0x48
 8008f8e:	e774      	b.n	8008e7a <_dtoa_r+0x102>
 8008f90:	2301      	movs	r3, #1
 8008f92:	e7b5      	b.n	8008f00 <_dtoa_r+0x188>
 8008f94:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008f96:	e7b4      	b.n	8008f02 <_dtoa_r+0x18a>
 8008f98:	9b04      	ldr	r3, [sp, #16]
 8008f9a:	1bdb      	subs	r3, r3, r7
 8008f9c:	9304      	str	r3, [sp, #16]
 8008f9e:	427b      	negs	r3, r7
 8008fa0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008fa6:	e7c1      	b.n	8008f2c <_dtoa_r+0x1b4>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fae:	eb07 0b03 	add.w	fp, r7, r3
 8008fb2:	f10b 0301 	add.w	r3, fp, #1
 8008fb6:	2b01      	cmp	r3, #1
 8008fb8:	9308      	str	r3, [sp, #32]
 8008fba:	bfb8      	it	lt
 8008fbc:	2301      	movlt	r3, #1
 8008fbe:	e006      	b.n	8008fce <_dtoa_r+0x256>
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fc4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	dd28      	ble.n	800901c <_dtoa_r+0x2a4>
 8008fca:	469b      	mov	fp, r3
 8008fcc:	9308      	str	r3, [sp, #32]
 8008fce:	2100      	movs	r1, #0
 8008fd0:	2204      	movs	r2, #4
 8008fd2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008fd6:	f102 0514 	add.w	r5, r2, #20
 8008fda:	429d      	cmp	r5, r3
 8008fdc:	d926      	bls.n	800902c <_dtoa_r+0x2b4>
 8008fde:	6041      	str	r1, [r0, #4]
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f000 fd9b 	bl	8009b1c <_Balloc>
 8008fe6:	4682      	mov	sl, r0
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d143      	bne.n	8009074 <_dtoa_r+0x2fc>
 8008fec:	4602      	mov	r2, r0
 8008fee:	f240 11af 	movw	r1, #431	@ 0x1af
 8008ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8009070 <_dtoa_r+0x2f8>)
 8008ff4:	e6d4      	b.n	8008da0 <_dtoa_r+0x28>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	e7e3      	b.n	8008fc2 <_dtoa_r+0x24a>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	e7d5      	b.n	8008faa <_dtoa_r+0x232>
 8008ffe:	2401      	movs	r4, #1
 8009000:	2300      	movs	r3, #0
 8009002:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009004:	9320      	str	r3, [sp, #128]	@ 0x80
 8009006:	f04f 3bff 	mov.w	fp, #4294967295
 800900a:	2200      	movs	r2, #0
 800900c:	2312      	movs	r3, #18
 800900e:	f8cd b020 	str.w	fp, [sp, #32]
 8009012:	9221      	str	r2, [sp, #132]	@ 0x84
 8009014:	e7db      	b.n	8008fce <_dtoa_r+0x256>
 8009016:	2301      	movs	r3, #1
 8009018:	930b      	str	r3, [sp, #44]	@ 0x2c
 800901a:	e7f4      	b.n	8009006 <_dtoa_r+0x28e>
 800901c:	f04f 0b01 	mov.w	fp, #1
 8009020:	465b      	mov	r3, fp
 8009022:	f8cd b020 	str.w	fp, [sp, #32]
 8009026:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800902a:	e7d0      	b.n	8008fce <_dtoa_r+0x256>
 800902c:	3101      	adds	r1, #1
 800902e:	0052      	lsls	r2, r2, #1
 8009030:	e7d1      	b.n	8008fd6 <_dtoa_r+0x25e>
 8009032:	bf00      	nop
 8009034:	f3af 8000 	nop.w
 8009038:	636f4361 	.word	0x636f4361
 800903c:	3fd287a7 	.word	0x3fd287a7
 8009040:	8b60c8b3 	.word	0x8b60c8b3
 8009044:	3fc68a28 	.word	0x3fc68a28
 8009048:	509f79fb 	.word	0x509f79fb
 800904c:	3fd34413 	.word	0x3fd34413
 8009050:	0800af4b 	.word	0x0800af4b
 8009054:	0800af62 	.word	0x0800af62
 8009058:	7ff00000 	.word	0x7ff00000
 800905c:	0800af47 	.word	0x0800af47
 8009060:	0800af1b 	.word	0x0800af1b
 8009064:	0800af1a 	.word	0x0800af1a
 8009068:	3ff80000 	.word	0x3ff80000
 800906c:	0800b0b0 	.word	0x0800b0b0
 8009070:	0800afba 	.word	0x0800afba
 8009074:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009078:	6018      	str	r0, [r3, #0]
 800907a:	9b08      	ldr	r3, [sp, #32]
 800907c:	2b0e      	cmp	r3, #14
 800907e:	f200 80a1 	bhi.w	80091c4 <_dtoa_r+0x44c>
 8009082:	2c00      	cmp	r4, #0
 8009084:	f000 809e 	beq.w	80091c4 <_dtoa_r+0x44c>
 8009088:	2f00      	cmp	r7, #0
 800908a:	dd33      	ble.n	80090f4 <_dtoa_r+0x37c>
 800908c:	4b9c      	ldr	r3, [pc, #624]	@ (8009300 <_dtoa_r+0x588>)
 800908e:	f007 020f 	and.w	r2, r7, #15
 8009092:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009096:	05f8      	lsls	r0, r7, #23
 8009098:	e9d3 3400 	ldrd	r3, r4, [r3]
 800909c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80090a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80090a4:	d516      	bpl.n	80090d4 <_dtoa_r+0x35c>
 80090a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090aa:	4b96      	ldr	r3, [pc, #600]	@ (8009304 <_dtoa_r+0x58c>)
 80090ac:	2603      	movs	r6, #3
 80090ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090b2:	f7f7 fb3b 	bl	800072c <__aeabi_ddiv>
 80090b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090ba:	f004 040f 	and.w	r4, r4, #15
 80090be:	4d91      	ldr	r5, [pc, #580]	@ (8009304 <_dtoa_r+0x58c>)
 80090c0:	b954      	cbnz	r4, 80090d8 <_dtoa_r+0x360>
 80090c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80090c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090ca:	f7f7 fb2f 	bl	800072c <__aeabi_ddiv>
 80090ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090d2:	e028      	b.n	8009126 <_dtoa_r+0x3ae>
 80090d4:	2602      	movs	r6, #2
 80090d6:	e7f2      	b.n	80090be <_dtoa_r+0x346>
 80090d8:	07e1      	lsls	r1, r4, #31
 80090da:	d508      	bpl.n	80090ee <_dtoa_r+0x376>
 80090dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80090e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090e4:	f7f7 f9f8 	bl	80004d8 <__aeabi_dmul>
 80090e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80090ec:	3601      	adds	r6, #1
 80090ee:	1064      	asrs	r4, r4, #1
 80090f0:	3508      	adds	r5, #8
 80090f2:	e7e5      	b.n	80090c0 <_dtoa_r+0x348>
 80090f4:	f000 80af 	beq.w	8009256 <_dtoa_r+0x4de>
 80090f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090fc:	427c      	negs	r4, r7
 80090fe:	4b80      	ldr	r3, [pc, #512]	@ (8009300 <_dtoa_r+0x588>)
 8009100:	f004 020f 	and.w	r2, r4, #15
 8009104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910c:	f7f7 f9e4 	bl	80004d8 <__aeabi_dmul>
 8009110:	2602      	movs	r6, #2
 8009112:	2300      	movs	r3, #0
 8009114:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009118:	4d7a      	ldr	r5, [pc, #488]	@ (8009304 <_dtoa_r+0x58c>)
 800911a:	1124      	asrs	r4, r4, #4
 800911c:	2c00      	cmp	r4, #0
 800911e:	f040 808f 	bne.w	8009240 <_dtoa_r+0x4c8>
 8009122:	2b00      	cmp	r3, #0
 8009124:	d1d3      	bne.n	80090ce <_dtoa_r+0x356>
 8009126:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800912a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 8094 	beq.w	800925a <_dtoa_r+0x4e2>
 8009132:	2200      	movs	r2, #0
 8009134:	4620      	mov	r0, r4
 8009136:	4629      	mov	r1, r5
 8009138:	4b73      	ldr	r3, [pc, #460]	@ (8009308 <_dtoa_r+0x590>)
 800913a:	f7f7 fc3f 	bl	80009bc <__aeabi_dcmplt>
 800913e:	2800      	cmp	r0, #0
 8009140:	f000 808b 	beq.w	800925a <_dtoa_r+0x4e2>
 8009144:	9b08      	ldr	r3, [sp, #32]
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 8087 	beq.w	800925a <_dtoa_r+0x4e2>
 800914c:	f1bb 0f00 	cmp.w	fp, #0
 8009150:	dd34      	ble.n	80091bc <_dtoa_r+0x444>
 8009152:	4620      	mov	r0, r4
 8009154:	2200      	movs	r2, #0
 8009156:	4629      	mov	r1, r5
 8009158:	4b6c      	ldr	r3, [pc, #432]	@ (800930c <_dtoa_r+0x594>)
 800915a:	f7f7 f9bd 	bl	80004d8 <__aeabi_dmul>
 800915e:	465c      	mov	r4, fp
 8009160:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009164:	f107 38ff 	add.w	r8, r7, #4294967295
 8009168:	3601      	adds	r6, #1
 800916a:	4630      	mov	r0, r6
 800916c:	f7f7 f94a 	bl	8000404 <__aeabi_i2d>
 8009170:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009174:	f7f7 f9b0 	bl	80004d8 <__aeabi_dmul>
 8009178:	2200      	movs	r2, #0
 800917a:	4b65      	ldr	r3, [pc, #404]	@ (8009310 <_dtoa_r+0x598>)
 800917c:	f7f6 fff6 	bl	800016c <__adddf3>
 8009180:	4605      	mov	r5, r0
 8009182:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009186:	2c00      	cmp	r4, #0
 8009188:	d16a      	bne.n	8009260 <_dtoa_r+0x4e8>
 800918a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800918e:	2200      	movs	r2, #0
 8009190:	4b60      	ldr	r3, [pc, #384]	@ (8009314 <_dtoa_r+0x59c>)
 8009192:	f7f6 ffe9 	bl	8000168 <__aeabi_dsub>
 8009196:	4602      	mov	r2, r0
 8009198:	460b      	mov	r3, r1
 800919a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800919e:	462a      	mov	r2, r5
 80091a0:	4633      	mov	r3, r6
 80091a2:	f7f7 fc29 	bl	80009f8 <__aeabi_dcmpgt>
 80091a6:	2800      	cmp	r0, #0
 80091a8:	f040 8298 	bne.w	80096dc <_dtoa_r+0x964>
 80091ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091b0:	462a      	mov	r2, r5
 80091b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80091b6:	f7f7 fc01 	bl	80009bc <__aeabi_dcmplt>
 80091ba:	bb38      	cbnz	r0, 800920c <_dtoa_r+0x494>
 80091bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80091c0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80091c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	f2c0 8157 	blt.w	800947a <_dtoa_r+0x702>
 80091cc:	2f0e      	cmp	r7, #14
 80091ce:	f300 8154 	bgt.w	800947a <_dtoa_r+0x702>
 80091d2:	4b4b      	ldr	r3, [pc, #300]	@ (8009300 <_dtoa_r+0x588>)
 80091d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80091d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80091dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80091e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f280 80e5 	bge.w	80093b2 <_dtoa_r+0x63a>
 80091e8:	9b08      	ldr	r3, [sp, #32]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	f300 80e1 	bgt.w	80093b2 <_dtoa_r+0x63a>
 80091f0:	d10c      	bne.n	800920c <_dtoa_r+0x494>
 80091f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091f6:	2200      	movs	r2, #0
 80091f8:	4b46      	ldr	r3, [pc, #280]	@ (8009314 <_dtoa_r+0x59c>)
 80091fa:	f7f7 f96d 	bl	80004d8 <__aeabi_dmul>
 80091fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009202:	f7f7 fbef 	bl	80009e4 <__aeabi_dcmpge>
 8009206:	2800      	cmp	r0, #0
 8009208:	f000 8266 	beq.w	80096d8 <_dtoa_r+0x960>
 800920c:	2400      	movs	r4, #0
 800920e:	4625      	mov	r5, r4
 8009210:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009212:	4656      	mov	r6, sl
 8009214:	ea6f 0803 	mvn.w	r8, r3
 8009218:	2700      	movs	r7, #0
 800921a:	4621      	mov	r1, r4
 800921c:	4648      	mov	r0, r9
 800921e:	f000 fcbd 	bl	8009b9c <_Bfree>
 8009222:	2d00      	cmp	r5, #0
 8009224:	f000 80bd 	beq.w	80093a2 <_dtoa_r+0x62a>
 8009228:	b12f      	cbz	r7, 8009236 <_dtoa_r+0x4be>
 800922a:	42af      	cmp	r7, r5
 800922c:	d003      	beq.n	8009236 <_dtoa_r+0x4be>
 800922e:	4639      	mov	r1, r7
 8009230:	4648      	mov	r0, r9
 8009232:	f000 fcb3 	bl	8009b9c <_Bfree>
 8009236:	4629      	mov	r1, r5
 8009238:	4648      	mov	r0, r9
 800923a:	f000 fcaf 	bl	8009b9c <_Bfree>
 800923e:	e0b0      	b.n	80093a2 <_dtoa_r+0x62a>
 8009240:	07e2      	lsls	r2, r4, #31
 8009242:	d505      	bpl.n	8009250 <_dtoa_r+0x4d8>
 8009244:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009248:	f7f7 f946 	bl	80004d8 <__aeabi_dmul>
 800924c:	2301      	movs	r3, #1
 800924e:	3601      	adds	r6, #1
 8009250:	1064      	asrs	r4, r4, #1
 8009252:	3508      	adds	r5, #8
 8009254:	e762      	b.n	800911c <_dtoa_r+0x3a4>
 8009256:	2602      	movs	r6, #2
 8009258:	e765      	b.n	8009126 <_dtoa_r+0x3ae>
 800925a:	46b8      	mov	r8, r7
 800925c:	9c08      	ldr	r4, [sp, #32]
 800925e:	e784      	b.n	800916a <_dtoa_r+0x3f2>
 8009260:	4b27      	ldr	r3, [pc, #156]	@ (8009300 <_dtoa_r+0x588>)
 8009262:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009264:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009268:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800926c:	4454      	add	r4, sl
 800926e:	2900      	cmp	r1, #0
 8009270:	d054      	beq.n	800931c <_dtoa_r+0x5a4>
 8009272:	2000      	movs	r0, #0
 8009274:	4928      	ldr	r1, [pc, #160]	@ (8009318 <_dtoa_r+0x5a0>)
 8009276:	f7f7 fa59 	bl	800072c <__aeabi_ddiv>
 800927a:	4633      	mov	r3, r6
 800927c:	462a      	mov	r2, r5
 800927e:	f7f6 ff73 	bl	8000168 <__aeabi_dsub>
 8009282:	4656      	mov	r6, sl
 8009284:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009288:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800928c:	f7f7 fbd4 	bl	8000a38 <__aeabi_d2iz>
 8009290:	4605      	mov	r5, r0
 8009292:	f7f7 f8b7 	bl	8000404 <__aeabi_i2d>
 8009296:	4602      	mov	r2, r0
 8009298:	460b      	mov	r3, r1
 800929a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800929e:	f7f6 ff63 	bl	8000168 <__aeabi_dsub>
 80092a2:	4602      	mov	r2, r0
 80092a4:	460b      	mov	r3, r1
 80092a6:	3530      	adds	r5, #48	@ 0x30
 80092a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80092ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80092b0:	f806 5b01 	strb.w	r5, [r6], #1
 80092b4:	f7f7 fb82 	bl	80009bc <__aeabi_dcmplt>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	d172      	bne.n	80093a2 <_dtoa_r+0x62a>
 80092bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092c0:	2000      	movs	r0, #0
 80092c2:	4911      	ldr	r1, [pc, #68]	@ (8009308 <_dtoa_r+0x590>)
 80092c4:	f7f6 ff50 	bl	8000168 <__aeabi_dsub>
 80092c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80092cc:	f7f7 fb76 	bl	80009bc <__aeabi_dcmplt>
 80092d0:	2800      	cmp	r0, #0
 80092d2:	f040 80b4 	bne.w	800943e <_dtoa_r+0x6c6>
 80092d6:	42a6      	cmp	r6, r4
 80092d8:	f43f af70 	beq.w	80091bc <_dtoa_r+0x444>
 80092dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80092e0:	2200      	movs	r2, #0
 80092e2:	4b0a      	ldr	r3, [pc, #40]	@ (800930c <_dtoa_r+0x594>)
 80092e4:	f7f7 f8f8 	bl	80004d8 <__aeabi_dmul>
 80092e8:	2200      	movs	r2, #0
 80092ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80092ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092f2:	4b06      	ldr	r3, [pc, #24]	@ (800930c <_dtoa_r+0x594>)
 80092f4:	f7f7 f8f0 	bl	80004d8 <__aeabi_dmul>
 80092f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80092fc:	e7c4      	b.n	8009288 <_dtoa_r+0x510>
 80092fe:	bf00      	nop
 8009300:	0800b0b0 	.word	0x0800b0b0
 8009304:	0800b088 	.word	0x0800b088
 8009308:	3ff00000 	.word	0x3ff00000
 800930c:	40240000 	.word	0x40240000
 8009310:	401c0000 	.word	0x401c0000
 8009314:	40140000 	.word	0x40140000
 8009318:	3fe00000 	.word	0x3fe00000
 800931c:	4631      	mov	r1, r6
 800931e:	4628      	mov	r0, r5
 8009320:	f7f7 f8da 	bl	80004d8 <__aeabi_dmul>
 8009324:	4656      	mov	r6, sl
 8009326:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800932a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800932c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009330:	f7f7 fb82 	bl	8000a38 <__aeabi_d2iz>
 8009334:	4605      	mov	r5, r0
 8009336:	f7f7 f865 	bl	8000404 <__aeabi_i2d>
 800933a:	4602      	mov	r2, r0
 800933c:	460b      	mov	r3, r1
 800933e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009342:	f7f6 ff11 	bl	8000168 <__aeabi_dsub>
 8009346:	4602      	mov	r2, r0
 8009348:	460b      	mov	r3, r1
 800934a:	3530      	adds	r5, #48	@ 0x30
 800934c:	f806 5b01 	strb.w	r5, [r6], #1
 8009350:	42a6      	cmp	r6, r4
 8009352:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009356:	f04f 0200 	mov.w	r2, #0
 800935a:	d124      	bne.n	80093a6 <_dtoa_r+0x62e>
 800935c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009360:	4bae      	ldr	r3, [pc, #696]	@ (800961c <_dtoa_r+0x8a4>)
 8009362:	f7f6 ff03 	bl	800016c <__adddf3>
 8009366:	4602      	mov	r2, r0
 8009368:	460b      	mov	r3, r1
 800936a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800936e:	f7f7 fb43 	bl	80009f8 <__aeabi_dcmpgt>
 8009372:	2800      	cmp	r0, #0
 8009374:	d163      	bne.n	800943e <_dtoa_r+0x6c6>
 8009376:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800937a:	2000      	movs	r0, #0
 800937c:	49a7      	ldr	r1, [pc, #668]	@ (800961c <_dtoa_r+0x8a4>)
 800937e:	f7f6 fef3 	bl	8000168 <__aeabi_dsub>
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800938a:	f7f7 fb17 	bl	80009bc <__aeabi_dcmplt>
 800938e:	2800      	cmp	r0, #0
 8009390:	f43f af14 	beq.w	80091bc <_dtoa_r+0x444>
 8009394:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009396:	1e73      	subs	r3, r6, #1
 8009398:	9313      	str	r3, [sp, #76]	@ 0x4c
 800939a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800939e:	2b30      	cmp	r3, #48	@ 0x30
 80093a0:	d0f8      	beq.n	8009394 <_dtoa_r+0x61c>
 80093a2:	4647      	mov	r7, r8
 80093a4:	e03b      	b.n	800941e <_dtoa_r+0x6a6>
 80093a6:	4b9e      	ldr	r3, [pc, #632]	@ (8009620 <_dtoa_r+0x8a8>)
 80093a8:	f7f7 f896 	bl	80004d8 <__aeabi_dmul>
 80093ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80093b0:	e7bc      	b.n	800932c <_dtoa_r+0x5b4>
 80093b2:	4656      	mov	r6, sl
 80093b4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80093b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093bc:	4620      	mov	r0, r4
 80093be:	4629      	mov	r1, r5
 80093c0:	f7f7 f9b4 	bl	800072c <__aeabi_ddiv>
 80093c4:	f7f7 fb38 	bl	8000a38 <__aeabi_d2iz>
 80093c8:	4680      	mov	r8, r0
 80093ca:	f7f7 f81b 	bl	8000404 <__aeabi_i2d>
 80093ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093d2:	f7f7 f881 	bl	80004d8 <__aeabi_dmul>
 80093d6:	4602      	mov	r2, r0
 80093d8:	460b      	mov	r3, r1
 80093da:	4620      	mov	r0, r4
 80093dc:	4629      	mov	r1, r5
 80093de:	f7f6 fec3 	bl	8000168 <__aeabi_dsub>
 80093e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80093e6:	9d08      	ldr	r5, [sp, #32]
 80093e8:	f806 4b01 	strb.w	r4, [r6], #1
 80093ec:	eba6 040a 	sub.w	r4, r6, sl
 80093f0:	42a5      	cmp	r5, r4
 80093f2:	4602      	mov	r2, r0
 80093f4:	460b      	mov	r3, r1
 80093f6:	d133      	bne.n	8009460 <_dtoa_r+0x6e8>
 80093f8:	f7f6 feb8 	bl	800016c <__adddf3>
 80093fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009400:	4604      	mov	r4, r0
 8009402:	460d      	mov	r5, r1
 8009404:	f7f7 faf8 	bl	80009f8 <__aeabi_dcmpgt>
 8009408:	b9c0      	cbnz	r0, 800943c <_dtoa_r+0x6c4>
 800940a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800940e:	4620      	mov	r0, r4
 8009410:	4629      	mov	r1, r5
 8009412:	f7f7 fac9 	bl	80009a8 <__aeabi_dcmpeq>
 8009416:	b110      	cbz	r0, 800941e <_dtoa_r+0x6a6>
 8009418:	f018 0f01 	tst.w	r8, #1
 800941c:	d10e      	bne.n	800943c <_dtoa_r+0x6c4>
 800941e:	4648      	mov	r0, r9
 8009420:	9903      	ldr	r1, [sp, #12]
 8009422:	f000 fbbb 	bl	8009b9c <_Bfree>
 8009426:	2300      	movs	r3, #0
 8009428:	7033      	strb	r3, [r6, #0]
 800942a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800942c:	3701      	adds	r7, #1
 800942e:	601f      	str	r7, [r3, #0]
 8009430:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009432:	2b00      	cmp	r3, #0
 8009434:	f000 824b 	beq.w	80098ce <_dtoa_r+0xb56>
 8009438:	601e      	str	r6, [r3, #0]
 800943a:	e248      	b.n	80098ce <_dtoa_r+0xb56>
 800943c:	46b8      	mov	r8, r7
 800943e:	4633      	mov	r3, r6
 8009440:	461e      	mov	r6, r3
 8009442:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009446:	2a39      	cmp	r2, #57	@ 0x39
 8009448:	d106      	bne.n	8009458 <_dtoa_r+0x6e0>
 800944a:	459a      	cmp	sl, r3
 800944c:	d1f8      	bne.n	8009440 <_dtoa_r+0x6c8>
 800944e:	2230      	movs	r2, #48	@ 0x30
 8009450:	f108 0801 	add.w	r8, r8, #1
 8009454:	f88a 2000 	strb.w	r2, [sl]
 8009458:	781a      	ldrb	r2, [r3, #0]
 800945a:	3201      	adds	r2, #1
 800945c:	701a      	strb	r2, [r3, #0]
 800945e:	e7a0      	b.n	80093a2 <_dtoa_r+0x62a>
 8009460:	2200      	movs	r2, #0
 8009462:	4b6f      	ldr	r3, [pc, #444]	@ (8009620 <_dtoa_r+0x8a8>)
 8009464:	f7f7 f838 	bl	80004d8 <__aeabi_dmul>
 8009468:	2200      	movs	r2, #0
 800946a:	2300      	movs	r3, #0
 800946c:	4604      	mov	r4, r0
 800946e:	460d      	mov	r5, r1
 8009470:	f7f7 fa9a 	bl	80009a8 <__aeabi_dcmpeq>
 8009474:	2800      	cmp	r0, #0
 8009476:	d09f      	beq.n	80093b8 <_dtoa_r+0x640>
 8009478:	e7d1      	b.n	800941e <_dtoa_r+0x6a6>
 800947a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800947c:	2a00      	cmp	r2, #0
 800947e:	f000 80ea 	beq.w	8009656 <_dtoa_r+0x8de>
 8009482:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009484:	2a01      	cmp	r2, #1
 8009486:	f300 80cd 	bgt.w	8009624 <_dtoa_r+0x8ac>
 800948a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800948c:	2a00      	cmp	r2, #0
 800948e:	f000 80c1 	beq.w	8009614 <_dtoa_r+0x89c>
 8009492:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009496:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009498:	9e04      	ldr	r6, [sp, #16]
 800949a:	9a04      	ldr	r2, [sp, #16]
 800949c:	2101      	movs	r1, #1
 800949e:	441a      	add	r2, r3
 80094a0:	9204      	str	r2, [sp, #16]
 80094a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094a4:	4648      	mov	r0, r9
 80094a6:	441a      	add	r2, r3
 80094a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80094aa:	f000 fc2b 	bl	8009d04 <__i2b>
 80094ae:	4605      	mov	r5, r0
 80094b0:	b166      	cbz	r6, 80094cc <_dtoa_r+0x754>
 80094b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	dd09      	ble.n	80094cc <_dtoa_r+0x754>
 80094b8:	42b3      	cmp	r3, r6
 80094ba:	bfa8      	it	ge
 80094bc:	4633      	movge	r3, r6
 80094be:	9a04      	ldr	r2, [sp, #16]
 80094c0:	1af6      	subs	r6, r6, r3
 80094c2:	1ad2      	subs	r2, r2, r3
 80094c4:	9204      	str	r2, [sp, #16]
 80094c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094c8:	1ad3      	subs	r3, r2, r3
 80094ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80094cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ce:	b30b      	cbz	r3, 8009514 <_dtoa_r+0x79c>
 80094d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 80c6 	beq.w	8009664 <_dtoa_r+0x8ec>
 80094d8:	2c00      	cmp	r4, #0
 80094da:	f000 80c0 	beq.w	800965e <_dtoa_r+0x8e6>
 80094de:	4629      	mov	r1, r5
 80094e0:	4622      	mov	r2, r4
 80094e2:	4648      	mov	r0, r9
 80094e4:	f000 fcc6 	bl	8009e74 <__pow5mult>
 80094e8:	9a03      	ldr	r2, [sp, #12]
 80094ea:	4601      	mov	r1, r0
 80094ec:	4605      	mov	r5, r0
 80094ee:	4648      	mov	r0, r9
 80094f0:	f000 fc1e 	bl	8009d30 <__multiply>
 80094f4:	9903      	ldr	r1, [sp, #12]
 80094f6:	4680      	mov	r8, r0
 80094f8:	4648      	mov	r0, r9
 80094fa:	f000 fb4f 	bl	8009b9c <_Bfree>
 80094fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009500:	1b1b      	subs	r3, r3, r4
 8009502:	930a      	str	r3, [sp, #40]	@ 0x28
 8009504:	f000 80b1 	beq.w	800966a <_dtoa_r+0x8f2>
 8009508:	4641      	mov	r1, r8
 800950a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800950c:	4648      	mov	r0, r9
 800950e:	f000 fcb1 	bl	8009e74 <__pow5mult>
 8009512:	9003      	str	r0, [sp, #12]
 8009514:	2101      	movs	r1, #1
 8009516:	4648      	mov	r0, r9
 8009518:	f000 fbf4 	bl	8009d04 <__i2b>
 800951c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800951e:	4604      	mov	r4, r0
 8009520:	2b00      	cmp	r3, #0
 8009522:	f000 81d8 	beq.w	80098d6 <_dtoa_r+0xb5e>
 8009526:	461a      	mov	r2, r3
 8009528:	4601      	mov	r1, r0
 800952a:	4648      	mov	r0, r9
 800952c:	f000 fca2 	bl	8009e74 <__pow5mult>
 8009530:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009532:	4604      	mov	r4, r0
 8009534:	2b01      	cmp	r3, #1
 8009536:	f300 809f 	bgt.w	8009678 <_dtoa_r+0x900>
 800953a:	9b06      	ldr	r3, [sp, #24]
 800953c:	2b00      	cmp	r3, #0
 800953e:	f040 8097 	bne.w	8009670 <_dtoa_r+0x8f8>
 8009542:	9b07      	ldr	r3, [sp, #28]
 8009544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009548:	2b00      	cmp	r3, #0
 800954a:	f040 8093 	bne.w	8009674 <_dtoa_r+0x8fc>
 800954e:	9b07      	ldr	r3, [sp, #28]
 8009550:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009554:	0d1b      	lsrs	r3, r3, #20
 8009556:	051b      	lsls	r3, r3, #20
 8009558:	b133      	cbz	r3, 8009568 <_dtoa_r+0x7f0>
 800955a:	9b04      	ldr	r3, [sp, #16]
 800955c:	3301      	adds	r3, #1
 800955e:	9304      	str	r3, [sp, #16]
 8009560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009562:	3301      	adds	r3, #1
 8009564:	9309      	str	r3, [sp, #36]	@ 0x24
 8009566:	2301      	movs	r3, #1
 8009568:	930a      	str	r3, [sp, #40]	@ 0x28
 800956a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800956c:	2b00      	cmp	r3, #0
 800956e:	f000 81b8 	beq.w	80098e2 <_dtoa_r+0xb6a>
 8009572:	6923      	ldr	r3, [r4, #16]
 8009574:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009578:	6918      	ldr	r0, [r3, #16]
 800957a:	f000 fb77 	bl	8009c6c <__hi0bits>
 800957e:	f1c0 0020 	rsb	r0, r0, #32
 8009582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009584:	4418      	add	r0, r3
 8009586:	f010 001f 	ands.w	r0, r0, #31
 800958a:	f000 8082 	beq.w	8009692 <_dtoa_r+0x91a>
 800958e:	f1c0 0320 	rsb	r3, r0, #32
 8009592:	2b04      	cmp	r3, #4
 8009594:	dd73      	ble.n	800967e <_dtoa_r+0x906>
 8009596:	9b04      	ldr	r3, [sp, #16]
 8009598:	f1c0 001c 	rsb	r0, r0, #28
 800959c:	4403      	add	r3, r0
 800959e:	9304      	str	r3, [sp, #16]
 80095a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a2:	4406      	add	r6, r0
 80095a4:	4403      	add	r3, r0
 80095a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80095a8:	9b04      	ldr	r3, [sp, #16]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	dd05      	ble.n	80095ba <_dtoa_r+0x842>
 80095ae:	461a      	mov	r2, r3
 80095b0:	4648      	mov	r0, r9
 80095b2:	9903      	ldr	r1, [sp, #12]
 80095b4:	f000 fcb8 	bl	8009f28 <__lshift>
 80095b8:	9003      	str	r0, [sp, #12]
 80095ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095bc:	2b00      	cmp	r3, #0
 80095be:	dd05      	ble.n	80095cc <_dtoa_r+0x854>
 80095c0:	4621      	mov	r1, r4
 80095c2:	461a      	mov	r2, r3
 80095c4:	4648      	mov	r0, r9
 80095c6:	f000 fcaf 	bl	8009f28 <__lshift>
 80095ca:	4604      	mov	r4, r0
 80095cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d061      	beq.n	8009696 <_dtoa_r+0x91e>
 80095d2:	4621      	mov	r1, r4
 80095d4:	9803      	ldr	r0, [sp, #12]
 80095d6:	f000 fd13 	bl	800a000 <__mcmp>
 80095da:	2800      	cmp	r0, #0
 80095dc:	da5b      	bge.n	8009696 <_dtoa_r+0x91e>
 80095de:	2300      	movs	r3, #0
 80095e0:	220a      	movs	r2, #10
 80095e2:	4648      	mov	r0, r9
 80095e4:	9903      	ldr	r1, [sp, #12]
 80095e6:	f000 fafb 	bl	8009be0 <__multadd>
 80095ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095ec:	f107 38ff 	add.w	r8, r7, #4294967295
 80095f0:	9003      	str	r0, [sp, #12]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	f000 8177 	beq.w	80098e6 <_dtoa_r+0xb6e>
 80095f8:	4629      	mov	r1, r5
 80095fa:	2300      	movs	r3, #0
 80095fc:	220a      	movs	r2, #10
 80095fe:	4648      	mov	r0, r9
 8009600:	f000 faee 	bl	8009be0 <__multadd>
 8009604:	f1bb 0f00 	cmp.w	fp, #0
 8009608:	4605      	mov	r5, r0
 800960a:	dc6f      	bgt.n	80096ec <_dtoa_r+0x974>
 800960c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800960e:	2b02      	cmp	r3, #2
 8009610:	dc49      	bgt.n	80096a6 <_dtoa_r+0x92e>
 8009612:	e06b      	b.n	80096ec <_dtoa_r+0x974>
 8009614:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009616:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800961a:	e73c      	b.n	8009496 <_dtoa_r+0x71e>
 800961c:	3fe00000 	.word	0x3fe00000
 8009620:	40240000 	.word	0x40240000
 8009624:	9b08      	ldr	r3, [sp, #32]
 8009626:	1e5c      	subs	r4, r3, #1
 8009628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800962a:	42a3      	cmp	r3, r4
 800962c:	db09      	blt.n	8009642 <_dtoa_r+0x8ca>
 800962e:	1b1c      	subs	r4, r3, r4
 8009630:	9b08      	ldr	r3, [sp, #32]
 8009632:	2b00      	cmp	r3, #0
 8009634:	f6bf af30 	bge.w	8009498 <_dtoa_r+0x720>
 8009638:	9b04      	ldr	r3, [sp, #16]
 800963a:	9a08      	ldr	r2, [sp, #32]
 800963c:	1a9e      	subs	r6, r3, r2
 800963e:	2300      	movs	r3, #0
 8009640:	e72b      	b.n	800949a <_dtoa_r+0x722>
 8009642:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009644:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009646:	1ae3      	subs	r3, r4, r3
 8009648:	441a      	add	r2, r3
 800964a:	940a      	str	r4, [sp, #40]	@ 0x28
 800964c:	9e04      	ldr	r6, [sp, #16]
 800964e:	2400      	movs	r4, #0
 8009650:	9b08      	ldr	r3, [sp, #32]
 8009652:	920e      	str	r2, [sp, #56]	@ 0x38
 8009654:	e721      	b.n	800949a <_dtoa_r+0x722>
 8009656:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009658:	9e04      	ldr	r6, [sp, #16]
 800965a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800965c:	e728      	b.n	80094b0 <_dtoa_r+0x738>
 800965e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009662:	e751      	b.n	8009508 <_dtoa_r+0x790>
 8009664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009666:	9903      	ldr	r1, [sp, #12]
 8009668:	e750      	b.n	800950c <_dtoa_r+0x794>
 800966a:	f8cd 800c 	str.w	r8, [sp, #12]
 800966e:	e751      	b.n	8009514 <_dtoa_r+0x79c>
 8009670:	2300      	movs	r3, #0
 8009672:	e779      	b.n	8009568 <_dtoa_r+0x7f0>
 8009674:	9b06      	ldr	r3, [sp, #24]
 8009676:	e777      	b.n	8009568 <_dtoa_r+0x7f0>
 8009678:	2300      	movs	r3, #0
 800967a:	930a      	str	r3, [sp, #40]	@ 0x28
 800967c:	e779      	b.n	8009572 <_dtoa_r+0x7fa>
 800967e:	d093      	beq.n	80095a8 <_dtoa_r+0x830>
 8009680:	9a04      	ldr	r2, [sp, #16]
 8009682:	331c      	adds	r3, #28
 8009684:	441a      	add	r2, r3
 8009686:	9204      	str	r2, [sp, #16]
 8009688:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800968a:	441e      	add	r6, r3
 800968c:	441a      	add	r2, r3
 800968e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009690:	e78a      	b.n	80095a8 <_dtoa_r+0x830>
 8009692:	4603      	mov	r3, r0
 8009694:	e7f4      	b.n	8009680 <_dtoa_r+0x908>
 8009696:	9b08      	ldr	r3, [sp, #32]
 8009698:	46b8      	mov	r8, r7
 800969a:	2b00      	cmp	r3, #0
 800969c:	dc20      	bgt.n	80096e0 <_dtoa_r+0x968>
 800969e:	469b      	mov	fp, r3
 80096a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	dd1e      	ble.n	80096e4 <_dtoa_r+0x96c>
 80096a6:	f1bb 0f00 	cmp.w	fp, #0
 80096aa:	f47f adb1 	bne.w	8009210 <_dtoa_r+0x498>
 80096ae:	4621      	mov	r1, r4
 80096b0:	465b      	mov	r3, fp
 80096b2:	2205      	movs	r2, #5
 80096b4:	4648      	mov	r0, r9
 80096b6:	f000 fa93 	bl	8009be0 <__multadd>
 80096ba:	4601      	mov	r1, r0
 80096bc:	4604      	mov	r4, r0
 80096be:	9803      	ldr	r0, [sp, #12]
 80096c0:	f000 fc9e 	bl	800a000 <__mcmp>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	f77f ada3 	ble.w	8009210 <_dtoa_r+0x498>
 80096ca:	4656      	mov	r6, sl
 80096cc:	2331      	movs	r3, #49	@ 0x31
 80096ce:	f108 0801 	add.w	r8, r8, #1
 80096d2:	f806 3b01 	strb.w	r3, [r6], #1
 80096d6:	e59f      	b.n	8009218 <_dtoa_r+0x4a0>
 80096d8:	46b8      	mov	r8, r7
 80096da:	9c08      	ldr	r4, [sp, #32]
 80096dc:	4625      	mov	r5, r4
 80096de:	e7f4      	b.n	80096ca <_dtoa_r+0x952>
 80096e0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80096e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	f000 8101 	beq.w	80098ee <_dtoa_r+0xb76>
 80096ec:	2e00      	cmp	r6, #0
 80096ee:	dd05      	ble.n	80096fc <_dtoa_r+0x984>
 80096f0:	4629      	mov	r1, r5
 80096f2:	4632      	mov	r2, r6
 80096f4:	4648      	mov	r0, r9
 80096f6:	f000 fc17 	bl	8009f28 <__lshift>
 80096fa:	4605      	mov	r5, r0
 80096fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d05c      	beq.n	80097bc <_dtoa_r+0xa44>
 8009702:	4648      	mov	r0, r9
 8009704:	6869      	ldr	r1, [r5, #4]
 8009706:	f000 fa09 	bl	8009b1c <_Balloc>
 800970a:	4606      	mov	r6, r0
 800970c:	b928      	cbnz	r0, 800971a <_dtoa_r+0x9a2>
 800970e:	4602      	mov	r2, r0
 8009710:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009714:	4b80      	ldr	r3, [pc, #512]	@ (8009918 <_dtoa_r+0xba0>)
 8009716:	f7ff bb43 	b.w	8008da0 <_dtoa_r+0x28>
 800971a:	692a      	ldr	r2, [r5, #16]
 800971c:	f105 010c 	add.w	r1, r5, #12
 8009720:	3202      	adds	r2, #2
 8009722:	0092      	lsls	r2, r2, #2
 8009724:	300c      	adds	r0, #12
 8009726:	f7ff fa8e 	bl	8008c46 <memcpy>
 800972a:	2201      	movs	r2, #1
 800972c:	4631      	mov	r1, r6
 800972e:	4648      	mov	r0, r9
 8009730:	f000 fbfa 	bl	8009f28 <__lshift>
 8009734:	462f      	mov	r7, r5
 8009736:	4605      	mov	r5, r0
 8009738:	f10a 0301 	add.w	r3, sl, #1
 800973c:	9304      	str	r3, [sp, #16]
 800973e:	eb0a 030b 	add.w	r3, sl, fp
 8009742:	930a      	str	r3, [sp, #40]	@ 0x28
 8009744:	9b06      	ldr	r3, [sp, #24]
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	9309      	str	r3, [sp, #36]	@ 0x24
 800974c:	9b04      	ldr	r3, [sp, #16]
 800974e:	4621      	mov	r1, r4
 8009750:	9803      	ldr	r0, [sp, #12]
 8009752:	f103 3bff 	add.w	fp, r3, #4294967295
 8009756:	f7ff fa84 	bl	8008c62 <quorem>
 800975a:	4603      	mov	r3, r0
 800975c:	4639      	mov	r1, r7
 800975e:	3330      	adds	r3, #48	@ 0x30
 8009760:	9006      	str	r0, [sp, #24]
 8009762:	9803      	ldr	r0, [sp, #12]
 8009764:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009766:	f000 fc4b 	bl	800a000 <__mcmp>
 800976a:	462a      	mov	r2, r5
 800976c:	9008      	str	r0, [sp, #32]
 800976e:	4621      	mov	r1, r4
 8009770:	4648      	mov	r0, r9
 8009772:	f000 fc61 	bl	800a038 <__mdiff>
 8009776:	68c2      	ldr	r2, [r0, #12]
 8009778:	4606      	mov	r6, r0
 800977a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800977c:	bb02      	cbnz	r2, 80097c0 <_dtoa_r+0xa48>
 800977e:	4601      	mov	r1, r0
 8009780:	9803      	ldr	r0, [sp, #12]
 8009782:	f000 fc3d 	bl	800a000 <__mcmp>
 8009786:	4602      	mov	r2, r0
 8009788:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800978a:	4631      	mov	r1, r6
 800978c:	4648      	mov	r0, r9
 800978e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8009792:	f000 fa03 	bl	8009b9c <_Bfree>
 8009796:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009798:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800979a:	9e04      	ldr	r6, [sp, #16]
 800979c:	ea42 0103 	orr.w	r1, r2, r3
 80097a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097a2:	4319      	orrs	r1, r3
 80097a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097a6:	d10d      	bne.n	80097c4 <_dtoa_r+0xa4c>
 80097a8:	2b39      	cmp	r3, #57	@ 0x39
 80097aa:	d027      	beq.n	80097fc <_dtoa_r+0xa84>
 80097ac:	9a08      	ldr	r2, [sp, #32]
 80097ae:	2a00      	cmp	r2, #0
 80097b0:	dd01      	ble.n	80097b6 <_dtoa_r+0xa3e>
 80097b2:	9b06      	ldr	r3, [sp, #24]
 80097b4:	3331      	adds	r3, #49	@ 0x31
 80097b6:	f88b 3000 	strb.w	r3, [fp]
 80097ba:	e52e      	b.n	800921a <_dtoa_r+0x4a2>
 80097bc:	4628      	mov	r0, r5
 80097be:	e7b9      	b.n	8009734 <_dtoa_r+0x9bc>
 80097c0:	2201      	movs	r2, #1
 80097c2:	e7e2      	b.n	800978a <_dtoa_r+0xa12>
 80097c4:	9908      	ldr	r1, [sp, #32]
 80097c6:	2900      	cmp	r1, #0
 80097c8:	db04      	blt.n	80097d4 <_dtoa_r+0xa5c>
 80097ca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80097cc:	4301      	orrs	r1, r0
 80097ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097d0:	4301      	orrs	r1, r0
 80097d2:	d120      	bne.n	8009816 <_dtoa_r+0xa9e>
 80097d4:	2a00      	cmp	r2, #0
 80097d6:	ddee      	ble.n	80097b6 <_dtoa_r+0xa3e>
 80097d8:	2201      	movs	r2, #1
 80097da:	9903      	ldr	r1, [sp, #12]
 80097dc:	4648      	mov	r0, r9
 80097de:	9304      	str	r3, [sp, #16]
 80097e0:	f000 fba2 	bl	8009f28 <__lshift>
 80097e4:	4621      	mov	r1, r4
 80097e6:	9003      	str	r0, [sp, #12]
 80097e8:	f000 fc0a 	bl	800a000 <__mcmp>
 80097ec:	2800      	cmp	r0, #0
 80097ee:	9b04      	ldr	r3, [sp, #16]
 80097f0:	dc02      	bgt.n	80097f8 <_dtoa_r+0xa80>
 80097f2:	d1e0      	bne.n	80097b6 <_dtoa_r+0xa3e>
 80097f4:	07da      	lsls	r2, r3, #31
 80097f6:	d5de      	bpl.n	80097b6 <_dtoa_r+0xa3e>
 80097f8:	2b39      	cmp	r3, #57	@ 0x39
 80097fa:	d1da      	bne.n	80097b2 <_dtoa_r+0xa3a>
 80097fc:	2339      	movs	r3, #57	@ 0x39
 80097fe:	f88b 3000 	strb.w	r3, [fp]
 8009802:	4633      	mov	r3, r6
 8009804:	461e      	mov	r6, r3
 8009806:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800980a:	3b01      	subs	r3, #1
 800980c:	2a39      	cmp	r2, #57	@ 0x39
 800980e:	d04e      	beq.n	80098ae <_dtoa_r+0xb36>
 8009810:	3201      	adds	r2, #1
 8009812:	701a      	strb	r2, [r3, #0]
 8009814:	e501      	b.n	800921a <_dtoa_r+0x4a2>
 8009816:	2a00      	cmp	r2, #0
 8009818:	dd03      	ble.n	8009822 <_dtoa_r+0xaaa>
 800981a:	2b39      	cmp	r3, #57	@ 0x39
 800981c:	d0ee      	beq.n	80097fc <_dtoa_r+0xa84>
 800981e:	3301      	adds	r3, #1
 8009820:	e7c9      	b.n	80097b6 <_dtoa_r+0xa3e>
 8009822:	9a04      	ldr	r2, [sp, #16]
 8009824:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009826:	f802 3c01 	strb.w	r3, [r2, #-1]
 800982a:	428a      	cmp	r2, r1
 800982c:	d028      	beq.n	8009880 <_dtoa_r+0xb08>
 800982e:	2300      	movs	r3, #0
 8009830:	220a      	movs	r2, #10
 8009832:	9903      	ldr	r1, [sp, #12]
 8009834:	4648      	mov	r0, r9
 8009836:	f000 f9d3 	bl	8009be0 <__multadd>
 800983a:	42af      	cmp	r7, r5
 800983c:	9003      	str	r0, [sp, #12]
 800983e:	f04f 0300 	mov.w	r3, #0
 8009842:	f04f 020a 	mov.w	r2, #10
 8009846:	4639      	mov	r1, r7
 8009848:	4648      	mov	r0, r9
 800984a:	d107      	bne.n	800985c <_dtoa_r+0xae4>
 800984c:	f000 f9c8 	bl	8009be0 <__multadd>
 8009850:	4607      	mov	r7, r0
 8009852:	4605      	mov	r5, r0
 8009854:	9b04      	ldr	r3, [sp, #16]
 8009856:	3301      	adds	r3, #1
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	e777      	b.n	800974c <_dtoa_r+0x9d4>
 800985c:	f000 f9c0 	bl	8009be0 <__multadd>
 8009860:	4629      	mov	r1, r5
 8009862:	4607      	mov	r7, r0
 8009864:	2300      	movs	r3, #0
 8009866:	220a      	movs	r2, #10
 8009868:	4648      	mov	r0, r9
 800986a:	f000 f9b9 	bl	8009be0 <__multadd>
 800986e:	4605      	mov	r5, r0
 8009870:	e7f0      	b.n	8009854 <_dtoa_r+0xadc>
 8009872:	f1bb 0f00 	cmp.w	fp, #0
 8009876:	bfcc      	ite	gt
 8009878:	465e      	movgt	r6, fp
 800987a:	2601      	movle	r6, #1
 800987c:	2700      	movs	r7, #0
 800987e:	4456      	add	r6, sl
 8009880:	2201      	movs	r2, #1
 8009882:	9903      	ldr	r1, [sp, #12]
 8009884:	4648      	mov	r0, r9
 8009886:	9304      	str	r3, [sp, #16]
 8009888:	f000 fb4e 	bl	8009f28 <__lshift>
 800988c:	4621      	mov	r1, r4
 800988e:	9003      	str	r0, [sp, #12]
 8009890:	f000 fbb6 	bl	800a000 <__mcmp>
 8009894:	2800      	cmp	r0, #0
 8009896:	dcb4      	bgt.n	8009802 <_dtoa_r+0xa8a>
 8009898:	d102      	bne.n	80098a0 <_dtoa_r+0xb28>
 800989a:	9b04      	ldr	r3, [sp, #16]
 800989c:	07db      	lsls	r3, r3, #31
 800989e:	d4b0      	bmi.n	8009802 <_dtoa_r+0xa8a>
 80098a0:	4633      	mov	r3, r6
 80098a2:	461e      	mov	r6, r3
 80098a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098a8:	2a30      	cmp	r2, #48	@ 0x30
 80098aa:	d0fa      	beq.n	80098a2 <_dtoa_r+0xb2a>
 80098ac:	e4b5      	b.n	800921a <_dtoa_r+0x4a2>
 80098ae:	459a      	cmp	sl, r3
 80098b0:	d1a8      	bne.n	8009804 <_dtoa_r+0xa8c>
 80098b2:	2331      	movs	r3, #49	@ 0x31
 80098b4:	f108 0801 	add.w	r8, r8, #1
 80098b8:	f88a 3000 	strb.w	r3, [sl]
 80098bc:	e4ad      	b.n	800921a <_dtoa_r+0x4a2>
 80098be:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80098c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800991c <_dtoa_r+0xba4>
 80098c4:	b11b      	cbz	r3, 80098ce <_dtoa_r+0xb56>
 80098c6:	f10a 0308 	add.w	r3, sl, #8
 80098ca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80098cc:	6013      	str	r3, [r2, #0]
 80098ce:	4650      	mov	r0, sl
 80098d0:	b017      	add	sp, #92	@ 0x5c
 80098d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098d8:	2b01      	cmp	r3, #1
 80098da:	f77f ae2e 	ble.w	800953a <_dtoa_r+0x7c2>
 80098de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80098e2:	2001      	movs	r0, #1
 80098e4:	e64d      	b.n	8009582 <_dtoa_r+0x80a>
 80098e6:	f1bb 0f00 	cmp.w	fp, #0
 80098ea:	f77f aed9 	ble.w	80096a0 <_dtoa_r+0x928>
 80098ee:	4656      	mov	r6, sl
 80098f0:	4621      	mov	r1, r4
 80098f2:	9803      	ldr	r0, [sp, #12]
 80098f4:	f7ff f9b5 	bl	8008c62 <quorem>
 80098f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80098fc:	f806 3b01 	strb.w	r3, [r6], #1
 8009900:	eba6 020a 	sub.w	r2, r6, sl
 8009904:	4593      	cmp	fp, r2
 8009906:	ddb4      	ble.n	8009872 <_dtoa_r+0xafa>
 8009908:	2300      	movs	r3, #0
 800990a:	220a      	movs	r2, #10
 800990c:	4648      	mov	r0, r9
 800990e:	9903      	ldr	r1, [sp, #12]
 8009910:	f000 f966 	bl	8009be0 <__multadd>
 8009914:	9003      	str	r0, [sp, #12]
 8009916:	e7eb      	b.n	80098f0 <_dtoa_r+0xb78>
 8009918:	0800afba 	.word	0x0800afba
 800991c:	0800af3e 	.word	0x0800af3e

08009920 <_free_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4605      	mov	r5, r0
 8009924:	2900      	cmp	r1, #0
 8009926:	d040      	beq.n	80099aa <_free_r+0x8a>
 8009928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800992c:	1f0c      	subs	r4, r1, #4
 800992e:	2b00      	cmp	r3, #0
 8009930:	bfb8      	it	lt
 8009932:	18e4      	addlt	r4, r4, r3
 8009934:	f000 f8e6 	bl	8009b04 <__malloc_lock>
 8009938:	4a1c      	ldr	r2, [pc, #112]	@ (80099ac <_free_r+0x8c>)
 800993a:	6813      	ldr	r3, [r2, #0]
 800993c:	b933      	cbnz	r3, 800994c <_free_r+0x2c>
 800993e:	6063      	str	r3, [r4, #4]
 8009940:	6014      	str	r4, [r2, #0]
 8009942:	4628      	mov	r0, r5
 8009944:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009948:	f000 b8e2 	b.w	8009b10 <__malloc_unlock>
 800994c:	42a3      	cmp	r3, r4
 800994e:	d908      	bls.n	8009962 <_free_r+0x42>
 8009950:	6820      	ldr	r0, [r4, #0]
 8009952:	1821      	adds	r1, r4, r0
 8009954:	428b      	cmp	r3, r1
 8009956:	bf01      	itttt	eq
 8009958:	6819      	ldreq	r1, [r3, #0]
 800995a:	685b      	ldreq	r3, [r3, #4]
 800995c:	1809      	addeq	r1, r1, r0
 800995e:	6021      	streq	r1, [r4, #0]
 8009960:	e7ed      	b.n	800993e <_free_r+0x1e>
 8009962:	461a      	mov	r2, r3
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	b10b      	cbz	r3, 800996c <_free_r+0x4c>
 8009968:	42a3      	cmp	r3, r4
 800996a:	d9fa      	bls.n	8009962 <_free_r+0x42>
 800996c:	6811      	ldr	r1, [r2, #0]
 800996e:	1850      	adds	r0, r2, r1
 8009970:	42a0      	cmp	r0, r4
 8009972:	d10b      	bne.n	800998c <_free_r+0x6c>
 8009974:	6820      	ldr	r0, [r4, #0]
 8009976:	4401      	add	r1, r0
 8009978:	1850      	adds	r0, r2, r1
 800997a:	4283      	cmp	r3, r0
 800997c:	6011      	str	r1, [r2, #0]
 800997e:	d1e0      	bne.n	8009942 <_free_r+0x22>
 8009980:	6818      	ldr	r0, [r3, #0]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	4408      	add	r0, r1
 8009986:	6010      	str	r0, [r2, #0]
 8009988:	6053      	str	r3, [r2, #4]
 800998a:	e7da      	b.n	8009942 <_free_r+0x22>
 800998c:	d902      	bls.n	8009994 <_free_r+0x74>
 800998e:	230c      	movs	r3, #12
 8009990:	602b      	str	r3, [r5, #0]
 8009992:	e7d6      	b.n	8009942 <_free_r+0x22>
 8009994:	6820      	ldr	r0, [r4, #0]
 8009996:	1821      	adds	r1, r4, r0
 8009998:	428b      	cmp	r3, r1
 800999a:	bf01      	itttt	eq
 800999c:	6819      	ldreq	r1, [r3, #0]
 800999e:	685b      	ldreq	r3, [r3, #4]
 80099a0:	1809      	addeq	r1, r1, r0
 80099a2:	6021      	streq	r1, [r4, #0]
 80099a4:	6063      	str	r3, [r4, #4]
 80099a6:	6054      	str	r4, [r2, #4]
 80099a8:	e7cb      	b.n	8009942 <_free_r+0x22>
 80099aa:	bd38      	pop	{r3, r4, r5, pc}
 80099ac:	20002e7c 	.word	0x20002e7c

080099b0 <malloc>:
 80099b0:	4b02      	ldr	r3, [pc, #8]	@ (80099bc <malloc+0xc>)
 80099b2:	4601      	mov	r1, r0
 80099b4:	6818      	ldr	r0, [r3, #0]
 80099b6:	f000 b825 	b.w	8009a04 <_malloc_r>
 80099ba:	bf00      	nop
 80099bc:	2000001c 	.word	0x2000001c

080099c0 <sbrk_aligned>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	4e0f      	ldr	r6, [pc, #60]	@ (8009a00 <sbrk_aligned+0x40>)
 80099c4:	460c      	mov	r4, r1
 80099c6:	6831      	ldr	r1, [r6, #0]
 80099c8:	4605      	mov	r5, r0
 80099ca:	b911      	cbnz	r1, 80099d2 <sbrk_aligned+0x12>
 80099cc:	f000 fe9c 	bl	800a708 <_sbrk_r>
 80099d0:	6030      	str	r0, [r6, #0]
 80099d2:	4621      	mov	r1, r4
 80099d4:	4628      	mov	r0, r5
 80099d6:	f000 fe97 	bl	800a708 <_sbrk_r>
 80099da:	1c43      	adds	r3, r0, #1
 80099dc:	d103      	bne.n	80099e6 <sbrk_aligned+0x26>
 80099de:	f04f 34ff 	mov.w	r4, #4294967295
 80099e2:	4620      	mov	r0, r4
 80099e4:	bd70      	pop	{r4, r5, r6, pc}
 80099e6:	1cc4      	adds	r4, r0, #3
 80099e8:	f024 0403 	bic.w	r4, r4, #3
 80099ec:	42a0      	cmp	r0, r4
 80099ee:	d0f8      	beq.n	80099e2 <sbrk_aligned+0x22>
 80099f0:	1a21      	subs	r1, r4, r0
 80099f2:	4628      	mov	r0, r5
 80099f4:	f000 fe88 	bl	800a708 <_sbrk_r>
 80099f8:	3001      	adds	r0, #1
 80099fa:	d1f2      	bne.n	80099e2 <sbrk_aligned+0x22>
 80099fc:	e7ef      	b.n	80099de <sbrk_aligned+0x1e>
 80099fe:	bf00      	nop
 8009a00:	20002e78 	.word	0x20002e78

08009a04 <_malloc_r>:
 8009a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a08:	1ccd      	adds	r5, r1, #3
 8009a0a:	f025 0503 	bic.w	r5, r5, #3
 8009a0e:	3508      	adds	r5, #8
 8009a10:	2d0c      	cmp	r5, #12
 8009a12:	bf38      	it	cc
 8009a14:	250c      	movcc	r5, #12
 8009a16:	2d00      	cmp	r5, #0
 8009a18:	4606      	mov	r6, r0
 8009a1a:	db01      	blt.n	8009a20 <_malloc_r+0x1c>
 8009a1c:	42a9      	cmp	r1, r5
 8009a1e:	d904      	bls.n	8009a2a <_malloc_r+0x26>
 8009a20:	230c      	movs	r3, #12
 8009a22:	6033      	str	r3, [r6, #0]
 8009a24:	2000      	movs	r0, #0
 8009a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b00 <_malloc_r+0xfc>
 8009a2e:	f000 f869 	bl	8009b04 <__malloc_lock>
 8009a32:	f8d8 3000 	ldr.w	r3, [r8]
 8009a36:	461c      	mov	r4, r3
 8009a38:	bb44      	cbnz	r4, 8009a8c <_malloc_r+0x88>
 8009a3a:	4629      	mov	r1, r5
 8009a3c:	4630      	mov	r0, r6
 8009a3e:	f7ff ffbf 	bl	80099c0 <sbrk_aligned>
 8009a42:	1c43      	adds	r3, r0, #1
 8009a44:	4604      	mov	r4, r0
 8009a46:	d158      	bne.n	8009afa <_malloc_r+0xf6>
 8009a48:	f8d8 4000 	ldr.w	r4, [r8]
 8009a4c:	4627      	mov	r7, r4
 8009a4e:	2f00      	cmp	r7, #0
 8009a50:	d143      	bne.n	8009ada <_malloc_r+0xd6>
 8009a52:	2c00      	cmp	r4, #0
 8009a54:	d04b      	beq.n	8009aee <_malloc_r+0xea>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	4639      	mov	r1, r7
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	eb04 0903 	add.w	r9, r4, r3
 8009a60:	f000 fe52 	bl	800a708 <_sbrk_r>
 8009a64:	4581      	cmp	r9, r0
 8009a66:	d142      	bne.n	8009aee <_malloc_r+0xea>
 8009a68:	6821      	ldr	r1, [r4, #0]
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	1a6d      	subs	r5, r5, r1
 8009a6e:	4629      	mov	r1, r5
 8009a70:	f7ff ffa6 	bl	80099c0 <sbrk_aligned>
 8009a74:	3001      	adds	r0, #1
 8009a76:	d03a      	beq.n	8009aee <_malloc_r+0xea>
 8009a78:	6823      	ldr	r3, [r4, #0]
 8009a7a:	442b      	add	r3, r5
 8009a7c:	6023      	str	r3, [r4, #0]
 8009a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	bb62      	cbnz	r2, 8009ae0 <_malloc_r+0xdc>
 8009a86:	f8c8 7000 	str.w	r7, [r8]
 8009a8a:	e00f      	b.n	8009aac <_malloc_r+0xa8>
 8009a8c:	6822      	ldr	r2, [r4, #0]
 8009a8e:	1b52      	subs	r2, r2, r5
 8009a90:	d420      	bmi.n	8009ad4 <_malloc_r+0xd0>
 8009a92:	2a0b      	cmp	r2, #11
 8009a94:	d917      	bls.n	8009ac6 <_malloc_r+0xc2>
 8009a96:	1961      	adds	r1, r4, r5
 8009a98:	42a3      	cmp	r3, r4
 8009a9a:	6025      	str	r5, [r4, #0]
 8009a9c:	bf18      	it	ne
 8009a9e:	6059      	strne	r1, [r3, #4]
 8009aa0:	6863      	ldr	r3, [r4, #4]
 8009aa2:	bf08      	it	eq
 8009aa4:	f8c8 1000 	streq.w	r1, [r8]
 8009aa8:	5162      	str	r2, [r4, r5]
 8009aaa:	604b      	str	r3, [r1, #4]
 8009aac:	4630      	mov	r0, r6
 8009aae:	f000 f82f 	bl	8009b10 <__malloc_unlock>
 8009ab2:	f104 000b 	add.w	r0, r4, #11
 8009ab6:	1d23      	adds	r3, r4, #4
 8009ab8:	f020 0007 	bic.w	r0, r0, #7
 8009abc:	1ac2      	subs	r2, r0, r3
 8009abe:	bf1c      	itt	ne
 8009ac0:	1a1b      	subne	r3, r3, r0
 8009ac2:	50a3      	strne	r3, [r4, r2]
 8009ac4:	e7af      	b.n	8009a26 <_malloc_r+0x22>
 8009ac6:	6862      	ldr	r2, [r4, #4]
 8009ac8:	42a3      	cmp	r3, r4
 8009aca:	bf0c      	ite	eq
 8009acc:	f8c8 2000 	streq.w	r2, [r8]
 8009ad0:	605a      	strne	r2, [r3, #4]
 8009ad2:	e7eb      	b.n	8009aac <_malloc_r+0xa8>
 8009ad4:	4623      	mov	r3, r4
 8009ad6:	6864      	ldr	r4, [r4, #4]
 8009ad8:	e7ae      	b.n	8009a38 <_malloc_r+0x34>
 8009ada:	463c      	mov	r4, r7
 8009adc:	687f      	ldr	r7, [r7, #4]
 8009ade:	e7b6      	b.n	8009a4e <_malloc_r+0x4a>
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	42a3      	cmp	r3, r4
 8009ae6:	d1fb      	bne.n	8009ae0 <_malloc_r+0xdc>
 8009ae8:	2300      	movs	r3, #0
 8009aea:	6053      	str	r3, [r2, #4]
 8009aec:	e7de      	b.n	8009aac <_malloc_r+0xa8>
 8009aee:	230c      	movs	r3, #12
 8009af0:	4630      	mov	r0, r6
 8009af2:	6033      	str	r3, [r6, #0]
 8009af4:	f000 f80c 	bl	8009b10 <__malloc_unlock>
 8009af8:	e794      	b.n	8009a24 <_malloc_r+0x20>
 8009afa:	6005      	str	r5, [r0, #0]
 8009afc:	e7d6      	b.n	8009aac <_malloc_r+0xa8>
 8009afe:	bf00      	nop
 8009b00:	20002e7c 	.word	0x20002e7c

08009b04 <__malloc_lock>:
 8009b04:	4801      	ldr	r0, [pc, #4]	@ (8009b0c <__malloc_lock+0x8>)
 8009b06:	f7ff b88e 	b.w	8008c26 <__retarget_lock_acquire_recursive>
 8009b0a:	bf00      	nop
 8009b0c:	20002e74 	.word	0x20002e74

08009b10 <__malloc_unlock>:
 8009b10:	4801      	ldr	r0, [pc, #4]	@ (8009b18 <__malloc_unlock+0x8>)
 8009b12:	f7ff b889 	b.w	8008c28 <__retarget_lock_release_recursive>
 8009b16:	bf00      	nop
 8009b18:	20002e74 	.word	0x20002e74

08009b1c <_Balloc>:
 8009b1c:	b570      	push	{r4, r5, r6, lr}
 8009b1e:	69c6      	ldr	r6, [r0, #28]
 8009b20:	4604      	mov	r4, r0
 8009b22:	460d      	mov	r5, r1
 8009b24:	b976      	cbnz	r6, 8009b44 <_Balloc+0x28>
 8009b26:	2010      	movs	r0, #16
 8009b28:	f7ff ff42 	bl	80099b0 <malloc>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	61e0      	str	r0, [r4, #28]
 8009b30:	b920      	cbnz	r0, 8009b3c <_Balloc+0x20>
 8009b32:	216b      	movs	r1, #107	@ 0x6b
 8009b34:	4b17      	ldr	r3, [pc, #92]	@ (8009b94 <_Balloc+0x78>)
 8009b36:	4818      	ldr	r0, [pc, #96]	@ (8009b98 <_Balloc+0x7c>)
 8009b38:	f000 fdf6 	bl	800a728 <__assert_func>
 8009b3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b40:	6006      	str	r6, [r0, #0]
 8009b42:	60c6      	str	r6, [r0, #12]
 8009b44:	69e6      	ldr	r6, [r4, #28]
 8009b46:	68f3      	ldr	r3, [r6, #12]
 8009b48:	b183      	cbz	r3, 8009b6c <_Balloc+0x50>
 8009b4a:	69e3      	ldr	r3, [r4, #28]
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b52:	b9b8      	cbnz	r0, 8009b84 <_Balloc+0x68>
 8009b54:	2101      	movs	r1, #1
 8009b56:	fa01 f605 	lsl.w	r6, r1, r5
 8009b5a:	1d72      	adds	r2, r6, #5
 8009b5c:	4620      	mov	r0, r4
 8009b5e:	0092      	lsls	r2, r2, #2
 8009b60:	f000 fe00 	bl	800a764 <_calloc_r>
 8009b64:	b160      	cbz	r0, 8009b80 <_Balloc+0x64>
 8009b66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b6a:	e00e      	b.n	8009b8a <_Balloc+0x6e>
 8009b6c:	2221      	movs	r2, #33	@ 0x21
 8009b6e:	2104      	movs	r1, #4
 8009b70:	4620      	mov	r0, r4
 8009b72:	f000 fdf7 	bl	800a764 <_calloc_r>
 8009b76:	69e3      	ldr	r3, [r4, #28]
 8009b78:	60f0      	str	r0, [r6, #12]
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1e4      	bne.n	8009b4a <_Balloc+0x2e>
 8009b80:	2000      	movs	r0, #0
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	6802      	ldr	r2, [r0, #0]
 8009b86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b90:	e7f7      	b.n	8009b82 <_Balloc+0x66>
 8009b92:	bf00      	nop
 8009b94:	0800af4b 	.word	0x0800af4b
 8009b98:	0800afcb 	.word	0x0800afcb

08009b9c <_Bfree>:
 8009b9c:	b570      	push	{r4, r5, r6, lr}
 8009b9e:	69c6      	ldr	r6, [r0, #28]
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	b976      	cbnz	r6, 8009bc4 <_Bfree+0x28>
 8009ba6:	2010      	movs	r0, #16
 8009ba8:	f7ff ff02 	bl	80099b0 <malloc>
 8009bac:	4602      	mov	r2, r0
 8009bae:	61e8      	str	r0, [r5, #28]
 8009bb0:	b920      	cbnz	r0, 8009bbc <_Bfree+0x20>
 8009bb2:	218f      	movs	r1, #143	@ 0x8f
 8009bb4:	4b08      	ldr	r3, [pc, #32]	@ (8009bd8 <_Bfree+0x3c>)
 8009bb6:	4809      	ldr	r0, [pc, #36]	@ (8009bdc <_Bfree+0x40>)
 8009bb8:	f000 fdb6 	bl	800a728 <__assert_func>
 8009bbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bc0:	6006      	str	r6, [r0, #0]
 8009bc2:	60c6      	str	r6, [r0, #12]
 8009bc4:	b13c      	cbz	r4, 8009bd6 <_Bfree+0x3a>
 8009bc6:	69eb      	ldr	r3, [r5, #28]
 8009bc8:	6862      	ldr	r2, [r4, #4]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bd0:	6021      	str	r1, [r4, #0]
 8009bd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009bd6:	bd70      	pop	{r4, r5, r6, pc}
 8009bd8:	0800af4b 	.word	0x0800af4b
 8009bdc:	0800afcb 	.word	0x0800afcb

08009be0 <__multadd>:
 8009be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009be4:	4607      	mov	r7, r0
 8009be6:	460c      	mov	r4, r1
 8009be8:	461e      	mov	r6, r3
 8009bea:	2000      	movs	r0, #0
 8009bec:	690d      	ldr	r5, [r1, #16]
 8009bee:	f101 0c14 	add.w	ip, r1, #20
 8009bf2:	f8dc 3000 	ldr.w	r3, [ip]
 8009bf6:	3001      	adds	r0, #1
 8009bf8:	b299      	uxth	r1, r3
 8009bfa:	fb02 6101 	mla	r1, r2, r1, r6
 8009bfe:	0c1e      	lsrs	r6, r3, #16
 8009c00:	0c0b      	lsrs	r3, r1, #16
 8009c02:	fb02 3306 	mla	r3, r2, r6, r3
 8009c06:	b289      	uxth	r1, r1
 8009c08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c0c:	4285      	cmp	r5, r0
 8009c0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c12:	f84c 1b04 	str.w	r1, [ip], #4
 8009c16:	dcec      	bgt.n	8009bf2 <__multadd+0x12>
 8009c18:	b30e      	cbz	r6, 8009c5e <__multadd+0x7e>
 8009c1a:	68a3      	ldr	r3, [r4, #8]
 8009c1c:	42ab      	cmp	r3, r5
 8009c1e:	dc19      	bgt.n	8009c54 <__multadd+0x74>
 8009c20:	6861      	ldr	r1, [r4, #4]
 8009c22:	4638      	mov	r0, r7
 8009c24:	3101      	adds	r1, #1
 8009c26:	f7ff ff79 	bl	8009b1c <_Balloc>
 8009c2a:	4680      	mov	r8, r0
 8009c2c:	b928      	cbnz	r0, 8009c3a <__multadd+0x5a>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	21ba      	movs	r1, #186	@ 0xba
 8009c32:	4b0c      	ldr	r3, [pc, #48]	@ (8009c64 <__multadd+0x84>)
 8009c34:	480c      	ldr	r0, [pc, #48]	@ (8009c68 <__multadd+0x88>)
 8009c36:	f000 fd77 	bl	800a728 <__assert_func>
 8009c3a:	6922      	ldr	r2, [r4, #16]
 8009c3c:	f104 010c 	add.w	r1, r4, #12
 8009c40:	3202      	adds	r2, #2
 8009c42:	0092      	lsls	r2, r2, #2
 8009c44:	300c      	adds	r0, #12
 8009c46:	f7fe fffe 	bl	8008c46 <memcpy>
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	4638      	mov	r0, r7
 8009c4e:	f7ff ffa5 	bl	8009b9c <_Bfree>
 8009c52:	4644      	mov	r4, r8
 8009c54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c58:	3501      	adds	r5, #1
 8009c5a:	615e      	str	r6, [r3, #20]
 8009c5c:	6125      	str	r5, [r4, #16]
 8009c5e:	4620      	mov	r0, r4
 8009c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c64:	0800afba 	.word	0x0800afba
 8009c68:	0800afcb 	.word	0x0800afcb

08009c6c <__hi0bits>:
 8009c6c:	4603      	mov	r3, r0
 8009c6e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009c72:	bf3a      	itte	cc
 8009c74:	0403      	lslcc	r3, r0, #16
 8009c76:	2010      	movcc	r0, #16
 8009c78:	2000      	movcs	r0, #0
 8009c7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c7e:	bf3c      	itt	cc
 8009c80:	021b      	lslcc	r3, r3, #8
 8009c82:	3008      	addcc	r0, #8
 8009c84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c88:	bf3c      	itt	cc
 8009c8a:	011b      	lslcc	r3, r3, #4
 8009c8c:	3004      	addcc	r0, #4
 8009c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c92:	bf3c      	itt	cc
 8009c94:	009b      	lslcc	r3, r3, #2
 8009c96:	3002      	addcc	r0, #2
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	db05      	blt.n	8009ca8 <__hi0bits+0x3c>
 8009c9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009ca0:	f100 0001 	add.w	r0, r0, #1
 8009ca4:	bf08      	it	eq
 8009ca6:	2020      	moveq	r0, #32
 8009ca8:	4770      	bx	lr

08009caa <__lo0bits>:
 8009caa:	6803      	ldr	r3, [r0, #0]
 8009cac:	4602      	mov	r2, r0
 8009cae:	f013 0007 	ands.w	r0, r3, #7
 8009cb2:	d00b      	beq.n	8009ccc <__lo0bits+0x22>
 8009cb4:	07d9      	lsls	r1, r3, #31
 8009cb6:	d421      	bmi.n	8009cfc <__lo0bits+0x52>
 8009cb8:	0798      	lsls	r0, r3, #30
 8009cba:	bf49      	itett	mi
 8009cbc:	085b      	lsrmi	r3, r3, #1
 8009cbe:	089b      	lsrpl	r3, r3, #2
 8009cc0:	2001      	movmi	r0, #1
 8009cc2:	6013      	strmi	r3, [r2, #0]
 8009cc4:	bf5c      	itt	pl
 8009cc6:	2002      	movpl	r0, #2
 8009cc8:	6013      	strpl	r3, [r2, #0]
 8009cca:	4770      	bx	lr
 8009ccc:	b299      	uxth	r1, r3
 8009cce:	b909      	cbnz	r1, 8009cd4 <__lo0bits+0x2a>
 8009cd0:	2010      	movs	r0, #16
 8009cd2:	0c1b      	lsrs	r3, r3, #16
 8009cd4:	b2d9      	uxtb	r1, r3
 8009cd6:	b909      	cbnz	r1, 8009cdc <__lo0bits+0x32>
 8009cd8:	3008      	adds	r0, #8
 8009cda:	0a1b      	lsrs	r3, r3, #8
 8009cdc:	0719      	lsls	r1, r3, #28
 8009cde:	bf04      	itt	eq
 8009ce0:	091b      	lsreq	r3, r3, #4
 8009ce2:	3004      	addeq	r0, #4
 8009ce4:	0799      	lsls	r1, r3, #30
 8009ce6:	bf04      	itt	eq
 8009ce8:	089b      	lsreq	r3, r3, #2
 8009cea:	3002      	addeq	r0, #2
 8009cec:	07d9      	lsls	r1, r3, #31
 8009cee:	d403      	bmi.n	8009cf8 <__lo0bits+0x4e>
 8009cf0:	085b      	lsrs	r3, r3, #1
 8009cf2:	f100 0001 	add.w	r0, r0, #1
 8009cf6:	d003      	beq.n	8009d00 <__lo0bits+0x56>
 8009cf8:	6013      	str	r3, [r2, #0]
 8009cfa:	4770      	bx	lr
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	4770      	bx	lr
 8009d00:	2020      	movs	r0, #32
 8009d02:	4770      	bx	lr

08009d04 <__i2b>:
 8009d04:	b510      	push	{r4, lr}
 8009d06:	460c      	mov	r4, r1
 8009d08:	2101      	movs	r1, #1
 8009d0a:	f7ff ff07 	bl	8009b1c <_Balloc>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	b928      	cbnz	r0, 8009d1e <__i2b+0x1a>
 8009d12:	f240 1145 	movw	r1, #325	@ 0x145
 8009d16:	4b04      	ldr	r3, [pc, #16]	@ (8009d28 <__i2b+0x24>)
 8009d18:	4804      	ldr	r0, [pc, #16]	@ (8009d2c <__i2b+0x28>)
 8009d1a:	f000 fd05 	bl	800a728 <__assert_func>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	6144      	str	r4, [r0, #20]
 8009d22:	6103      	str	r3, [r0, #16]
 8009d24:	bd10      	pop	{r4, pc}
 8009d26:	bf00      	nop
 8009d28:	0800afba 	.word	0x0800afba
 8009d2c:	0800afcb 	.word	0x0800afcb

08009d30 <__multiply>:
 8009d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d34:	4617      	mov	r7, r2
 8009d36:	690a      	ldr	r2, [r1, #16]
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	4689      	mov	r9, r1
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	bfa2      	ittt	ge
 8009d40:	463b      	movge	r3, r7
 8009d42:	460f      	movge	r7, r1
 8009d44:	4699      	movge	r9, r3
 8009d46:	693d      	ldr	r5, [r7, #16]
 8009d48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	6879      	ldr	r1, [r7, #4]
 8009d50:	eb05 060a 	add.w	r6, r5, sl
 8009d54:	42b3      	cmp	r3, r6
 8009d56:	b085      	sub	sp, #20
 8009d58:	bfb8      	it	lt
 8009d5a:	3101      	addlt	r1, #1
 8009d5c:	f7ff fede 	bl	8009b1c <_Balloc>
 8009d60:	b930      	cbnz	r0, 8009d70 <__multiply+0x40>
 8009d62:	4602      	mov	r2, r0
 8009d64:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009d68:	4b40      	ldr	r3, [pc, #256]	@ (8009e6c <__multiply+0x13c>)
 8009d6a:	4841      	ldr	r0, [pc, #260]	@ (8009e70 <__multiply+0x140>)
 8009d6c:	f000 fcdc 	bl	800a728 <__assert_func>
 8009d70:	f100 0414 	add.w	r4, r0, #20
 8009d74:	4623      	mov	r3, r4
 8009d76:	2200      	movs	r2, #0
 8009d78:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009d7c:	4573      	cmp	r3, lr
 8009d7e:	d320      	bcc.n	8009dc2 <__multiply+0x92>
 8009d80:	f107 0814 	add.w	r8, r7, #20
 8009d84:	f109 0114 	add.w	r1, r9, #20
 8009d88:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009d8c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009d90:	9302      	str	r3, [sp, #8]
 8009d92:	1beb      	subs	r3, r5, r7
 8009d94:	3b15      	subs	r3, #21
 8009d96:	f023 0303 	bic.w	r3, r3, #3
 8009d9a:	3304      	adds	r3, #4
 8009d9c:	3715      	adds	r7, #21
 8009d9e:	42bd      	cmp	r5, r7
 8009da0:	bf38      	it	cc
 8009da2:	2304      	movcc	r3, #4
 8009da4:	9301      	str	r3, [sp, #4]
 8009da6:	9b02      	ldr	r3, [sp, #8]
 8009da8:	9103      	str	r1, [sp, #12]
 8009daa:	428b      	cmp	r3, r1
 8009dac:	d80c      	bhi.n	8009dc8 <__multiply+0x98>
 8009dae:	2e00      	cmp	r6, #0
 8009db0:	dd03      	ble.n	8009dba <__multiply+0x8a>
 8009db2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d055      	beq.n	8009e66 <__multiply+0x136>
 8009dba:	6106      	str	r6, [r0, #16]
 8009dbc:	b005      	add	sp, #20
 8009dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dc2:	f843 2b04 	str.w	r2, [r3], #4
 8009dc6:	e7d9      	b.n	8009d7c <__multiply+0x4c>
 8009dc8:	f8b1 a000 	ldrh.w	sl, [r1]
 8009dcc:	f1ba 0f00 	cmp.w	sl, #0
 8009dd0:	d01f      	beq.n	8009e12 <__multiply+0xe2>
 8009dd2:	46c4      	mov	ip, r8
 8009dd4:	46a1      	mov	r9, r4
 8009dd6:	2700      	movs	r7, #0
 8009dd8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ddc:	f8d9 3000 	ldr.w	r3, [r9]
 8009de0:	fa1f fb82 	uxth.w	fp, r2
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	fb0a 330b 	mla	r3, sl, fp, r3
 8009dea:	443b      	add	r3, r7
 8009dec:	f8d9 7000 	ldr.w	r7, [r9]
 8009df0:	0c12      	lsrs	r2, r2, #16
 8009df2:	0c3f      	lsrs	r7, r7, #16
 8009df4:	fb0a 7202 	mla	r2, sl, r2, r7
 8009df8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e02:	4565      	cmp	r5, ip
 8009e04:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009e08:	f849 3b04 	str.w	r3, [r9], #4
 8009e0c:	d8e4      	bhi.n	8009dd8 <__multiply+0xa8>
 8009e0e:	9b01      	ldr	r3, [sp, #4]
 8009e10:	50e7      	str	r7, [r4, r3]
 8009e12:	9b03      	ldr	r3, [sp, #12]
 8009e14:	3104      	adds	r1, #4
 8009e16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009e1a:	f1b9 0f00 	cmp.w	r9, #0
 8009e1e:	d020      	beq.n	8009e62 <__multiply+0x132>
 8009e20:	4647      	mov	r7, r8
 8009e22:	46a4      	mov	ip, r4
 8009e24:	f04f 0a00 	mov.w	sl, #0
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	f8b7 b000 	ldrh.w	fp, [r7]
 8009e2e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	fb09 220b 	mla	r2, r9, fp, r2
 8009e38:	4452      	add	r2, sl
 8009e3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e3e:	f84c 3b04 	str.w	r3, [ip], #4
 8009e42:	f857 3b04 	ldr.w	r3, [r7], #4
 8009e46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e4a:	f8bc 3000 	ldrh.w	r3, [ip]
 8009e4e:	42bd      	cmp	r5, r7
 8009e50:	fb09 330a 	mla	r3, r9, sl, r3
 8009e54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009e58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e5c:	d8e5      	bhi.n	8009e2a <__multiply+0xfa>
 8009e5e:	9a01      	ldr	r2, [sp, #4]
 8009e60:	50a3      	str	r3, [r4, r2]
 8009e62:	3404      	adds	r4, #4
 8009e64:	e79f      	b.n	8009da6 <__multiply+0x76>
 8009e66:	3e01      	subs	r6, #1
 8009e68:	e7a1      	b.n	8009dae <__multiply+0x7e>
 8009e6a:	bf00      	nop
 8009e6c:	0800afba 	.word	0x0800afba
 8009e70:	0800afcb 	.word	0x0800afcb

08009e74 <__pow5mult>:
 8009e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e78:	4615      	mov	r5, r2
 8009e7a:	f012 0203 	ands.w	r2, r2, #3
 8009e7e:	4607      	mov	r7, r0
 8009e80:	460e      	mov	r6, r1
 8009e82:	d007      	beq.n	8009e94 <__pow5mult+0x20>
 8009e84:	4c25      	ldr	r4, [pc, #148]	@ (8009f1c <__pow5mult+0xa8>)
 8009e86:	3a01      	subs	r2, #1
 8009e88:	2300      	movs	r3, #0
 8009e8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e8e:	f7ff fea7 	bl	8009be0 <__multadd>
 8009e92:	4606      	mov	r6, r0
 8009e94:	10ad      	asrs	r5, r5, #2
 8009e96:	d03d      	beq.n	8009f14 <__pow5mult+0xa0>
 8009e98:	69fc      	ldr	r4, [r7, #28]
 8009e9a:	b97c      	cbnz	r4, 8009ebc <__pow5mult+0x48>
 8009e9c:	2010      	movs	r0, #16
 8009e9e:	f7ff fd87 	bl	80099b0 <malloc>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	61f8      	str	r0, [r7, #28]
 8009ea6:	b928      	cbnz	r0, 8009eb4 <__pow5mult+0x40>
 8009ea8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009eac:	4b1c      	ldr	r3, [pc, #112]	@ (8009f20 <__pow5mult+0xac>)
 8009eae:	481d      	ldr	r0, [pc, #116]	@ (8009f24 <__pow5mult+0xb0>)
 8009eb0:	f000 fc3a 	bl	800a728 <__assert_func>
 8009eb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009eb8:	6004      	str	r4, [r0, #0]
 8009eba:	60c4      	str	r4, [r0, #12]
 8009ebc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009ec0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ec4:	b94c      	cbnz	r4, 8009eda <__pow5mult+0x66>
 8009ec6:	f240 2171 	movw	r1, #625	@ 0x271
 8009eca:	4638      	mov	r0, r7
 8009ecc:	f7ff ff1a 	bl	8009d04 <__i2b>
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ed8:	6003      	str	r3, [r0, #0]
 8009eda:	f04f 0900 	mov.w	r9, #0
 8009ede:	07eb      	lsls	r3, r5, #31
 8009ee0:	d50a      	bpl.n	8009ef8 <__pow5mult+0x84>
 8009ee2:	4631      	mov	r1, r6
 8009ee4:	4622      	mov	r2, r4
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	f7ff ff22 	bl	8009d30 <__multiply>
 8009eec:	4680      	mov	r8, r0
 8009eee:	4631      	mov	r1, r6
 8009ef0:	4638      	mov	r0, r7
 8009ef2:	f7ff fe53 	bl	8009b9c <_Bfree>
 8009ef6:	4646      	mov	r6, r8
 8009ef8:	106d      	asrs	r5, r5, #1
 8009efa:	d00b      	beq.n	8009f14 <__pow5mult+0xa0>
 8009efc:	6820      	ldr	r0, [r4, #0]
 8009efe:	b938      	cbnz	r0, 8009f10 <__pow5mult+0x9c>
 8009f00:	4622      	mov	r2, r4
 8009f02:	4621      	mov	r1, r4
 8009f04:	4638      	mov	r0, r7
 8009f06:	f7ff ff13 	bl	8009d30 <__multiply>
 8009f0a:	6020      	str	r0, [r4, #0]
 8009f0c:	f8c0 9000 	str.w	r9, [r0]
 8009f10:	4604      	mov	r4, r0
 8009f12:	e7e4      	b.n	8009ede <__pow5mult+0x6a>
 8009f14:	4630      	mov	r0, r6
 8009f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f1a:	bf00      	nop
 8009f1c:	0800b07c 	.word	0x0800b07c
 8009f20:	0800af4b 	.word	0x0800af4b
 8009f24:	0800afcb 	.word	0x0800afcb

08009f28 <__lshift>:
 8009f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f2c:	460c      	mov	r4, r1
 8009f2e:	4607      	mov	r7, r0
 8009f30:	4691      	mov	r9, r2
 8009f32:	6923      	ldr	r3, [r4, #16]
 8009f34:	6849      	ldr	r1, [r1, #4]
 8009f36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f3a:	68a3      	ldr	r3, [r4, #8]
 8009f3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f40:	f108 0601 	add.w	r6, r8, #1
 8009f44:	42b3      	cmp	r3, r6
 8009f46:	db0b      	blt.n	8009f60 <__lshift+0x38>
 8009f48:	4638      	mov	r0, r7
 8009f4a:	f7ff fde7 	bl	8009b1c <_Balloc>
 8009f4e:	4605      	mov	r5, r0
 8009f50:	b948      	cbnz	r0, 8009f66 <__lshift+0x3e>
 8009f52:	4602      	mov	r2, r0
 8009f54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009f58:	4b27      	ldr	r3, [pc, #156]	@ (8009ff8 <__lshift+0xd0>)
 8009f5a:	4828      	ldr	r0, [pc, #160]	@ (8009ffc <__lshift+0xd4>)
 8009f5c:	f000 fbe4 	bl	800a728 <__assert_func>
 8009f60:	3101      	adds	r1, #1
 8009f62:	005b      	lsls	r3, r3, #1
 8009f64:	e7ee      	b.n	8009f44 <__lshift+0x1c>
 8009f66:	2300      	movs	r3, #0
 8009f68:	f100 0114 	add.w	r1, r0, #20
 8009f6c:	f100 0210 	add.w	r2, r0, #16
 8009f70:	4618      	mov	r0, r3
 8009f72:	4553      	cmp	r3, sl
 8009f74:	db33      	blt.n	8009fde <__lshift+0xb6>
 8009f76:	6920      	ldr	r0, [r4, #16]
 8009f78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f7c:	f104 0314 	add.w	r3, r4, #20
 8009f80:	f019 091f 	ands.w	r9, r9, #31
 8009f84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f8c:	d02b      	beq.n	8009fe6 <__lshift+0xbe>
 8009f8e:	468a      	mov	sl, r1
 8009f90:	2200      	movs	r2, #0
 8009f92:	f1c9 0e20 	rsb	lr, r9, #32
 8009f96:	6818      	ldr	r0, [r3, #0]
 8009f98:	fa00 f009 	lsl.w	r0, r0, r9
 8009f9c:	4310      	orrs	r0, r2
 8009f9e:	f84a 0b04 	str.w	r0, [sl], #4
 8009fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fa6:	459c      	cmp	ip, r3
 8009fa8:	fa22 f20e 	lsr.w	r2, r2, lr
 8009fac:	d8f3      	bhi.n	8009f96 <__lshift+0x6e>
 8009fae:	ebac 0304 	sub.w	r3, ip, r4
 8009fb2:	3b15      	subs	r3, #21
 8009fb4:	f023 0303 	bic.w	r3, r3, #3
 8009fb8:	3304      	adds	r3, #4
 8009fba:	f104 0015 	add.w	r0, r4, #21
 8009fbe:	4560      	cmp	r0, ip
 8009fc0:	bf88      	it	hi
 8009fc2:	2304      	movhi	r3, #4
 8009fc4:	50ca      	str	r2, [r1, r3]
 8009fc6:	b10a      	cbz	r2, 8009fcc <__lshift+0xa4>
 8009fc8:	f108 0602 	add.w	r6, r8, #2
 8009fcc:	3e01      	subs	r6, #1
 8009fce:	4638      	mov	r0, r7
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	612e      	str	r6, [r5, #16]
 8009fd4:	f7ff fde2 	bl	8009b9c <_Bfree>
 8009fd8:	4628      	mov	r0, r5
 8009fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fde:	f842 0f04 	str.w	r0, [r2, #4]!
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	e7c5      	b.n	8009f72 <__lshift+0x4a>
 8009fe6:	3904      	subs	r1, #4
 8009fe8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fec:	459c      	cmp	ip, r3
 8009fee:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ff2:	d8f9      	bhi.n	8009fe8 <__lshift+0xc0>
 8009ff4:	e7ea      	b.n	8009fcc <__lshift+0xa4>
 8009ff6:	bf00      	nop
 8009ff8:	0800afba 	.word	0x0800afba
 8009ffc:	0800afcb 	.word	0x0800afcb

0800a000 <__mcmp>:
 800a000:	4603      	mov	r3, r0
 800a002:	690a      	ldr	r2, [r1, #16]
 800a004:	6900      	ldr	r0, [r0, #16]
 800a006:	b530      	push	{r4, r5, lr}
 800a008:	1a80      	subs	r0, r0, r2
 800a00a:	d10e      	bne.n	800a02a <__mcmp+0x2a>
 800a00c:	3314      	adds	r3, #20
 800a00e:	3114      	adds	r1, #20
 800a010:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a014:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a018:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a01c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a020:	4295      	cmp	r5, r2
 800a022:	d003      	beq.n	800a02c <__mcmp+0x2c>
 800a024:	d205      	bcs.n	800a032 <__mcmp+0x32>
 800a026:	f04f 30ff 	mov.w	r0, #4294967295
 800a02a:	bd30      	pop	{r4, r5, pc}
 800a02c:	42a3      	cmp	r3, r4
 800a02e:	d3f3      	bcc.n	800a018 <__mcmp+0x18>
 800a030:	e7fb      	b.n	800a02a <__mcmp+0x2a>
 800a032:	2001      	movs	r0, #1
 800a034:	e7f9      	b.n	800a02a <__mcmp+0x2a>
	...

0800a038 <__mdiff>:
 800a038:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	4689      	mov	r9, r1
 800a03e:	4606      	mov	r6, r0
 800a040:	4611      	mov	r1, r2
 800a042:	4648      	mov	r0, r9
 800a044:	4614      	mov	r4, r2
 800a046:	f7ff ffdb 	bl	800a000 <__mcmp>
 800a04a:	1e05      	subs	r5, r0, #0
 800a04c:	d112      	bne.n	800a074 <__mdiff+0x3c>
 800a04e:	4629      	mov	r1, r5
 800a050:	4630      	mov	r0, r6
 800a052:	f7ff fd63 	bl	8009b1c <_Balloc>
 800a056:	4602      	mov	r2, r0
 800a058:	b928      	cbnz	r0, 800a066 <__mdiff+0x2e>
 800a05a:	f240 2137 	movw	r1, #567	@ 0x237
 800a05e:	4b3e      	ldr	r3, [pc, #248]	@ (800a158 <__mdiff+0x120>)
 800a060:	483e      	ldr	r0, [pc, #248]	@ (800a15c <__mdiff+0x124>)
 800a062:	f000 fb61 	bl	800a728 <__assert_func>
 800a066:	2301      	movs	r3, #1
 800a068:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a06c:	4610      	mov	r0, r2
 800a06e:	b003      	add	sp, #12
 800a070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a074:	bfbc      	itt	lt
 800a076:	464b      	movlt	r3, r9
 800a078:	46a1      	movlt	r9, r4
 800a07a:	4630      	mov	r0, r6
 800a07c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a080:	bfba      	itte	lt
 800a082:	461c      	movlt	r4, r3
 800a084:	2501      	movlt	r5, #1
 800a086:	2500      	movge	r5, #0
 800a088:	f7ff fd48 	bl	8009b1c <_Balloc>
 800a08c:	4602      	mov	r2, r0
 800a08e:	b918      	cbnz	r0, 800a098 <__mdiff+0x60>
 800a090:	f240 2145 	movw	r1, #581	@ 0x245
 800a094:	4b30      	ldr	r3, [pc, #192]	@ (800a158 <__mdiff+0x120>)
 800a096:	e7e3      	b.n	800a060 <__mdiff+0x28>
 800a098:	f100 0b14 	add.w	fp, r0, #20
 800a09c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a0a0:	f109 0310 	add.w	r3, r9, #16
 800a0a4:	60c5      	str	r5, [r0, #12]
 800a0a6:	f04f 0c00 	mov.w	ip, #0
 800a0aa:	f109 0514 	add.w	r5, r9, #20
 800a0ae:	46d9      	mov	r9, fp
 800a0b0:	6926      	ldr	r6, [r4, #16]
 800a0b2:	f104 0e14 	add.w	lr, r4, #20
 800a0b6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a0ba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a0be:	9301      	str	r3, [sp, #4]
 800a0c0:	9b01      	ldr	r3, [sp, #4]
 800a0c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a0c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a0ca:	b281      	uxth	r1, r0
 800a0cc:	9301      	str	r3, [sp, #4]
 800a0ce:	fa1f f38a 	uxth.w	r3, sl
 800a0d2:	1a5b      	subs	r3, r3, r1
 800a0d4:	0c00      	lsrs	r0, r0, #16
 800a0d6:	4463      	add	r3, ip
 800a0d8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a0dc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a0e6:	4576      	cmp	r6, lr
 800a0e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a0ec:	f849 3b04 	str.w	r3, [r9], #4
 800a0f0:	d8e6      	bhi.n	800a0c0 <__mdiff+0x88>
 800a0f2:	1b33      	subs	r3, r6, r4
 800a0f4:	3b15      	subs	r3, #21
 800a0f6:	f023 0303 	bic.w	r3, r3, #3
 800a0fa:	3415      	adds	r4, #21
 800a0fc:	3304      	adds	r3, #4
 800a0fe:	42a6      	cmp	r6, r4
 800a100:	bf38      	it	cc
 800a102:	2304      	movcc	r3, #4
 800a104:	441d      	add	r5, r3
 800a106:	445b      	add	r3, fp
 800a108:	461e      	mov	r6, r3
 800a10a:	462c      	mov	r4, r5
 800a10c:	4544      	cmp	r4, r8
 800a10e:	d30e      	bcc.n	800a12e <__mdiff+0xf6>
 800a110:	f108 0103 	add.w	r1, r8, #3
 800a114:	1b49      	subs	r1, r1, r5
 800a116:	f021 0103 	bic.w	r1, r1, #3
 800a11a:	3d03      	subs	r5, #3
 800a11c:	45a8      	cmp	r8, r5
 800a11e:	bf38      	it	cc
 800a120:	2100      	movcc	r1, #0
 800a122:	440b      	add	r3, r1
 800a124:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a128:	b199      	cbz	r1, 800a152 <__mdiff+0x11a>
 800a12a:	6117      	str	r7, [r2, #16]
 800a12c:	e79e      	b.n	800a06c <__mdiff+0x34>
 800a12e:	46e6      	mov	lr, ip
 800a130:	f854 1b04 	ldr.w	r1, [r4], #4
 800a134:	fa1f fc81 	uxth.w	ip, r1
 800a138:	44f4      	add	ip, lr
 800a13a:	0c08      	lsrs	r0, r1, #16
 800a13c:	4471      	add	r1, lr
 800a13e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a142:	b289      	uxth	r1, r1
 800a144:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a148:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a14c:	f846 1b04 	str.w	r1, [r6], #4
 800a150:	e7dc      	b.n	800a10c <__mdiff+0xd4>
 800a152:	3f01      	subs	r7, #1
 800a154:	e7e6      	b.n	800a124 <__mdiff+0xec>
 800a156:	bf00      	nop
 800a158:	0800afba 	.word	0x0800afba
 800a15c:	0800afcb 	.word	0x0800afcb

0800a160 <__d2b>:
 800a160:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a164:	2101      	movs	r1, #1
 800a166:	4690      	mov	r8, r2
 800a168:	4699      	mov	r9, r3
 800a16a:	9e08      	ldr	r6, [sp, #32]
 800a16c:	f7ff fcd6 	bl	8009b1c <_Balloc>
 800a170:	4604      	mov	r4, r0
 800a172:	b930      	cbnz	r0, 800a182 <__d2b+0x22>
 800a174:	4602      	mov	r2, r0
 800a176:	f240 310f 	movw	r1, #783	@ 0x30f
 800a17a:	4b23      	ldr	r3, [pc, #140]	@ (800a208 <__d2b+0xa8>)
 800a17c:	4823      	ldr	r0, [pc, #140]	@ (800a20c <__d2b+0xac>)
 800a17e:	f000 fad3 	bl	800a728 <__assert_func>
 800a182:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a186:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a18a:	b10d      	cbz	r5, 800a190 <__d2b+0x30>
 800a18c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a190:	9301      	str	r3, [sp, #4]
 800a192:	f1b8 0300 	subs.w	r3, r8, #0
 800a196:	d024      	beq.n	800a1e2 <__d2b+0x82>
 800a198:	4668      	mov	r0, sp
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	f7ff fd85 	bl	8009caa <__lo0bits>
 800a1a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a1a4:	b1d8      	cbz	r0, 800a1de <__d2b+0x7e>
 800a1a6:	f1c0 0320 	rsb	r3, r0, #32
 800a1aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ae:	430b      	orrs	r3, r1
 800a1b0:	40c2      	lsrs	r2, r0
 800a1b2:	6163      	str	r3, [r4, #20]
 800a1b4:	9201      	str	r2, [sp, #4]
 800a1b6:	9b01      	ldr	r3, [sp, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	bf0c      	ite	eq
 800a1bc:	2201      	moveq	r2, #1
 800a1be:	2202      	movne	r2, #2
 800a1c0:	61a3      	str	r3, [r4, #24]
 800a1c2:	6122      	str	r2, [r4, #16]
 800a1c4:	b1ad      	cbz	r5, 800a1f2 <__d2b+0x92>
 800a1c6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a1ca:	4405      	add	r5, r0
 800a1cc:	6035      	str	r5, [r6, #0]
 800a1ce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a1d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d4:	6018      	str	r0, [r3, #0]
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	b002      	add	sp, #8
 800a1da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a1de:	6161      	str	r1, [r4, #20]
 800a1e0:	e7e9      	b.n	800a1b6 <__d2b+0x56>
 800a1e2:	a801      	add	r0, sp, #4
 800a1e4:	f7ff fd61 	bl	8009caa <__lo0bits>
 800a1e8:	9b01      	ldr	r3, [sp, #4]
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	6163      	str	r3, [r4, #20]
 800a1ee:	3020      	adds	r0, #32
 800a1f0:	e7e7      	b.n	800a1c2 <__d2b+0x62>
 800a1f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a1f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a1fa:	6030      	str	r0, [r6, #0]
 800a1fc:	6918      	ldr	r0, [r3, #16]
 800a1fe:	f7ff fd35 	bl	8009c6c <__hi0bits>
 800a202:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a206:	e7e4      	b.n	800a1d2 <__d2b+0x72>
 800a208:	0800afba 	.word	0x0800afba
 800a20c:	0800afcb 	.word	0x0800afcb

0800a210 <__sfputc_r>:
 800a210:	6893      	ldr	r3, [r2, #8]
 800a212:	b410      	push	{r4}
 800a214:	3b01      	subs	r3, #1
 800a216:	2b00      	cmp	r3, #0
 800a218:	6093      	str	r3, [r2, #8]
 800a21a:	da07      	bge.n	800a22c <__sfputc_r+0x1c>
 800a21c:	6994      	ldr	r4, [r2, #24]
 800a21e:	42a3      	cmp	r3, r4
 800a220:	db01      	blt.n	800a226 <__sfputc_r+0x16>
 800a222:	290a      	cmp	r1, #10
 800a224:	d102      	bne.n	800a22c <__sfputc_r+0x1c>
 800a226:	bc10      	pop	{r4}
 800a228:	f000 b9da 	b.w	800a5e0 <__swbuf_r>
 800a22c:	6813      	ldr	r3, [r2, #0]
 800a22e:	1c58      	adds	r0, r3, #1
 800a230:	6010      	str	r0, [r2, #0]
 800a232:	7019      	strb	r1, [r3, #0]
 800a234:	4608      	mov	r0, r1
 800a236:	bc10      	pop	{r4}
 800a238:	4770      	bx	lr

0800a23a <__sfputs_r>:
 800a23a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23c:	4606      	mov	r6, r0
 800a23e:	460f      	mov	r7, r1
 800a240:	4614      	mov	r4, r2
 800a242:	18d5      	adds	r5, r2, r3
 800a244:	42ac      	cmp	r4, r5
 800a246:	d101      	bne.n	800a24c <__sfputs_r+0x12>
 800a248:	2000      	movs	r0, #0
 800a24a:	e007      	b.n	800a25c <__sfputs_r+0x22>
 800a24c:	463a      	mov	r2, r7
 800a24e:	4630      	mov	r0, r6
 800a250:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a254:	f7ff ffdc 	bl	800a210 <__sfputc_r>
 800a258:	1c43      	adds	r3, r0, #1
 800a25a:	d1f3      	bne.n	800a244 <__sfputs_r+0xa>
 800a25c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a260 <_vfiprintf_r>:
 800a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a264:	460d      	mov	r5, r1
 800a266:	4614      	mov	r4, r2
 800a268:	4698      	mov	r8, r3
 800a26a:	4606      	mov	r6, r0
 800a26c:	b09d      	sub	sp, #116	@ 0x74
 800a26e:	b118      	cbz	r0, 800a278 <_vfiprintf_r+0x18>
 800a270:	6a03      	ldr	r3, [r0, #32]
 800a272:	b90b      	cbnz	r3, 800a278 <_vfiprintf_r+0x18>
 800a274:	f7fe fbce 	bl	8008a14 <__sinit>
 800a278:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a27a:	07d9      	lsls	r1, r3, #31
 800a27c:	d405      	bmi.n	800a28a <_vfiprintf_r+0x2a>
 800a27e:	89ab      	ldrh	r3, [r5, #12]
 800a280:	059a      	lsls	r2, r3, #22
 800a282:	d402      	bmi.n	800a28a <_vfiprintf_r+0x2a>
 800a284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a286:	f7fe fcce 	bl	8008c26 <__retarget_lock_acquire_recursive>
 800a28a:	89ab      	ldrh	r3, [r5, #12]
 800a28c:	071b      	lsls	r3, r3, #28
 800a28e:	d501      	bpl.n	800a294 <_vfiprintf_r+0x34>
 800a290:	692b      	ldr	r3, [r5, #16]
 800a292:	b99b      	cbnz	r3, 800a2bc <_vfiprintf_r+0x5c>
 800a294:	4629      	mov	r1, r5
 800a296:	4630      	mov	r0, r6
 800a298:	f000 f9e0 	bl	800a65c <__swsetup_r>
 800a29c:	b170      	cbz	r0, 800a2bc <_vfiprintf_r+0x5c>
 800a29e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2a0:	07dc      	lsls	r4, r3, #31
 800a2a2:	d504      	bpl.n	800a2ae <_vfiprintf_r+0x4e>
 800a2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a8:	b01d      	add	sp, #116	@ 0x74
 800a2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ae:	89ab      	ldrh	r3, [r5, #12]
 800a2b0:	0598      	lsls	r0, r3, #22
 800a2b2:	d4f7      	bmi.n	800a2a4 <_vfiprintf_r+0x44>
 800a2b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2b6:	f7fe fcb7 	bl	8008c28 <__retarget_lock_release_recursive>
 800a2ba:	e7f3      	b.n	800a2a4 <_vfiprintf_r+0x44>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2c0:	2320      	movs	r3, #32
 800a2c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2c6:	2330      	movs	r3, #48	@ 0x30
 800a2c8:	f04f 0901 	mov.w	r9, #1
 800a2cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2d0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a47c <_vfiprintf_r+0x21c>
 800a2d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2d8:	4623      	mov	r3, r4
 800a2da:	469a      	mov	sl, r3
 800a2dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2e0:	b10a      	cbz	r2, 800a2e6 <_vfiprintf_r+0x86>
 800a2e2:	2a25      	cmp	r2, #37	@ 0x25
 800a2e4:	d1f9      	bne.n	800a2da <_vfiprintf_r+0x7a>
 800a2e6:	ebba 0b04 	subs.w	fp, sl, r4
 800a2ea:	d00b      	beq.n	800a304 <_vfiprintf_r+0xa4>
 800a2ec:	465b      	mov	r3, fp
 800a2ee:	4622      	mov	r2, r4
 800a2f0:	4629      	mov	r1, r5
 800a2f2:	4630      	mov	r0, r6
 800a2f4:	f7ff ffa1 	bl	800a23a <__sfputs_r>
 800a2f8:	3001      	adds	r0, #1
 800a2fa:	f000 80a7 	beq.w	800a44c <_vfiprintf_r+0x1ec>
 800a2fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a300:	445a      	add	r2, fp
 800a302:	9209      	str	r2, [sp, #36]	@ 0x24
 800a304:	f89a 3000 	ldrb.w	r3, [sl]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	f000 809f 	beq.w	800a44c <_vfiprintf_r+0x1ec>
 800a30e:	2300      	movs	r3, #0
 800a310:	f04f 32ff 	mov.w	r2, #4294967295
 800a314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a318:	f10a 0a01 	add.w	sl, sl, #1
 800a31c:	9304      	str	r3, [sp, #16]
 800a31e:	9307      	str	r3, [sp, #28]
 800a320:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a324:	931a      	str	r3, [sp, #104]	@ 0x68
 800a326:	4654      	mov	r4, sl
 800a328:	2205      	movs	r2, #5
 800a32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a32e:	4853      	ldr	r0, [pc, #332]	@ (800a47c <_vfiprintf_r+0x21c>)
 800a330:	f7fe fc7b 	bl	8008c2a <memchr>
 800a334:	9a04      	ldr	r2, [sp, #16]
 800a336:	b9d8      	cbnz	r0, 800a370 <_vfiprintf_r+0x110>
 800a338:	06d1      	lsls	r1, r2, #27
 800a33a:	bf44      	itt	mi
 800a33c:	2320      	movmi	r3, #32
 800a33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a342:	0713      	lsls	r3, r2, #28
 800a344:	bf44      	itt	mi
 800a346:	232b      	movmi	r3, #43	@ 0x2b
 800a348:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a34c:	f89a 3000 	ldrb.w	r3, [sl]
 800a350:	2b2a      	cmp	r3, #42	@ 0x2a
 800a352:	d015      	beq.n	800a380 <_vfiprintf_r+0x120>
 800a354:	4654      	mov	r4, sl
 800a356:	2000      	movs	r0, #0
 800a358:	f04f 0c0a 	mov.w	ip, #10
 800a35c:	9a07      	ldr	r2, [sp, #28]
 800a35e:	4621      	mov	r1, r4
 800a360:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a364:	3b30      	subs	r3, #48	@ 0x30
 800a366:	2b09      	cmp	r3, #9
 800a368:	d94b      	bls.n	800a402 <_vfiprintf_r+0x1a2>
 800a36a:	b1b0      	cbz	r0, 800a39a <_vfiprintf_r+0x13a>
 800a36c:	9207      	str	r2, [sp, #28]
 800a36e:	e014      	b.n	800a39a <_vfiprintf_r+0x13a>
 800a370:	eba0 0308 	sub.w	r3, r0, r8
 800a374:	fa09 f303 	lsl.w	r3, r9, r3
 800a378:	4313      	orrs	r3, r2
 800a37a:	46a2      	mov	sl, r4
 800a37c:	9304      	str	r3, [sp, #16]
 800a37e:	e7d2      	b.n	800a326 <_vfiprintf_r+0xc6>
 800a380:	9b03      	ldr	r3, [sp, #12]
 800a382:	1d19      	adds	r1, r3, #4
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	9103      	str	r1, [sp, #12]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	bfbb      	ittet	lt
 800a38c:	425b      	neglt	r3, r3
 800a38e:	f042 0202 	orrlt.w	r2, r2, #2
 800a392:	9307      	strge	r3, [sp, #28]
 800a394:	9307      	strlt	r3, [sp, #28]
 800a396:	bfb8      	it	lt
 800a398:	9204      	strlt	r2, [sp, #16]
 800a39a:	7823      	ldrb	r3, [r4, #0]
 800a39c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a39e:	d10a      	bne.n	800a3b6 <_vfiprintf_r+0x156>
 800a3a0:	7863      	ldrb	r3, [r4, #1]
 800a3a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3a4:	d132      	bne.n	800a40c <_vfiprintf_r+0x1ac>
 800a3a6:	9b03      	ldr	r3, [sp, #12]
 800a3a8:	3402      	adds	r4, #2
 800a3aa:	1d1a      	adds	r2, r3, #4
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	9203      	str	r2, [sp, #12]
 800a3b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3b4:	9305      	str	r3, [sp, #20]
 800a3b6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a480 <_vfiprintf_r+0x220>
 800a3ba:	2203      	movs	r2, #3
 800a3bc:	4650      	mov	r0, sl
 800a3be:	7821      	ldrb	r1, [r4, #0]
 800a3c0:	f7fe fc33 	bl	8008c2a <memchr>
 800a3c4:	b138      	cbz	r0, 800a3d6 <_vfiprintf_r+0x176>
 800a3c6:	2240      	movs	r2, #64	@ 0x40
 800a3c8:	9b04      	ldr	r3, [sp, #16]
 800a3ca:	eba0 000a 	sub.w	r0, r0, sl
 800a3ce:	4082      	lsls	r2, r0
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	3401      	adds	r4, #1
 800a3d4:	9304      	str	r3, [sp, #16]
 800a3d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3da:	2206      	movs	r2, #6
 800a3dc:	4829      	ldr	r0, [pc, #164]	@ (800a484 <_vfiprintf_r+0x224>)
 800a3de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3e2:	f7fe fc22 	bl	8008c2a <memchr>
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	d03f      	beq.n	800a46a <_vfiprintf_r+0x20a>
 800a3ea:	4b27      	ldr	r3, [pc, #156]	@ (800a488 <_vfiprintf_r+0x228>)
 800a3ec:	bb1b      	cbnz	r3, 800a436 <_vfiprintf_r+0x1d6>
 800a3ee:	9b03      	ldr	r3, [sp, #12]
 800a3f0:	3307      	adds	r3, #7
 800a3f2:	f023 0307 	bic.w	r3, r3, #7
 800a3f6:	3308      	adds	r3, #8
 800a3f8:	9303      	str	r3, [sp, #12]
 800a3fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3fc:	443b      	add	r3, r7
 800a3fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a400:	e76a      	b.n	800a2d8 <_vfiprintf_r+0x78>
 800a402:	460c      	mov	r4, r1
 800a404:	2001      	movs	r0, #1
 800a406:	fb0c 3202 	mla	r2, ip, r2, r3
 800a40a:	e7a8      	b.n	800a35e <_vfiprintf_r+0xfe>
 800a40c:	2300      	movs	r3, #0
 800a40e:	f04f 0c0a 	mov.w	ip, #10
 800a412:	4619      	mov	r1, r3
 800a414:	3401      	adds	r4, #1
 800a416:	9305      	str	r3, [sp, #20]
 800a418:	4620      	mov	r0, r4
 800a41a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a41e:	3a30      	subs	r2, #48	@ 0x30
 800a420:	2a09      	cmp	r2, #9
 800a422:	d903      	bls.n	800a42c <_vfiprintf_r+0x1cc>
 800a424:	2b00      	cmp	r3, #0
 800a426:	d0c6      	beq.n	800a3b6 <_vfiprintf_r+0x156>
 800a428:	9105      	str	r1, [sp, #20]
 800a42a:	e7c4      	b.n	800a3b6 <_vfiprintf_r+0x156>
 800a42c:	4604      	mov	r4, r0
 800a42e:	2301      	movs	r3, #1
 800a430:	fb0c 2101 	mla	r1, ip, r1, r2
 800a434:	e7f0      	b.n	800a418 <_vfiprintf_r+0x1b8>
 800a436:	ab03      	add	r3, sp, #12
 800a438:	9300      	str	r3, [sp, #0]
 800a43a:	462a      	mov	r2, r5
 800a43c:	4630      	mov	r0, r6
 800a43e:	4b13      	ldr	r3, [pc, #76]	@ (800a48c <_vfiprintf_r+0x22c>)
 800a440:	a904      	add	r1, sp, #16
 800a442:	f7fd fe9f 	bl	8008184 <_printf_float>
 800a446:	4607      	mov	r7, r0
 800a448:	1c78      	adds	r0, r7, #1
 800a44a:	d1d6      	bne.n	800a3fa <_vfiprintf_r+0x19a>
 800a44c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a44e:	07d9      	lsls	r1, r3, #31
 800a450:	d405      	bmi.n	800a45e <_vfiprintf_r+0x1fe>
 800a452:	89ab      	ldrh	r3, [r5, #12]
 800a454:	059a      	lsls	r2, r3, #22
 800a456:	d402      	bmi.n	800a45e <_vfiprintf_r+0x1fe>
 800a458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a45a:	f7fe fbe5 	bl	8008c28 <__retarget_lock_release_recursive>
 800a45e:	89ab      	ldrh	r3, [r5, #12]
 800a460:	065b      	lsls	r3, r3, #25
 800a462:	f53f af1f 	bmi.w	800a2a4 <_vfiprintf_r+0x44>
 800a466:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a468:	e71e      	b.n	800a2a8 <_vfiprintf_r+0x48>
 800a46a:	ab03      	add	r3, sp, #12
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	462a      	mov	r2, r5
 800a470:	4630      	mov	r0, r6
 800a472:	4b06      	ldr	r3, [pc, #24]	@ (800a48c <_vfiprintf_r+0x22c>)
 800a474:	a904      	add	r1, sp, #16
 800a476:	f7fe f923 	bl	80086c0 <_printf_i>
 800a47a:	e7e4      	b.n	800a446 <_vfiprintf_r+0x1e6>
 800a47c:	0800b024 	.word	0x0800b024
 800a480:	0800b02a 	.word	0x0800b02a
 800a484:	0800b02e 	.word	0x0800b02e
 800a488:	08008185 	.word	0x08008185
 800a48c:	0800a23b 	.word	0x0800a23b

0800a490 <__sflush_r>:
 800a490:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a496:	0716      	lsls	r6, r2, #28
 800a498:	4605      	mov	r5, r0
 800a49a:	460c      	mov	r4, r1
 800a49c:	d454      	bmi.n	800a548 <__sflush_r+0xb8>
 800a49e:	684b      	ldr	r3, [r1, #4]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	dc02      	bgt.n	800a4aa <__sflush_r+0x1a>
 800a4a4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	dd48      	ble.n	800a53c <__sflush_r+0xac>
 800a4aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4ac:	2e00      	cmp	r6, #0
 800a4ae:	d045      	beq.n	800a53c <__sflush_r+0xac>
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4b6:	682f      	ldr	r7, [r5, #0]
 800a4b8:	6a21      	ldr	r1, [r4, #32]
 800a4ba:	602b      	str	r3, [r5, #0]
 800a4bc:	d030      	beq.n	800a520 <__sflush_r+0x90>
 800a4be:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4c0:	89a3      	ldrh	r3, [r4, #12]
 800a4c2:	0759      	lsls	r1, r3, #29
 800a4c4:	d505      	bpl.n	800a4d2 <__sflush_r+0x42>
 800a4c6:	6863      	ldr	r3, [r4, #4]
 800a4c8:	1ad2      	subs	r2, r2, r3
 800a4ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4cc:	b10b      	cbz	r3, 800a4d2 <__sflush_r+0x42>
 800a4ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4d0:	1ad2      	subs	r2, r2, r3
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	4628      	mov	r0, r5
 800a4d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4d8:	6a21      	ldr	r1, [r4, #32]
 800a4da:	47b0      	blx	r6
 800a4dc:	1c43      	adds	r3, r0, #1
 800a4de:	89a3      	ldrh	r3, [r4, #12]
 800a4e0:	d106      	bne.n	800a4f0 <__sflush_r+0x60>
 800a4e2:	6829      	ldr	r1, [r5, #0]
 800a4e4:	291d      	cmp	r1, #29
 800a4e6:	d82b      	bhi.n	800a540 <__sflush_r+0xb0>
 800a4e8:	4a28      	ldr	r2, [pc, #160]	@ (800a58c <__sflush_r+0xfc>)
 800a4ea:	40ca      	lsrs	r2, r1
 800a4ec:	07d6      	lsls	r6, r2, #31
 800a4ee:	d527      	bpl.n	800a540 <__sflush_r+0xb0>
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	6062      	str	r2, [r4, #4]
 800a4f4:	6922      	ldr	r2, [r4, #16]
 800a4f6:	04d9      	lsls	r1, r3, #19
 800a4f8:	6022      	str	r2, [r4, #0]
 800a4fa:	d504      	bpl.n	800a506 <__sflush_r+0x76>
 800a4fc:	1c42      	adds	r2, r0, #1
 800a4fe:	d101      	bne.n	800a504 <__sflush_r+0x74>
 800a500:	682b      	ldr	r3, [r5, #0]
 800a502:	b903      	cbnz	r3, 800a506 <__sflush_r+0x76>
 800a504:	6560      	str	r0, [r4, #84]	@ 0x54
 800a506:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a508:	602f      	str	r7, [r5, #0]
 800a50a:	b1b9      	cbz	r1, 800a53c <__sflush_r+0xac>
 800a50c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a510:	4299      	cmp	r1, r3
 800a512:	d002      	beq.n	800a51a <__sflush_r+0x8a>
 800a514:	4628      	mov	r0, r5
 800a516:	f7ff fa03 	bl	8009920 <_free_r>
 800a51a:	2300      	movs	r3, #0
 800a51c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a51e:	e00d      	b.n	800a53c <__sflush_r+0xac>
 800a520:	2301      	movs	r3, #1
 800a522:	4628      	mov	r0, r5
 800a524:	47b0      	blx	r6
 800a526:	4602      	mov	r2, r0
 800a528:	1c50      	adds	r0, r2, #1
 800a52a:	d1c9      	bne.n	800a4c0 <__sflush_r+0x30>
 800a52c:	682b      	ldr	r3, [r5, #0]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d0c6      	beq.n	800a4c0 <__sflush_r+0x30>
 800a532:	2b1d      	cmp	r3, #29
 800a534:	d001      	beq.n	800a53a <__sflush_r+0xaa>
 800a536:	2b16      	cmp	r3, #22
 800a538:	d11d      	bne.n	800a576 <__sflush_r+0xe6>
 800a53a:	602f      	str	r7, [r5, #0]
 800a53c:	2000      	movs	r0, #0
 800a53e:	e021      	b.n	800a584 <__sflush_r+0xf4>
 800a540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a544:	b21b      	sxth	r3, r3
 800a546:	e01a      	b.n	800a57e <__sflush_r+0xee>
 800a548:	690f      	ldr	r7, [r1, #16]
 800a54a:	2f00      	cmp	r7, #0
 800a54c:	d0f6      	beq.n	800a53c <__sflush_r+0xac>
 800a54e:	0793      	lsls	r3, r2, #30
 800a550:	bf18      	it	ne
 800a552:	2300      	movne	r3, #0
 800a554:	680e      	ldr	r6, [r1, #0]
 800a556:	bf08      	it	eq
 800a558:	694b      	ldreq	r3, [r1, #20]
 800a55a:	1bf6      	subs	r6, r6, r7
 800a55c:	600f      	str	r7, [r1, #0]
 800a55e:	608b      	str	r3, [r1, #8]
 800a560:	2e00      	cmp	r6, #0
 800a562:	ddeb      	ble.n	800a53c <__sflush_r+0xac>
 800a564:	4633      	mov	r3, r6
 800a566:	463a      	mov	r2, r7
 800a568:	4628      	mov	r0, r5
 800a56a:	6a21      	ldr	r1, [r4, #32]
 800a56c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a570:	47e0      	blx	ip
 800a572:	2800      	cmp	r0, #0
 800a574:	dc07      	bgt.n	800a586 <__sflush_r+0xf6>
 800a576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a57a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a57e:	f04f 30ff 	mov.w	r0, #4294967295
 800a582:	81a3      	strh	r3, [r4, #12]
 800a584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a586:	4407      	add	r7, r0
 800a588:	1a36      	subs	r6, r6, r0
 800a58a:	e7e9      	b.n	800a560 <__sflush_r+0xd0>
 800a58c:	20400001 	.word	0x20400001

0800a590 <_fflush_r>:
 800a590:	b538      	push	{r3, r4, r5, lr}
 800a592:	690b      	ldr	r3, [r1, #16]
 800a594:	4605      	mov	r5, r0
 800a596:	460c      	mov	r4, r1
 800a598:	b913      	cbnz	r3, 800a5a0 <_fflush_r+0x10>
 800a59a:	2500      	movs	r5, #0
 800a59c:	4628      	mov	r0, r5
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	b118      	cbz	r0, 800a5aa <_fflush_r+0x1a>
 800a5a2:	6a03      	ldr	r3, [r0, #32]
 800a5a4:	b90b      	cbnz	r3, 800a5aa <_fflush_r+0x1a>
 800a5a6:	f7fe fa35 	bl	8008a14 <__sinit>
 800a5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d0f3      	beq.n	800a59a <_fflush_r+0xa>
 800a5b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5b4:	07d0      	lsls	r0, r2, #31
 800a5b6:	d404      	bmi.n	800a5c2 <_fflush_r+0x32>
 800a5b8:	0599      	lsls	r1, r3, #22
 800a5ba:	d402      	bmi.n	800a5c2 <_fflush_r+0x32>
 800a5bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5be:	f7fe fb32 	bl	8008c26 <__retarget_lock_acquire_recursive>
 800a5c2:	4628      	mov	r0, r5
 800a5c4:	4621      	mov	r1, r4
 800a5c6:	f7ff ff63 	bl	800a490 <__sflush_r>
 800a5ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	07da      	lsls	r2, r3, #31
 800a5d0:	d4e4      	bmi.n	800a59c <_fflush_r+0xc>
 800a5d2:	89a3      	ldrh	r3, [r4, #12]
 800a5d4:	059b      	lsls	r3, r3, #22
 800a5d6:	d4e1      	bmi.n	800a59c <_fflush_r+0xc>
 800a5d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5da:	f7fe fb25 	bl	8008c28 <__retarget_lock_release_recursive>
 800a5de:	e7dd      	b.n	800a59c <_fflush_r+0xc>

0800a5e0 <__swbuf_r>:
 800a5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e2:	460e      	mov	r6, r1
 800a5e4:	4614      	mov	r4, r2
 800a5e6:	4605      	mov	r5, r0
 800a5e8:	b118      	cbz	r0, 800a5f2 <__swbuf_r+0x12>
 800a5ea:	6a03      	ldr	r3, [r0, #32]
 800a5ec:	b90b      	cbnz	r3, 800a5f2 <__swbuf_r+0x12>
 800a5ee:	f7fe fa11 	bl	8008a14 <__sinit>
 800a5f2:	69a3      	ldr	r3, [r4, #24]
 800a5f4:	60a3      	str	r3, [r4, #8]
 800a5f6:	89a3      	ldrh	r3, [r4, #12]
 800a5f8:	071a      	lsls	r2, r3, #28
 800a5fa:	d501      	bpl.n	800a600 <__swbuf_r+0x20>
 800a5fc:	6923      	ldr	r3, [r4, #16]
 800a5fe:	b943      	cbnz	r3, 800a612 <__swbuf_r+0x32>
 800a600:	4621      	mov	r1, r4
 800a602:	4628      	mov	r0, r5
 800a604:	f000 f82a 	bl	800a65c <__swsetup_r>
 800a608:	b118      	cbz	r0, 800a612 <__swbuf_r+0x32>
 800a60a:	f04f 37ff 	mov.w	r7, #4294967295
 800a60e:	4638      	mov	r0, r7
 800a610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a612:	6823      	ldr	r3, [r4, #0]
 800a614:	6922      	ldr	r2, [r4, #16]
 800a616:	b2f6      	uxtb	r6, r6
 800a618:	1a98      	subs	r0, r3, r2
 800a61a:	6963      	ldr	r3, [r4, #20]
 800a61c:	4637      	mov	r7, r6
 800a61e:	4283      	cmp	r3, r0
 800a620:	dc05      	bgt.n	800a62e <__swbuf_r+0x4e>
 800a622:	4621      	mov	r1, r4
 800a624:	4628      	mov	r0, r5
 800a626:	f7ff ffb3 	bl	800a590 <_fflush_r>
 800a62a:	2800      	cmp	r0, #0
 800a62c:	d1ed      	bne.n	800a60a <__swbuf_r+0x2a>
 800a62e:	68a3      	ldr	r3, [r4, #8]
 800a630:	3b01      	subs	r3, #1
 800a632:	60a3      	str	r3, [r4, #8]
 800a634:	6823      	ldr	r3, [r4, #0]
 800a636:	1c5a      	adds	r2, r3, #1
 800a638:	6022      	str	r2, [r4, #0]
 800a63a:	701e      	strb	r6, [r3, #0]
 800a63c:	6962      	ldr	r2, [r4, #20]
 800a63e:	1c43      	adds	r3, r0, #1
 800a640:	429a      	cmp	r2, r3
 800a642:	d004      	beq.n	800a64e <__swbuf_r+0x6e>
 800a644:	89a3      	ldrh	r3, [r4, #12]
 800a646:	07db      	lsls	r3, r3, #31
 800a648:	d5e1      	bpl.n	800a60e <__swbuf_r+0x2e>
 800a64a:	2e0a      	cmp	r6, #10
 800a64c:	d1df      	bne.n	800a60e <__swbuf_r+0x2e>
 800a64e:	4621      	mov	r1, r4
 800a650:	4628      	mov	r0, r5
 800a652:	f7ff ff9d 	bl	800a590 <_fflush_r>
 800a656:	2800      	cmp	r0, #0
 800a658:	d0d9      	beq.n	800a60e <__swbuf_r+0x2e>
 800a65a:	e7d6      	b.n	800a60a <__swbuf_r+0x2a>

0800a65c <__swsetup_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	4b29      	ldr	r3, [pc, #164]	@ (800a704 <__swsetup_r+0xa8>)
 800a660:	4605      	mov	r5, r0
 800a662:	6818      	ldr	r0, [r3, #0]
 800a664:	460c      	mov	r4, r1
 800a666:	b118      	cbz	r0, 800a670 <__swsetup_r+0x14>
 800a668:	6a03      	ldr	r3, [r0, #32]
 800a66a:	b90b      	cbnz	r3, 800a670 <__swsetup_r+0x14>
 800a66c:	f7fe f9d2 	bl	8008a14 <__sinit>
 800a670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a674:	0719      	lsls	r1, r3, #28
 800a676:	d422      	bmi.n	800a6be <__swsetup_r+0x62>
 800a678:	06da      	lsls	r2, r3, #27
 800a67a:	d407      	bmi.n	800a68c <__swsetup_r+0x30>
 800a67c:	2209      	movs	r2, #9
 800a67e:	602a      	str	r2, [r5, #0]
 800a680:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a684:	f04f 30ff 	mov.w	r0, #4294967295
 800a688:	81a3      	strh	r3, [r4, #12]
 800a68a:	e033      	b.n	800a6f4 <__swsetup_r+0x98>
 800a68c:	0758      	lsls	r0, r3, #29
 800a68e:	d512      	bpl.n	800a6b6 <__swsetup_r+0x5a>
 800a690:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a692:	b141      	cbz	r1, 800a6a6 <__swsetup_r+0x4a>
 800a694:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a698:	4299      	cmp	r1, r3
 800a69a:	d002      	beq.n	800a6a2 <__swsetup_r+0x46>
 800a69c:	4628      	mov	r0, r5
 800a69e:	f7ff f93f 	bl	8009920 <_free_r>
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6a6:	89a3      	ldrh	r3, [r4, #12]
 800a6a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a6ac:	81a3      	strh	r3, [r4, #12]
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	6063      	str	r3, [r4, #4]
 800a6b2:	6923      	ldr	r3, [r4, #16]
 800a6b4:	6023      	str	r3, [r4, #0]
 800a6b6:	89a3      	ldrh	r3, [r4, #12]
 800a6b8:	f043 0308 	orr.w	r3, r3, #8
 800a6bc:	81a3      	strh	r3, [r4, #12]
 800a6be:	6923      	ldr	r3, [r4, #16]
 800a6c0:	b94b      	cbnz	r3, 800a6d6 <__swsetup_r+0x7a>
 800a6c2:	89a3      	ldrh	r3, [r4, #12]
 800a6c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a6c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6cc:	d003      	beq.n	800a6d6 <__swsetup_r+0x7a>
 800a6ce:	4621      	mov	r1, r4
 800a6d0:	4628      	mov	r0, r5
 800a6d2:	f000 f8b2 	bl	800a83a <__smakebuf_r>
 800a6d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6da:	f013 0201 	ands.w	r2, r3, #1
 800a6de:	d00a      	beq.n	800a6f6 <__swsetup_r+0x9a>
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	60a2      	str	r2, [r4, #8]
 800a6e4:	6962      	ldr	r2, [r4, #20]
 800a6e6:	4252      	negs	r2, r2
 800a6e8:	61a2      	str	r2, [r4, #24]
 800a6ea:	6922      	ldr	r2, [r4, #16]
 800a6ec:	b942      	cbnz	r2, 800a700 <__swsetup_r+0xa4>
 800a6ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a6f2:	d1c5      	bne.n	800a680 <__swsetup_r+0x24>
 800a6f4:	bd38      	pop	{r3, r4, r5, pc}
 800a6f6:	0799      	lsls	r1, r3, #30
 800a6f8:	bf58      	it	pl
 800a6fa:	6962      	ldrpl	r2, [r4, #20]
 800a6fc:	60a2      	str	r2, [r4, #8]
 800a6fe:	e7f4      	b.n	800a6ea <__swsetup_r+0x8e>
 800a700:	2000      	movs	r0, #0
 800a702:	e7f7      	b.n	800a6f4 <__swsetup_r+0x98>
 800a704:	2000001c 	.word	0x2000001c

0800a708 <_sbrk_r>:
 800a708:	b538      	push	{r3, r4, r5, lr}
 800a70a:	2300      	movs	r3, #0
 800a70c:	4d05      	ldr	r5, [pc, #20]	@ (800a724 <_sbrk_r+0x1c>)
 800a70e:	4604      	mov	r4, r0
 800a710:	4608      	mov	r0, r1
 800a712:	602b      	str	r3, [r5, #0]
 800a714:	f7f7 fe2a 	bl	800236c <_sbrk>
 800a718:	1c43      	adds	r3, r0, #1
 800a71a:	d102      	bne.n	800a722 <_sbrk_r+0x1a>
 800a71c:	682b      	ldr	r3, [r5, #0]
 800a71e:	b103      	cbz	r3, 800a722 <_sbrk_r+0x1a>
 800a720:	6023      	str	r3, [r4, #0]
 800a722:	bd38      	pop	{r3, r4, r5, pc}
 800a724:	20002e70 	.word	0x20002e70

0800a728 <__assert_func>:
 800a728:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a72a:	4614      	mov	r4, r2
 800a72c:	461a      	mov	r2, r3
 800a72e:	4b09      	ldr	r3, [pc, #36]	@ (800a754 <__assert_func+0x2c>)
 800a730:	4605      	mov	r5, r0
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	68d8      	ldr	r0, [r3, #12]
 800a736:	b14c      	cbz	r4, 800a74c <__assert_func+0x24>
 800a738:	4b07      	ldr	r3, [pc, #28]	@ (800a758 <__assert_func+0x30>)
 800a73a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a73e:	9100      	str	r1, [sp, #0]
 800a740:	462b      	mov	r3, r5
 800a742:	4906      	ldr	r1, [pc, #24]	@ (800a75c <__assert_func+0x34>)
 800a744:	f000 f842 	bl	800a7cc <fiprintf>
 800a748:	f000 f8d6 	bl	800a8f8 <abort>
 800a74c:	4b04      	ldr	r3, [pc, #16]	@ (800a760 <__assert_func+0x38>)
 800a74e:	461c      	mov	r4, r3
 800a750:	e7f3      	b.n	800a73a <__assert_func+0x12>
 800a752:	bf00      	nop
 800a754:	2000001c 	.word	0x2000001c
 800a758:	0800b03f 	.word	0x0800b03f
 800a75c:	0800b04c 	.word	0x0800b04c
 800a760:	0800b07a 	.word	0x0800b07a

0800a764 <_calloc_r>:
 800a764:	b570      	push	{r4, r5, r6, lr}
 800a766:	fba1 5402 	umull	r5, r4, r1, r2
 800a76a:	b934      	cbnz	r4, 800a77a <_calloc_r+0x16>
 800a76c:	4629      	mov	r1, r5
 800a76e:	f7ff f949 	bl	8009a04 <_malloc_r>
 800a772:	4606      	mov	r6, r0
 800a774:	b928      	cbnz	r0, 800a782 <_calloc_r+0x1e>
 800a776:	4630      	mov	r0, r6
 800a778:	bd70      	pop	{r4, r5, r6, pc}
 800a77a:	220c      	movs	r2, #12
 800a77c:	2600      	movs	r6, #0
 800a77e:	6002      	str	r2, [r0, #0]
 800a780:	e7f9      	b.n	800a776 <_calloc_r+0x12>
 800a782:	462a      	mov	r2, r5
 800a784:	4621      	mov	r1, r4
 800a786:	f7fe f9d0 	bl	8008b2a <memset>
 800a78a:	e7f4      	b.n	800a776 <_calloc_r+0x12>

0800a78c <__ascii_mbtowc>:
 800a78c:	b082      	sub	sp, #8
 800a78e:	b901      	cbnz	r1, 800a792 <__ascii_mbtowc+0x6>
 800a790:	a901      	add	r1, sp, #4
 800a792:	b142      	cbz	r2, 800a7a6 <__ascii_mbtowc+0x1a>
 800a794:	b14b      	cbz	r3, 800a7aa <__ascii_mbtowc+0x1e>
 800a796:	7813      	ldrb	r3, [r2, #0]
 800a798:	600b      	str	r3, [r1, #0]
 800a79a:	7812      	ldrb	r2, [r2, #0]
 800a79c:	1e10      	subs	r0, r2, #0
 800a79e:	bf18      	it	ne
 800a7a0:	2001      	movne	r0, #1
 800a7a2:	b002      	add	sp, #8
 800a7a4:	4770      	bx	lr
 800a7a6:	4610      	mov	r0, r2
 800a7a8:	e7fb      	b.n	800a7a2 <__ascii_mbtowc+0x16>
 800a7aa:	f06f 0001 	mvn.w	r0, #1
 800a7ae:	e7f8      	b.n	800a7a2 <__ascii_mbtowc+0x16>

0800a7b0 <__ascii_wctomb>:
 800a7b0:	4603      	mov	r3, r0
 800a7b2:	4608      	mov	r0, r1
 800a7b4:	b141      	cbz	r1, 800a7c8 <__ascii_wctomb+0x18>
 800a7b6:	2aff      	cmp	r2, #255	@ 0xff
 800a7b8:	d904      	bls.n	800a7c4 <__ascii_wctomb+0x14>
 800a7ba:	228a      	movs	r2, #138	@ 0x8a
 800a7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c0:	601a      	str	r2, [r3, #0]
 800a7c2:	4770      	bx	lr
 800a7c4:	2001      	movs	r0, #1
 800a7c6:	700a      	strb	r2, [r1, #0]
 800a7c8:	4770      	bx	lr
	...

0800a7cc <fiprintf>:
 800a7cc:	b40e      	push	{r1, r2, r3}
 800a7ce:	b503      	push	{r0, r1, lr}
 800a7d0:	4601      	mov	r1, r0
 800a7d2:	ab03      	add	r3, sp, #12
 800a7d4:	4805      	ldr	r0, [pc, #20]	@ (800a7ec <fiprintf+0x20>)
 800a7d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7da:	6800      	ldr	r0, [r0, #0]
 800a7dc:	9301      	str	r3, [sp, #4]
 800a7de:	f7ff fd3f 	bl	800a260 <_vfiprintf_r>
 800a7e2:	b002      	add	sp, #8
 800a7e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7e8:	b003      	add	sp, #12
 800a7ea:	4770      	bx	lr
 800a7ec:	2000001c 	.word	0x2000001c

0800a7f0 <__swhatbuf_r>:
 800a7f0:	b570      	push	{r4, r5, r6, lr}
 800a7f2:	460c      	mov	r4, r1
 800a7f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f8:	4615      	mov	r5, r2
 800a7fa:	2900      	cmp	r1, #0
 800a7fc:	461e      	mov	r6, r3
 800a7fe:	b096      	sub	sp, #88	@ 0x58
 800a800:	da0c      	bge.n	800a81c <__swhatbuf_r+0x2c>
 800a802:	89a3      	ldrh	r3, [r4, #12]
 800a804:	2100      	movs	r1, #0
 800a806:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a80a:	bf14      	ite	ne
 800a80c:	2340      	movne	r3, #64	@ 0x40
 800a80e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a812:	2000      	movs	r0, #0
 800a814:	6031      	str	r1, [r6, #0]
 800a816:	602b      	str	r3, [r5, #0]
 800a818:	b016      	add	sp, #88	@ 0x58
 800a81a:	bd70      	pop	{r4, r5, r6, pc}
 800a81c:	466a      	mov	r2, sp
 800a81e:	f000 f849 	bl	800a8b4 <_fstat_r>
 800a822:	2800      	cmp	r0, #0
 800a824:	dbed      	blt.n	800a802 <__swhatbuf_r+0x12>
 800a826:	9901      	ldr	r1, [sp, #4]
 800a828:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a82c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a830:	4259      	negs	r1, r3
 800a832:	4159      	adcs	r1, r3
 800a834:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a838:	e7eb      	b.n	800a812 <__swhatbuf_r+0x22>

0800a83a <__smakebuf_r>:
 800a83a:	898b      	ldrh	r3, [r1, #12]
 800a83c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a83e:	079d      	lsls	r5, r3, #30
 800a840:	4606      	mov	r6, r0
 800a842:	460c      	mov	r4, r1
 800a844:	d507      	bpl.n	800a856 <__smakebuf_r+0x1c>
 800a846:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a84a:	6023      	str	r3, [r4, #0]
 800a84c:	6123      	str	r3, [r4, #16]
 800a84e:	2301      	movs	r3, #1
 800a850:	6163      	str	r3, [r4, #20]
 800a852:	b003      	add	sp, #12
 800a854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a856:	466a      	mov	r2, sp
 800a858:	ab01      	add	r3, sp, #4
 800a85a:	f7ff ffc9 	bl	800a7f0 <__swhatbuf_r>
 800a85e:	9f00      	ldr	r7, [sp, #0]
 800a860:	4605      	mov	r5, r0
 800a862:	4639      	mov	r1, r7
 800a864:	4630      	mov	r0, r6
 800a866:	f7ff f8cd 	bl	8009a04 <_malloc_r>
 800a86a:	b948      	cbnz	r0, 800a880 <__smakebuf_r+0x46>
 800a86c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a870:	059a      	lsls	r2, r3, #22
 800a872:	d4ee      	bmi.n	800a852 <__smakebuf_r+0x18>
 800a874:	f023 0303 	bic.w	r3, r3, #3
 800a878:	f043 0302 	orr.w	r3, r3, #2
 800a87c:	81a3      	strh	r3, [r4, #12]
 800a87e:	e7e2      	b.n	800a846 <__smakebuf_r+0xc>
 800a880:	89a3      	ldrh	r3, [r4, #12]
 800a882:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a886:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a88a:	81a3      	strh	r3, [r4, #12]
 800a88c:	9b01      	ldr	r3, [sp, #4]
 800a88e:	6020      	str	r0, [r4, #0]
 800a890:	b15b      	cbz	r3, 800a8aa <__smakebuf_r+0x70>
 800a892:	4630      	mov	r0, r6
 800a894:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a898:	f000 f81e 	bl	800a8d8 <_isatty_r>
 800a89c:	b128      	cbz	r0, 800a8aa <__smakebuf_r+0x70>
 800a89e:	89a3      	ldrh	r3, [r4, #12]
 800a8a0:	f023 0303 	bic.w	r3, r3, #3
 800a8a4:	f043 0301 	orr.w	r3, r3, #1
 800a8a8:	81a3      	strh	r3, [r4, #12]
 800a8aa:	89a3      	ldrh	r3, [r4, #12]
 800a8ac:	431d      	orrs	r5, r3
 800a8ae:	81a5      	strh	r5, [r4, #12]
 800a8b0:	e7cf      	b.n	800a852 <__smakebuf_r+0x18>
	...

0800a8b4 <_fstat_r>:
 800a8b4:	b538      	push	{r3, r4, r5, lr}
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	4d06      	ldr	r5, [pc, #24]	@ (800a8d4 <_fstat_r+0x20>)
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	4608      	mov	r0, r1
 800a8be:	4611      	mov	r1, r2
 800a8c0:	602b      	str	r3, [r5, #0]
 800a8c2:	f7f7 fd2d 	bl	8002320 <_fstat>
 800a8c6:	1c43      	adds	r3, r0, #1
 800a8c8:	d102      	bne.n	800a8d0 <_fstat_r+0x1c>
 800a8ca:	682b      	ldr	r3, [r5, #0]
 800a8cc:	b103      	cbz	r3, 800a8d0 <_fstat_r+0x1c>
 800a8ce:	6023      	str	r3, [r4, #0]
 800a8d0:	bd38      	pop	{r3, r4, r5, pc}
 800a8d2:	bf00      	nop
 800a8d4:	20002e70 	.word	0x20002e70

0800a8d8 <_isatty_r>:
 800a8d8:	b538      	push	{r3, r4, r5, lr}
 800a8da:	2300      	movs	r3, #0
 800a8dc:	4d05      	ldr	r5, [pc, #20]	@ (800a8f4 <_isatty_r+0x1c>)
 800a8de:	4604      	mov	r4, r0
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	602b      	str	r3, [r5, #0]
 800a8e4:	f7f7 fd2b 	bl	800233e <_isatty>
 800a8e8:	1c43      	adds	r3, r0, #1
 800a8ea:	d102      	bne.n	800a8f2 <_isatty_r+0x1a>
 800a8ec:	682b      	ldr	r3, [r5, #0]
 800a8ee:	b103      	cbz	r3, 800a8f2 <_isatty_r+0x1a>
 800a8f0:	6023      	str	r3, [r4, #0]
 800a8f2:	bd38      	pop	{r3, r4, r5, pc}
 800a8f4:	20002e70 	.word	0x20002e70

0800a8f8 <abort>:
 800a8f8:	2006      	movs	r0, #6
 800a8fa:	b508      	push	{r3, lr}
 800a8fc:	f000 f82c 	bl	800a958 <raise>
 800a900:	2001      	movs	r0, #1
 800a902:	f7f7 fcbe 	bl	8002282 <_exit>

0800a906 <_raise_r>:
 800a906:	291f      	cmp	r1, #31
 800a908:	b538      	push	{r3, r4, r5, lr}
 800a90a:	4605      	mov	r5, r0
 800a90c:	460c      	mov	r4, r1
 800a90e:	d904      	bls.n	800a91a <_raise_r+0x14>
 800a910:	2316      	movs	r3, #22
 800a912:	6003      	str	r3, [r0, #0]
 800a914:	f04f 30ff 	mov.w	r0, #4294967295
 800a918:	bd38      	pop	{r3, r4, r5, pc}
 800a91a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a91c:	b112      	cbz	r2, 800a924 <_raise_r+0x1e>
 800a91e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a922:	b94b      	cbnz	r3, 800a938 <_raise_r+0x32>
 800a924:	4628      	mov	r0, r5
 800a926:	f000 f831 	bl	800a98c <_getpid_r>
 800a92a:	4622      	mov	r2, r4
 800a92c:	4601      	mov	r1, r0
 800a92e:	4628      	mov	r0, r5
 800a930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a934:	f000 b818 	b.w	800a968 <_kill_r>
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d00a      	beq.n	800a952 <_raise_r+0x4c>
 800a93c:	1c59      	adds	r1, r3, #1
 800a93e:	d103      	bne.n	800a948 <_raise_r+0x42>
 800a940:	2316      	movs	r3, #22
 800a942:	6003      	str	r3, [r0, #0]
 800a944:	2001      	movs	r0, #1
 800a946:	e7e7      	b.n	800a918 <_raise_r+0x12>
 800a948:	2100      	movs	r1, #0
 800a94a:	4620      	mov	r0, r4
 800a94c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a950:	4798      	blx	r3
 800a952:	2000      	movs	r0, #0
 800a954:	e7e0      	b.n	800a918 <_raise_r+0x12>
	...

0800a958 <raise>:
 800a958:	4b02      	ldr	r3, [pc, #8]	@ (800a964 <raise+0xc>)
 800a95a:	4601      	mov	r1, r0
 800a95c:	6818      	ldr	r0, [r3, #0]
 800a95e:	f7ff bfd2 	b.w	800a906 <_raise_r>
 800a962:	bf00      	nop
 800a964:	2000001c 	.word	0x2000001c

0800a968 <_kill_r>:
 800a968:	b538      	push	{r3, r4, r5, lr}
 800a96a:	2300      	movs	r3, #0
 800a96c:	4d06      	ldr	r5, [pc, #24]	@ (800a988 <_kill_r+0x20>)
 800a96e:	4604      	mov	r4, r0
 800a970:	4608      	mov	r0, r1
 800a972:	4611      	mov	r1, r2
 800a974:	602b      	str	r3, [r5, #0]
 800a976:	f7f7 fc74 	bl	8002262 <_kill>
 800a97a:	1c43      	adds	r3, r0, #1
 800a97c:	d102      	bne.n	800a984 <_kill_r+0x1c>
 800a97e:	682b      	ldr	r3, [r5, #0]
 800a980:	b103      	cbz	r3, 800a984 <_kill_r+0x1c>
 800a982:	6023      	str	r3, [r4, #0]
 800a984:	bd38      	pop	{r3, r4, r5, pc}
 800a986:	bf00      	nop
 800a988:	20002e70 	.word	0x20002e70

0800a98c <_getpid_r>:
 800a98c:	f7f7 bc62 	b.w	8002254 <_getpid>

0800a990 <log>:
 800a990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a992:	4604      	mov	r4, r0
 800a994:	460d      	mov	r5, r1
 800a996:	f000 f833 	bl	800aa00 <__ieee754_log>
 800a99a:	4622      	mov	r2, r4
 800a99c:	4606      	mov	r6, r0
 800a99e:	460f      	mov	r7, r1
 800a9a0:	462b      	mov	r3, r5
 800a9a2:	4620      	mov	r0, r4
 800a9a4:	4629      	mov	r1, r5
 800a9a6:	f7f6 f831 	bl	8000a0c <__aeabi_dcmpun>
 800a9aa:	b998      	cbnz	r0, 800a9d4 <log+0x44>
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	4629      	mov	r1, r5
 800a9b4:	f7f6 f820 	bl	80009f8 <__aeabi_dcmpgt>
 800a9b8:	b960      	cbnz	r0, 800a9d4 <log+0x44>
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	2300      	movs	r3, #0
 800a9be:	4620      	mov	r0, r4
 800a9c0:	4629      	mov	r1, r5
 800a9c2:	f7f5 fff1 	bl	80009a8 <__aeabi_dcmpeq>
 800a9c6:	b140      	cbz	r0, 800a9da <log+0x4a>
 800a9c8:	f7fe f902 	bl	8008bd0 <__errno>
 800a9cc:	2322      	movs	r3, #34	@ 0x22
 800a9ce:	2600      	movs	r6, #0
 800a9d0:	4f06      	ldr	r7, [pc, #24]	@ (800a9ec <log+0x5c>)
 800a9d2:	6003      	str	r3, [r0, #0]
 800a9d4:	4630      	mov	r0, r6
 800a9d6:	4639      	mov	r1, r7
 800a9d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9da:	f7fe f8f9 	bl	8008bd0 <__errno>
 800a9de:	2321      	movs	r3, #33	@ 0x21
 800a9e0:	6003      	str	r3, [r0, #0]
 800a9e2:	4803      	ldr	r0, [pc, #12]	@ (800a9f0 <log+0x60>)
 800a9e4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a9e8:	f000 b804 	b.w	800a9f4 <nan>
 800a9ec:	fff00000 	.word	0xfff00000
 800a9f0:	0800b07a 	.word	0x0800b07a

0800a9f4 <nan>:
 800a9f4:	2000      	movs	r0, #0
 800a9f6:	4901      	ldr	r1, [pc, #4]	@ (800a9fc <nan+0x8>)
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	7ff80000 	.word	0x7ff80000

0800aa00 <__ieee754_log>:
 800aa00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa04:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800aa08:	4602      	mov	r2, r0
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	460d      	mov	r5, r1
 800aa0e:	b087      	sub	sp, #28
 800aa10:	da24      	bge.n	800aa5c <__ieee754_log+0x5c>
 800aa12:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800aa16:	4304      	orrs	r4, r0
 800aa18:	d108      	bne.n	800aa2c <__ieee754_log+0x2c>
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	2000      	movs	r0, #0
 800aa20:	49cb      	ldr	r1, [pc, #812]	@ (800ad50 <__ieee754_log+0x350>)
 800aa22:	f7f5 fe83 	bl	800072c <__aeabi_ddiv>
 800aa26:	b007      	add	sp, #28
 800aa28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa2c:	2900      	cmp	r1, #0
 800aa2e:	da04      	bge.n	800aa3a <__ieee754_log+0x3a>
 800aa30:	f7f5 fb9a 	bl	8000168 <__aeabi_dsub>
 800aa34:	2200      	movs	r2, #0
 800aa36:	2300      	movs	r3, #0
 800aa38:	e7f3      	b.n	800aa22 <__ieee754_log+0x22>
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	4bc5      	ldr	r3, [pc, #788]	@ (800ad54 <__ieee754_log+0x354>)
 800aa3e:	f7f5 fd4b 	bl	80004d8 <__aeabi_dmul>
 800aa42:	460b      	mov	r3, r1
 800aa44:	460d      	mov	r5, r1
 800aa46:	4602      	mov	r2, r0
 800aa48:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800aa4c:	48c2      	ldr	r0, [pc, #776]	@ (800ad58 <__ieee754_log+0x358>)
 800aa4e:	4285      	cmp	r5, r0
 800aa50:	dd06      	ble.n	800aa60 <__ieee754_log+0x60>
 800aa52:	4610      	mov	r0, r2
 800aa54:	4619      	mov	r1, r3
 800aa56:	f7f5 fb89 	bl	800016c <__adddf3>
 800aa5a:	e7e4      	b.n	800aa26 <__ieee754_log+0x26>
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	e7f5      	b.n	800aa4c <__ieee754_log+0x4c>
 800aa60:	152c      	asrs	r4, r5, #20
 800aa62:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800aa66:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800aa6a:	440c      	add	r4, r1
 800aa6c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800aa70:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800aa74:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800aa78:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800aa7c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800aa80:	ea41 0305 	orr.w	r3, r1, r5
 800aa84:	4610      	mov	r0, r2
 800aa86:	4619      	mov	r1, r3
 800aa88:	2200      	movs	r2, #0
 800aa8a:	4bb4      	ldr	r3, [pc, #720]	@ (800ad5c <__ieee754_log+0x35c>)
 800aa8c:	f7f5 fb6c 	bl	8000168 <__aeabi_dsub>
 800aa90:	1cab      	adds	r3, r5, #2
 800aa92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	4682      	mov	sl, r0
 800aa9a:	468b      	mov	fp, r1
 800aa9c:	f04f 0200 	mov.w	r2, #0
 800aaa0:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800aaa4:	dc53      	bgt.n	800ab4e <__ieee754_log+0x14e>
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	f7f5 ff7e 	bl	80009a8 <__aeabi_dcmpeq>
 800aaac:	b1d0      	cbz	r0, 800aae4 <__ieee754_log+0xe4>
 800aaae:	2c00      	cmp	r4, #0
 800aab0:	f000 8120 	beq.w	800acf4 <__ieee754_log+0x2f4>
 800aab4:	4620      	mov	r0, r4
 800aab6:	f7f5 fca5 	bl	8000404 <__aeabi_i2d>
 800aaba:	a391      	add	r3, pc, #580	@ (adr r3, 800ad00 <__ieee754_log+0x300>)
 800aabc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aac0:	4606      	mov	r6, r0
 800aac2:	460f      	mov	r7, r1
 800aac4:	f7f5 fd08 	bl	80004d8 <__aeabi_dmul>
 800aac8:	a38f      	add	r3, pc, #572	@ (adr r3, 800ad08 <__ieee754_log+0x308>)
 800aaca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aace:	4604      	mov	r4, r0
 800aad0:	460d      	mov	r5, r1
 800aad2:	4630      	mov	r0, r6
 800aad4:	4639      	mov	r1, r7
 800aad6:	f7f5 fcff 	bl	80004d8 <__aeabi_dmul>
 800aada:	4602      	mov	r2, r0
 800aadc:	460b      	mov	r3, r1
 800aade:	4620      	mov	r0, r4
 800aae0:	4629      	mov	r1, r5
 800aae2:	e7b8      	b.n	800aa56 <__ieee754_log+0x56>
 800aae4:	a38a      	add	r3, pc, #552	@ (adr r3, 800ad10 <__ieee754_log+0x310>)
 800aae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaea:	4650      	mov	r0, sl
 800aaec:	4659      	mov	r1, fp
 800aaee:	f7f5 fcf3 	bl	80004d8 <__aeabi_dmul>
 800aaf2:	4602      	mov	r2, r0
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	4999      	ldr	r1, [pc, #612]	@ (800ad60 <__ieee754_log+0x360>)
 800aafa:	f7f5 fb35 	bl	8000168 <__aeabi_dsub>
 800aafe:	4652      	mov	r2, sl
 800ab00:	4606      	mov	r6, r0
 800ab02:	460f      	mov	r7, r1
 800ab04:	465b      	mov	r3, fp
 800ab06:	4650      	mov	r0, sl
 800ab08:	4659      	mov	r1, fp
 800ab0a:	f7f5 fce5 	bl	80004d8 <__aeabi_dmul>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	460b      	mov	r3, r1
 800ab12:	4630      	mov	r0, r6
 800ab14:	4639      	mov	r1, r7
 800ab16:	f7f5 fcdf 	bl	80004d8 <__aeabi_dmul>
 800ab1a:	4606      	mov	r6, r0
 800ab1c:	460f      	mov	r7, r1
 800ab1e:	b914      	cbnz	r4, 800ab26 <__ieee754_log+0x126>
 800ab20:	4632      	mov	r2, r6
 800ab22:	463b      	mov	r3, r7
 800ab24:	e0a0      	b.n	800ac68 <__ieee754_log+0x268>
 800ab26:	4620      	mov	r0, r4
 800ab28:	f7f5 fc6c 	bl	8000404 <__aeabi_i2d>
 800ab2c:	a374      	add	r3, pc, #464	@ (adr r3, 800ad00 <__ieee754_log+0x300>)
 800ab2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab32:	4680      	mov	r8, r0
 800ab34:	4689      	mov	r9, r1
 800ab36:	f7f5 fccf 	bl	80004d8 <__aeabi_dmul>
 800ab3a:	a373      	add	r3, pc, #460	@ (adr r3, 800ad08 <__ieee754_log+0x308>)
 800ab3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab40:	4604      	mov	r4, r0
 800ab42:	460d      	mov	r5, r1
 800ab44:	4640      	mov	r0, r8
 800ab46:	4649      	mov	r1, r9
 800ab48:	f7f5 fcc6 	bl	80004d8 <__aeabi_dmul>
 800ab4c:	e0a5      	b.n	800ac9a <__ieee754_log+0x29a>
 800ab4e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ab52:	f7f5 fb0b 	bl	800016c <__adddf3>
 800ab56:	4602      	mov	r2, r0
 800ab58:	460b      	mov	r3, r1
 800ab5a:	4650      	mov	r0, sl
 800ab5c:	4659      	mov	r1, fp
 800ab5e:	f7f5 fde5 	bl	800072c <__aeabi_ddiv>
 800ab62:	e9cd 0100 	strd	r0, r1, [sp]
 800ab66:	4620      	mov	r0, r4
 800ab68:	f7f5 fc4c 	bl	8000404 <__aeabi_i2d>
 800ab6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab74:	4610      	mov	r0, r2
 800ab76:	4619      	mov	r1, r3
 800ab78:	f7f5 fcae 	bl	80004d8 <__aeabi_dmul>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	460b      	mov	r3, r1
 800ab80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab84:	f7f5 fca8 	bl	80004d8 <__aeabi_dmul>
 800ab88:	a363      	add	r3, pc, #396	@ (adr r3, 800ad18 <__ieee754_log+0x318>)
 800ab8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8e:	4680      	mov	r8, r0
 800ab90:	4689      	mov	r9, r1
 800ab92:	f7f5 fca1 	bl	80004d8 <__aeabi_dmul>
 800ab96:	a362      	add	r3, pc, #392	@ (adr r3, 800ad20 <__ieee754_log+0x320>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	f7f5 fae6 	bl	800016c <__adddf3>
 800aba0:	4642      	mov	r2, r8
 800aba2:	464b      	mov	r3, r9
 800aba4:	f7f5 fc98 	bl	80004d8 <__aeabi_dmul>
 800aba8:	a35f      	add	r3, pc, #380	@ (adr r3, 800ad28 <__ieee754_log+0x328>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	f7f5 fadd 	bl	800016c <__adddf3>
 800abb2:	4642      	mov	r2, r8
 800abb4:	464b      	mov	r3, r9
 800abb6:	f7f5 fc8f 	bl	80004d8 <__aeabi_dmul>
 800abba:	a35d      	add	r3, pc, #372	@ (adr r3, 800ad30 <__ieee754_log+0x330>)
 800abbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc0:	f7f5 fad4 	bl	800016c <__adddf3>
 800abc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abc8:	f7f5 fc86 	bl	80004d8 <__aeabi_dmul>
 800abcc:	a35a      	add	r3, pc, #360	@ (adr r3, 800ad38 <__ieee754_log+0x338>)
 800abce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abd6:	4640      	mov	r0, r8
 800abd8:	4649      	mov	r1, r9
 800abda:	f7f5 fc7d 	bl	80004d8 <__aeabi_dmul>
 800abde:	a358      	add	r3, pc, #352	@ (adr r3, 800ad40 <__ieee754_log+0x340>)
 800abe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe4:	f7f5 fac2 	bl	800016c <__adddf3>
 800abe8:	4642      	mov	r2, r8
 800abea:	464b      	mov	r3, r9
 800abec:	f7f5 fc74 	bl	80004d8 <__aeabi_dmul>
 800abf0:	a355      	add	r3, pc, #340	@ (adr r3, 800ad48 <__ieee754_log+0x348>)
 800abf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf6:	f7f5 fab9 	bl	800016c <__adddf3>
 800abfa:	4642      	mov	r2, r8
 800abfc:	464b      	mov	r3, r9
 800abfe:	f7f5 fc6b 	bl	80004d8 <__aeabi_dmul>
 800ac02:	4602      	mov	r2, r0
 800ac04:	460b      	mov	r3, r1
 800ac06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac0a:	f7f5 faaf 	bl	800016c <__adddf3>
 800ac0e:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800ac12:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800ac16:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800ac1a:	3551      	adds	r5, #81	@ 0x51
 800ac1c:	4335      	orrs	r5, r6
 800ac1e:	2d00      	cmp	r5, #0
 800ac20:	4680      	mov	r8, r0
 800ac22:	4689      	mov	r9, r1
 800ac24:	dd48      	ble.n	800acb8 <__ieee754_log+0x2b8>
 800ac26:	2200      	movs	r2, #0
 800ac28:	4b4d      	ldr	r3, [pc, #308]	@ (800ad60 <__ieee754_log+0x360>)
 800ac2a:	4650      	mov	r0, sl
 800ac2c:	4659      	mov	r1, fp
 800ac2e:	f7f5 fc53 	bl	80004d8 <__aeabi_dmul>
 800ac32:	4652      	mov	r2, sl
 800ac34:	465b      	mov	r3, fp
 800ac36:	f7f5 fc4f 	bl	80004d8 <__aeabi_dmul>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	4606      	mov	r6, r0
 800ac40:	460f      	mov	r7, r1
 800ac42:	4640      	mov	r0, r8
 800ac44:	4649      	mov	r1, r9
 800ac46:	f7f5 fa91 	bl	800016c <__adddf3>
 800ac4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac4e:	f7f5 fc43 	bl	80004d8 <__aeabi_dmul>
 800ac52:	4680      	mov	r8, r0
 800ac54:	4689      	mov	r9, r1
 800ac56:	b964      	cbnz	r4, 800ac72 <__ieee754_log+0x272>
 800ac58:	4602      	mov	r2, r0
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	4639      	mov	r1, r7
 800ac60:	f7f5 fa82 	bl	8000168 <__aeabi_dsub>
 800ac64:	4602      	mov	r2, r0
 800ac66:	460b      	mov	r3, r1
 800ac68:	4650      	mov	r0, sl
 800ac6a:	4659      	mov	r1, fp
 800ac6c:	f7f5 fa7c 	bl	8000168 <__aeabi_dsub>
 800ac70:	e6d9      	b.n	800aa26 <__ieee754_log+0x26>
 800ac72:	a323      	add	r3, pc, #140	@ (adr r3, 800ad00 <__ieee754_log+0x300>)
 800ac74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac7c:	f7f5 fc2c 	bl	80004d8 <__aeabi_dmul>
 800ac80:	a321      	add	r3, pc, #132	@ (adr r3, 800ad08 <__ieee754_log+0x308>)
 800ac82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac86:	4604      	mov	r4, r0
 800ac88:	460d      	mov	r5, r1
 800ac8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac8e:	f7f5 fc23 	bl	80004d8 <__aeabi_dmul>
 800ac92:	4642      	mov	r2, r8
 800ac94:	464b      	mov	r3, r9
 800ac96:	f7f5 fa69 	bl	800016c <__adddf3>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	460b      	mov	r3, r1
 800ac9e:	4630      	mov	r0, r6
 800aca0:	4639      	mov	r1, r7
 800aca2:	f7f5 fa61 	bl	8000168 <__aeabi_dsub>
 800aca6:	4652      	mov	r2, sl
 800aca8:	465b      	mov	r3, fp
 800acaa:	f7f5 fa5d 	bl	8000168 <__aeabi_dsub>
 800acae:	4602      	mov	r2, r0
 800acb0:	460b      	mov	r3, r1
 800acb2:	4620      	mov	r0, r4
 800acb4:	4629      	mov	r1, r5
 800acb6:	e7d9      	b.n	800ac6c <__ieee754_log+0x26c>
 800acb8:	4602      	mov	r2, r0
 800acba:	460b      	mov	r3, r1
 800acbc:	4650      	mov	r0, sl
 800acbe:	4659      	mov	r1, fp
 800acc0:	f7f5 fa52 	bl	8000168 <__aeabi_dsub>
 800acc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acc8:	f7f5 fc06 	bl	80004d8 <__aeabi_dmul>
 800accc:	4606      	mov	r6, r0
 800acce:	460f      	mov	r7, r1
 800acd0:	2c00      	cmp	r4, #0
 800acd2:	f43f af25 	beq.w	800ab20 <__ieee754_log+0x120>
 800acd6:	a30a      	add	r3, pc, #40	@ (adr r3, 800ad00 <__ieee754_log+0x300>)
 800acd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ace0:	f7f5 fbfa 	bl	80004d8 <__aeabi_dmul>
 800ace4:	a308      	add	r3, pc, #32	@ (adr r3, 800ad08 <__ieee754_log+0x308>)
 800ace6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acea:	4604      	mov	r4, r0
 800acec:	460d      	mov	r5, r1
 800acee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acf2:	e729      	b.n	800ab48 <__ieee754_log+0x148>
 800acf4:	2000      	movs	r0, #0
 800acf6:	2100      	movs	r1, #0
 800acf8:	e695      	b.n	800aa26 <__ieee754_log+0x26>
 800acfa:	bf00      	nop
 800acfc:	f3af 8000 	nop.w
 800ad00:	fee00000 	.word	0xfee00000
 800ad04:	3fe62e42 	.word	0x3fe62e42
 800ad08:	35793c76 	.word	0x35793c76
 800ad0c:	3dea39ef 	.word	0x3dea39ef
 800ad10:	55555555 	.word	0x55555555
 800ad14:	3fd55555 	.word	0x3fd55555
 800ad18:	df3e5244 	.word	0xdf3e5244
 800ad1c:	3fc2f112 	.word	0x3fc2f112
 800ad20:	96cb03de 	.word	0x96cb03de
 800ad24:	3fc74664 	.word	0x3fc74664
 800ad28:	94229359 	.word	0x94229359
 800ad2c:	3fd24924 	.word	0x3fd24924
 800ad30:	55555593 	.word	0x55555593
 800ad34:	3fe55555 	.word	0x3fe55555
 800ad38:	d078c69f 	.word	0xd078c69f
 800ad3c:	3fc39a09 	.word	0x3fc39a09
 800ad40:	1d8e78af 	.word	0x1d8e78af
 800ad44:	3fcc71c5 	.word	0x3fcc71c5
 800ad48:	9997fa04 	.word	0x9997fa04
 800ad4c:	3fd99999 	.word	0x3fd99999
 800ad50:	c3500000 	.word	0xc3500000
 800ad54:	43500000 	.word	0x43500000
 800ad58:	7fefffff 	.word	0x7fefffff
 800ad5c:	3ff00000 	.word	0x3ff00000
 800ad60:	3fe00000 	.word	0x3fe00000

0800ad64 <_init>:
 800ad64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad66:	bf00      	nop
 800ad68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad6a:	bc08      	pop	{r3}
 800ad6c:	469e      	mov	lr, r3
 800ad6e:	4770      	bx	lr

0800ad70 <_fini>:
 800ad70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad72:	bf00      	nop
 800ad74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad76:	bc08      	pop	{r3}
 800ad78:	469e      	mov	lr, r3
 800ad7a:	4770      	bx	lr
