{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3743, "design__instance__area": 24970.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00418173847720027, "power__switching__total": 0.005023992154747248, "power__leakage__total": 2.8718039501995918e-08, "power__total": 0.00920575950294733, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.27458094908306124, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2748165384155496, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3030833447778827, "timing__setup__ws__corner:nom_tt_025C_1v80": 15.97967314811186, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.311289, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.979673, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.28767242180393704, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2891571230967585, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8733987114085078, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.513573753616413, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.873399, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.513574, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26809114020907054, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2683311981893594, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10604389888576904, "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.916369561725016, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.10739, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.91637, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 22, "design__max_fanout_violation__count": 17, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2666715534984849, "clock__skew__worst_setup": 0.26684585851828074, "timing__hold__ws": 0.09899320532387483, "timing__setup__ws": 5.2751955408113, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.106174, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.275196, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 240.69 251.41", "design__core__bbox": "5.52 10.88 235.06 239.36", "design__io": 262, "design__die__area": 60511.9, "design__core__area": 52445.3, "design__instance__count__stdcell": 3743, "design__instance__area__stdcell": 24970.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.476119, "design__instance__utilization__stdcell": 0.476119, "design__instance__count__class:buffer": 190, "design__instance__count__class:inverter": 233, "design__instance__count__class:sequential_cell": 179, "design__instance__count__class:multi_input_combinational_cell": 1784, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4007, "design__instance__count__class:tap_cell": 731, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 20476397, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 67283.4, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 593, "design__instance__count__class:clock_buffer": 21, "design__instance__count__class:clock_inverter": 11, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 147, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 1, "design__instance__count__class:antenna_cell": 1, "route__net": 3191, "route__net__special": 2, "route__drc_errors__iter:1": 991, "route__wirelength__iter:1": 71888, "route__drc_errors__iter:2": 420, "route__wirelength__iter:2": 71493, "route__drc_errors__iter:3": 442, "route__wirelength__iter:3": 71190, "route__drc_errors__iter:4": 23, "route__wirelength__iter:4": 71172, "route__drc_errors__iter:5": 3, "route__wirelength__iter:5": 71168, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 71169, "route__drc_errors": 0, "route__wirelength": 71169, "route__vias": 18097, "route__vias__singlecut": 18097, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 637.95, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27256722650404414, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2727385339215887, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3069561913753654, "timing__setup__ws__corner:min_tt_025C_1v80": 16.103126399227996, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.310078, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.103127, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2842410554046824, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28583844433769034, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8717022905789025, "timing__setup__ws__corner:min_ss_100C_1v60": 5.72417329738135, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.871702, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.724173, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2666715534984849, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26684585851828074, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1061743500948519, "timing__setup__ws__corner:min_ff_n40C_1v95": 19.99653477179754, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106174, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.996534, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2765759644035843, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27692873777963606, "timing__hold__ws__corner:max_tt_025C_1v80": 0.29591091525789537, "timing__setup__ws__corner:max_tt_025C_1v80": 15.846986393883382, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.312153, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.846987, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 22, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29117861723716776, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.29186218157276195, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8764602625078007, "timing__setup__ws__corner:max_ss_100C_1v60": 5.2751955408113, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.87646, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.275196, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.269631824499492, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26999109268042154, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.09899320532387483, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.829413339263404, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.108808, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.829412, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79901, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000988141, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00109218, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000314551, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00109218, "design_powergrid__voltage__worst": 0.00109218, "design_powergrid__voltage__worst__net:VPWR": 1.79901, "design_powergrid__drop__worst": 0.00109218, "design_powergrid__drop__worst__net:VPWR": 0.000988141, "design_powergrid__voltage__worst__net:VGND": 0.00109218, "design_powergrid__drop__worst__net:VGND": 0.00109218, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000317, "ir__drop__worst": 0.000988, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}