@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "0" on instance recv_edge.
@N: FX493 |Applying initial value "1" on instance RDY.
@N: FX493 |Applying initial value "000000000" on instance shift_reg[8:0].
@N: FX493 |Applying initial value "00000000" on instance cnt[7:0].
@N: FX493 |Applying initial value "00000000" on instance send_cnt[7:0].
@N: FX493 |Applying initial value "1111111111" on instance send_reg[9:0].
@N: FX493 |Applying initial value "1" on instance sel.
@N: FX493 |Applying initial value "0" on instance send.
@N: FX493 |Applying initial value "000" on instance cnt[2:0].
@N: FX493 |Applying initial value "1" on instance rB.
@N: FX493 |Applying initial value "1" on instance rG.
@N: FX493 |Applying initial value "1" on instance rR.
@N: FX493 |Applying initial value "1111110" on instance CH_blue[6:0].
@N: FX493 |Applying initial value "0111110" on instance CH_green[6:0].
@N: FX493 |Applying initial value "0011110" on instance CH_red[6:0].
@N: FX493 |Applying initial value "00000000" on instance PWM_CNT[7:0].
@N: FX493 |Applying initial value "00" on instance mxColor[1:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance cnt_delay[23:0].
@N: MT611 :|Automatically generated clock test|cnt_derived_clock[2] is not used and is being removed
@N: MT611 :|Automatically generated clock serial_rx|recv_edge_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock serial_rx|recv_edge_derived_clock_inv_proxy is not used and is being removed
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file C:\Projects\hdl\chine-fpga\test\impl\synthesize\rev_2\test.sap.
