============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:10:15 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)              launch                                          0 R 
U_crtl
  estado_atual_reg[1]/CP                                          0             0 R 
  estado_atual_reg[1]/Q         HS65_LS_DFPRQX9        5  19.5   80  +162     162 F 
  g201/A                                                               +0     162   
  g201/Z                        HS65_LS_AND2X35        1  22.9   24   +80     242 F 
  g200/A                                                               +0     242   
  g200/Z                        HS65_LS_BFX213        22 251.5   33   +61     303 F 
U_crtl/inp_source 
g2307/A                                                                +0     303   
g2307/Z                         HS65_LS_IVX62         19 102.6   55   +49     352 R 
g2306/A                                                                +0     353   
g2306/Z                         HS65_LS_IVX106        10  73.4   27   +39     391 F 
g2303/A                                                                +0     391   
g2303/Z                         HS65_LS_BFX106        19 111.5   30   +62     453 F 
g2087/B                                                                +0     453   
g2087/Z                         HS65_LS_OAI22X11       5  17.1   94   +68     521 R 
U_inter/linha[11][4] 
  addinc_PUs[5].U_F2_U_1_U_S0_add_18_16/A[6] 
    g477/A                                                             +0     521   
    g477/Z                      HS65_LS_NOR2AX13       3  13.7   64  +115     637 R 
    g459/B                                                             +0     637   
    g459/Z                      HS65_LS_OR2X9          2  13.4   54   +91     728 R 
    g445/A                                                             +0     728   
    g445/Z                      HS65_LS_OAI12X12       2  10.5   45   +55     783 F 
    g443/B                                                             +0     783   
    g443/Z                      HS65_LS_XOR2X18        5  21.0   42  +100     882 F 
  addinc_PUs[5].U_F2_U_1_U_S0_add_18_16/Z[6] 
  g705/A                                                               +0     882   
  g705/Z                        HS65_LS_IVX9           2   6.7   36   +39     922 R 
  addinc_PUs[5].U_F2_U_1_U_S1_add_18_16/B[6] 
    g260/B0                                                            +0     922   
    g260/S0                     HS65_LS_HA1X4          1   6.3   51  +149    1070 F 
    g253/A                                                             +0    1070   
    g253/Z                      HS65_LSS_XOR2X6        2   7.1   76  +102    1172 R 
  addinc_PUs[5].U_F2_U_1_U_S1_add_18_16/Z[6] 
  csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi/in_0[6] 
    g514/A0                                                            +0    1172   
    g514/S0                     HS65_LS_HA1X4          1   6.6   53  +173    1345 F 
    g507/A0                                                            +0    1345   
    g507/S0                     HS65_LS_FA1X4          1   6.5   61  +203    1549 F 
    g289/CI                                                            +0    1549   
    g289/CO                     HS65_LS_FA1X9          1   7.8   44  +128    1676 F 
    g288/A0                                                            +0    1676   
    g288/CO                     HS65_LS_FA1X9          1   7.8   44  +125    1801 F 
    g287/A0                                                            +0    1801   
    g287/CO                     HS65_LS_FA1X9          1   7.8   44  +125    1926 F 
    g286/A0                                                            +0    1926   
    g286/CO                     HS65_LS_FA1X9          1   6.6   41  +121    2048 F 
    g285/A0                                                            +0    2048   
    g285/CO                     HS65_LS_FA1X4          1   6.6   64  +156    2204 F 
    g284/A0                                                            +0    2204   
    g284/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2371 F 
    g283/A0                                                            +0    2372   
    g283/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2539 F 
    g282/A0                                                            +0    2539   
    g282/CO                     HS65_LS_FA1X4          1   6.6   64  +167    2706 F 
    g281/A0                                                            +0    2706   
    g281/CO                     HS65_LS_FA1X4          1   7.0   65  +169    2875 F 
    g280/A                                                             +0    2875   
    g280/Z                      HS65_LS_XOR3X9         1   3.9   35  +162    3037 F 
  csa_tree_PUs_6__U_F2_U_S21_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[20][9] 
clipping[20].U_clip_gte_446_34/A[9] 
  g114/D                                                               +0    3037   
  g114/Z                        HS65_LS_AO311X9        8  24.1   84  +172    3209 F 
clipping[20].U_clip_gte_446_34/Z 
g952/A                                                                 +0    3209   
g952/Z                          HS65_LS_OR2X9          1   3.8   26   +99    3308 F 
reg_out_clip_reg[20][7]/D  <<<  HS65_LS_DFPRQX4                        +0    3308   
reg_out_clip_reg[20][7]/CP      setup                             0  +107    3415 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                      3636 R 
                                adjustments                          -100    3536   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     121ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : reg_out_clip_reg[20][7]/D
