INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:01:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 fork15/control/generateBlocks[7].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer26/dataReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.340ns (19.476%)  route 5.540ns (80.524%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1747, unset)         0.508     0.508    fork15/control/generateBlocks[7].regblock/clk
    SLICE_X20Y79         FDSE                                         r  fork15/control/generateBlocks[7].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y79         FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork15/control/generateBlocks[7].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.412     1.174    buffer36/control/transmitValue
    SLICE_X21Y78         LUT6 (Prop_lut6_I1_O)        0.043     1.217 r  buffer36/control/n_ready_INST_0_i_4/O
                         net (fo=3, routed)           0.166     1.383    control_merge0/tehb/control/index_tehb
    SLICE_X21Y77         LUT3 (Prop_lut3_I2_O)        0.043     1.426 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, routed)          0.341     1.768    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X22Y76         LUT6 (Prop_lut6_I0_O)        0.043     1.811 r  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=71, routed)          0.469     2.280    control_merge0/tehb/control/outs_reg[0]
    SLICE_X23Y78         LUT6 (Prop_lut6_I2_O)        0.043     2.323 r  control_merge0/tehb/control/outs[11]_i_3/O
                         net (fo=5, routed)           0.544     2.867    cmpi0/buffer11_outs[10]
    SLICE_X24Y78         LUT4 (Prop_lut4_I0_O)        0.043     2.910 r  cmpi0/fullReg_i_33/O
                         net (fo=1, routed)           0.000     2.910    cmpi0/fullReg_i_33_n_0
    SLICE_X24Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.167 r  cmpi0/fullReg_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.167    cmpi0/fullReg_reg_i_16_n_0
    SLICE_X24Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.216 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.216    cmpi0/fullReg_reg_i_6_n_0
    SLICE_X24Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.265 r  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=44, routed)          0.329     3.594    init0/control/result[0]
    SLICE_X25Y81         LUT5 (Prop_lut5_I2_O)        0.043     3.637 r  init0/control/transmitValue_i_4__18/O
                         net (fo=3, routed)           0.168     3.805    buffer38/outputValid_reg_5
    SLICE_X24Y82         LUT6 (Prop_lut6_I4_O)        0.043     3.848 r  buffer38/fullReg_i_2__19/O
                         net (fo=5, routed)           0.172     4.020    buffer21/fullReg_reg_3
    SLICE_X25Y81         LUT6 (Prop_lut6_I2_O)        0.043     4.063 f  buffer21/outputValid_i_4/O
                         net (fo=9, routed)           0.226     4.289    buffer62/fifo/transmitValue_reg_6
    SLICE_X25Y82         LUT6 (Prop_lut6_I4_O)        0.043     4.332 f  buffer62/fifo/Head[0]_i_2__0/O
                         net (fo=7, routed)           0.437     4.769    fork29/control/generateBlocks[0].regblock/buffer99_outs_ready
    SLICE_X22Y83         LUT6 (Prop_lut6_I1_O)        0.043     4.812 r  fork29/control/generateBlocks[0].regblock/transmitValue_i_3__9/O
                         net (fo=4, routed)           0.227     5.039    fork28/control/generateBlocks[2].regblock/anyBlockStop_4
    SLICE_X23Y85         LUT6 (Prop_lut6_I1_O)        0.043     5.082 f  fork28/control/generateBlocks[2].regblock/fullReg_i_2__15/O
                         net (fo=3, routed)           0.225     5.307    buffer18/control/transmitValue_reg
    SLICE_X22Y85         LUT3 (Prop_lut3_I2_O)        0.043     5.350 f  buffer18/control/transmitValue_i_2__52/O
                         net (fo=5, routed)           0.512     5.863    fork15/control/generateBlocks[4].regblock/transmitValue_reg_2
    SLICE_X31Y80         LUT3 (Prop_lut3_I2_O)        0.043     5.906 r  fork15/control/generateBlocks[4].regblock/fullReg_i_19/O
                         net (fo=1, routed)           0.342     6.247    fork15/control/generateBlocks[4].regblock/fullReg_i_19_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.043     6.290 r  fork15/control/generateBlocks[4].regblock/fullReg_i_14/O
                         net (fo=1, routed)           0.138     6.428    fork15/control/generateBlocks[4].regblock/fullReg_i_14_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I0_O)        0.043     6.471 r  fork15/control/generateBlocks[4].regblock/fullReg_i_9__0/O
                         net (fo=2, routed)           0.351     6.822    fork15/control/generateBlocks[0].regblock/transmitValue_reg_6
    SLICE_X38Y80         LUT6 (Prop_lut6_I4_O)        0.043     6.865 f  fork15/control/generateBlocks[0].regblock/fullReg_i_3__18/O
                         net (fo=10, routed)          0.181     7.046    control_merge2/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]
    SLICE_X39Y81         LUT6 (Prop_lut6_I3_O)        0.043     7.089 r  control_merge2/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.299     7.388    buffer26/E[0]
    SLICE_X37Y80         FDRE                                         r  buffer26/dataReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1747, unset)         0.483     8.183    buffer26/clk
    SLICE_X37Y80         FDRE                                         r  buffer26/dataReg_reg[16]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X37Y80         FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer26/dataReg_reg[16]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  0.565    




