/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.6
Hash     : ae09465
Date     : Jun 13 2024
Type     : Engineering
Log Time   : Thu Jun 13 10:34:57 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `filt_ppi.ys' --

1. Executing Verilog with UHDM frontend.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \TDP_RAM36K from the design.
Warning: Removing unelaborated module: \TDP_RAM18KX2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_M from the design.
Warning: Removing unelaborated module: \PLL from the design.
Warning: Removing unelaborated module: \O_DELAY from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \O_BUF_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \ff from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \CARRY from the design.
Warning: Removing unelaborated module: \FCLK_BUF from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \mul_add from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \DSP19X2 from the design.
Warning: Removing unelaborated module: \FIFO18KX2 from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \BOOT_CLOCK from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \commutator from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \O_SERDES_CLK from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \I_DELAY from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \SOC_FPGA_TEMPERATURE from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Generating RTLIL representation for module `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator'.
Generating RTLIL representation for module `$paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add'.
Generating RTLIL representation for module `\filt_ppi'.
Generating RTLIL representation for module `$paramod\ff\gp_data_width=32'00000000000000000000000000011010'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator
Used module:         $paramod\ff\gp_data_width=32'00000000000000000000000000011010
Used module:     $paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add

2.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator
Used module:         $paramod\ff\gp_data_width=32'00000000000000000000000000011010
Used module:     $paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add
Removed 0 unused modules.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator
Used module:         $paramod\ff\gp_data_width=32'00000000000000000000000000011010
Used module:     $paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add

3.17.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Used module:     $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator
Used module:         $paramod\ff\gp_data_width=32'00000000000000000000000000011010
Used module:     $paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add
Removed 0 unused modules.

3.18. Executing PROC pass (convert processes to netlists).

3.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:19$152 in module $paramod\ff\gp_data_width=32'00000000000000000000000000011010.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11 in module $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.
Removed a total of 0 dead cases.

3.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.18.4. Executing PROC_INIT pass (extract init attributes).

3.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_an in `$paramod\ff\gp_data_width=32'00000000000000000000000000011010.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:19$152'.
Found async reset \i_rst_an in `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.

3.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

3.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ff\gp_data_width=32'00000000000000000000000000011010.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:19$152'.
     1/1: $0\r_data[25:0]
Creating decoders for process `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.
     1/4: $0\r_ring_cnt[29:0] [29:1]
     2/4: $0\r_ring_cnt[29:0] [0]
     3/4: $0\r_idx[5:0]
     4/4: $0\r_done[0:0]

3.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ff\gp_data_width=32'00000000000000000000000000011010.\r_data' using process `$paramod\ff\gp_data_width=32'00000000000000000000000000011010.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:19$152'.
  created $adff cell `$procdff$173' with positive edge clock and negative level reset.
Creating register for signal `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.\r_ring_cnt' using process `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.
  created $adff cell `$procdff$174' with negative edge clock and negative level reset.
Creating register for signal `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.\r_idx' using process `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.
  created $adff cell `$procdff$175' with negative edge clock and negative level reset.
Creating register for signal `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.\r_done' using process `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.
  created $adff cell `$procdff$176' with negative edge clock and negative level reset.

3.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ff\gp_data_width=32'00000000000000000000000000011010.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:19$152'.
Removing empty process `$paramod\ff\gp_data_width=32'00000000000000000000000000011010.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:19$152'.
Found and cleaned up 3 empty switches in `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.
Removing empty process `$paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:91$11'.
Cleaned up 4 empty switches.

3.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\ff\gp_data_width=32'00000000000000000000000000011010.
Optimizing module filt_ppi.
Optimizing module $paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add.
Optimizing module $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.
<suppressed ~1 debug messages>

3.19. Executing SPLITNETS pass (splitting up multi-bit signals).

3.20. Executing DEMUXMAP pass.

3.21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$314f0739963d25bd73c51e96b75f513c46df1f20\commutator.
Deleting now unused module $paramod$ea8098548f8440dc7463028d03ba2dabf617ff70\mul_add.
Deleting now unused module $paramod\ff\gp_data_width=32'00000000000000000000000000011010.
<suppressed ~62 debug messages>

3.22. Executing DEMUXMAP pass.

3.23. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

3.24. Executing DEMINOUT pass (demote inout ports to input or output).

3.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~1 debug messages>

3.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 61 unused cells and 277 unused wires.
<suppressed ~63 debug messages>

3.27. Executing CHECK pass (checking for obvious problems).
Checking module filt_ppi...
Found and reported 0 problems.

3.28. Printing statistics.

=== filt_ppi ===

   Number of wires:                518
   Number of wire bits:          14618
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                278
     $add                           33
     $adff                          63
     $logic_not                      1
     $lt                             2
     $memrd_v2                      53
     $mul                           54
     $mux                           69
     $shiftx                         1
     $sub                            2

3.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

3.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

3.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.34. Executing OPT_SHARE pass.

3.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=63, #solve=0, #remove=0, time=0.02 sec.]

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.38. Executing FSM pass (extract and optimize FSM).

3.38.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[53].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[54].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[55].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[56].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[57].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[58].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking filt_ppi.ppi_mul_add.g_tf_ppi.g_tf_reg[59].g_ccw.TF_ff.r_data as FSM state register:
    Users of register don't seem to benefit from recoding.

3.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$16 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$18 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$20 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$22 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$24 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$26 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$28 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$30 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$32 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$34 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$36 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$38 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$40 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$42 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$44 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$46 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$48 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$50 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$52 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$54 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$56 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$58 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$60 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$62 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$64 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$66 (ppi_mul_add.c_coeff).
Removed top 27 address bits (of 32) from memory init port filt_ppi.$flatten\ppi_mul_add.$memrd$\c_coeff$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$68 (ppi_mul_add.c_coeff).
Removed top 6 bits (of 32) from mux cell filt_ppi.$flatten\ppi_commutator.$ternary$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$9 ($mux).
Removed top 27 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$6 ($sub).
Removed top 31 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$4 ($sub).
Removed top 27 bits (of 31) from port B of cell filt_ppi.$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3 ($mul).
Removed top 27 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$1 ($lt).
Removed top 27 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:111$14 ($lt).
Removed top 31 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$5 ($add).
Removed top 31 bits (of 32) from port B of cell filt_ppi.$flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$2 ($add).
Removed top 25 bits (of 32) from port Y of cell filt_ppi.$flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$2 ($add).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19 ($mul).
Removed top 16 bits (of 24) from port A of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17 ($mul).
Removed top 8 bits (of 24) from port B of cell filt_ppi.$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17 ($mul).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$151 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$150 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$149 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$148 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$147 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$146 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$145 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$144 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$143 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$142 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$141 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$140 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$139 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$138 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$137 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$136 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$135 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$134 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$133 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$132 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$131 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$130 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$129 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$128 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$127 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$126 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$125 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$124 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$123 ($add).
Removed top 2 bits (of 26) from port A of cell filt_ppi.$flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$122 ($add).
Removed top 25 bits (of 32) from wire filt_ppi.$flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$2_Y.
Removed top 6 bits (of 32) from wire filt_ppi.$flatten\ppi_commutator.$extend$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$8_Y.

3.40. Executing PEEPOPT pass (run peephole optimizers).

3.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

3.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.47. Executing OPT_SHARE pass.

3.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[59].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[59].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[58].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[58].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[57].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[57].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[56].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[56].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[55].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[55].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[54].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[54].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[53].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = 26'00000000000000000000000000, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[53].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_mul_add.\g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.$procdff$173 ($adff) from module filt_ppi (D = { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22:0] }, Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.\g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.$procdff$173 ($adff) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppi_commutator.$procdff$176 ($adff) from module filt_ppi (D = \ppi_commutator.w_done, Q = \ppi_commutator.r_done).
Adding EN signal on $flatten\ppi_commutator.$procdff$175 ($adff) from module filt_ppi (D = $flatten\ppi_commutator.$procmux$167_Y, Q = \ppi_commutator.r_idx).
Adding EN signal on $flatten\ppi_commutator.$procdff$174 ($adff) from module filt_ppi (D = $flatten\ppi_commutator.$procmux$162_Y, Q = \ppi_commutator.r_ring_cnt [0]).
Adding EN signal on $flatten\ppi_commutator.$procdff$174 ($adff) from module filt_ppi (D = \ppi_commutator.r_ring_cnt [28:0], Q = \ppi_commutator.r_ring_cnt [29:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$185 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$184 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$183 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$182 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$181 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$180 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 0 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 1 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 2 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 3 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 4 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 5 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 6 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 7 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 8 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 9 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 10 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 11 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 12 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 13 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 14 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 15 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 16 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 17 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 18 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 19 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 20 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 21 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 22 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 23 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 24 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
Setting constant 0-bit at position 25 on $auto$ff.cc:298:slice$179 ($adffe) from module filt_ppi.
[#visit=64, #solve=0, #remove=182, time=0.01 sec.]

3.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 65 unused cells and 64 unused wires.
<suppressed ~66 debug messages>

3.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~7 debug messages>

3.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

3.54. Executing OPT_SHARE pass.

3.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

3.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
<suppressed ~4 debug messages>

3.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.58. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.59. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.61. Executing OPT_SHARE pass.

3.62. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

3.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 3

3.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.70. Executing OPT_SHARE pass.

3.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.76. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.77. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.78. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.79. Executing OPT_SHARE pass.

3.80. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.01 sec.]

3.81. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=1415, #remove=0, time=1.59 sec.]

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.84. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 bits (of 32) from port A of cell filt_ppi.$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3 ($mul).
Removed top 20 bits (of 31) from port Y of cell filt_ppi.$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3 ($mul).
Removed top 25 bits (of 32) from wire filt_ppi.$auto$wreduce.cc:461:run$177.
Removed top 6 bits (of 32) from wire filt_ppi.$auto$wreduce.cc:461:run$178.
Removed top 20 bits (of 32) from wire filt_ppi.$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3_Y.

3.85. Executing PEEPOPT pass (run peephole optimizers).

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.87. Executing DEMUXMAP pass.

3.88. Executing SPLITNETS pass (splitting up multi-bit signals).

3.89. Printing statistics.

=== filt_ppi ===

   Number of wires:                429
   Number of wire bits:          12515
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                150
     $add                           26
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $memrd_v2                      27
     $mul                           28
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2

3.90. Executing RS_DSP_MULTADD pass.

3.91. Executing WREDUCE pass (reducing word size of cells).

3.92. Executing RS_DSP_MACC pass.

3.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.94. Executing TECHMAP pass (map to technology primitives).

3.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~173 debug messages>

3.95. Printing statistics.

=== filt_ppi ===

   Number of wires:                516
   Number of wire bits:          14876
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                150
     $__RS_MUL10X9                   1
     $__soft_mul                    27
     $add                           26
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $memrd_v2                      27
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2

3.96. Executing TECHMAP pass (map to technology primitives).

3.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~84 debug messages>

3.97. Printing statistics.

=== filt_ppi ===

   Number of wires:                597
   Number of wire bits:          16172
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                150
     $__RS_MUL10X9                   1
     $__soft_mul                    27
     $add                           26
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $memrd_v2                      27
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2

3.98. Executing TECHMAP pass (map to technology primitives).

3.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~84 debug messages>

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~411 debug messages>

3.100. Executing TECHMAP pass (map to technology primitives).

3.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

3.101. Executing RS_DSP_SIMD pass.
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)

3.102. Executing TECHMAP pass (map to technology primitives).

3.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

3.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

3.103. Executing TECHMAP pass (map to technology primitives).

3.103.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

3.103.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~61 debug messages>

3.104. Executing rs_pack_dsp_regs pass.
<suppressed ~58 debug messages>

3.105. Executing RS_DSP_IO_REGS pass.

3.106. Executing TECHMAP pass (map to technology primitives).

3.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

3.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

3.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~55 debug messages>

3.108. Printing statistics.

=== filt_ppi ===

   Number of wires:               2396
   Number of wire bits:         118861
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                178
     $add                           53
     $adffe                         57
     $logic_not                      1
     $lt                             2
     $memrd_v2                      27
     $mux                            4
     $not                            1
     $reduce_and                     1
     $shiftx                         1
     $sub                            2
     DSP19X2                        29

3.109. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module filt_ppi:
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361 ($add).
  creating $macc model for $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:112$15 ($add).
  creating $macc model for $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$2 ($add).
  creating $macc model for $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$5 ($add).
  creating $macc model for $flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$4 ($sub).
  creating $macc model for $flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$6 ($sub).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$122 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$123 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$124 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$125 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$126 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$127 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$128 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$129 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$130 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$131 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$132 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$133 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$134 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$135 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$136 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$137 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$138 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$139 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$140 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$141 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$142 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$143 ($add).
  creating $macc model for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$144 ($add).
  merging $macc model for $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$5 into $flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$6.
  merging $macc model for $flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$4 into $flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$6.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$142.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$141.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$140.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$139.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$138.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$137.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$136.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$135.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$134.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$133.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$132.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$131.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$130.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$129.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$128.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$127.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$126.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$125.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$124.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$123.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$122.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$144.
  creating $alu model for $macc $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$143.
  creating $alu model for $macc $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$2.
  creating $alu model for $macc $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:112$15.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $alu model for $macc $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361.
  creating $macc cell for $flatten\ppi_commutator.$sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$6: $auto$alumacc.cc:365:replace_macc$532
  creating $alu model for $flatten\ppi_commutator.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:111$14 ($lt): new $alu
  creating $alu model for $flatten\ppi_commutator.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$1 ($lt): new $alu
  creating $alu cell for $flatten\ppi_commutator.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$1: $auto$alumacc.cc:485:replace_alu$535
  creating $alu cell for $flatten\ppi_commutator.$lt$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:111$14: $auto$alumacc.cc:485:replace_alu$546
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$557
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$560
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$563
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$566
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$569
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$572
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$575
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$578
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$581
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$584
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$587
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$590
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$593
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$596
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$599
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$602
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$605
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$608
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$611
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$614
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$617
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$620
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$623
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$626
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$629
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$632
  creating $alu cell for $techmap$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$361: $auto$alumacc.cc:485:replace_alu$635
  creating $alu cell for $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:112$15: $auto$alumacc.cc:485:replace_alu$638
  creating $alu cell for $flatten\ppi_commutator.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$2: $auto$alumacc.cc:485:replace_alu$641
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$143: $auto$alumacc.cc:485:replace_alu$644
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$144: $auto$alumacc.cc:485:replace_alu$647
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$122: $auto$alumacc.cc:485:replace_alu$650
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$123: $auto$alumacc.cc:485:replace_alu$653
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$124: $auto$alumacc.cc:485:replace_alu$656
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$125: $auto$alumacc.cc:485:replace_alu$659
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$126: $auto$alumacc.cc:485:replace_alu$662
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$127: $auto$alumacc.cc:485:replace_alu$665
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$128: $auto$alumacc.cc:485:replace_alu$668
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$129: $auto$alumacc.cc:485:replace_alu$671
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$130: $auto$alumacc.cc:485:replace_alu$674
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$131: $auto$alumacc.cc:485:replace_alu$677
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$132: $auto$alumacc.cc:485:replace_alu$680
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$133: $auto$alumacc.cc:485:replace_alu$683
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$134: $auto$alumacc.cc:485:replace_alu$686
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$135: $auto$alumacc.cc:485:replace_alu$689
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$136: $auto$alumacc.cc:485:replace_alu$692
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$137: $auto$alumacc.cc:485:replace_alu$695
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$138: $auto$alumacc.cc:485:replace_alu$698
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$139: $auto$alumacc.cc:485:replace_alu$701
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$140: $auto$alumacc.cc:485:replace_alu$704
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$141: $auto$alumacc.cc:485:replace_alu$707
  creating $alu cell for $flatten\ppi_mul_add.$add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92$142: $auto$alumacc.cc:485:replace_alu$710
  created 54 $alu and 1 $macc cells.

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~2 debug messages>

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.115. Executing OPT_SHARE pass.

3.116. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.02 sec.]

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 4 unused cells and 1832 unused wires.
<suppressed ~5 debug messages>

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.122. Executing OPT_SHARE pass.

3.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.02 sec.]

3.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

3.126. Printing statistics.

=== filt_ppi ===

   Number of wires:                682
   Number of wire bits:          17533
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               1
   Number of memory bits:          432
   Number of processes:              0
   Number of cells:                182
     $adffe                         57
     $alu                           54
     $logic_not                      1
     $macc                           1
     $memrd_v2                      27
     $mux                            4
     $not                            3
     $or                             2
     $reduce_and                     3
     $shiftx                         1
     DSP19X2                        29

3.127. Executing MEMORY pass.

3.127.1. Executing OPT_MEM pass (optimize memories).
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 0
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 1
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 2
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 3
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 4
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 5
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 6
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 7
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 8
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 9
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 10
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 11
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 12
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 13
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 14
filt_ppi.ppi_mul_add.c_coeff: removing const-x lane 15
Performed a total of 1 transformations.

3.127.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.127.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.127.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.127.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.127.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

3.127.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.127.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.127.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.127.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.128. Printing statistics.

=== filt_ppi ===

   Number of wires:                655
   Number of wire bits:          17101
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     $adffe                         57
     $alu                           54
     $logic_not                      1
     $macc                           1
     $mux                            4
     $not                            3
     $or                             2
     $reduce_and                     3
     $shiftx                         1
     DSP19X2                        29

3.129. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

3.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.131. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.132. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.133. Executing Rs_BRAM_Split pass.

3.134. Executing TECHMAP pass (map to technology primitives).

3.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.134.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.135. Executing TECHMAP pass (map to technology primitives).

3.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.136. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

3.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.142. Executing OPT_SHARE pass.

3.143. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=57, #solve=0, #remove=0, time=0.02 sec.]

3.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.146. Executing PMUXTREE pass.

3.147. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

3.148. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.149. Executing TECHMAP pass (map to technology primitives).

3.149.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.149.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.149.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper maccmap for cells of type $macc.
  add { $techmap250$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.Y 1'0 } (12 bits, unsigned)
  add 32'11111111111111111111111111100110 (32 bits, unsigned)
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~4753 debug messages>

3.150. Printing statistics.

=== filt_ppi ===

   Number of wires:               4259
   Number of wire bits:         116010
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              44471
     $_AND_                       2461
     $_DFFE_NN0P_                   31
     $_DFFE_NN1P_                    6
     $_DFFE_PN0P_                 1378
     $_MUX_                      35319
     $_NOT_                       1307
     $_OR_                        1256
     $_XOR_                       2086
     CARRY                         598
     DSP19X2                        29

3.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~18576 debug messages>

3.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1305 debug messages>
Removed a total of 435 cells.

3.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.156. Executing OPT_SHARE pass.

3.157. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.29 sec.]

3.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 17375 unused cells and 2683 unused wires.
<suppressed ~17376 debug messages>

3.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~7 debug messages>

3.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.163. Executing OPT_SHARE pass.

3.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~1011 debug messages>

3.168. Executing TECHMAP pass (map to technology primitives).

3.168.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.168.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

3.169. Printing statistics.

=== filt_ppi ===

   Number of wires:               1638
   Number of wire bits:          50361
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8692
     $_AND_                       1092
     $_DFFE_NN0P_                   31
     $_DFFE_NN1P_                    6
     $_DFFE_PN0P_                 1318
     $_MUX_                       3699
     $_NOT_                         16
     $_OR_                         561
     $_XOR_                       1342
     CARRY                         598
     DSP19X2                        29

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

3.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.175. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 4 unused cells and 3 unused wires.
<suppressed ~5 debug messages>

3.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.181. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.09 sec.]

3.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

3.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.10 sec.]

3.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.197. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=1355, #remove=0, time=0.24 sec.]

3.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.201. Printing statistics.

=== filt_ppi ===

   Number of wires:               1635
   Number of wire bits:          44704
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8638
     $_AND_                       1091
     $_DFFE_NN0P_                   31
     $_DFFE_NN1P_                    6
     $_DFFE_PN0P_                 1318
     $_MUX_                       3649
     $_NOT_                         15
     $_OR_                         560
     $_XOR_                       1341
     CARRY                         598
     DSP19X2                        29

   Number of Generic REGs:          1355

ABC-DFF iteration : 1

3.202. Executing ABC pass (technology mapping using ABC).

3.202.1. Summary of detected clock domains:
  3082 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=!\i_fclk, en=$auto$opt_dff.cc:220:make_patterns_logic$245, arst=!\i_rst_an, srst={ }
  53 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.r_ring_cnt [9], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [8], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [7], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [6], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [5], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [4], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [3], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [2], en=\i_ena, arst=!\i_rst_an, srst={ }
  350 cells in clk=\ppi_commutator.r_ring_cnt [29], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [28], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [27], en=\i_ena, arst=!\i_rst_an, srst={ }
  138 cells in clk=\ppi_commutator.r_ring_cnt [26], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [25], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [24], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [23], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [22], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [21], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [20], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [1], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [19], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [18], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [17], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [16], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [15], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [14], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [13], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [12], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [11], en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.r_ring_cnt [10], en=\i_ena, arst=!\i_rst_an, srst={ }
  2746 cells in clk=\ppi_commutator.r_ring_cnt [0], en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

3.202.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=1).

3.202.2.1. Executing ABC.
[Time = 0.27 sec.]

3.202.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [0], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2719 gates and 3626 wires to a netlist network with 906 inputs and 57 outputs (dfl=1).

3.202.3.1. Executing ABC.
[Time = 0.34 sec.]

3.202.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [29], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 349 gates and 560 wires to a netlist network with 211 inputs and 178 outputs (dfl=1).

3.202.4.1. Executing ABC.
[Time = 0.11 sec.]

3.202.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [26], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 51 outputs (dfl=1).

3.202.5.1. Executing ABC.
[Time = 0.09 sec.]

3.202.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [28], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

3.202.6.1. Executing ABC.
[Time = 0.09 sec.]

3.202.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [27], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

3.202.7.1. Executing ABC.
[Time = 0.09 sec.]

3.202.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [9], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

3.202.8.1. Executing ABC.
[Time = 0.09 sec.]

3.202.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [11], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.9.1. Executing ABC.
[Time = 0.09 sec.]

3.202.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [13], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.10.1. Executing ABC.
[Time = 0.08 sec.]

3.202.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [14], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.11.1. Executing ABC.
[Time = 0.10 sec.]

3.202.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [15], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.12.1. Executing ABC.
[Time = 0.08 sec.]

3.202.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [16], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.13.1. Executing ABC.
[Time = 0.08 sec.]

3.202.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [17], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.14.1. Executing ABC.
[Time = 0.09 sec.]

3.202.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [18], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.15.1. Executing ABC.
[Time = 0.08 sec.]

3.202.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [19], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.16.1. Executing ABC.
[Time = 0.10 sec.]

3.202.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [1], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.17.1. Executing ABC.
[Time = 0.08 sec.]

3.202.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [20], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.18.1. Executing ABC.
[Time = 0.08 sec.]

3.202.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [21], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.19.1. Executing ABC.
[Time = 0.08 sec.]

3.202.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [22], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.20.1. Executing ABC.
[Time = 0.08 sec.]

3.202.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [12], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.21.1. Executing ABC.
[Time = 0.09 sec.]

3.202.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [8], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.22.1. Executing ABC.
[Time = 0.09 sec.]

3.202.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [2], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.23.1. Executing ABC.
[Time = 0.09 sec.]

3.202.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [3], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.24.1. Executing ABC.
[Time = 0.08 sec.]

3.202.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [4], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.25.1. Executing ABC.
[Time = 0.08 sec.]

3.202.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [5], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.26.1. Executing ABC.
[Time = 0.09 sec.]

3.202.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [6], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.27.1. Executing ABC.
[Time = 0.08 sec.]

3.202.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [7], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.202.28.1. Executing ABC.
[Time = 0.09 sec.]

3.202.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [10], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

3.202.29.1. Executing ABC.
[Time = 0.08 sec.]

3.202.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$245, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 2 inputs and 31 outputs (dfl=1).

3.202.30.1. Executing ABC.
[Time = 0.08 sec.]

3.202.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 56 wires to a netlist network with 2 inputs and 18 outputs (dfl=1).

3.202.31.1. Executing ABC.
[Time = 0.12 sec.]

3.202.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$55648$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=1).

3.202.32.1. Executing ABC.
[Time = 0.12 sec.]

3.202.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$55648$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

3.202.33.1. Executing ABC.
[Time = 0.08 sec.]

3.202.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$55648$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

3.202.34.1. Executing ABC.
[Time = 0.09 sec.]

3.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~573 debug messages>

3.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1098 debug messages>
Removed a total of 366 cells.

3.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.208. Executing OPT_SHARE pass.

3.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 3 unused cells and 8697 unused wires.
<suppressed ~4 debug messages>

3.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.212. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.213. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.215. Executing OPT_SHARE pass.

3.216. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

3.219. Executing ABC pass (technology mapping using ABC).

3.219.1. Summary of detected clock domains:
  140 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  37 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  58 cells in clk=!\i_fclk, en=$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  53 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  135 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  255 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  2735 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  3082 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

3.219.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=1).

3.219.2.1. Executing ABC.
[Time = 0.28 sec.]

3.219.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2709 gates and 3612 wires to a netlist network with 903 inputs and 56 outputs (dfl=1).

3.219.3.1. Executing ABC.
[Time = 0.33 sec.]

3.219.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 255 gates and 458 wires to a netlist network with 203 inputs and 162 outputs (dfl=1).

3.219.4.1. Executing ABC.
[Time = 0.11 sec.]

3.219.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 138 gates and 176 wires to a netlist network with 38 inputs and 67 outputs (dfl=1).

3.219.5.1. Executing ABC.
[Time = 0.10 sec.]

3.219.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

3.219.6.1. Executing ABC.
[Time = 0.09 sec.]

3.219.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 173 wires to a netlist network with 37 inputs and 65 outputs (dfl=1).

3.219.7.1. Executing ABC.
[Time = 0.09 sec.]

3.219.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 134 gates and 169 wires to a netlist network with 35 inputs and 49 outputs (dfl=1).

3.219.8.1. Executing ABC.
[Time = 0.10 sec.]

3.219.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

3.219.9.1. Executing ABC.
[Time = 0.09 sec.]

3.219.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

3.219.10.1. Executing ABC.
[Time = 0.08 sec.]

3.219.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

3.219.11.1. Executing ABC.
[Time = 0.09 sec.]

3.219.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.12.1. Executing ABC.
[Time = 0.08 sec.]

3.219.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.13.1. Executing ABC.
[Time = 0.08 sec.]

3.219.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.14.1. Executing ABC.
[Time = 0.09 sec.]

3.219.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.15.1. Executing ABC.
[Time = 0.08 sec.]

3.219.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.16.1. Executing ABC.
[Time = 0.08 sec.]

3.219.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.17.1. Executing ABC.
[Time = 0.08 sec.]

3.219.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.18.1. Executing ABC.
[Time = 0.08 sec.]

3.219.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.19.1. Executing ABC.
[Time = 0.13 sec.]

3.219.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.20.1. Executing ABC.
[Time = 0.09 sec.]

3.219.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.21.1. Executing ABC.
[Time = 0.08 sec.]

3.219.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.22.1. Executing ABC.
[Time = 0.08 sec.]

3.219.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.23.1. Executing ABC.
[Time = 0.08 sec.]

3.219.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.24.1. Executing ABC.
[Time = 0.08 sec.]

3.219.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.25.1. Executing ABC.
[Time = 0.08 sec.]

3.219.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.26.1. Executing ABC.
[Time = 0.08 sec.]

3.219.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.219.27.1. Executing ABC.
[Time = 0.09 sec.]

3.219.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

3.219.28.1. Executing ABC.
[Time = 0.08 sec.]

3.219.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

3.219.29.1. Executing ABC.
[Time = 0.12 sec.]

3.219.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

3.219.30.1. Executing ABC.
[Time = 0.09 sec.]

3.219.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245, asynchronously reset by !\i_rst_an
Extracted 58 gates and 61 wires to a netlist network with 3 inputs and 31 outputs (dfl=1).

3.219.31.1. Executing ABC.
[Time = 0.07 sec.]

3.219.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$66396$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 83 wires to a netlist network with 30 inputs and 53 outputs (dfl=1).

3.219.32.1. Executing ABC.
[Time = 0.09 sec.]

3.219.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$66396$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=1).

3.219.33.1. Executing ABC.
[Time = 0.09 sec.]

3.219.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 36 gates and 41 wires to a netlist network with 3 inputs and 21 outputs (dfl=1).

3.219.34.1. Executing ABC.
[Time = 0.07 sec.]

3.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1098 debug messages>
Removed a total of 366 cells.

3.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.225. Executing OPT_SHARE pass.

3.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13334 unused wires.
<suppressed ~1 debug messages>

3.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

3.229. Executing ABC pass (technology mapping using ABC).

3.229.1. Summary of detected clock domains:
  2348 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  139 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  138 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  58 cells in clk=!\i_fclk, en=$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  49 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  255 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  421 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  3082 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

3.229.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=2).

3.229.2.1. Executing ABC.
[Time = 0.63 sec.]

3.229.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2347 gates and 3413 wires to a netlist network with 1065 inputs and 46 outputs (dfl=2).

3.229.3.1. Executing ABC.
[Time = 1.09 sec.]

3.229.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$70513$lo7, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 395 gates and 748 wires to a netlist network with 353 inputs and 284 outputs (dfl=2).

3.229.4.1. Executing ABC.
[Time = 0.33 sec.]

3.229.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 255 gates and 458 wires to a netlist network with 203 inputs and 162 outputs (dfl=2).

3.229.5.1. Executing ABC.
[Time = 0.24 sec.]

3.229.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 138 gates and 176 wires to a netlist network with 38 inputs and 67 outputs (dfl=2).

3.229.6.1. Executing ABC.
[Time = 0.11 sec.]

3.229.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=2).

3.229.7.1. Executing ABC.
[Time = 0.11 sec.]

3.229.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 173 wires to a netlist network with 37 inputs and 65 outputs (dfl=2).

3.229.8.1. Executing ABC.
[Time = 0.13 sec.]

3.229.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 51 outputs (dfl=2).

3.229.9.1. Executing ABC.
[Time = 0.11 sec.]

3.229.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.10.1. Executing ABC.
[Time = 0.10 sec.]

3.229.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.11.1. Executing ABC.
[Time = 0.10 sec.]

3.229.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.12.1. Executing ABC.
[Time = 0.10 sec.]

3.229.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.13.1. Executing ABC.
[Time = 0.10 sec.]

3.229.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.14.1. Executing ABC.
[Time = 0.10 sec.]

3.229.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.15.1. Executing ABC.
[Time = 0.09 sec.]

3.229.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.229.16.1. Executing ABC.
[Time = 0.10 sec.]

3.229.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.17.1. Executing ABC.
[Time = 0.10 sec.]

3.229.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.18.1. Executing ABC.
[Time = 0.09 sec.]

3.229.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.19.1. Executing ABC.
[Time = 0.09 sec.]

3.229.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.20.1. Executing ABC.
[Time = 0.09 sec.]

3.229.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.21.1. Executing ABC.
[Time = 0.10 sec.]

3.229.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.22.1. Executing ABC.
[Time = 0.10 sec.]

3.229.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.23.1. Executing ABC.
[Time = 0.12 sec.]

3.229.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.24.1. Executing ABC.
[Time = 0.09 sec.]

3.229.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.229.25.1. Executing ABC.
[Time = 0.09 sec.]

3.229.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.229.26.1. Executing ABC.
[Time = 0.10 sec.]

3.229.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.229.27.1. Executing ABC.
[Time = 0.14 sec.]

3.229.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.229.28.1. Executing ABC.
[Time = 0.10 sec.]

3.229.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.229.29.1. Executing ABC.
[Time = 0.12 sec.]

3.229.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.229.30.1. Executing ABC.
[Time = 0.10 sec.]

3.229.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.229.31.1. Executing ABC.
[Time = 0.10 sec.]

3.229.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245, asynchronously reset by !\i_rst_an
Extracted 58 gates and 61 wires to a netlist network with 3 inputs and 31 outputs (dfl=2).

3.229.32.1. Executing ABC.
[Time = 0.08 sec.]

3.229.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77774$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=2).

3.229.33.1. Executing ABC.
[Time = 0.10 sec.]

3.229.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77774$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 49 gates and 76 wires to a netlist network with 27 inputs and 49 outputs (dfl=2).

3.229.34.1. Executing ABC.
[Time = 0.10 sec.]

3.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~476 debug messages>

3.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1146 debug messages>
Removed a total of 382 cells.

3.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.233. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.235. Executing OPT_SHARE pass.

3.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.10 sec.]

3.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13860 unused wires.
<suppressed ~1 debug messages>

3.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

3.239. Executing ABC pass (technology mapping using ABC).

3.239.1. Summary of detected clock domains:
  123 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  120 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=!\i_fclk, en=$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  118 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  118 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  131 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  100 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  3933 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  2669 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

3.239.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3932 gates and 4788 wires to a netlist network with 855 inputs and 45 outputs (dfl=2).

3.239.2.1. Executing ABC.
[Time = 1.30 sec.]

3.239.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2646 gates and 3382 wires to a netlist network with 736 inputs and 1426 outputs (dfl=2).

3.239.3.1. Executing ABC.
[Time = 0.62 sec.]

3.239.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 131 gates and 221 wires to a netlist network with 90 inputs and 104 outputs (dfl=2).

3.239.4.1. Executing ABC.
[Time = 0.13 sec.]

3.239.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 121 gates and 159 wires to a netlist network with 38 inputs and 67 outputs (dfl=2).

3.239.5.1. Executing ABC.
[Time = 0.11 sec.]

3.239.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 119 gates and 155 wires to a netlist network with 36 inputs and 65 outputs (dfl=2).

3.239.6.1. Executing ABC.
[Time = 0.11 sec.]

3.239.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 117 gates and 154 wires to a netlist network with 37 inputs and 51 outputs (dfl=2).

3.239.7.1. Executing ABC.
[Time = 0.11 sec.]

3.239.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 117 gates and 152 wires to a netlist network with 35 inputs and 63 outputs (dfl=2).

3.239.8.1. Executing ABC.
[Time = 0.11 sec.]

3.239.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78089$lo7, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 74 gates and 108 wires to a netlist network with 34 inputs and 65 outputs (dfl=2).

3.239.9.1. Executing ABC.
[Time = 0.10 sec.]

3.239.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.10.1. Executing ABC.
[Time = 0.10 sec.]

3.239.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.11.1. Executing ABC.
[Time = 0.10 sec.]

3.239.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.12.1. Executing ABC.
[Time = 0.11 sec.]

3.239.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.13.1. Executing ABC.
[Time = 0.10 sec.]

3.239.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.14.1. Executing ABC.
[Time = 0.10 sec.]

3.239.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.15.1. Executing ABC.
[Time = 0.10 sec.]

3.239.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.16.1. Executing ABC.
[Time = 0.11 sec.]

3.239.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=2).

3.239.17.1. Executing ABC.
[Time = 0.10 sec.]

3.239.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.18.1. Executing ABC.
[Time = 0.10 sec.]

3.239.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.19.1. Executing ABC.
[Time = 0.10 sec.]

3.239.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.20.1. Executing ABC.
[Time = 0.09 sec.]

3.239.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.21.1. Executing ABC.
[Time = 0.09 sec.]

3.239.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.22.1. Executing ABC.
[Time = 0.09 sec.]

3.239.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.23.1. Executing ABC.
[Time = 0.09 sec.]

3.239.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=2).

3.239.24.1. Executing ABC.
[Time = 0.10 sec.]

3.239.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.25.1. Executing ABC.
[Time = 0.09 sec.]

3.239.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.26.1. Executing ABC.
[Time = 0.09 sec.]

3.239.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.27.1. Executing ABC.
[Time = 0.11 sec.]

3.239.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.28.1. Executing ABC.
[Time = 0.09 sec.]

3.239.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.29.1. Executing ABC.
[Time = 0.10 sec.]

3.239.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.30.1. Executing ABC.
[Time = 0.10 sec.]

3.239.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=2).

3.239.31.1. Executing ABC.
[Time = 0.09 sec.]

3.239.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245, asynchronously reset by !\i_rst_an
Extracted 60 gates and 62 wires to a netlist network with 2 inputs and 31 outputs (dfl=2).

3.239.32.1. Executing ABC.
[Time = 0.07 sec.]

3.239.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88789$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=2).

3.239.33.1. Executing ABC.
[Time = 0.09 sec.]

3.239.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88789$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=2).

3.239.34.1. Executing ABC.
[Time = 0.09 sec.]

3.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~238 debug messages>

3.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~1104 debug messages>
Removed a total of 368 cells.

3.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.245. Executing OPT_SHARE pass.

3.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13861 unused wires.
<suppressed ~1 debug messages>

3.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

3.249. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          1355

ABC-DFF iteration : 1

3.250. Executing ABC pass (technology mapping using ABC).

3.250.1. Summary of detected clock domains:
  3082 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=!\i_fclk, en=$auto$opt_dff.cc:220:make_patterns_logic$245, arst=!\i_rst_an, srst={ }
  53 cells in clk=!\i_fclk, en=\i_ena, arst=!\i_rst_an, srst={ }
  83 cells in clk=\ppi_commutator.r_ring_cnt [9], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [8], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [7], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [6], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [5], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [4], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [3], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [2], en=\i_ena, arst=!\i_rst_an, srst={ }
  350 cells in clk=\ppi_commutator.r_ring_cnt [29], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [28], en=\i_ena, arst=!\i_rst_an, srst={ }
  137 cells in clk=\ppi_commutator.r_ring_cnt [27], en=\i_ena, arst=!\i_rst_an, srst={ }
  138 cells in clk=\ppi_commutator.r_ring_cnt [26], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [25], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [24], en=\i_ena, arst=!\i_rst_an, srst={ }
  51 cells in clk=\ppi_commutator.r_ring_cnt [23], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [22], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [21], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [20], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [1], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [19], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [18], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [17], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [16], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [15], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [14], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [13], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [12], en=\i_ena, arst=!\i_rst_an, srst={ }
  81 cells in clk=\ppi_commutator.r_ring_cnt [11], en=\i_ena, arst=!\i_rst_an, srst={ }
  79 cells in clk=\ppi_commutator.r_ring_cnt [10], en=\i_ena, arst=!\i_rst_an, srst={ }
  2746 cells in clk=\ppi_commutator.r_ring_cnt [0], en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

3.250.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 3059 gates and 3795 wires to a netlist network with 736 inputs and 1426 outputs (dfl=1).

3.250.2.1. Executing ABC.
[Time = 0.25 sec.]

3.250.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [0], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2719 gates and 3626 wires to a netlist network with 906 inputs and 57 outputs (dfl=1).

3.250.3.1. Executing ABC.
[Time = 0.34 sec.]

3.250.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [29], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 349 gates and 560 wires to a netlist network with 211 inputs and 178 outputs (dfl=1).

3.250.4.1. Executing ABC.
[Time = 0.11 sec.]

3.250.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [26], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 51 outputs (dfl=1).

3.250.5.1. Executing ABC.
[Time = 0.09 sec.]

3.250.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [28], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

3.250.6.1. Executing ABC.
[Time = 0.09 sec.]

3.250.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [27], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 136 gates and 172 wires to a netlist network with 36 inputs and 65 outputs (dfl=1).

3.250.7.1. Executing ABC.
[Time = 0.09 sec.]

3.250.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [9], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 57 gates and 89 wires to a netlist network with 32 inputs and 54 outputs (dfl=1).

3.250.8.1. Executing ABC.
[Time = 0.09 sec.]

3.250.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [11], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.9.1. Executing ABC.
[Time = 0.09 sec.]

3.250.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [13], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.10.1. Executing ABC.
[Time = 0.09 sec.]

3.250.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [14], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.11.1. Executing ABC.
[Time = 0.09 sec.]

3.250.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [15], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.12.1. Executing ABC.
[Time = 0.13 sec.]

3.250.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [16], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.13.1. Executing ABC.
[Time = 0.09 sec.]

3.250.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [17], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.14.1. Executing ABC.
[Time = 0.09 sec.]

3.250.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [18], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.15.1. Executing ABC.
[Time = 0.10 sec.]

3.250.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [19], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.16.1. Executing ABC.
[Time = 0.09 sec.]

3.250.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [1], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.17.1. Executing ABC.
[Time = 0.09 sec.]

3.250.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [20], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.18.1. Executing ABC.
[Time = 0.09 sec.]

3.250.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [21], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.19.1. Executing ABC.
[Time = 0.10 sec.]

3.250.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [22], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.20.1. Executing ABC.
[Time = 0.09 sec.]

3.250.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [12], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.21.1. Executing ABC.
[Time = 0.10 sec.]

3.250.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [8], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.22.1. Executing ABC.
[Time = 0.09 sec.]

3.250.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [2], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.23.1. Executing ABC.
[Time = 0.09 sec.]

3.250.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [3], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.24.1. Executing ABC.
[Time = 0.09 sec.]

3.250.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [4], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.25.1. Executing ABC.
[Time = 0.09 sec.]

3.250.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [5], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.26.1. Executing ABC.
[Time = 0.09 sec.]

3.250.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [6], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.27.1. Executing ABC.
[Time = 0.09 sec.]

3.250.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [7], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 52 outputs (dfl=1).

3.250.28.1. Executing ABC.
[Time = 0.09 sec.]

3.250.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.r_ring_cnt [10], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 81 wires to a netlist network with 28 inputs and 50 outputs (dfl=1).

3.250.29.1. Executing ABC.
[Time = 0.10 sec.]

3.250.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$245, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 2 inputs and 31 outputs (dfl=1).

3.250.30.1. Executing ABC.
[Time = 0.13 sec.]

3.250.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 53 gates and 56 wires to a netlist network with 2 inputs and 18 outputs (dfl=1).

3.250.31.1. Executing ABC.
[Time = 0.09 sec.]

3.250.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99301$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 51 outputs (dfl=1).

3.250.32.1. Executing ABC.
[Time = 0.09 sec.]

3.250.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99301$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

3.250.33.1. Executing ABC.
[Time = 0.09 sec.]

3.250.34. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99301$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 51 gates and 79 wires to a netlist network with 28 inputs and 51 outputs (dfl=1).

3.250.34.1. Executing ABC.
[Time = 0.09 sec.]

3.251. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.13 sec.]

3.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~573 debug messages>

3.253. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 3 unused cells and 8331 unused wires.
<suppressed ~4 debug messages>

3.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.13 sec.]

3.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.260. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

3.261. Executing ABC pass (technology mapping using ABC).

3.261.1. Summary of detected clock domains:
  3956 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }
  2755 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  374 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  163 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  160 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  159 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  134 cells in clk=!\i_fclk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  90 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 32

3.261.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 3933 gates and 4670 wires to a netlist network with 737 inputs and 1426 outputs (dfl=1).

3.261.2.1. Executing ABC.
[Time = 0.28 sec.]

3.261.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 2729 gates and 3633 wires to a netlist network with 904 inputs and 52 outputs (dfl=1).

3.261.3.1. Executing ABC.
[Time = 0.26 sec.]

3.261.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 373 gates and 584 wires to a netlist network with 211 inputs and 192 outputs (dfl=1).

3.261.4.1. Executing ABC.
[Time = 0.12 sec.]

3.261.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 162 gates and 201 wires to a netlist network with 39 inputs and 53 outputs (dfl=1).

3.261.5.1. Executing ABC.
[Time = 0.09 sec.]

3.261.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 160 gates and 197 wires to a netlist network with 37 inputs and 77 outputs (dfl=1).

3.261.6.1. Executing ABC.
[Time = 0.09 sec.]

3.261.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, asynchronously reset by !\i_rst_an
Extracted 158 gates and 194 wires to a netlist network with 36 inputs and 75 outputs (dfl=1).

3.261.7.1. Executing ABC.
[Time = 0.09 sec.]

3.261.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, asynchronously reset by !\i_rst_an
Extracted 133 gates and 136 wires to a netlist network with 1 inputs and 49 outputs (dfl=1).

3.261.8.1. Executing ABC.
[Time = 0.09 sec.]

3.261.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo26, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=1).

3.261.9.1. Executing ABC.
[Time = 0.09 sec.]

3.261.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo24, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=1).

3.261.10.1. Executing ABC.
[Time = 0.08 sec.]

3.261.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo28, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=1).

3.261.11.1. Executing ABC.
[Time = 0.08 sec.]

3.261.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo17, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.12.1. Executing ABC.
[Time = 0.08 sec.]

3.261.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo31, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.13.1. Executing ABC.
[Time = 0.09 sec.]

3.261.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo32, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.14.1. Executing ABC.
[Time = 0.09 sec.]

3.261.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo33, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.15.1. Executing ABC.
[Time = 0.09 sec.]

3.261.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo34, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.16.1. Executing ABC.
[Time = 0.10 sec.]

3.261.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo35, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.17.1. Executing ABC.
[Time = 0.10 sec.]

3.261.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo29, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.18.1. Executing ABC.
[Time = 0.11 sec.]

3.261.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo15, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.19.1. Executing ABC.
[Time = 0.09 sec.]

3.261.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo16, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.20.1. Executing ABC.
[Time = 0.09 sec.]

3.261.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo36, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.21.1. Executing ABC.
[Time = 0.09 sec.]

3.261.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo18, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.22.1. Executing ABC.
[Time = 0.09 sec.]

3.261.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo19, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.23.1. Executing ABC.
[Time = 0.11 sec.]

3.261.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo20, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.24.1. Executing ABC.
[Time = 0.09 sec.]

3.261.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo21, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.25.1. Executing ABC.
[Time = 0.09 sec.]

3.261.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo22, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.26.1. Executing ABC.
[Time = 0.08 sec.]

3.261.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo23, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=1).

3.261.27.1. Executing ABC.
[Time = 0.09 sec.]

3.261.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo25, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

3.261.28.1. Executing ABC.
[Time = 0.09 sec.]

3.261.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo30, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

3.261.29.1. Executing ABC.
[Time = 0.08 sec.]

3.261.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo27, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=1).

3.261.30.1. Executing ABC.
[Time = 0.09 sec.]

3.261.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo13, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=1).

3.261.31.1. Executing ABC.
[Time = 0.09 sec.]

3.261.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo14, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=1).

3.261.32.1. Executing ABC.
[Time = 0.08 sec.]

3.261.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$110346$lo12, asynchronously reset by !\i_rst_an
Extracted 88 gates and 130 wires to a netlist network with 42 inputs and 50 outputs (dfl=1).

3.261.33.1. Executing ABC.
[Time = 0.09 sec.]

3.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 13785 unused wires.
<suppressed ~1 debug messages>

3.265. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.268. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113113 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113112 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113111 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113110 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113103 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n217_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113102 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n215_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113101 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n213_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113100 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n211_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113099 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113098 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113097 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113096 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113095 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n201_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113094 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113093 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113092 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113091 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n193_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$113089$auto$blifparse.cc:377:parse_blif$113090 ($_DFF_PN0_) from module filt_ppi (D = $abc$113089$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112989 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n221_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112988 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n219_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112987 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n217_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112986 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n215_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112985 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n213_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112984 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n211_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112983 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112982 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112981 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112980 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112979 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n201_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112978 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112977 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112975$auto$blifparse.cc:377:parse_blif$112976 ($_DFF_PN0_) from module filt_ppi (D = $abc$112975$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112875 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n221_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112874 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n219_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112873 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n217_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112872 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n215_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112871 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n213_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112870 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n211_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112869 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112868 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112867 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112866 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112865 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n201_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112864 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112863 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112861$auto$blifparse.cc:377:parse_blif$112862 ($_DFF_PN0_) from module filt_ppi (D = $abc$112861$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112757 ($_DFF_PN0_) from module filt_ppi (D = $abc$112755$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112755$auto$blifparse.cc:377:parse_blif$112756 ($_DFF_PN0_) from module filt_ppi (D = $abc$112755$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112651 ($_DFF_PN0_) from module filt_ppi (D = $abc$112649$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112649$auto$blifparse.cc:377:parse_blif$112650 ($_DFF_PN0_) from module filt_ppi (D = $abc$112649$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112545 ($_DFF_PN0_) from module filt_ppi (D = $abc$112543$new_n185_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112543$auto$blifparse.cc:377:parse_blif$112544 ($_DFF_PN0_) from module filt_ppi (D = $abc$112543$new_n183_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112461 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112460 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112459 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112437 ($_DFF_PN0_) from module filt_ppi (D = $abc$112435$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112435$auto$blifparse.cc:377:parse_blif$112436 ($_DFF_PN0_) from module filt_ppi (D = $abc$112435$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112353 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112352 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112351 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112350 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112349 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112348 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112347 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112346 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112345 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112344 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112343 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112334 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112333 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112329 ($_DFF_PN0_) from module filt_ppi (D = $abc$112327$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112327$auto$blifparse.cc:377:parse_blif$112328 ($_DFF_PN0_) from module filt_ppi (D = $abc$112327$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112245 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112244 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112243 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112242 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112241 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112240 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112239 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112238 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112237 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112236 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112235 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112234 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112233 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112232 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112231 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112230 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112229 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112228 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112227 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112226 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112225 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112224 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112223 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112222 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112221 ($_DFF_PN0_) from module filt_ppi (D = $abc$112219$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112219$auto$blifparse.cc:377:parse_blif$112220 ($_DFF_PN0_) from module filt_ppi (D = $abc$112219$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112137 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112136 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112135 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112134 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112133 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112132 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112131 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112130 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112121 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112116 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112115 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112113 ($_DFF_PN0_) from module filt_ppi (D = $abc$112111$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112111$auto$blifparse.cc:377:parse_blif$112112 ($_DFF_PN0_) from module filt_ppi (D = $abc$112111$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112029 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112028 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112027 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112026 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112005 ($_DFF_PN0_) from module filt_ppi (D = $abc$112003$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$112003$auto$blifparse.cc:377:parse_blif$112004 ($_DFF_PN0_) from module filt_ppi (D = $abc$112003$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111897 ($_DFF_PN0_) from module filt_ppi (D = $abc$111895$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111895$auto$blifparse.cc:377:parse_blif$111896 ($_DFF_PN0_) from module filt_ppi (D = $abc$111895$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111789 ($_DFF_PN0_) from module filt_ppi (D = $abc$111787$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111787$auto$blifparse.cc:377:parse_blif$111788 ($_DFF_PN0_) from module filt_ppi (D = $abc$111787$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111681 ($_DFF_PN0_) from module filt_ppi (D = $abc$111679$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111679$auto$blifparse.cc:377:parse_blif$111680 ($_DFF_PN0_) from module filt_ppi (D = $abc$111679$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111573 ($_DFF_PN0_) from module filt_ppi (D = $abc$111571$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111571$auto$blifparse.cc:377:parse_blif$111572 ($_DFF_PN0_) from module filt_ppi (D = $abc$111571$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111474 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111473 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111472 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111471 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111470 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111469 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111468 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111467 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111466 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111465 ($_DFF_PN0_) from module filt_ppi (D = $abc$111463$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111463$auto$blifparse.cc:377:parse_blif$111464 ($_DFF_PN0_) from module filt_ppi (D = $abc$111463$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111381 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111380 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111379 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111378 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111377 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111376 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111375 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111374 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111373 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111372 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111371 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111370 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111369 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111368 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111367 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111366 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111365 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111364 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111363 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111362 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111361 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111360 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111359 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111358 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111357 ($_DFF_PN0_) from module filt_ppi (D = $abc$111355$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111355$auto$blifparse.cc:377:parse_blif$111356 ($_DFF_PN0_) from module filt_ppi (D = $abc$111355$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111272 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111268 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111267 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111266 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111265 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111264 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111263 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111262 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111261 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111260 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111259 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111258 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111257 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111256 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111255 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111254 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111253 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111252 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111251 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111250 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111249 ($_DFF_PN0_) from module filt_ppi (D = $abc$111247$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111247$auto$blifparse.cc:377:parse_blif$111248 ($_DFF_PN0_) from module filt_ppi (D = $abc$111247$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111165 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111164 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111163 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111162 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111161 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111160 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111159 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111158 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111157 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111156 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111155 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111154 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111153 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111152 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111151 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111150 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111149 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111148 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111147 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111146 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111145 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111144 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111143 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111142 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111141 ($_DFF_PN0_) from module filt_ppi (D = $abc$111139$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111139$auto$blifparse.cc:377:parse_blif$111140 ($_DFF_PN0_) from module filt_ppi (D = $abc$111139$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111055 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111052 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111051 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111050 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111049 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111048 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111047 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111046 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111045 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111044 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111043 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111042 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111041 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111040 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111039 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111038 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111037 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111036 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111035 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111034 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111033 ($_DFF_PN0_) from module filt_ppi (D = $abc$111031$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$111031$auto$blifparse.cc:377:parse_blif$111032 ($_DFF_PN0_) from module filt_ppi (D = $abc$111031$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110925 ($_DFF_PN0_) from module filt_ppi (D = $abc$110923$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$110923$auto$blifparse.cc:377:parse_blif$110924 ($_DFF_PN0_) from module filt_ppi (D = $abc$110923$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110817 ($_DFF_PN0_) from module filt_ppi (D = $abc$110815$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$110815$auto$blifparse.cc:377:parse_blif$110816 ($_DFF_PN0_) from module filt_ppi (D = $abc$110815$new_n189_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110722 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110721 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110720 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110719 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110718 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110717 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110715 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110714 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110713 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110712 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110711 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110707 ($_DFF_PN0_) from module filt_ppi (D = $abc$110705$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$110705$auto$blifparse.cc:377:parse_blif$110706 ($_DFF_PN0_) from module filt_ppi (D = $abc$110705$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110615 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110614 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110613 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110605 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110597 ($_DFF_PN0_) from module filt_ppi (D = $abc$110595$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$110595$auto$blifparse.cc:377:parse_blif$110596 ($_DFF_PN0_) from module filt_ppi (D = $abc$110595$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110507 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110506 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110505 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110504 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110503 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110502 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110501 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110500 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110499 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110498 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110497 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110496 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110487 ($_DFF_PN0_) from module filt_ppi (D = $abc$110485$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$110485$auto$blifparse.cc:377:parse_blif$110486 ($_DFF_PN0_) from module filt_ppi (D = $abc$110485$new_n195_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110383 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110382 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110381 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110380 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110379 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110378 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110377 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110376 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110375 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110374 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110373 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110372 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110371 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110370 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110369 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110368 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110367 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110366 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110365 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110364 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110363 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110362 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110361 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110360 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110359 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110358 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110357 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110356 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110355 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110354 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \o_sclk).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110352 ($_DFF_NN0_) from module filt_ppi (D = $abc$110346$new_n190_, Q = $abc$99420$lo2).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110351 ($_DFF_NN0_) from module filt_ppi (D = $abc$110346$new_n188_, Q = $abc$99420$lo3).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110350 ($_DFF_NN0_) from module filt_ppi (D = $abc$110346$new_n186_, Q = $abc$99420$lo4).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110349 ($_DFF_NN0_) from module filt_ppi (D = $abc$110346$new_n184_, Q = $abc$99420$lo5).
Adding EN signal on $abc$110346$auto$blifparse.cc:377:parse_blif$110347 ($_DFF_NN0_) from module filt_ppi (D = $abc$110346$new_n178_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110187 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110186 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110185 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110183 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110182 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110181 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110180 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110179 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110177 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n306_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110176 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n304_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110175 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n302_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110174 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n300_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110173 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n298_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110172 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n296_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110171 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n294_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110170 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n292_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110169 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n290_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110168 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n288_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110167 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n286_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110166 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n284_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110165 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$110163$auto$blifparse.cc:377:parse_blif$110164 ($_DFF_PN0_) from module filt_ppi (D = $abc$110163$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$110002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$110001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$110000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109992 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n311_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109991 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n309_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109990 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n307_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109989 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n305_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109988 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109987 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109986 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109985 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109984 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109983 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109982 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109981 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109980 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$109978$auto$blifparse.cc:377:parse_blif$109979 ($_DFF_PN0_) from module filt_ppi (D = $abc$109978$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109805 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109804 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109803 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109802 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109801 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n281_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109800 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n279_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109799 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n273_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109798 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n271_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109797 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n267_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109796 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n265_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109795 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n259_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109794 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n257_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109793 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n253_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$109791$auto$blifparse.cc:377:parse_blif$109792 ($_DFF_PN0_) from module filt_ppi (D = $abc$109791$new_n251_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109417 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109416 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109414 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109413 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109409 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109408 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109407 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n813_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109406 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n811_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109405 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n809_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109404 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n807_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109403 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n805_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109402 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n803_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109401 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n801_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109400 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n799_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109399 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n797_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109398 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n795_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109397 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n793_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109396 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n791_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109395 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n789_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$109393$auto$blifparse.cc:377:parse_blif$109394 ($_DFF_PN0_) from module filt_ppi (D = $abc$109393$new_n787_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106639 ($_DFF_PN0_) from module filt_ppi (D = $abc$106637$new_n3712_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$106637$auto$blifparse.cc:377:parse_blif$106638 ($_DFF_PN0_) from module filt_ppi (D = $abc$106637$new_n3710_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103025 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103024 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103023 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103022 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103021 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103020 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103019 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103018 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103017 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103016 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103015 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103014 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103013 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103012 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103011 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103010 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103009 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103008 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103007 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103006 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103005 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103004 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103003 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103002 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103001 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$103000 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102999 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102976 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102975 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102972 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102971 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102967 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102966 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102965 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102964 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102962 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102954 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102953 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102923 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102922 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102897 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102816 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102732 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102722 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102721 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102720 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102719 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102718 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102717 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102715 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102714 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102713 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102712 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102711 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102707 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102706 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102630 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102624 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102615 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102614 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102613 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102605 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102571 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102570 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102544 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102543 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102534 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102516 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102515 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102512 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102507 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102506 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102505 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102504 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102503 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102502 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102501 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102500 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102499 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102498 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102497 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102496 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$102473$auto$blifparse.cc:377:parse_blif$102474 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]).
[#visit=1355, #solve=0, #remove=0, time=0.13 sec.]

3.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1353 unused cells and 1353 unused wires.
<suppressed ~1354 debug messages>

3.271. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

3.272. Executing ABC pass (technology mapping using ABC).

3.272.1. Summary of detected clock domains:
  441 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  160 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  161 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  162 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  302 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  2415 cells in clk=!\i_fclk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3634 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 32

3.272.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 3611 gates and 4348 wires to a netlist network with 737 inputs and 1426 outputs (dfl=2).

3.272.2.1. Executing ABC.
[Time = 0.77 sec.]

3.272.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, asynchronously reset by !\i_rst_an
Extracted 2414 gates and 3477 wires to a netlist network with 1063 inputs and 75 outputs (dfl=2).

3.272.3.1. Executing ABC.
[Time = 1.11 sec.]

3.272.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo29, asynchronously reset by !\i_rst_an
Extracted 415 gates and 771 wires to a netlist network with 356 inputs and 282 outputs (dfl=2).

3.272.4.1. Executing ABC.
[Time = 0.23 sec.]

3.272.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo08, asynchronously reset by !\i_rst_an
Extracted 301 gates and 517 wires to a netlist network with 216 inputs and 165 outputs (dfl=2).

3.272.5.1. Executing ABC.
[Time = 0.25 sec.]

3.272.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo11, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 51 outputs (dfl=2).

3.272.6.1. Executing ABC.
[Time = 0.13 sec.]

3.272.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo12, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

3.272.7.1. Executing ABC.
[Time = 0.12 sec.]

3.272.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo14, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

3.272.8.1. Executing ABC.
[Time = 0.13 sec.]

3.272.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo13, asynchronously reset by !\i_rst_an
Extracted 160 gates and 198 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

3.272.9.1. Executing ABC.
[Time = 0.13 sec.]

3.272.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo28, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=2).

3.272.10.1. Executing ABC.
[Time = 0.10 sec.]

3.272.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo20, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.11.1. Executing ABC.
[Time = 0.10 sec.]

3.272.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo27, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.12.1. Executing ABC.
[Time = 0.10 sec.]

3.272.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo01, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.13.1. Executing ABC.
[Time = 0.13 sec.]

3.272.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo02, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.14.1. Executing ABC.
[Time = 0.10 sec.]

3.272.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo03, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.15.1. Executing ABC.
[Time = 0.12 sec.]

3.272.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo04, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.16.1. Executing ABC.
[Time = 0.10 sec.]

3.272.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo05, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.17.1. Executing ABC.
[Time = 0.11 sec.]

3.272.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo06, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.18.1. Executing ABC.
[Time = 0.10 sec.]

3.272.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo07, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.19.1. Executing ABC.
[Time = 0.10 sec.]

3.272.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo26, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.20.1. Executing ABC.
[Time = 0.10 sec.]

3.272.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo25, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.21.1. Executing ABC.
[Time = 0.10 sec.]

3.272.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo24, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.22.1. Executing ABC.
[Time = 0.10 sec.]

3.272.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo23, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.23.1. Executing ABC.
[Time = 0.10 sec.]

3.272.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo22, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.24.1. Executing ABC.
[Time = 0.10 sec.]

3.272.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo15, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.25.1. Executing ABC.
[Time = 0.10 sec.]

3.272.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo16, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.26.1. Executing ABC.
[Time = 0.10 sec.]

3.272.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo17, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.27.1. Executing ABC.
[Time = 0.10 sec.]

3.272.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo18, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.28.1. Executing ABC.
[Time = 0.10 sec.]

3.272.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo19, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.29.1. Executing ABC.
[Time = 0.10 sec.]

3.272.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo21, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.272.30.1. Executing ABC.
[Time = 0.10 sec.]

3.272.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo00, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=2).

3.272.31.1. Executing ABC.
[Time = 0.10 sec.]

3.272.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo10, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

3.272.32.1. Executing ABC.
[Time = 0.11 sec.]

3.272.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121022$lo09, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

3.272.33.1. Executing ABC.
[Time = 0.10 sec.]

3.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~249 debug messages>

3.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1 unused cells and 13992 unused wires.
<suppressed ~2 debug messages>

3.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.279. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128619 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128618 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128617 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128616 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128615 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128614 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128613 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128612 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128611 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128610 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128608 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128607 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128606 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128605 ($_DFF_PN0_) from module filt_ppi (D = $abc$128596$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128596$auto$blifparse.cc:377:parse_blif$128597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128506 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128505 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128504 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128503 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128502 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128501 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128500 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128499 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128498 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128497 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128496 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128494 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128493 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128492 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128491 ($_DFF_PN0_) from module filt_ppi (D = $abc$128482$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128482$auto$blifparse.cc:377:parse_blif$128483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128402 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128401 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128400 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128399 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128398 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128397 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128396 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128395 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128394 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128393 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128392 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128391 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128390 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128389 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128388 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128387 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128386 ($_DFF_PN0_) from module filt_ppi (D = $abc$128376$new_n193_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128385 ($_DFF_PN0_) from module filt_ppi (D = $abc$128376$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128384 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128383 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128382 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128381 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128380 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128379 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128378 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128376$auto$blifparse.cc:377:parse_blif$128377 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128294 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128293 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128292 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128291 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128290 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128289 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128288 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128287 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128286 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128285 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128284 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128283 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128282 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128281 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128280 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128279 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128278 ($_DFF_PN0_) from module filt_ppi (D = $abc$128268$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128277 ($_DFF_PN0_) from module filt_ppi (D = $abc$128268$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128276 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128275 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128274 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128272 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128268$auto$blifparse.cc:377:parse_blif$128269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128186 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128185 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128183 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128182 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128181 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128180 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128179 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128177 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128176 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128175 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128174 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128173 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128172 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128171 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128170 ($_DFF_PN0_) from module filt_ppi (D = $abc$128160$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128169 ($_DFF_PN0_) from module filt_ppi (D = $abc$128160$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128168 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128167 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128166 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128165 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128164 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128163 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128162 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128160$auto$blifparse.cc:377:parse_blif$128161 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128078 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128077 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128076 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128075 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128074 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128073 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128072 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128071 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128070 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128069 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128068 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128067 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128066 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128065 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128064 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128063 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128062 ($_DFF_PN0_) from module filt_ppi (D = $abc$128052$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128061 ($_DFF_PN0_) from module filt_ppi (D = $abc$128052$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128060 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128055 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$128052$auto$blifparse.cc:377:parse_blif$128053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127967 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127966 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127965 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127964 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127962 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127954 ($_DFF_PN0_) from module filt_ppi (D = $abc$127944$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127953 ($_DFF_PN0_) from module filt_ppi (D = $abc$127944$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127944$auto$blifparse.cc:377:parse_blif$127945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127846 ($_DFF_PN0_) from module filt_ppi (D = $abc$127836$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127845 ($_DFF_PN0_) from module filt_ppi (D = $abc$127836$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127836$auto$blifparse.cc:377:parse_blif$127837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127738 ($_DFF_PN0_) from module filt_ppi (D = $abc$127728$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127737 ($_DFF_PN0_) from module filt_ppi (D = $abc$127728$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127732 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127728$auto$blifparse.cc:377:parse_blif$127729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127630 ($_DFF_PN0_) from module filt_ppi (D = $abc$127620$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127629 ($_DFF_PN0_) from module filt_ppi (D = $abc$127620$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127624 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127620$auto$blifparse.cc:377:parse_blif$127621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127534 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127522 ($_DFF_PN0_) from module filt_ppi (D = $abc$127512$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127521 ($_DFF_PN0_) from module filt_ppi (D = $abc$127512$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127516 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127515 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127512$auto$blifparse.cc:377:parse_blif$127513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127430 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127429 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127428 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127427 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127426 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127425 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127424 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127423 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127422 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127421 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127420 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127419 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127418 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127417 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127416 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127414 ($_DFF_PN0_) from module filt_ppi (D = $abc$127404$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127413 ($_DFF_PN0_) from module filt_ppi (D = $abc$127404$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127409 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127408 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127407 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127406 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127404$auto$blifparse.cc:377:parse_blif$127405 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127319 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127318 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127315 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127314 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127313 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127312 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127311 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127310 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127309 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127308 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127307 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127306 ($_DFF_PN0_) from module filt_ppi (D = $abc$127296$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127305 ($_DFF_PN0_) from module filt_ppi (D = $abc$127296$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127301 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127300 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127299 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127298 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127296$auto$blifparse.cc:377:parse_blif$127297 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127214 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127213 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127211 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127210 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127201 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127200 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127199 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127198 ($_DFF_PN0_) from module filt_ppi (D = $abc$127188$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127197 ($_DFF_PN0_) from module filt_ppi (D = $abc$127188$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127193 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127192 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127191 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127190 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127188$auto$blifparse.cc:377:parse_blif$127189 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127106 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127105 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127104 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127103 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127102 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127101 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127093 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127092 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127090 ($_DFF_PN0_) from module filt_ppi (D = $abc$127080$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127089 ($_DFF_PN0_) from module filt_ppi (D = $abc$127080$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127084 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127083 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127082 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$127080$auto$blifparse.cc:377:parse_blif$127081 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126998 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126997 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126996 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126995 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126994 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126993 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126982 ($_DFF_PN0_) from module filt_ppi (D = $abc$126972$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126981 ($_DFF_PN0_) from module filt_ppi (D = $abc$126972$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126976 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126975 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126972$auto$blifparse.cc:377:parse_blif$126973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126874 ($_DFF_PN0_) from module filt_ppi (D = $abc$126864$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126873 ($_DFF_PN0_) from module filt_ppi (D = $abc$126864$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126864$auto$blifparse.cc:377:parse_blif$126865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126766 ($_DFF_PN0_) from module filt_ppi (D = $abc$126756$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126765 ($_DFF_PN0_) from module filt_ppi (D = $abc$126756$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126756$auto$blifparse.cc:377:parse_blif$126757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126658 ($_DFF_PN0_) from module filt_ppi (D = $abc$126648$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126657 ($_DFF_PN0_) from module filt_ppi (D = $abc$126648$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126648$auto$blifparse.cc:377:parse_blif$126649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126550 ($_DFF_PN0_) from module filt_ppi (D = $abc$126540$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126549 ($_DFF_PN0_) from module filt_ppi (D = $abc$126540$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126544 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126543 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126540$auto$blifparse.cc:377:parse_blif$126541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126442 ($_DFF_PN0_) from module filt_ppi (D = $abc$126432$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126441 ($_DFF_PN0_) from module filt_ppi (D = $abc$126432$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126437 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126436 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126435 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126434 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126432$auto$blifparse.cc:377:parse_blif$126433 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126350 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126349 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126348 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126347 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126346 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126345 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126344 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126343 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126334 ($_DFF_PN0_) from module filt_ppi (D = $abc$126324$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126333 ($_DFF_PN0_) from module filt_ppi (D = $abc$126324$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126329 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126328 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126327 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126326 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126324$auto$blifparse.cc:377:parse_blif$126325 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126242 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126241 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126240 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126239 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126238 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126237 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126236 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126235 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126234 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126233 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126232 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126231 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126230 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126229 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126228 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126227 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126226 ($_DFF_PN0_) from module filt_ppi (D = $abc$126216$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126225 ($_DFF_PN0_) from module filt_ppi (D = $abc$126216$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126224 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126223 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126222 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126221 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126220 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126219 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126218 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126216$auto$blifparse.cc:377:parse_blif$126217 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126132 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126131 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126130 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126129 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126128 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126127 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126126 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126125 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126124 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126123 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126122 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126121 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126120 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126119 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126118 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126117 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126116 ($_DFF_PN0_) from module filt_ppi (D = $abc$126106$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126115 ($_DFF_PN0_) from module filt_ppi (D = $abc$126106$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126114 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126113 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126112 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126111 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126110 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126109 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126108 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$126106$auto$blifparse.cc:377:parse_blif$126107 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125962 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125961 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125960 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125959 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125958 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125957 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125956 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125955 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125954 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125953 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125951 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125950 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125949 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125948 ($_DFF_PN0_) from module filt_ppi (D = $abc$125939$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$125939$auto$blifparse.cc:377:parse_blif$125940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125795 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125794 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125793 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125792 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125791 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125790 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125789 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125788 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125787 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125786 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125784 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125783 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125782 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125781 ($_DFF_PN0_) from module filt_ppi (D = $abc$125772$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$125772$auto$blifparse.cc:377:parse_blif$125773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125628 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125627 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125626 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125625 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125624 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125623 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125622 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125621 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125620 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125619 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125617 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125616 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125615 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125614 ($_DFF_PN0_) from module filt_ppi (D = $abc$125605$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125613 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$125605$auto$blifparse.cc:377:parse_blif$125606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125465 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125464 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n274_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125463 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n272_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125462 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n270_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125461 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n268_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125460 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n266_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125459 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n264_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125458 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n262_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125457 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n260_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125456 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n257_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125455 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n255_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125453 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n251_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125452 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n249_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125451 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n246_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125450 ($_DFF_PN0_) from module filt_ppi (D = $abc$125441$new_n243_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$125441$auto$blifparse.cc:377:parse_blif$125442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125079 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125078 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n788_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125077 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n786_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125076 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n784_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125075 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n782_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125074 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n780_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125073 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n778_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125072 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n776_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125071 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n774_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125070 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n772_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125069 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n770_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125068 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125067 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n767_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125066 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n765_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125065 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n763_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125064 ($_DFF_PN0_) from module filt_ppi (D = $abc$125055$new_n761_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125063 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125062 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125061 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125060 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$125055$auto$blifparse.cc:377:parse_blif$125056 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124571 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124570 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124559 ($_DFF_PN0_) from module filt_ppi (D = $abc$124549$new_n1152_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124558 ($_DFF_PN0_) from module filt_ppi (D = $abc$124549$new_n1150_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$124549$auto$blifparse.cc:377:parse_blif$124550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121055 ($_DFF_NN0_) from module filt_ppi (D = $abc$121022$new_n4691_, Q = $abc$99420$lo4).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121054 ($_DFF_NN0_) from module filt_ppi (D = $abc$121022$new_n4689_, Q = $abc$99420$lo5).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121053 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \o_sclk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121051 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121050 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121049 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121048 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121047 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121046 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121045 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121044 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121043 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121042 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121041 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121040 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121039 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121038 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121037 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121036 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121035 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121034 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121033 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121032 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121031 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121030 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121029 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121028 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121027 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121026 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121025 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121024 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$121022$auto$blifparse.cc:377:parse_blif$121023 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117732 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117722 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117721 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117720 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117719 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117718 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117717 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117715 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117714 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117713 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117712 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117711 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117707 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117706 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117630 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117624 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117615 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117614 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117613 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117605 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117571 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117570 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117544 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117543 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117534 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117516 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117515 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117512 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117507 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117506 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117505 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117504 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117503 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117502 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117501 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117500 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117499 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117498 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117497 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117496 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117474 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117473 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117472 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117471 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117470 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117469 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117468 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117467 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117466 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117465 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117464 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117463 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117462 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117461 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117460 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117459 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117437 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117436 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117435 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117434 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117433 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117432 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117431 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117430 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117429 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117428 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117427 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117426 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117425 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117424 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117423 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117422 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117421 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117420 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117419 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117418 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117417 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117416 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117414 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117413 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117409 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117408 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117407 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117406 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117405 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117404 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117403 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117402 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117401 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117400 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117399 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117398 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117397 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117396 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117395 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117394 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117393 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117392 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117391 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117390 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117389 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117388 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117387 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117386 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117385 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117384 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117383 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117382 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117381 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117380 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117379 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117378 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117377 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117376 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117375 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117374 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117373 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117372 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117371 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117370 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117369 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117368 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117367 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117366 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117365 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117364 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117363 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117362 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117361 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117360 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117359 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117358 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117357 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117356 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117355 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117354 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117353 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117352 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117351 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117350 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117349 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117348 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117347 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117346 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117345 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117344 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117343 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117334 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117333 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117329 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117328 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117327 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117326 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117325 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117324 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117323 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117319 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117318 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117315 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117314 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117313 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117312 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117311 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117310 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117309 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117308 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117307 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117306 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117305 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117301 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117300 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117299 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117298 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117297 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117296 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117295 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117294 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117293 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117292 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117291 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117290 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117289 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117288 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117287 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117286 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117285 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117284 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117283 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117282 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117281 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117280 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117279 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117278 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117277 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117276 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117275 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117274 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117272 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117271 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117268 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117267 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117266 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117265 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117264 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117263 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$117261$auto$blifparse.cc:377:parse_blif$117262 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1350 unused cells and 1350 unused wires.
<suppressed ~1351 debug messages>

3.282. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

3.283. Executing ABC pass (technology mapping using ABC).

3.283.1. Summary of detected clock domains:
  125 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  109 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  143 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  142 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  143 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  141 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  89 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  360 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  107 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3870 cells in clk=!\i_fclk, en={ }, arst=!\i_rst_an, srst={ }
  105 cells in clk=\ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  3231 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 32

3.283.2. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching negedge clock domain: \i_fclk, asynchronously reset by !\i_rst_an
Extracted 3869 gates and 4777 wires to a netlist network with 908 inputs and 74 outputs (dfl=2).

3.283.2.1. Executing ABC.
[Time = 1.22 sec.]

3.283.3. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 3208 gates and 3945 wires to a netlist network with 737 inputs and 1426 outputs (dfl=2).

3.283.3.1. Executing ABC.
[Time = 0.75 sec.]

3.283.4. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo08, asynchronously reset by !\i_rst_an
Extracted 359 gates and 575 wires to a netlist network with 216 inputs and 166 outputs (dfl=2).

3.283.4.1. Executing ABC.
[Time = 0.22 sec.]

3.283.5. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo12, asynchronously reset by !\i_rst_an
Extracted 142 gates and 180 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

3.283.5.1. Executing ABC.
[Time = 0.11 sec.]

3.283.6. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo14, asynchronously reset by !\i_rst_an
Extracted 142 gates and 180 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

3.283.6.1. Executing ABC.
[Time = 0.16 sec.]

3.283.7. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo13, asynchronously reset by !\i_rst_an
Extracted 142 gates and 180 wires to a netlist network with 38 inputs and 77 outputs (dfl=2).

3.283.7.1. Executing ABC.
[Time = 0.11 sec.]

3.283.8. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo11, asynchronously reset by !\i_rst_an
Extracted 139 gates and 177 wires to a netlist network with 38 inputs and 51 outputs (dfl=2).

3.283.8.1. Executing ABC.
[Time = 0.11 sec.]

3.283.9. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo32, asynchronously reset by !\i_rst_an
Extracted 99 gates and 138 wires to a netlist network with 39 inputs and 64 outputs (dfl=2).

3.283.9.1. Executing ABC.
[Time = 0.10 sec.]

3.283.10. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo28, asynchronously reset by !\i_rst_an
Extracted 83 gates and 116 wires to a netlist network with 33 inputs and 54 outputs (dfl=2).

3.283.10.1. Executing ABC.
[Time = 0.14 sec.]

3.283.11. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo22, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.11.1. Executing ABC.
[Time = 0.12 sec.]

3.283.12. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo27, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.12.1. Executing ABC.
[Time = 0.12 sec.]

3.283.13. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo01, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.13.1. Executing ABC.
[Time = 0.10 sec.]

3.283.14. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo02, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.14.1. Executing ABC.
[Time = 0.10 sec.]

3.283.15. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo03, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.15.1. Executing ABC.
[Time = 0.10 sec.]

3.283.16. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo04, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.16.1. Executing ABC.
[Time = 0.10 sec.]

3.283.17. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo05, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.17.1. Executing ABC.
[Time = 0.10 sec.]

3.283.18. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo06, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.18.1. Executing ABC.
[Time = 0.10 sec.]

3.283.19. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo07, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.19.1. Executing ABC.
[Time = 0.10 sec.]

3.283.20. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo26, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.20.1. Executing ABC.
[Time = 0.11 sec.]

3.283.21. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo25, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.21.1. Executing ABC.
[Time = 0.10 sec.]

3.283.22. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo24, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.22.1. Executing ABC.
[Time = 0.10 sec.]

3.283.23. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo15, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.23.1. Executing ABC.
[Time = 0.10 sec.]

3.283.24. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo16, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.24.1. Executing ABC.
[Time = 0.10 sec.]

3.283.25. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo17, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.25.1. Executing ABC.
[Time = 0.10 sec.]

3.283.26. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo18, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.26.1. Executing ABC.
[Time = 0.10 sec.]

3.283.27. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo19, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.27.1. Executing ABC.
[Time = 0.10 sec.]

3.283.28. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo20, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.28.1. Executing ABC.
[Time = 0.11 sec.]

3.283.29. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo21, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.29.1. Executing ABC.
[Time = 0.10 sec.]

3.283.30. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo23, asynchronously reset by !\i_rst_an
Extracted 81 gates and 112 wires to a netlist network with 31 inputs and 52 outputs (dfl=2).

3.283.30.1. Executing ABC.
[Time = 0.12 sec.]

3.283.31. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo00, asynchronously reset by !\i_rst_an
Extracted 79 gates and 108 wires to a netlist network with 29 inputs and 50 outputs (dfl=2).

3.283.31.1. Executing ABC.
[Time = 0.10 sec.]

3.283.32. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo10, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

3.283.32.1. Executing ABC.
[Time = 0.10 sec.]

3.283.33. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132760$lo09, asynchronously reset by !\i_rst_an
Extracted 89 gates and 133 wires to a netlist network with 44 inputs and 51 outputs (dfl=2).

3.283.33.1. Executing ABC.
[Time = 0.11 sec.]

3.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.14 sec.]

3.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~8 debug messages>

3.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 14236 unused wires.
<suppressed ~1 debug messages>

3.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.290. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143829 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143828 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143827 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143826 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143825 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143824 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143823 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143822 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143821 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143820 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143818 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143817 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143816 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143815 ($_DFF_PN0_) from module filt_ppi (D = $abc$143806$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143806$auto$blifparse.cc:377:parse_blif$143807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143715 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n230_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143714 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n228_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143713 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n226_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143712 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n224_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143711 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n222_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143710 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n220_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143709 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n218_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143708 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n216_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143707 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n214_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143706 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n212_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143704 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n209_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143703 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n207_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143702 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143701 ($_DFF_PN0_) from module filt_ppi (D = $abc$143692$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143692$auto$blifparse.cc:377:parse_blif$143693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143605 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143596 ($_DFF_PN0_) from module filt_ppi (D = $abc$143586$new_n193_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143595 ($_DFF_PN0_) from module filt_ppi (D = $abc$143586$new_n191_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143586$auto$blifparse.cc:377:parse_blif$143587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143504 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143503 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143502 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143501 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143500 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143499 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143498 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143497 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143496 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143488 ($_DFF_PN0_) from module filt_ppi (D = $abc$143478$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143487 ($_DFF_PN0_) from module filt_ppi (D = $abc$143478$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143478$auto$blifparse.cc:377:parse_blif$143479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143396 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143395 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143394 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143393 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143392 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143391 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143390 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143389 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143388 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143387 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143386 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143385 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143384 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143383 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143382 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143381 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143380 ($_DFF_PN0_) from module filt_ppi (D = $abc$143370$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143379 ($_DFF_PN0_) from module filt_ppi (D = $abc$143370$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143378 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143377 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143376 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143375 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143374 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143373 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143372 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143370$auto$blifparse.cc:377:parse_blif$143371 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143288 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143287 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143286 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143285 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143284 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143283 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143282 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143281 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143280 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143279 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143278 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143277 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143276 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143275 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143274 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143273 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143272 ($_DFF_PN0_) from module filt_ppi (D = $abc$143262$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143271 ($_DFF_PN0_) from module filt_ppi (D = $abc$143262$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143270 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143269 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143268 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143267 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143266 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143265 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143264 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143262$auto$blifparse.cc:377:parse_blif$143263 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143180 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143179 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143177 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143176 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143175 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143174 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143173 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143172 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143171 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143170 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143169 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143168 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143167 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143166 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143165 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143164 ($_DFF_PN0_) from module filt_ppi (D = $abc$143154$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143163 ($_DFF_PN0_) from module filt_ppi (D = $abc$143154$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143162 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143161 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143160 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143159 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143158 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143157 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143156 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143154$auto$blifparse.cc:377:parse_blif$143155 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143072 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143071 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143070 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143069 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143068 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143067 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143066 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143065 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143064 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143063 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143062 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143061 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143060 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143059 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143058 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143057 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143056 ($_DFF_PN0_) from module filt_ppi (D = $abc$143046$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143055 ($_DFF_PN0_) from module filt_ppi (D = $abc$143046$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143054 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143053 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143052 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143051 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143050 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143049 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143048 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$143046$auto$blifparse.cc:377:parse_blif$143047 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142964 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142963 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142962 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142961 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142954 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142953 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142948 ($_DFF_PN0_) from module filt_ppi (D = $abc$142938$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142947 ($_DFF_PN0_) from module filt_ppi (D = $abc$142938$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142938$auto$blifparse.cc:377:parse_blif$142939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142840 ($_DFF_PN0_) from module filt_ppi (D = $abc$142830$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142839 ($_DFF_PN0_) from module filt_ppi (D = $abc$142830$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142830$auto$blifparse.cc:377:parse_blif$142831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142732 ($_DFF_PN0_) from module filt_ppi (D = $abc$142722$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142731 ($_DFF_PN0_) from module filt_ppi (D = $abc$142722$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142722$auto$blifparse.cc:377:parse_blif$142723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142630 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142624 ($_DFF_PN0_) from module filt_ppi (D = $abc$142614$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142623 ($_DFF_PN0_) from module filt_ppi (D = $abc$142614$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142614$auto$blifparse.cc:377:parse_blif$142615 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142516 ($_DFF_PN0_) from module filt_ppi (D = $abc$142506$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142515 ($_DFF_PN0_) from module filt_ppi (D = $abc$142506$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142512 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142506$auto$blifparse.cc:377:parse_blif$142507 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142424 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142423 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142422 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142421 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142420 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142419 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142418 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142417 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142416 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142414 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142413 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142409 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142408 ($_DFF_PN0_) from module filt_ppi (D = $abc$142398$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142407 ($_DFF_PN0_) from module filt_ppi (D = $abc$142398$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142406 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142405 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142404 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142403 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142402 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142401 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142400 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142398$auto$blifparse.cc:377:parse_blif$142399 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142316 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142315 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142314 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142313 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142312 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142311 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142310 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142309 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142308 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142307 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142306 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142305 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142304 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142303 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142302 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142301 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142300 ($_DFF_PN0_) from module filt_ppi (D = $abc$142290$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142299 ($_DFF_PN0_) from module filt_ppi (D = $abc$142290$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142298 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142297 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142296 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142295 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142294 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142293 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142292 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142290$auto$blifparse.cc:377:parse_blif$142291 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142201 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142200 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142199 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142198 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142197 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142193 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142192 ($_DFF_PN0_) from module filt_ppi (D = $abc$142182$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142191 ($_DFF_PN0_) from module filt_ppi (D = $abc$142182$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142190 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142189 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142188 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142187 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142186 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142185 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142182$auto$blifparse.cc:377:parse_blif$142183 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142100 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142099 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142098 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142097 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142096 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142095 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142094 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142093 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142092 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142091 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142090 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142089 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142088 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142087 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142086 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142085 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142084 ($_DFF_PN0_) from module filt_ppi (D = $abc$142074$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142083 ($_DFF_PN0_) from module filt_ppi (D = $abc$142074$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142082 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142081 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142080 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142079 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142078 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142077 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142076 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$142074$auto$blifparse.cc:377:parse_blif$142075 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141992 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141991 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141990 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141989 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141988 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141987 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141986 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141985 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141984 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141983 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141982 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141981 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141980 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141979 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141978 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141977 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141976 ($_DFF_PN0_) from module filt_ppi (D = $abc$141966$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141975 ($_DFF_PN0_) from module filt_ppi (D = $abc$141966$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141974 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141973 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141972 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141971 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141970 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141969 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141968 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141966$auto$blifparse.cc:377:parse_blif$141967 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141868 ($_DFF_PN0_) from module filt_ppi (D = $abc$141858$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141867 ($_DFF_PN0_) from module filt_ppi (D = $abc$141858$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141858$auto$blifparse.cc:377:parse_blif$141859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141760 ($_DFF_PN0_) from module filt_ppi (D = $abc$141750$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141759 ($_DFF_PN0_) from module filt_ppi (D = $abc$141750$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141750$auto$blifparse.cc:377:parse_blif$141751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141652 ($_DFF_PN0_) from module filt_ppi (D = $abc$141642$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141651 ($_DFF_PN0_) from module filt_ppi (D = $abc$141642$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141642$auto$blifparse.cc:377:parse_blif$141643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141544 ($_DFF_PN0_) from module filt_ppi (D = $abc$141534$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141543 ($_DFF_PN0_) from module filt_ppi (D = $abc$141534$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141534$auto$blifparse.cc:377:parse_blif$141535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141437 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141436 ($_DFF_PN0_) from module filt_ppi (D = $abc$141426$new_n199_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141435 ($_DFF_PN0_) from module filt_ppi (D = $abc$141426$new_n197_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141434 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141433 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141432 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141431 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141430 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141429 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141428 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141426$auto$blifparse.cc:377:parse_blif$141427 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141342 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141341 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141340 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141339 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141338 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141337 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141336 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141335 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141334 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141333 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141332 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141331 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141330 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141329 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141328 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141327 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141326 ($_DFF_PN0_) from module filt_ppi (D = $abc$141316$new_n205_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141325 ($_DFF_PN0_) from module filt_ppi (D = $abc$141316$new_n203_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141324 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141323 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141322 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141321 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141320 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141319 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141318 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141316$auto$blifparse.cc:377:parse_blif$141317 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141216 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141215 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141214 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141213 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141212 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141211 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141210 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141209 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141208 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141207 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141206 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141205 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141204 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141203 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141202 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141201 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141200 ($_DFF_PN0_) from module filt_ppi (D = $abc$141190$new_n237_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141199 ($_DFF_PN0_) from module filt_ppi (D = $abc$141190$new_n235_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141198 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141197 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141196 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141194 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141193 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141192 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141190$auto$blifparse.cc:377:parse_blif$141191 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141050 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141049 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n274_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141048 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n272_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141047 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n270_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141046 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n268_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141045 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n266_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141044 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n264_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141043 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n262_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141042 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n260_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141041 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n257_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141040 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n255_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141039 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141038 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n251_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141037 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n249_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141036 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n246_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141035 ($_DFF_PN0_) from module filt_ppi (D = $abc$141026$new_n243_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141034 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141033 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141032 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141031 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141030 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141029 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141028 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$141026$auto$blifparse.cc:377:parse_blif$141027 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140882 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140881 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140880 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140879 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140878 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140877 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140876 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140875 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140874 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140873 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140871 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140870 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140869 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140868 ($_DFF_PN0_) from module filt_ppi (D = $abc$140859$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$140859$auto$blifparse.cc:377:parse_blif$140860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140715 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140714 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140713 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140712 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140711 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140710 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140709 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140708 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140707 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140706 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140704 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140703 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140702 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140701 ($_DFF_PN0_) from module filt_ppi (D = $abc$140692$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$140692$auto$blifparse.cc:377:parse_blif$140693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140548 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n303_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140547 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n301_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140546 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n299_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140545 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n297_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140544 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n295_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140543 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n293_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140542 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n291_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140541 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n289_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140540 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n287_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140539 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n285_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140537 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n282_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140536 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n280_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140535 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n278_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140534 ($_DFF_PN0_) from module filt_ppi (D = $abc$140525$new_n276_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$140525$auto$blifparse.cc:377:parse_blif$140526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140195 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140194 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n757_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140193 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n755_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140192 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n753_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140191 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n751_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140190 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n749_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140189 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n747_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140188 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n745_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140187 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n743_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140186 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n741_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140185 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n739_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140184 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140183 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n736_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140182 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n734_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140181 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n732_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140180 ($_DFF_PN0_) from module filt_ppi (D = $abc$140171$new_n730_, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140179 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140178 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140177 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140176 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140175 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140174 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140173 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]).
Adding EN signal on $abc$140171$auto$blifparse.cc:377:parse_blif$140172 ($_DFF_PN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9], Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136960 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136959 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136958 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136957 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136956 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136955 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136954 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136953 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136952 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136951 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136950 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136949 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136948 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136947 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136946 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136945 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136944 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136943 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136942 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136941 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136940 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136939 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136938 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136937 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136936 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136935 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136934 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136933 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136932 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136931 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136930 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136929 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136928 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136927 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136926 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136925 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136924 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136923 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136922 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136921 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136920 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136919 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136918 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136917 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136916 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136915 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136914 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136913 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136912 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136911 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136910 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136909 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136908 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136907 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136906 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136905 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136904 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136903 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136902 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136901 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136900 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136899 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136898 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136897 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136896 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136895 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136894 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136893 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136892 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136891 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136890 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136889 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136888 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136887 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136886 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136885 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136884 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136883 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136882 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136881 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136880 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136879 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136878 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136877 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136876 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136875 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136874 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136873 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136872 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136871 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136870 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136869 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136868 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136867 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136866 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136865 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136864 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136863 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136862 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136861 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136860 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136859 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136858 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136857 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136856 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136855 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136854 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136853 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136852 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136851 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136850 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136849 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136848 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136847 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136846 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136845 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136844 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136843 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136842 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136841 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136840 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136839 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136838 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136837 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136836 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136835 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136834 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136833 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136832 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136831 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136830 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136829 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136828 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136827 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136826 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136825 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136824 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136823 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136822 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136821 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136820 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136819 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136818 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136817 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136816 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136815 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136814 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136813 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136812 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136811 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136810 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136809 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136808 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136807 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136806 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136805 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136804 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136803 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136802 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136801 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136800 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136799 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136798 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136797 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136796 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136795 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136794 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136793 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136792 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136791 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136790 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136789 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136788 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136787 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136786 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136785 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136784 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136783 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136782 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136781 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136780 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136779 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136778 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136777 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136776 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136775 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136774 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136773 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136772 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136771 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136770 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136769 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136768 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136767 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136766 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136765 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136764 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136763 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136762 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136761 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136760 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136759 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136758 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136757 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136756 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136755 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136754 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136753 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136752 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136751 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136750 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136749 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136748 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136747 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136746 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136745 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136744 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136743 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136742 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136741 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136740 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136739 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136738 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136737 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136736 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136735 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136734 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136733 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136732 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136731 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136730 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136729 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136728 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136727 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136726 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136725 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136724 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136723 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136722 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136721 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136720 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136719 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136718 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136717 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136716 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136715 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136714 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136713 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136712 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136711 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136710 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136709 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136708 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136707 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136706 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136705 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136704 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136703 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136702 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136701 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136700 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136699 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136698 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136697 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136696 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136695 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136694 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136693 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136692 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136691 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136690 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136689 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136688 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136687 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136686 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136685 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136684 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136683 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136682 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136681 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136680 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136679 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136678 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136677 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136676 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136675 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136674 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136673 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136672 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136671 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136670 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136669 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136668 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136667 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136666 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136665 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136664 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136663 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136662 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136661 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136660 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136659 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136658 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136657 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136656 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136655 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136654 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136653 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136652 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136651 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136650 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136649 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136648 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136647 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136646 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136645 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136644 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136643 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136642 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136641 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136640 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136639 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136638 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136637 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136636 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136635 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136634 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136633 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136632 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136631 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136630 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136629 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136628 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136627 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136626 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136625 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136624 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136623 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136622 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136621 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136620 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136619 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136618 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136617 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136616 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136615 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136614 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136613 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136612 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136611 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136610 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136609 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136608 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136607 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136606 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136605 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136604 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136603 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136602 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136601 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136600 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136599 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136598 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136597 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136596 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136595 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136594 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136593 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136592 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136591 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136590 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136589 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136588 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136587 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136586 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136585 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136584 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136583 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136582 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136581 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136580 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136579 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136578 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136577 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136576 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136575 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136574 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136573 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136572 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136571 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136570 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136569 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136568 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136567 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136566 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136565 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136564 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136563 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136562 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136561 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136560 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136559 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136558 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136557 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136556 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136555 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136554 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136553 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136552 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136551 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136550 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136549 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136548 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136547 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136546 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136545 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136544 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136543 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136542 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136541 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136540 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136539 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136538 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136537 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136536 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136535 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136534 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136533 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136532 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136531 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136530 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136529 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136528 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136527 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136526 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136525 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136524 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136523 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136522 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136521 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136520 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136519 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136518 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136517 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136516 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136515 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136514 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136513 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136512 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136511 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136510 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136509 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136508 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136507 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136506 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136505 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136504 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136503 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136502 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136501 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136500 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136499 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136498 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136497 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136496 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136495 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136494 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136493 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136492 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136491 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136490 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136489 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136488 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136487 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136486 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136485 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136484 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136483 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136482 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136481 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136480 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136479 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136478 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136477 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136476 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136475 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136474 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136473 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136472 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136471 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136470 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136469 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136468 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136467 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136466 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136465 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136464 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136463 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136462 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136461 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136460 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136459 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136458 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136457 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136456 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136455 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136454 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136453 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136452 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136451 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136450 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136449 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136448 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136447 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136446 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136445 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136444 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136443 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136442 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136441 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136440 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136439 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136438 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136437 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136436 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136435 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136434 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136433 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136432 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136431 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136430 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136429 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136428 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136427 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136426 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136425 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136424 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136423 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136422 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136421 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136420 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136419 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136418 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136417 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136416 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136415 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136414 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136413 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136412 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136411 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136410 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]).
Adding EN signal on $abc$136408$auto$blifparse.cc:377:parse_blif$136409 ($_DFF_PN0_) from module filt_ppi (D = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9], Q = \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132790 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \o_sclk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132789 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132788 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132787 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132786 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132785 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132784 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132783 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132782 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132781 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132780 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132779 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132778 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132777 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132776 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132775 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132774 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132773 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132772 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132771 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132770 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132769 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132768 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132767 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132766 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132765 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132764 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132763 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132762 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$132760$auto$blifparse.cc:377:parse_blif$132761 ($_DFF_NN0_) from module filt_ppi (D = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
[#visit=1355, #solve=0, #remove=0, time=0.12 sec.]

3.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 1348 unused cells and 1348 unused wires.
<suppressed ~1349 debug messages>

3.293. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

3.294. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

3.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.298. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.300. Executing OPT_SHARE pass.

3.301. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.10 sec.]

3.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.309. Executing OPT_SHARE pass.

3.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.314. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.315. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.316. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.317. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.318. Executing OPT_SHARE pass.

3.319. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.11 sec.]

3.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=1354, #remove=0, time=0.23 sec.]

3.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.323. Executing BMUXMAP pass.

3.324. Executing DEMUXMAP pass.

3.325. Executing SPLITNETS pass (splitting up multi-bit signals).

3.326. Executing ABC pass (technology mapping using ABC).

3.326.1. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Extracted 6617 gates and 8829 wires to a netlist network with 2212 inputs and 1018 outputs (dfl=1).

3.326.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 2212  #Luts =  2957  Max Lvl =   5  Avg Lvl =   2.53  [   0.20 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2212  #Luts =  2957  Max Lvl =   5  Avg Lvl =   2.53  [   6.72 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2212  #Luts =  2816  Max Lvl =   5  Avg Lvl =   2.57  [   7.10 sec. at Pass 2]{map}[6]
DE:   #PIs = 2212  #Luts =  2757  Max Lvl =   5  Avg Lvl =   2.56  [   9.09 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2212  #Luts =  2749  Max Lvl =   5  Avg Lvl =   2.53  [   8.60 sec. at Pass 4]{map}[16]
DE:   #PIs = 2212  #Luts =  2694  Max Lvl =   5  Avg Lvl =   2.64  [   9.10 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2689  Max Lvl =   5  Avg Lvl =   2.62  [   8.70 sec. at Pass 6]{map}[16]
DE:   #PIs = 2212  #Luts =  2688  Max Lvl =   5  Avg Lvl =   2.61  [  10.26 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2687  Max Lvl =   5  Avg Lvl =   2.61  [   9.27 sec. at Pass 8]{map}[16]
DE:   #PIs = 2212  #Luts =  2686  Max Lvl =   5  Avg Lvl =   2.61  [   9.60 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2685  Max Lvl =   5  Avg Lvl =   2.61  [   8.61 sec. at Pass 10]{map}[16]
DE:   #PIs = 2212  #Luts =  2685  Max Lvl =   5  Avg Lvl =   2.61  [   8.99 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2682  Max Lvl =   5  Avg Lvl =   2.60  [   9.12 sec. at Pass 12]{map}[16]
DE:   #PIs = 2212  #Luts =  2679  Max Lvl =   5  Avg Lvl =   2.60  [   9.31 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2678  Max Lvl =   5  Avg Lvl =   2.60  [   8.52 sec. at Pass 14]{map}[16]
DE:   #PIs = 2212  #Luts =  2678  Max Lvl =   5  Avg Lvl =   2.60  [   7.24 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2678  Max Lvl =   5  Avg Lvl =   2.60  [   8.76 sec. at Pass 16]{map}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   9.36 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   8.96 sec. at Pass 18]{map}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   9.72 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   8.75 sec. at Pass 20]{map}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   9.21 sec. at Pass 21]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   9.77 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [  10.06 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   6.18 sec. at Pass 23]{finalMap}[16]
DE:   
DE:   total time =  211.27 sec.
[Time = 213.53 sec.]

3.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.329. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.330. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.331. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.332. Executing OPT_SHARE pass.

3.333. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.07 sec.]

3.334. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 8825 unused wires.
<suppressed ~1 debug messages>

3.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.336. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

3.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.338. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.339. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.340. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.342. Executing OPT_SHARE pass.

3.343. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.07 sec.]

3.344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.346. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.347. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.348. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.349. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.350. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.351. Executing OPT_SHARE pass.

3.352. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=0, #remove=0, time=0.07 sec.]

3.353. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1355, #solve=1354, #remove=0, time=0.40 sec.]

3.354. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..

3.355. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.356. Printing statistics.

=== filt_ppi ===

   Number of wires:               2329
   Number of wire bits:          17926
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4656
     $_DFFE_NN0P_                   37
     $_DFFE_PN0P_                 1318
     $lut                         2674
     CARRY                         598
     DSP19X2                        29

3.357. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

3.358. Executing RS_DFFSR_CONV pass.

3.359. Printing statistics.

=== filt_ppi ===

   Number of wires:               2329
   Number of wire bits:          17926
   Number of public wires:         388
   Number of public wire bits:   11904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4656
     $_DFFE_NN0P_                   37
     $_DFFE_PN0P_                 1318
     $lut                         2674
     CARRY                         598
     DSP19X2                        29

3.360. Executing TECHMAP pass (map to technology primitives).

3.360.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.360.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.360.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~4151 debug messages>

3.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~101098 debug messages>

3.362. Executing SIMPLEMAP pass (map simple cells to gate primitives).

3.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.364. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~26628 debug messages>
Removed a total of 8876 cells.

3.365. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.19 sec.]

3.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 16518 unused wires.
<suppressed ~1 debug messages>

3.367. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.
<suppressed ~203 debug messages>

3.368. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

3.369. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.370. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.371. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.372. Executing OPT_SHARE pass.

3.373. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.15 sec.]

3.374. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

3.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.376. Executing TECHMAP pass (map to technology primitives).

3.376.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.376.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

3.377. Executing ABC pass (technology mapping using ABC).

3.377.1. Extracting gate netlist of module `\filt_ppi' to `<abc-temp-dir>/input.blif'..
Extracted 9819 gates and 12033 wires to a netlist network with 2212 inputs and 1018 outputs (dfl=1).

3.377.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   0.24 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   6.51 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   6.98 sec. at Pass 2]{map}[6]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   7.69 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2212  #Luts =  2674  Max Lvl =   5  Avg Lvl =   2.60  [   8.72 sec. at Pass 4]{map}[16]
DE:   #PIs = 2212  #Luts =  2671  Max Lvl =   5  Avg Lvl =   2.63  [   9.36 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2671  Max Lvl =   5  Avg Lvl =   2.63  [   8.84 sec. at Pass 6]{map}[16]
DE:   #PIs = 2212  #Luts =  2669  Max Lvl =   5  Avg Lvl =   2.65  [   9.03 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2669  Max Lvl =   5  Avg Lvl =   2.65  [   9.06 sec. at Pass 8]{map}[16]
DE:   #PIs = 2212  #Luts =  2667  Max Lvl =   5  Avg Lvl =   2.65  [   9.29 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2666  Max Lvl =   5  Avg Lvl =   2.65  [   8.85 sec. at Pass 10]{map}[16]
DE:   #PIs = 2212  #Luts =  2664  Max Lvl =   5  Avg Lvl =   2.65  [   9.12 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2664  Max Lvl =   5  Avg Lvl =   2.65  [   9.67 sec. at Pass 12]{map}[16]
DE:   #PIs = 2212  #Luts =  2664  Max Lvl =   5  Avg Lvl =   2.65  [   9.39 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2662  Max Lvl =   5  Avg Lvl =   2.65  [   7.78 sec. at Pass 14]{map}[16]
DE:   #PIs = 2212  #Luts =  2662  Max Lvl =   5  Avg Lvl =   2.65  [   8.90 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2662  Max Lvl =   5  Avg Lvl =   2.65  [   8.72 sec. at Pass 16]{map}[16]
DE:   #PIs = 2212  #Luts =  2661  Max Lvl =   5  Avg Lvl =   2.65  [   7.85 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2661  Max Lvl =   5  Avg Lvl =   2.65  [   8.69 sec. at Pass 18]{map}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   8.96 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   7.88 sec. at Pass 20]{map}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   9.02 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   8.70 sec. at Pass 22]{map}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   9.02 sec. at Pass 23]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   9.01 sec. at Pass 24]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   9.37 sec. at Pass 24]{pushMap}[16]
DE:   #PIs = 2212  #Luts =  2653  Max Lvl =   5  Avg Lvl =   2.65  [   5.98 sec. at Pass 25]{finalMap}[16]
DE:   
DE:   total time =  222.71 sec.
[Time = 225.02 sec.]

3.378. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

3.379. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppi..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.381. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppi.
Performed a total of 0 changes.

3.382. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppi'.
Removed a total of 0 cells.

3.383. Executing OPT_SHARE pass.

3.384. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.07 sec.]

3.385. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 8636 unused wires.
<suppressed ~1 debug messages>

3.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppi.

RUN-OPT ITERATIONS DONE : 1

3.387. Executing HIERARCHY pass (managing design hierarchy).

3.387.1. Analyzing design hierarchy..
Top module:  \filt_ppi

3.387.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Removed 0 unused modules.

3.388. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 245 unused wires.
<suppressed ~245 debug messages>

3.389. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

3.390. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.391. Executing CLKBUFMAP pass (inserting clock buffers).
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Warning: \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk is generated clock
Inserting rs__CLK_BUF on filt_ppi.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.i_fclk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppi.ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk[0].

3.392. Executing TECHMAP pass (map to technology primitives).

3.392.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

3.392.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~8 debug messages>

3.393. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.394. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port filt_ppi.i_clk using rs__I_BUF.
Mapping port filt_ppi.i_data using rs__I_BUF.
Mapping port filt_ppi.i_ena using rs__I_BUF.
Mapping port filt_ppi.i_fclk using rs__I_BUF.
Mapping port filt_ppi.i_rst_an using rs__I_BUF.
Mapping port filt_ppi.o_data using rs__O_BUF.
Mapping port filt_ppi.o_sclk using rs__O_BUF.

3.395. Executing TECHMAP pass (map to technology primitives).

3.395.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

3.395.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~45 debug messages>

3.396. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 118 unused wires.
<suppressed ~1 debug messages>

3.397. Executing SPLITNETS pass (splitting up multi-bit signals).

3.398. Printing statistics.

=== filt_ppi ===

   Number of wires:               2101
   Number of wire bits:           8855
   Number of public wires:         143
   Number of public wire bits:    2784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4706
     $lut                         2653
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     O_BUF                          27

3.399. Executing TECHMAP pass (map to technology primitives).

3.399.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.399.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5828 debug messages>

3.400. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppi..
Removed 0 unused cells and 5306 unused wires.
<suppressed ~1 debug messages>

3.401. Printing statistics.

=== filt_ppi ===

   Number of wires:               2101
   Number of wire bits:           8855
   Number of public wires:         143
   Number of public wire bits:    2784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4706
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     LUT1                            6
     LUT2                          340
     LUT3                          157
     LUT4                          192
     LUT5                          291
     LUT6                         1667
     O_BUF                          27

3.402. Executing SPLITNETS pass (splitting up multi-bit signals).

3.403. Executing HIERARCHY pass (managing design hierarchy).

3.403.1. Analyzing design hierarchy..
Top module:  \filt_ppi

3.403.2. Analyzing design hierarchy..
Top module:  \filt_ppi
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

3.404. Printing statistics.

=== filt_ppi ===

   Number of wires:               2101
   Number of wire bits:           8855
   Number of public wires:         143
   Number of public wire bits:    2784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4706
     CARRY                         598
     CLK_BUF                         2
     DFFNRE                         37
     DFFRE                        1318
     DSP19X2                        29
     FCLK_BUF                       30
     I_BUF                          12
     LUT1                            6
     LUT2                          340
     LUT3                          157
     LUT4                          192
     LUT5                          291
     LUT6                         1667
     O_BUF                          27

   Number of LUTs:                2653
   Number of REGs:                1355
   Number of CARRY ADDERs:         598
   Number of CARRY CHAINs:          23 (23x26)

4. Executing Verilog backend.
Dumping module `\filt_ppi'.

4.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.2. Executing RTLIL backend.
Output filename: design.rtlil
ERROR: Assert `m_pin_infos.find(object) == m_pin_infos.end()' failed in src/primitives_extractor.cc:1660.
