Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 23:23:52 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/SABR_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s15-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (318)
6. checking no_output_delay (458)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (318)
--------------------------------
 There are 318 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (458)
---------------------------------
 There are 458 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.532     -852.460                    549               118792        0.186        0.000                      0               118792        3.146        0.000                       0                 58364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -3.532     -852.460                    549               118792        0.186        0.000                      0               118792        3.146        0.000                       0                 58364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          549  Failing Endpoints,  Worst Slack       -3.532ns,  Total Violation     -852.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 6.251ns (54.084%)  route 5.307ns (45.916%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 8.748 - 8.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.787     0.787    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/exp_Z1_reg_3675_pp0_iter74_reg_reg[49]/Q
                         net (fo=102, unplaced)       0.879     2.081    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/exp_Z1_reg_3675_pp0_iter74_reg[41]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.313 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_254/O
                         net (fo=1, unplaced)         0.537     2.850    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_n_6683
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     3.280 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176/CO[3]
                         net (fo=1, unplaced)         0.000     3.280    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_176_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.380 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172/CO[3]
                         net (fo=1, unplaced)         0.000     3.380    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_172_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.569 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169/O[0]
                         net (fo=3, unplaced)         0.617     4.186    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_169_n_7
                         LUT3 (Prop_lut3_I0_O)        0.238     4.424 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79/O
                         net (fo=1, unplaced)         0.537     4.961    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[16]_i_79_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.391 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     5.391    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[16]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.668 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52/O[3]
                         net (fo=3, unplaced)         0.537     6.205    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_52_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     6.455 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54/O
                         net (fo=3, unplaced)         0.365     6.820    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_54_n_0
                         LUT5 (Prop_lut5_I1_O)        0.105     6.925 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26/O
                         net (fo=1, unplaced)         0.258     7.183    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[11]__0_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     7.640 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     7.640    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[11]__0_i_13_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     7.909 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13/O[1]
                         net (fo=1, unplaced)         0.564     8.473    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_13_n_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.689     9.162 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     9.162    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[15]__0_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     9.431 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8/O[1]
                         net (fo=2, unplaced)         0.483     9.914    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_8_n_6
                         LUT2 (Prop_lut2_I0_O)        0.245    10.159 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11/O
                         net (fo=1, unplaced)         0.000    10.159    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.603 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.603    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.703 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.703    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277    10.980 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_2/O[3]
                         net (fo=2, unplaced)         0.530    11.510    bd_0_i/hls_inst/inst/grp_pow_generic_double_s_fu_920/PCIN__13[43]
                         LUT2 (Prop_lut2_I0_O)        0.250    11.760 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4/O
                         net (fo=1, unplaced)         0.000    11.760    bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0[27]_i_4_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    12.076 r  bd_0_i/hls_inst/inst/mul_50ns_50ns_99_3_0_U11/buff0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.076    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_2[0]
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269    12.345 r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[30]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.345    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/P0_out__0[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.748     8.748    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]/C
                         clock pessimism              0.000     8.748    
                         clock uncertainty           -0.035     8.712    
                         FDRE (Setup_fdre_C_D)        0.101     8.813    bd_0_i/hls_inst/inst/grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194/grp_pow_generic_double_s_fu_920/mul_50ns_50ns_99_3_0_U11/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                 -3.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.256ns (75.117%)  route 0.085ns (24.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.390     0.390    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[1]/Q
                         net (fo=4, unplaced)         0.085     0.639    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[1]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     0.731 r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr0_carry/O[1]
                         net (fo=1, unplaced)         0.000     0.731    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr0_carry_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=58402, unset)        0.411     0.411    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.411    
                         FDRE (Hold_fdre_C_D)         0.134     0.545    bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.602         8.000       4.398                <hidden>
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         4.000       3.146                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[63]_srl32___grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_ap_CS_fsm_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         4.000       3.146                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[63]_srl32___grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_ap_CS_fsm_reg_r_30/CLK



