# aes128
Verilog implementation of 128-bit Advanced Encryption Standard (AES) algorithm.

Submitted for Digital System Design assignment

## Status: in development
Currently only support hard-coded round keys. AES decipher is not yet
implemented.
