 #ifndef _MAIN_H_
#define _MAIN_H_

enum GPIO_PORT{
	GPIO0_FPGA_C12 = 0,
	GPIO1_FPGA_B11,
	GPIO2_FPGA_C18,
	GPIO3_FPGA_D18,
	GPIO4_FPGA_E18,
	GPIO5_FPGA_C11,
	GPIO6_FPGA_D10,
	GPIO7_FPGA_B12,
	GPIO8_FPGA_A12,
	GPIO9_FPGA_D14,
	GPIO10_FPGA_C13,
	GPIO11_FPGA_D13,
	GPIO12_FPGA_A10,
	GPIO13_FPGA_E10,
	GPIO14_FPGA_C17,
	GPIO15_FPGA_A15,
	GPIO16_FPGA_B10,
	GPIO17_FPGA_D16,
	GPIO18_FPGA_B15,
	GPIO19_FPGA_B9,
	GPIO20_FPGA_A9,
	GPIO21_FPGA_A8,
	GPIO22_FPGA_C14,
	GPIO23_FPGA_A14,
	GPIO24_FPGA_B14,
	GPIO25_FPGA_A13,
	GPIO26_FPGA_C9,
	GPIO27_FPGA_D15
};

#endif
