design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_GPIO_Timer_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_GPIO_Timer_0_0/sim/design_1_GPIO_Timer_0_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_12_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_12_0/sim/design_1_axi_gpio_12_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_1/sim/design_1_axi_gpio_2_1.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_2/sim/design_1_axi_gpio_2_2.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_3.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_3/sim/design_1_axi_gpio_2_3.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_4.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_4/sim/design_1_axi_gpio_2_4.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_5.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_5/sim/design_1_axi_gpio_2_5.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_6.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_6/sim/design_1_axi_gpio_2_6.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_7.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_7/sim/design_1_axi_gpio_2_7.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_8.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_8/sim/design_1_axi_gpio_2_8.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_gpio_2_9.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_9/sim/design_1_axi_gpio_2_9.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_0/sim/design_1_microblaze_0_axi_intc_0.vhd,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_0_0/sim/design_1_ADC_counter_low_HZ_0_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_1_0/sim/design_1_ADC_counter_low_HZ_1_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_0/sim/design_1_ADC_counter_low_HZ_2_0.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_1/sim/design_1_ADC_counter_low_HZ_2_1.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_2/sim/design_1_ADC_counter_low_HZ_2_2.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_3/sim/design_1_ADC_counter_low_HZ_2_3.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_4.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_4/sim/design_1_ADC_counter_low_HZ_2_4.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_5.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_5/sim/design_1_ADC_counter_low_HZ_2_5.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_6.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_6/sim/design_1_ADC_counter_low_HZ_2_6.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_7.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_7/sim/design_1_ADC_counter_low_HZ_2_7.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_8.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_8/sim/design_1_ADC_counter_low_HZ_2_8.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ADC_counter_low_HZ_2_9.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ADC_counter_low_HZ_2_9/sim/design_1_ADC_counter_low_HZ_2_9.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="$ref_dir/../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/4e49"incdir="../../../../ADC_interface_debounced.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
