Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 22 23:19:43 2021
| Host         : LAPTOP-KI3QR63J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 652 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.217     -226.346                    542                 4301        0.060        0.000                      0                 4301        2.633        0.000                       0                  1338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clock              {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk       -1.142      -41.443                     79                 3844        0.294        0.000                      0                 3844       21.239        0.000                       0                  1162  
  clk_out2_cpuclk       93.439        0.000                      0                  301        0.060        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -1.217     -215.794                    542                  656        0.168        0.000                      0                  656  
clk_out1_cpuclk  clk_out2_cpuclk        0.204        0.000                      0                   83        0.153        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         13.800        0.000                      0                   71        2.688        0.000                      0                   71  
**async_default**  clk_out1_cpuclk    clk_out2_cpuclk          0.366        0.000                      0                   52        0.279        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           79  Failing Endpoints,  Worst Slack       -1.142ns,  Total Violation      -41.443ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.681ns  (logic 6.018ns (27.757%)  route 15.663ns (72.243%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.131ns = ( 21.608 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.476    16.428    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.117    16.545 r  programRom_0/ram_i_94/O
                         net (fo=1, routed)           0.729    17.274    programRom_0/ram_i_94_n_0
    SLICE_X61Y46         LUT2 (Prop_lut2_I0_O)        0.357    17.631 r  programRom_0/ram_i_62/O
                         net (fo=1, routed)           0.720    18.352    programRom_0/MemOrIO_0_write_data[20]
    SLICE_X64Y42         LUT4 (Prop_lut4_I3_O)        0.326    18.678 r  programRom_0/ram_i_28/O
                         net (fo=4, routed)           2.653    21.331    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.335    21.608    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.100    
                         clock uncertainty           -0.175    20.926    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    20.189    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -21.331    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.111ns  (logic 5.820ns (26.322%)  route 16.291ns (73.678%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 22.060 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.602    16.555    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.679 r  programRom_0/ram_i_92/O
                         net (fo=1, routed)           1.245    17.924    programRom_0/ram_i_92_n_0
    SLICE_X62Y43         LUT2 (Prop_lut2_I0_O)        0.150    18.074 r  programRom_0/ram_i_60/O
                         net (fo=1, routed)           0.299    18.373    programRom_0/MemOrIO_0_write_data[22]
    SLICE_X63Y41         LUT4 (Prop_lut4_I3_O)        0.328    18.701 r  programRom_0/ram_i_26/O
                         net (fo=4, routed)           3.060    21.760    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.787    22.060    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.552    
                         clock uncertainty           -0.175    21.378    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.641    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.641    
                         arrival time                         -21.760    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.283ns  (logic 5.793ns (27.218%)  route 15.490ns (72.782%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 21.266 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.609    16.562    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.119    16.681 r  programRom_0/ram_i_88/O
                         net (fo=1, routed)           1.092    17.772    programRom_0/ram_i_88_n_0
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.332    18.104 r  programRom_0/ram_i_56/O
                         net (fo=1, routed)           0.572    18.676    programRom_0/MemOrIO_0_write_data[26]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.800 r  programRom_0/ram_i_22/O
                         net (fo=4, routed)           2.133    20.933    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.992    21.266    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    20.758    
                         clock uncertainty           -0.175    20.583    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    19.846    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                         -20.933    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -1.071ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.330ns  (logic 5.793ns (27.160%)  route 15.537ns (72.840%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.412ns = ( 21.327 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.609    16.562    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.119    16.681 r  programRom_0/ram_i_88/O
                         net (fo=1, routed)           1.092    17.772    programRom_0/ram_i_88_n_0
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.332    18.104 r  programRom_0/ram_i_56/O
                         net (fo=1, routed)           0.572    18.676    programRom_0/MemOrIO_0_write_data[26]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.800 r  programRom_0/ram_i_22/O
                         net (fo=4, routed)           2.179    20.979    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.054    21.327    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    20.819    
                         clock uncertainty           -0.175    20.645    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    19.908    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                         -20.979    
  -------------------------------------------------------------------
                         slack                                 -1.071    

Slack (VIOLATED) :        -1.056ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.645ns  (logic 5.793ns (26.764%)  route 15.852ns (73.236%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.081ns = ( 21.658 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.609    16.562    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.119    16.681 r  programRom_0/ram_i_88/O
                         net (fo=1, routed)           1.092    17.772    programRom_0/ram_i_88_n_0
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.332    18.104 r  programRom_0/ram_i_56/O
                         net (fo=1, routed)           0.572    18.676    programRom_0/MemOrIO_0_write_data[26]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.800 r  programRom_0/ram_i_22/O
                         net (fo=4, routed)           2.494    21.294    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.384    21.658    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.150    
                         clock uncertainty           -0.175    20.976    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    20.239    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.239    
                         arrival time                         -21.294    
  -------------------------------------------------------------------
                         slack                                 -1.056    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.029ns  (logic 6.018ns (27.319%)  route 16.011ns (72.681%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 22.060 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.476    16.428    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.117    16.545 r  programRom_0/ram_i_94/O
                         net (fo=1, routed)           0.729    17.274    programRom_0/ram_i_94_n_0
    SLICE_X61Y46         LUT2 (Prop_lut2_I0_O)        0.357    17.631 r  programRom_0/ram_i_62/O
                         net (fo=1, routed)           0.720    18.352    programRom_0/MemOrIO_0_write_data[20]
    SLICE_X64Y42         LUT4 (Prop_lut4_I3_O)        0.326    18.678 r  programRom_0/ram_i_28/O
                         net (fo=4, routed)           3.000    21.678    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.787    22.060    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.552    
                         clock uncertainty           -0.175    21.378    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    20.641    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.641    
                         arrival time                         -21.678    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.015ns  (logic 6.018ns (27.336%)  route 15.997ns (72.664%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.310ns = ( 22.049 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.476    16.428    programRom_0/control32_0/MemWrite0__2
    SLICE_X58Y49         LUT3 (Prop_lut3_I0_O)        0.117    16.545 r  programRom_0/ram_i_94/O
                         net (fo=1, routed)           0.729    17.274    programRom_0/ram_i_94_n_0
    SLICE_X61Y46         LUT2 (Prop_lut2_I0_O)        0.357    17.631 r  programRom_0/ram_i_62/O
                         net (fo=1, routed)           0.720    18.352    programRom_0/MemOrIO_0_write_data[20]
    SLICE_X64Y42         LUT4 (Prop_lut4_I3_O)        0.326    18.678 r  programRom_0/ram_i_28/O
                         net (fo=4, routed)           2.987    21.664    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y4          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.775    22.049    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.541    
                         clock uncertainty           -0.175    21.367    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    20.630    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.630    
                         arrival time                         -21.664    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.034ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.571ns  (logic 5.793ns (26.855%)  route 15.778ns (73.145%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 21.605 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.609    16.562    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.119    16.681 r  programRom_0/ram_i_88/O
                         net (fo=1, routed)           1.092    17.772    programRom_0/ram_i_88_n_0
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.332    18.104 r  programRom_0/ram_i_56/O
                         net (fo=1, routed)           0.572    18.676    programRom_0/MemOrIO_0_write_data[26]
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    18.800 r  programRom_0/ram_i_22/O
                         net (fo=4, routed)           2.420    21.220    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.332    21.605    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    21.098    
                         clock uncertainty           -0.175    20.923    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    20.186    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.186    
                         arrival time                         -21.220    
  -------------------------------------------------------------------
                         slack                                 -1.034    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.191ns  (logic 5.786ns (27.304%)  route 15.405ns (72.696%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 21.266 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.605    16.558    programRom_0/control32_0/MemWrite0__2
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.682 r  programRom_0/ram_i_83/O
                         net (fo=1, routed)           0.712    17.393    programRom_0/ram_i_83_n_0
    SLICE_X62Y44         LUT2 (Prop_lut2_I0_O)        0.116    17.509 r  programRom_0/ram_i_51/O
                         net (fo=1, routed)           0.711    18.220    programRom_0/MemOrIO_0_write_data[31]
    SLICE_X62Y40         LUT4 (Prop_lut4_I3_O)        0.328    18.548 r  programRom_0/ram_i_17/O
                         net (fo=4, routed)           2.292    20.840    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.992    21.266    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    20.758    
                         clock uncertainty           -0.175    20.583    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    19.846    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                         -20.840    
  -------------------------------------------------------------------
                         slack                                 -0.994    

Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 5.786ns (27.393%)  route 15.337ns (72.607%))
  Logic Levels:           16  (LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 21.266 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.297    -1.694    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.152    -1.542 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.192    -0.351    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.656     2.305 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     4.124    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[3]
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.124     4.248 r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=258, routed)         1.198     5.446    Idecode32_0/douta[10]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  Idecode32_0/ledout[21]_i_8/O
                         net (fo=1, routed)           0.000     5.570    Idecode32_0/ledout[21]_i_8_n_0
    SLICE_X60Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     5.779 f  Idecode32_0/ledout_reg[21]_i_3/O
                         net (fo=1, routed)           0.806     6.584    Idecode32_0/ledout_reg[21]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.297     6.881 f  Idecode32_0/ledout[21]_i_1/O
                         net (fo=6, routed)           1.504     8.385    programRom_0/Idecode32_0_read_data_2[5]
    SLICE_X46Y62         LUT3 (Prop_lut3_I2_O)        0.148     8.533 f  programRom_0/register[0][21]_i_5/O
                         net (fo=22, routed)          0.857     9.390    programRom_0/register_reg[31][31][3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.354     9.744 f  programRom_0/register[0][16]_i_28/O
                         net (fo=1, routed)           0.436    10.180    programRom_0/register[0][16]_i_28_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I5_O)        0.326    10.506 f  programRom_0/register[0][16]_i_23/O
                         net (fo=2, routed)           0.984    11.490    programRom_0/register[0][16]_i_23_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.152    11.642 f  programRom_0/register[0][16]_i_17/O
                         net (fo=2, routed)           0.848    12.490    programRom_0/register[0][16]_i_17_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.332    12.822 f  programRom_0/register[0][16]_i_10/O
                         net (fo=1, routed)           0.294    13.116    programRom_0/register[0][16]_i_10_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.240 f  programRom_0/register[0][16]_i_4/O
                         net (fo=1, routed)           0.667    13.907    programRom_0/register[0][16]_i_4_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.031 f  programRom_0/register[0][16]_i_2/O
                         net (fo=2, routed)           1.234    15.265    programRom_0/register[0][16]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124    15.389 f  programRom_0/switchrdata[15]_i_4/O
                         net (fo=21, routed)          0.440    15.829    programRom_0/switchrdata[15]_i_4_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.953 r  programRom_0/ram_i_50/O
                         net (fo=17, routed)          0.459    16.412    programRom_0/control32_0/MemWrite0__2
    SLICE_X61Y49         LUT3 (Prop_lut3_I0_O)        0.124    16.536 r  programRom_0/ram_i_85/O
                         net (fo=1, routed)           0.792    17.328    programRom_0/ram_i_85_n_0
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.116    17.444 r  programRom_0/ram_i_53/O
                         net (fo=1, routed)           0.773    18.217    programRom_0/MemOrIO_0_write_data[29]
    SLICE_X62Y41         LUT4 (Prop_lut4_I3_O)        0.328    18.545 r  programRom_0/ram_i_19/O
                         net (fo=4, routed)           2.227    20.772    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918    20.173    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100    20.273 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          0.992    21.266    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.508    20.758    
                         clock uncertainty           -0.175    20.583    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    19.846    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                         -20.772    
  -------------------------------------------------------------------
                         slack                                 -0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            upg_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.199    -0.154    upg_rst
    SLICE_X52Y66         LUT3 (Prop_lut3_I1_O)        0.045    -0.109 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000    -0.109    upg_rst_i_1_n_0
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.825    -0.266    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
                         clock pessimism             -0.227    -0.494    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.091    -0.403    upg_rst_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.932ns  (logic 0.543ns (58.278%)  route 0.389ns (41.722%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns = ( 21.474 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 21.247 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    21.247    Ifetc32_0/clk_out1
    SLICE_X51Y63         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.146    21.393 r  Ifetc32_0/PC_reg[24]/Q
                         net (fo=2, routed)           0.185    21.578    Ifetc32_0/p_0_in[22]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    21.738 r  Ifetc32_0/PC_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.738    Ifetc32_0/PC_reg[28]_i_8_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.777 r  Ifetc32_0/PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.777    Ifetc32_0/PC_reg[28]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    21.868 r  Ifetc32_0/PC_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.204    22.072    programRom_0/Ifetc32_0_branch_base_addr[2]
    SLICE_X54Y65         LUT5 (Prop_lut5_I4_O)        0.107    22.179 r  programRom_0/PC[30]_i_1/O
                         net (fo=1, routed)           0.000    22.179    Ifetc32_0/D[29]
    SLICE_X54Y65         FDCE                                         r  Ifetc32_0/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.826    21.474    Ifetc32_0/clk_out1
    SLICE_X54Y65         FDCE                                         r  Ifetc32_0/PC_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.509    
    SLICE_X54Y65         FDCE (Hold_fdce_C_D)         0.125    21.634    Ifetc32_0/PC_reg[30]
  -------------------------------------------------------------------
                         required time                        -21.634    
                         arrival time                          22.179    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.967ns  (logic 0.506ns (52.347%)  route 0.461ns (47.653%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 21.475 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 21.247 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    21.247    Ifetc32_0/clk_out1
    SLICE_X51Y63         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.146    21.393 r  Ifetc32_0/PC_reg[24]/Q
                         net (fo=2, routed)           0.185    21.578    Ifetc32_0/p_0_in[22]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    21.738 r  Ifetc32_0/PC_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.738    Ifetc32_0/PC_reg[28]_i_8_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    21.828 r  Ifetc32_0/PC_reg[28]_i_3/O[3]
                         net (fo=3, routed)           0.276    22.104    programRom_0/Ifetc32_0_branch_base_addr[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.110    22.214 r  programRom_0/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    22.214    Ifetc32_0/D[27]
    SLICE_X54Y64         FDCE                                         r  Ifetc32_0/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.827    21.475    Ifetc32_0/clk_out1
    SLICE_X54Y64         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.510    
    SLICE_X54Y64         FDCE (Hold_fdce_C_D)         0.125    21.635    Ifetc32_0/PC_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.635    
                         arrival time                          22.214    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.984ns  (logic 0.518ns (52.665%)  route 0.466ns (47.335%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns = ( 21.474 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 21.247 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    21.247    Ifetc32_0/clk_out1
    SLICE_X51Y63         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.146    21.393 r  Ifetc32_0/PC_reg[24]/Q
                         net (fo=2, routed)           0.185    21.578    Ifetc32_0/p_0_in[22]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    21.738 r  Ifetc32_0/PC_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.738    Ifetc32_0/PC_reg[28]_i_8_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.777 r  Ifetc32_0/PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.777    Ifetc32_0/PC_reg[28]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    21.842 r  Ifetc32_0/PC_reg[31]_i_7/O[2]
                         net (fo=2, routed)           0.281    22.123    programRom_0/Ifetc32_0_branch_base_addr[3]
    SLICE_X54Y65         LUT5 (Prop_lut5_I4_O)        0.108    22.231 r  programRom_0/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    22.231    Ifetc32_0/D[30]
    SLICE_X54Y65         FDCE                                         r  Ifetc32_0/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.826    21.474    Ifetc32_0/clk_out1
    SLICE_X54Y65         FDCE                                         r  Ifetc32_0/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.509    
    SLICE_X54Y65         FDCE (Hold_fdce_C_D)         0.125    21.634    Ifetc32_0/PC_reg[31]
  -------------------------------------------------------------------
                         required time                        -21.634    
                         arrival time                          22.231    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.965ns  (logic 0.510ns (52.827%)  route 0.455ns (47.173%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 21.476 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.493ns = ( 21.246 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.558    21.246    Ifetc32_0/clk_out1
    SLICE_X55Y64         FDCE                                         r  Ifetc32_0/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDCE (Prop_fdce_C_Q)         0.146    21.392 r  Ifetc32_0/PC_reg[23]/Q
                         net (fo=2, routed)           0.103    21.495    Ifetc32_0/p_0_in[21]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    21.639 r  Ifetc32_0/PC_reg[28]_i_8/O[3]
                         net (fo=3, routed)           0.213    21.852    Idecode32_0/Ifetc32_0_branch_base_addr[22]
    SLICE_X51Y63         LUT3 (Prop_lut3_I2_O)        0.113    21.965 r  Idecode32_0/PC[24]_i_2/O
                         net (fo=1, routed)           0.139    22.105    programRom_0/PC_reg[24]_2
    SLICE_X51Y63         LUT5 (Prop_lut5_I4_O)        0.107    22.212 r  programRom_0/PC[24]_i_1/O
                         net (fo=1, routed)           0.000    22.212    Ifetc32_0/D[23]
    SLICE_X51Y63         FDCE                                         r  Ifetc32_0/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.828    21.476    Ifetc32_0/clk_out1
    SLICE_X51Y63         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.511    
    SLICE_X51Y63         FDCE (Hold_fdce_C_D)         0.099    21.610    Ifetc32_0/PC_reg[24]
  -------------------------------------------------------------------
                         required time                        -21.610    
                         arrival time                          22.212    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.785ns  (logic 0.368ns (46.889%)  route 0.417ns (53.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 21.479 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.249 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.561    21.249    Ifetc32_0/clk_out1
    SLICE_X55Y58         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.146    21.395 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.149    21.545    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X53Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.660 r  Ifetc32_0/PC_reg[1]_i_2/O[0]
                         net (fo=1, routed)           0.268    21.927    programRom_0/O[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.107    22.034 r  programRom_0/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    22.034    Ifetc32_0/D[0]
    SLICE_X55Y58         FDCE                                         r  Ifetc32_0/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    21.479    Ifetc32_0/clk_out1
    SLICE_X55Y58         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.249    
    SLICE_X55Y58         FDCE (Hold_fdce_C_D)         0.098    21.347    Ifetc32_0/PC_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.347    
                         arrival time                          22.034    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.052ns  (logic 0.556ns (52.829%)  route 0.496ns (47.171%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 21.477 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.248 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    21.248    Ifetc32_0/clk_out1
    SLICE_X55Y61         FDCE                                         r  Ifetc32_0/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.146    21.394 r  Ifetc32_0/PC_reg[16]/Q
                         net (fo=2, routed)           0.108    21.503    Ifetc32_0/p_0_in[14]
    SLICE_X53Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.611 r  Ifetc32_0/PC_reg[17]_i_4/O[3]
                         net (fo=3, routed)           0.203    21.814    Ifetc32_0/Ifetc32_0_branch_base_addr[14]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.192    22.006 r  Ifetc32_0/PC_reg[17]_i_2/O[3]
                         net (fo=1, routed)           0.185    22.191    programRom_0/Executs32_0_Addr_Result[15]
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.110    22.301 r  programRom_0/PC[17]_i_1/O
                         net (fo=1, routed)           0.000    22.301    Ifetc32_0/D[16]
    SLICE_X51Y62         FDCE                                         r  Ifetc32_0/PC_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.829    21.477    Ifetc32_0/clk_out1
    SLICE_X51Y62         FDCE                                         r  Ifetc32_0/PC_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.512    
    SLICE_X51Y62         FDCE (Hold_fdce_C_D)         0.098    21.610    Ifetc32_0/PC_reg[17]
  -------------------------------------------------------------------
                         required time                        -21.610    
                         arrival time                          22.301    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.101ns  (logic 0.506ns (45.954%)  route 0.595ns (54.046%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns = ( 21.474 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.492ns = ( 21.247 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.559    21.247    Ifetc32_0/clk_out1
    SLICE_X51Y63         FDCE                                         r  Ifetc32_0/PC_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDCE (Prop_fdce_C_Q)         0.146    21.393 r  Ifetc32_0/PC_reg[24]/Q
                         net (fo=2, routed)           0.185    21.578    Ifetc32_0/p_0_in[22]
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    21.738 r  Ifetc32_0/PC_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    21.738    Ifetc32_0/PC_reg[28]_i_8_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.777 r  Ifetc32_0/PC_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.777    Ifetc32_0/PC_reg[28]_i_3_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    21.831 r  Ifetc32_0/PC_reg[31]_i_7/O[0]
                         net (fo=3, routed)           0.410    22.242    programRom_0/Ifetc32_0_branch_base_addr[1]
    SLICE_X54Y65         LUT5 (Prop_lut5_I4_O)        0.107    22.349 r  programRom_0/PC[29]_i_1/O
                         net (fo=1, routed)           0.000    22.349    Ifetc32_0/D[28]
    SLICE_X54Y65         FDCE                                         r  Ifetc32_0/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.826    21.474    Ifetc32_0/clk_out1
    SLICE_X54Y65         FDCE                                         r  Ifetc32_0/PC_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.509    
    SLICE_X54Y65         FDCE (Hold_fdce_C_D)         0.124    21.633    Ifetc32_0/PC_reg[29]
  -------------------------------------------------------------------
                         required time                        -21.633    
                         arrival time                          22.349    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_0/PC_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        1.147ns  (logic 0.597ns (52.029%)  route 0.550ns (47.971%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 21.475 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.491ns = ( 21.248 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.051 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.491    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.153 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.663    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.560    21.248    Ifetc32_0/clk_out1
    SLICE_X51Y62         FDCE                                         r  Ifetc32_0/PC_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.146    21.394 r  Ifetc32_0/PC_reg[17]/Q
                         net (fo=2, routed)           0.162    21.557    Ifetc32_0/p_0_in[15]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.672 r  Ifetc32_0/PC_reg[21]_i_4/O[0]
                         net (fo=3, routed)           0.202    21.874    Ifetc32_0/Ifetc32_0_branch_base_addr[15]
    SLICE_X52Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.175    22.049 r  Ifetc32_0/PC_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.049    Ifetc32_0/PC_reg[17]_i_2_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    22.103 r  Ifetc32_0/PC_reg[21]_i_2/O[0]
                         net (fo=1, routed)           0.186    22.289    programRom_0/Executs32_0_Addr_Result[16]
    SLICE_X54Y63         LUT5 (Prop_lut5_I2_O)        0.107    22.396 r  programRom_0/PC[18]_i_1/O
                         net (fo=1, routed)           0.000    22.396    Ifetc32_0/D[17]
    SLICE_X54Y63         FDCE                                         r  Ifetc32_0/PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.240 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.721    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.064 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.619    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.648 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.827    21.475    Ifetc32_0/clk_out1
    SLICE_X54Y63         FDCE                                         r  Ifetc32_0/PC_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.510    
    SLICE_X54Y63         FDCE (Hold_fdce_C_D)         0.125    21.635    Ifetc32_0/PC_reg[18]
  -------------------------------------------------------------------
                         required time                        -21.635    
                         arrival time                          22.396    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.356ns (32.403%)  route 0.743ns (67.597%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.555    -0.496    Idecode32_0/CLK
    SLICE_X57Y80         FDRE                                         r  Idecode32_0/register_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  Idecode32_0/register_reg[3][15]/Q
                         net (fo=2, routed)           0.151    -0.203    Idecode32_0/register_reg[3]_3[15]
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.045    -0.158 r  Idecode32_0/ledout[15]_i_13/O
                         net (fo=1, routed)           0.000    -0.158    Idecode32_0/ledout[15]_i_13_n_0
    SLICE_X56Y80         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.096 r  Idecode32_0/ledout_reg[15]_i_6/O
                         net (fo=1, routed)           0.170     0.074    Idecode32_0/ledout_reg[15]_i_6_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.108     0.182 r  Idecode32_0/ledout[15]_i_2/O
                         net (fo=6, routed)           0.421     0.603    leds_0/Idecode32_0_read_data_2[15]
    SLICE_X30Y81         FDCE                                         r  leds_0/ledout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X30Y81         FDCE                                         r  leds_0/ledout_reg[15]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X30Y81         FDCE (Hold_fdce_C_D)         0.063    -0.162    leds_0/ledout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.765    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { c/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y9     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y3     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y3     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y6     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y15    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y74    Idecode32_0/register_reg[10][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X46Y80    Idecode32_0/register_reg[10][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X43Y74    Idecode32_0/register_reg[10][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y75    Idecode32_0/register_reg[10][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y70    Idecode32_0/register_reg[10][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X45Y70    Idecode32_0/register_reg[10][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y76    Idecode32_0/register_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X47Y80    Idecode32_0/register_reg[10][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X53Y76    Idecode32_0/register_reg[10][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y77    Idecode32_0/register_reg[10][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y61    Ifetc32_0/PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y60    Ifetc32_0/PC_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X56Y61    Ifetc32_0/PC_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X51Y63    Ifetc32_0/PC_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y59    Ifetc32_0/PC_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y75    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X61Y75    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y42    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X62Y42    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X70Y56    switchs_0/switchrdata_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.439ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.339ns (21.748%)  route 4.818ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.302     3.789    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.386    97.632    
                         clock uncertainty           -0.199    97.433    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    97.228    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         97.228    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 93.439    

Slack (MET) :             93.439ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.339ns (21.748%)  route 4.818ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.302     3.789    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.386    97.632    
                         clock uncertainty           -0.199    97.433    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    97.228    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         97.228    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 93.439    

Slack (MET) :             93.439ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.339ns (21.748%)  route 4.818ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.302     3.789    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.386    97.632    
                         clock uncertainty           -0.199    97.433    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    97.228    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         97.228    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 93.439    

Slack (MET) :             93.439ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.339ns (21.748%)  route 4.818ns (78.252%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.302     3.789    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.386    97.632    
                         clock uncertainty           -0.199    97.433    
    SLICE_X61Y63         FDCE (Setup_fdce_C_CE)      -0.205    97.228    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         97.228    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                 93.439    

Slack (MET) :             93.643ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.339ns (22.438%)  route 4.629ns (77.562%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 98.018 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           1.112     3.600    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    98.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X60Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.408    97.610    
                         clock uncertainty           -0.199    97.411    
    SLICE_X60Y63         FDCE (Setup_fdce_C_CE)      -0.169    97.242    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         97.242    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                 93.643    

Slack (MET) :             93.873ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.339ns (23.587%)  route 4.338ns (76.413%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.822     3.309    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X57Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism             -0.428    97.586    
                         clock uncertainty           -0.199    97.387    
    SLICE_X57Y63         FDCE (Setup_fdce_C_CE)      -0.205    97.182    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         97.182    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                 93.873    

Slack (MET) :             93.873ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.339ns (23.587%)  route 4.338ns (76.413%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns = ( 98.014 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.822     3.309    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X57Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    98.014    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism             -0.428    97.586    
                         clock uncertainty           -0.199    97.387    
    SLICE_X57Y63         FDCE (Setup_fdce_C_CE)      -0.205    97.182    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         97.182    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                 93.873    

Slack (MET) :             94.202ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 1.339ns (25.043%)  route 4.008ns (74.957%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 98.013 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           1.349     2.363    uart/inst/upg_inst/uart_wen5_out
    SLICE_X59Y65         LUT4 (Prop_lut4_I0_O)        0.124     2.487 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.491     2.979    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X57Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.496    98.013    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X57Y65         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.428    97.585    
                         clock uncertainty           -0.199    97.386    
    SLICE_X57Y65         FDCE (Setup_fdce_C_CE)      -0.205    97.181    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         97.181    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 94.202    

Slack (MET) :             94.340ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.339ns (25.602%)  route 3.891ns (74.398%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 98.017 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.903     1.917    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.041 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.821     2.862    uart/inst/upg_inst/s_axi_wdata
    SLICE_X59Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    98.017    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.411    97.606    
                         clock uncertainty           -0.199    97.407    
    SLICE_X59Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.202    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                 94.340    

Slack (MET) :             94.369ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.339ns (25.744%)  route 3.862ns (74.256%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 98.017 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623    -2.368    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.419    -1.949 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.849    -1.100    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X60Y63         LUT2 (Prop_lut2_I1_O)        0.324    -0.776 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.290    -0.486    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.348    -0.138 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.029     0.890    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.014 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.903     1.917    uart/inst/upg_inst/uart_wen5_out
    SLICE_X60Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.041 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.792     2.833    uart/inst/upg_inst/s_axi_wdata
    SLICE_X61Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855    94.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625    96.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.500    98.017    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism             -0.411    97.606    
                         clock uncertainty           -0.199    97.407    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205    97.202    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         97.202    
                         arrival time                          -2.833    
  -------------------------------------------------------------------
                         slack                                 94.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.137    -0.216    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.193    -0.460    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.277    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.557    -0.494    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.297    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X57Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.227    -0.494    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.075    -0.419    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.127    -0.226    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.193    -0.460    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.351    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.138    -0.215    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.193    -0.460    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.343    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.138    -0.215    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.193    -0.460    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.345    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  uart/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.085    -0.265    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wvalid
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X58Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.263    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism             -0.215    -0.479    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.121    -0.358    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.165%)  route 0.140ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.140    -0.214    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.193    -0.460    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.352    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.492    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  uart/inst/upg_inst/s_axi_awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.351 f  uart/inst/upg_inst/s_axi_awvalid_reg/Q
                         net (fo=4, routed)           0.087    -0.263    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_awvalid
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.218 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1/O
                         net (fo=1, routed)           0.000    -0.218    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -0.263    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X58Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism             -0.215    -0.479    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.121    -0.358    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_arvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.282%)  route 0.285ns (57.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.493    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  uart/inst/upg_inst/s_axi_arvalid_reg/Q
                         net (fo=6, routed)           0.285    -0.043    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.045     0.002 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.002    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_6
    SLICE_X53Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y66         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism              0.036    -0.231    
    SLICE_X53Y66         FDRE (Hold_fdre_C_D)         0.092    -0.139    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.386%)  route 0.139ns (49.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.495    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/Q
                         net (fo=3, routed)           0.139    -0.215    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y67         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.193    -0.460    
    SLICE_X56Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.366    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X63Y67    uart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y63    uart/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X60Y63    uart/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y63    uart/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y63    uart/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X61Y63    uart/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X57Y65    uart/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X57Y63    uart/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X60Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y67    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y68    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { c/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   c/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          542  Failing Endpoints,  Worst Slack       -1.217ns,  Total Violation     -215.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        6.039ns  (logic 0.580ns (9.604%)  route 5.459ns (90.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.402ns = ( 303.945 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 297.639 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   297.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   298.095 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.557   300.652    programRom_0/upg_done_o
    SLICE_X64Y59         LUT3 (Prop_lut3_I1_O)        0.124   300.776 r  programRom_0/instmem_i_44/O
                         net (fo=1, routed)           2.902   303.678    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.046   302.910    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.122   303.032 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.913   303.945    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.354    
                         clock uncertainty           -0.319   303.035    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.574   302.461    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.461    
                         arrival time                        -303.678    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        5.975ns  (logic 0.580ns (9.706%)  route 5.395ns (90.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.402ns = ( 303.945 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 297.639 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   297.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   298.095 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.292   300.387    programRom_0/upg_done_o
    SLICE_X62Y56         LUT3 (Prop_lut3_I1_O)        0.124   300.511 r  programRom_0/instmem_i_45/O
                         net (fo=1, routed)           3.104   303.615    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.046   302.910    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.122   303.032 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.913   303.945    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.354    
                         clock uncertainty           -0.319   303.035    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.574   302.461    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.461    
                         arrival time                        -303.615    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.151ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        5.708ns  (logic 0.580ns (10.161%)  route 5.128ns (89.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.667ns = ( 303.681 - 304.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 297.639 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    Y18                                               0.000   300.000 r  clock (IN)
                         net (fo=0)                   0.000   300.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   301.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   302.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   294.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   295.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   296.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   297.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   298.095 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.296   300.392    programRom_0/upg_done_o
    SLICE_X62Y57         LUT3 (Prop_lut3_I1_O)        0.124   300.516 r  programRom_0/instmem_i_46/O
                         net (fo=1, routed)           2.832   303.347    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    Y18                                               0.000   304.348 r  clock (IN)
                         net (fo=0)                   0.000   304.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   305.822 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   307.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   299.148 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   300.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   300.864 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        2.046   302.910    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.122   303.032 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.649   303.681    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   303.089    
                         clock uncertainty           -0.319   302.770    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.574   302.196    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        302.196    
                         arrival time                        -303.347    
  -------------------------------------------------------------------
                         slack                                 -1.151    

Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.473ns  (logic 0.580ns (8.960%)  route 5.893ns (91.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 804.669 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.617   800.712    programRom_0/upg_done_o
    SLICE_X62Y45         LUT4 (Prop_lut4_I2_O)        0.124   800.836 r  programRom_0/ram_i_30/O
                         net (fo=4, routed)           3.276   804.112    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.787   804.669    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.077    
                         clock uncertainty           -0.319   803.758    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   803.021    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.021    
                         arrival time                        -804.112    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        5.819ns  (logic 0.580ns (9.967%)  route 5.239ns (90.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.134ns = ( 804.214 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.800   800.895    programRom_0/upg_done_o
    SLICE_X63Y42         LUT4 (Prop_lut4_I2_O)        0.124   801.019 r  programRom_0/ram_i_20/O
                         net (fo=4, routed)           2.440   803.458    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.332   804.214    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   803.622    
                         clock uncertainty           -0.319   803.303    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   802.566    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.566    
                         arrival time                        -803.458    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.417ns  (logic 0.580ns (9.038%)  route 5.837ns (90.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.310ns = ( 804.657 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.287   799.382    programRom_0/upg_done_o
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.124   799.506 r  programRom_0/ram_i_7/O
                         net (fo=15, routed)          4.550   804.056    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.775   804.657    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.066    
                         clock uncertainty           -0.319   803.747    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566   803.181    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.181    
                         arrival time                        -804.056    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.867ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.420ns  (logic 0.580ns (9.035%)  route 5.840ns (90.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 804.669 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.444   799.539    programRom_0/upg_done_o
    SLICE_X59Y53         LUT4 (Prop_lut4_I3_O)        0.124   799.663 r  programRom_0/ram_i_8/O
                         net (fo=15, routed)          4.396   804.059    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.787   804.669    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.077    
                         clock uncertainty           -0.319   803.758    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   803.192    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.192    
                         arrival time                        -804.059    
  -------------------------------------------------------------------
                         slack                                 -0.867    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.398ns  (logic 0.580ns (9.065%)  route 5.818ns (90.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 804.669 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.444   799.539    programRom_0/upg_done_o
    SLICE_X59Y52         LUT4 (Prop_lut4_I3_O)        0.124   799.663 r  programRom_0/ram_i_6/O
                         net (fo=15, routed)          4.374   804.037    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.787   804.669    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.077    
                         clock uncertainty           -0.319   803.758    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   803.192    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        803.192    
                         arrival time                        -804.037    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.196ns  (logic 0.580ns (9.361%)  route 5.616ns (90.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.293ns = ( 804.641 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.228   800.323    Idecode32_0/upg_done_o
    SLICE_X63Y53         LUT4 (Prop_lut4_I2_O)        0.124   800.447 r  Idecode32_0/ram_i_38/O
                         net (fo=4, routed)           3.388   803.835    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X2Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.759   804.641    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.049    
                         clock uncertainty           -0.319   803.730    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737   802.993    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.993    
                         arrival time                        -803.835    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.827ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk fall@804.348ns - clk_out2_cpuclk rise@800.000ns)
  Data Path Delay:        6.181ns  (logic 0.580ns (9.384%)  route 5.601ns (90.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.293ns = ( 804.641 - 804.348 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 797.639 - 800.000 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    800.000   800.000 r  
    Y18                                               0.000   800.000 r  clock (IN)
                         net (fo=0)                   0.000   800.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   801.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   802.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590   794.208 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704   795.913    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   796.009 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.630   797.639    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456   798.095 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.307   800.402    Idecode32_0/upg_done_o
    SLICE_X62Y49         LUT4 (Prop_lut4_I2_O)        0.124   800.526 r  Idecode32_0/ram_i_41/O
                         net (fo=4, routed)           3.294   803.820    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    804.348   804.348 f  
    Y18                                               0.000   804.348 f  clock (IN)
                         net (fo=0)                   0.000   804.348    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   805.822 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   807.002    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855   799.148 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625   800.773    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   800.864 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.918   802.782    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.100   802.882 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.759   804.641    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.592   804.049    
                         clock uncertainty           -0.319   803.730    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   802.993    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        802.993    
                         arrival time                        -803.820    
  -------------------------------------------------------------------
                         slack                                 -0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.363ns  (logic 0.186ns (7.871%)  route 2.177ns (92.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 501.118 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 499.514 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565   499.514    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141   499.655 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.597   500.252    programRom_0/upg_done_o
    SLICE_X58Y54         LUT4 (Prop_lut4_I3_O)        0.045   500.297 r  programRom_0/ram_i_14/O
                         net (fo=15, routed)          1.580   501.877    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.047   499.956    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.056   500.012 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.106   501.118    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089   501.207    
                         clock uncertainty            0.319   501.526    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   501.709    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -501.709    
                         arrival time                         501.877    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.186ns (10.006%)  route 1.673ns (89.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.475ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.619     0.274    Ifetc32_0/upg_done_o
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.319 r  Ifetc32_0/instmem_i_8/O
                         net (fo=15, routed)          1.054     1.373    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.388     0.475    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     0.564    
                         clock uncertainty            0.319     0.883    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.261     1.144    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.186ns (7.969%)  route 2.148ns (92.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.534     0.189    Ifetc32_0/upg_done_o
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.234 r  Ifetc32_0/instmem_i_4/O
                         net (fo=8, routed)           1.614     1.849    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X61Y75         FDRE                                         r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.970     1.057    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X61Y75         FDRE                                         r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.089     1.147    
                         clock uncertainty            0.319     1.465    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.148     1.613    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.186ns (9.152%)  route 1.846ns (90.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.534     0.189    Ifetc32_0/upg_done_o
    SLICE_X59Y58         LUT4 (Prop_lut4_I2_O)        0.045     0.234 r  Ifetc32_0/instmem_i_4/O
                         net (fo=8, routed)           1.313     1.547    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.542     0.630    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     0.719    
                         clock uncertainty            0.319     1.038    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.261     1.299    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.186ns (9.143%)  route 1.848ns (90.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.619     0.274    Ifetc32_0/upg_done_o
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.319 r  Ifetc32_0/instmem_i_8/O
                         net (fo=15, routed)          1.229     1.549    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.542     0.630    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     0.719    
                         clock uncertainty            0.319     1.038    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.261     1.299    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.186ns (7.442%)  route 2.313ns (92.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.619     0.274    Ifetc32_0/upg_done_o
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.319 r  Ifetc32_0/instmem_i_8/O
                         net (fo=15, routed)          1.694     2.014    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          1.001     1.089    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.178    
                         clock uncertainty            0.319     1.497    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261     1.758    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.186ns (8.580%)  route 1.982ns (91.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.551     0.207    Ifetc32_0/upg_done_o
    SLICE_X62Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.252 r  Ifetc32_0/instmem_i_3/O
                         net (fo=8, routed)           1.430     1.682    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X2Y22         RAMB18E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.666     0.754    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089     0.843    
                         clock uncertainty            0.319     1.162    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.261     1.423    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.186ns (7.924%)  route 2.161ns (92.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.639     0.295    Ifetc32_0/upg_done_o
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.045     0.340 r  Ifetc32_0/instmem_i_15/O
                         net (fo=15, routed)          1.522     1.862    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.844     0.932    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.021    
                         clock uncertainty            0.319     1.340    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.261     1.601    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.186ns (7.921%)  route 2.162ns (92.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565    -0.486    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.619     0.274    Ifetc32_0/upg_done_o
    SLICE_X59Y57         LUT4 (Prop_lut4_I2_O)        0.045     0.319 r  Ifetc32_0/instmem_i_8/O
                         net (fo=15, routed)          1.543     1.862    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y16         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.123     0.032    programRom_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.055     0.087 r  programRom_0/instmem_i_1/O
                         net (fo=32, routed)          0.844     0.932    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.089     1.021    
                         clock uncertainty            0.319     1.340    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.261     1.601    programRom_0/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.404ns  (logic 0.186ns (7.738%)  route 2.218ns (92.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns = ( 501.064 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 499.514 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    Y18                                               0.000   500.000 r  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312   500.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339   498.414 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510   498.924    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   498.950 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565   499.514    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.141   499.655 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.597   500.252    programRom_0/upg_done_o
    SLICE_X58Y54         LUT4 (Prop_lut4_I3_O)        0.045   500.297 r  programRom_0/ram_i_14/O
                         net (fo=15, routed)          1.621   501.918    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y8          RAMB18E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    Y18                                               0.000   500.000 f  clock (IN)
                         net (fo=0)                   0.000   500.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501   500.501 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657   498.325 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556   498.880    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.909 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.047   499.956    dmemory32_0/clk_out1
    SLICE_X63Y52         LUT4 (Prop_lut4_I0_O)        0.056   500.012 r  dmemory32_0/ram_i_1/O
                         net (fo=32, routed)          1.052   501.064    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y8          RAMB18E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.089   501.154    
                         clock uncertainty            0.319   501.473    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183   501.656    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -501.656    
                         arrival time                         501.918    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.192ns  (logic 0.456ns (14.288%)  route 2.736ns (85.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.736   696.468    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X59Y69         FDRE (Setup_fdre_C_R)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.468    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.192ns  (logic 0.456ns (14.288%)  route 2.736ns (85.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.736   696.468    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X59Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X59Y69         FDSE (Setup_fdse_C_S)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.468    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.192ns  (logic 0.456ns (14.288%)  route 2.736ns (85.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.736   696.468    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/bus2ip_reset
    SLICE_X59Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X59Y69         FDSE (Setup_fdse_C_S)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.468    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.209%)  route 2.605ns (81.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.117   694.849    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124   694.973 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           1.488   696.462    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X61Y69         FDSE (Setup_fdse_C_S)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.461    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.209%)  route 2.605ns (81.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.117   694.849    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124   694.973 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           1.488   696.462    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X61Y69         FDSE (Setup_fdse_C_S)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.461    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.209%)  route 2.605ns (81.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.117   694.849    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124   694.973 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           1.488   696.462    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X61Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X61Y69         FDSE (Setup_fdse_C_S)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.461    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.209%)  route 2.605ns (81.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.117   694.849    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.124   694.973 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1__0/O
                         net (fo=6, routed)           1.488   696.462    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/TX_FIFO_Reset
    SLICE_X61Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X61Y69         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X61Y69         FDRE (Setup_fdre_C_R)       -0.429   696.672    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                        696.672    
                         arrival time                        -696.461    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.157ns  (logic 0.456ns (14.442%)  route 2.701ns (85.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 698.008 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.701   696.434    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X55Y68         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.491   698.008    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X55Y68         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.592   697.416    
                         clock uncertainty           -0.319   697.097    
    SLICE_X55Y68         FDSE (Setup_fdse_C_S)       -0.429   696.668    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                        696.668    
                         arrival time                        -696.434    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.157ns  (logic 0.456ns (14.442%)  route 2.701ns (85.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 698.008 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.701   696.434    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X55Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.491   698.008    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism             -0.592   697.416    
                         clock uncertainty           -0.319   697.097    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429   696.668    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                        696.668    
                         arrival time                        -696.434    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.157ns  (logic 0.456ns (14.442%)  route 2.701ns (85.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 698.008 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.701   696.434    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SR[0]
    SLICE_X55Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.491   698.008    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X55Y68         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
                         clock pessimism             -0.592   697.416    
                         clock uncertainty           -0.319   697.097    
    SLICE_X55Y68         FDRE (Setup_fdre_C_R)       -0.429   696.668    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg
  -------------------------------------------------------------------
                         required time                        696.668    
                         arrival time                        -696.434    
  -------------------------------------------------------------------
                         slack                                  0.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.142%)  route 0.694ns (78.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.694     0.341    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aresetn
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.386 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/SERIAL_TO_PARALLEL[1].fifo_din[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_26_out
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.092     0.233    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.118%)  route 0.695ns (78.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.695     0.342    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.387 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[4].fifo_din[4]_i_1/O
                         net (fo=1, routed)           0.000     0.387    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_14_out
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.092     0.233    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.181%)  route 0.736ns (79.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.736     0.383    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.428 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[3].fifo_din[3]_i_1/O
                         net (fo=1, routed)           0.000     0.428    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_17_out
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X55Y67         FDRE (Hold_fdre_C_D)         0.092     0.233    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[3].fifo_din_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/s_axi_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.231ns (22.541%)  route 0.794ns (77.459%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.464     0.111    uart/inst/upg_inst/upg_rst_i
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.156 r  uart/inst/upg_inst/s_axi_arvalid_i_2/O
                         net (fo=1, routed)           0.330     0.486    uart/inst/upg_inst/s_axi_arvalid_i_2_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.531 r  uart/inst/upg_inst/s_axi_arvalid_i_1/O
                         net (fo=1, routed)           0.000     0.531    uart/inst/upg_inst/s_axi_arvalid_i_1_n_0
    SLICE_X46Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.827    -0.264    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X46Y67         FDRE                                         r  uart/inst/upg_inst/s_axi_arvalid_reg/C
                         clock pessimism              0.089    -0.175    
                         clock uncertainty            0.319     0.144    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.121     0.265    uart/inst/upg_inst/s_axi_arvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.531    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.700%)  route 0.809ns (81.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.809     0.456    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aresetn
    SLICE_X53Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.501 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[6].fifo_din[6]_i_1/O
                         net (fo=1, routed)           0.000     0.501    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_8_out
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.092     0.233    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.380     0.027    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.388     0.460    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y70         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y70         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X60Y70         FDSE (Hold_fdse_C_S)         0.009     0.150    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.380     0.027    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.388     0.460    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y70         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y70         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X60Y70         FDSE (Hold_fdse_C_S)         0.009     0.150    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.504%)  route 0.768ns (80.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.380     0.027    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.388     0.460    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X60Y70         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X60Y70         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X60Y70         FDSE (Hold_fdse_C_S)         0.009     0.150    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.412%)  route 0.772ns (80.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.380     0.027    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.393     0.465    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X58Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X58Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X58Y69         FDSE (Hold_fdse_C_S)         0.009     0.151    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.412%)  route 0.772ns (80.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         0.380     0.027    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X59Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.393     0.465    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X58Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X58Y69         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X58Y69         FDSE (Hold_fdse_C_S)         0.009     0.151    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       13.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.580ns (7.905%)  route 6.757ns (92.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 19.765 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.886     4.961    switchs_0/AR[0]
    SLICE_X68Y56         FDCE                                         f  switchs_0/switchrdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.509    19.765    switchs_0/clk_out1
    SLICE_X68Y56         FDCE                                         r  switchs_0/switchrdata_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.337    
                         clock uncertainty           -0.175    19.163    
    SLICE_X68Y56         FDCE (Recov_fdce_C_CLR)     -0.402    18.761    switchs_0/switchrdata_reg[13]
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 0.580ns (7.905%)  route 6.757ns (92.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 19.765 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.886     4.961    switchs_0/AR[0]
    SLICE_X68Y56         FDCE                                         f  switchs_0/switchrdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.509    19.765    switchs_0/clk_out1
    SLICE_X68Y56         FDCE                                         r  switchs_0/switchrdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.337    
                         clock uncertainty           -0.175    19.163    
    SLICE_X68Y56         FDCE (Recov_fdce_C_CLR)     -0.402    18.761    switchs_0/switchrdata_reg[15]
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             14.011ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.580ns (8.089%)  route 6.591ns (91.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 19.764 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.720     4.795    switchs_0/AR[0]
    SLICE_X66Y57         FDCE                                         f  switchs_0/switchrdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.508    19.764    switchs_0/clk_out1
    SLICE_X66Y57         FDCE                                         r  switchs_0/switchrdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.336    
                         clock uncertainty           -0.175    19.162    
    SLICE_X66Y57         FDCE (Recov_fdce_C_CLR)     -0.356    18.806    switchs_0/switchrdata_reg[12]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 14.011    

Slack (MET) :             14.021ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.580ns (8.099%)  route 6.581ns (91.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 19.765 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.711     4.785    switchs_0/AR[0]
    SLICE_X70Y56         FDCE                                         f  switchs_0/switchrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.509    19.765    switchs_0/clk_out1
    SLICE_X70Y56         FDCE                                         r  switchs_0/switchrdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.337    
                         clock uncertainty           -0.175    19.163    
    SLICE_X70Y56         FDCE (Recov_fdce_C_CLR)     -0.356    18.807    switchs_0/switchrdata_reg[7]
  -------------------------------------------------------------------
                         required time                         18.807    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 14.021    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.171ns  (logic 0.580ns (8.089%)  route 6.591ns (91.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 19.764 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.720     4.795    switchs_0/AR[0]
    SLICE_X66Y57         FDCE                                         f  switchs_0/switchrdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.508    19.764    switchs_0/clk_out1
    SLICE_X66Y57         FDCE                                         r  switchs_0/switchrdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.336    
                         clock uncertainty           -0.175    19.162    
    SLICE_X66Y57         FDCE (Recov_fdce_C_CLR)     -0.314    18.848    switchs_0/switchrdata_reg[11]
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.063ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.580ns (8.099%)  route 6.581ns (91.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 19.765 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.711     4.785    switchs_0/AR[0]
    SLICE_X70Y56         FDCE                                         f  switchs_0/switchrdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.509    19.765    switchs_0/clk_out1
    SLICE_X70Y56         FDCE                                         r  switchs_0/switchrdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.337    
                         clock uncertainty           -0.175    19.163    
    SLICE_X70Y56         FDCE (Recov_fdce_C_CLR)     -0.314    18.849    switchs_0/switchrdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                 14.063    

Slack (MET) :             14.072ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 0.580ns (8.057%)  route 6.618ns (91.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.886ns = ( 19.853 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.748     4.823    switchs_0/AR[0]
    SLICE_X78Y55         FDCE                                         f  switchs_0/switchrdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.597    19.853    switchs_0/clk_out1
    SLICE_X78Y55         FDCE                                         r  switchs_0/switchrdata_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.425    
                         clock uncertainty           -0.175    19.251    
    SLICE_X78Y55         FDCE (Recov_fdce_C_CLR)     -0.356    18.895    switchs_0/switchrdata_reg[4]
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.072    

Slack (MET) :             14.114ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 0.580ns (8.057%)  route 6.618ns (91.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.886ns = ( 19.853 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.748     4.823    switchs_0/AR[0]
    SLICE_X78Y55         FDCE                                         f  switchs_0/switchrdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.597    19.853    switchs_0/clk_out1
    SLICE_X78Y55         FDCE                                         r  switchs_0/switchrdata_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.425    
                         clock uncertainty           -0.175    19.251    
    SLICE_X78Y55         FDCE (Recov_fdce_C_CLR)     -0.314    18.937    switchs_0/switchrdata_reg[3]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.114    

Slack (MET) :             14.150ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.580ns (8.248%)  route 6.452ns (91.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 19.765 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.581     4.656    switchs_0/AR[0]
    SLICE_X66Y56         FDCE                                         f  switchs_0/switchrdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.509    19.765    switchs_0/clk_out1
    SLICE_X66Y56         FDCE                                         r  switchs_0/switchrdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.337    
                         clock uncertainty           -0.175    19.163    
    SLICE_X66Y56         FDCE (Recov_fdce_C_CLR)     -0.356    18.807    switchs_0/switchrdata_reg[9]
  -------------------------------------------------------------------
                         required time                         18.807    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 14.150    

Slack (MET) :             14.192ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            switchs_0/switchrdata_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.580ns (8.248%)  route 6.452ns (91.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 19.765 - 21.739 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615    -2.376    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -1.920 r  upg_rst_reg/Q
                         net (fo=418, routed)         2.871     0.951    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.124     1.075 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        3.581     4.656    switchs_0/AR[0]
    SLICE_X66Y56         FDCE                                         f  switchs_0/switchrdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.394    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.539 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.164    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.255 f  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.509    19.765    switchs_0/clk_out1
    SLICE_X66Y56         FDCE                                         r  switchs_0/switchrdata_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.428    19.337    
                         clock uncertainty           -0.175    19.163    
    SLICE_X66Y56         FDCE (Recov_fdce_C_CLR)     -0.314    18.849    switchs_0/switchrdata_reg[8]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 14.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.688ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.186ns (6.505%)  route 2.673ns (93.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.460     2.366    leds_0/AR[0]
    SLICE_X28Y73         FDCE                                         f  leds_0/ledout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.825    -0.266    leds_0/clk_out1
    SLICE_X28Y73         FDCE                                         r  leds_0/ledout_reg[9]/C
                         clock pessimism              0.036    -0.231    
    SLICE_X28Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.323    leds_0/ledout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.186ns (6.028%)  route 2.900ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.687     2.592    leds_0/AR[0]
    SLICE_X30Y81         FDCE                                         f  leds_0/ledout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X30Y81         FDCE                                         r  leds_0/ledout_reg[13]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.292    leds_0/ledout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.186ns (6.028%)  route 2.900ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.687     2.592    leds_0/AR[0]
    SLICE_X30Y81         FDCE                                         f  leds_0/ledout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X30Y81         FDCE                                         r  leds_0/ledout_reg[14]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.292    leds_0/ledout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.186ns (6.028%)  route 2.900ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.687     2.592    leds_0/AR[0]
    SLICE_X30Y81         FDCE                                         f  leds_0/ledout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X30Y81         FDCE                                         r  leds_0/ledout_reg[15]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.292    leds_0/ledout_reg[15]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.884ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.186ns (6.028%)  route 2.900ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.687     2.592    leds_0/AR[0]
    SLICE_X30Y81         FDCE                                         f  leds_0/ledout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X30Y81         FDCE                                         r  leds_0/ledout_reg[8]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X30Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.292    leds_0/ledout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.186ns (5.979%)  route 2.925ns (94.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.712     2.617    leds_0/AR[0]
    SLICE_X14Y77         FDCE                                         f  leds_0/ledout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X14Y77         FDCE                                         r  leds_0/ledout_reg[12]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X14Y77         FDCE (Remov_fdce_C_CLR)     -0.067    -0.292    leds_0/ledout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.186ns (6.028%)  route 2.900ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.687     2.592    leds_0/AR[0]
    SLICE_X31Y81         FDCE                                         f  leds_0/ledout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X31Y81         FDCE                                         r  leds_0/ledout_reg[10]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.317    leds_0/ledout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.186ns (6.028%)  route 2.900ns (93.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.687     2.592    leds_0/AR[0]
    SLICE_X31Y81         FDCE                                         f  leds_0/ledout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.831    -0.260    leds_0/clk_out1
    SLICE_X31Y81         FDCE                                         r  leds_0/ledout_reg[11]/C
                         clock pessimism              0.036    -0.225    
    SLICE_X31Y81         FDCE (Remov_fdce_C_CLR)     -0.092    -0.317    leds_0/ledout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             3.071ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.186ns (5.676%)  route 3.091ns (94.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.878     2.783    leds_0/AR[0]
    SLICE_X12Y81         FDCE                                         f  leds_0/ledout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.835    -0.256    leds_0/clk_out1
    SLICE_X12Y81         FDCE                                         r  leds_0/ledout_reg[16]/C
                         clock pessimism              0.036    -0.221    
    SLICE_X12Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    leds_0/ledout_reg[16]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            leds_0/ledout_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.186ns (5.676%)  route 3.091ns (94.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  upg_rst_reg/Q
                         net (fo=418, routed)         1.213     0.860    Idecode32_0/upg_rst
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.045     0.905 f  Idecode32_0/register[0][31]_i_1/O
                         net (fo=1095, routed)        1.878     2.783    leds_0/AR[0]
    SLICE_X12Y81         FDCE                                         f  leds_0/ledout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.835    -0.256    leds_0/clk_out1
    SLICE_X12Y81         FDCE                                         r  leds_0/ledout_reg[17]/C
                         clock pessimism              0.036    -0.221    
    SLICE_X12Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    leds_0/ledout_reg[17]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  3.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/upg_done_o_reg/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        3.067ns  (logic 0.456ns (14.867%)  route 2.611ns (85.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 698.025 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.611   696.343    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y58         FDCE                                         f  uart/inst/upg_inst/upg_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.508   698.025    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism             -0.592   697.433    
                         clock uncertainty           -0.319   697.114    
    SLICE_X65Y58         FDCE (Recov_fdce_C_CLR)     -0.405   696.709    uart/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                        696.709    
                         arrival time                        -696.343    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.849ns  (logic 0.456ns (16.007%)  route 2.393ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.393   696.125    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[11]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X67Y72         FDCE (Recov_fdce_C_CLR)     -0.405   696.696    uart/inst/upg_inst/rwait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        696.696    
                         arrival time                        -696.125    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.849ns  (logic 0.456ns (16.007%)  route 2.393ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.393   696.125    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[13]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X67Y72         FDCE (Recov_fdce_C_CLR)     -0.405   696.696    uart/inst/upg_inst/rwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        696.696    
                         arrival time                        -696.125    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.849ns  (logic 0.456ns (16.007%)  route 2.393ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.393   696.125    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[14]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X67Y72         FDCE (Recov_fdce_C_CLR)     -0.405   696.696    uart/inst/upg_inst/rwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        696.696    
                         arrival time                        -696.125    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.849ns  (logic 0.456ns (16.007%)  route 2.393ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.393   696.125    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[15]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X67Y72         FDCE (Recov_fdce_C_CLR)     -0.405   696.696    uart/inst/upg_inst/rwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        696.696    
                         arrival time                        -696.125    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.849ns  (logic 0.456ns (16.007%)  route 2.393ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 698.012 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.393   696.125    uart/inst/upg_inst/upg_rst_i
    SLICE_X67Y72         FDCE                                         f  uart/inst/upg_inst/rwait_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495   698.012    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X67Y72         FDCE                                         r  uart/inst/upg_inst/rwait_cnt_reg[9]/C
                         clock pessimism             -0.592   697.420    
                         clock uncertainty           -0.319   697.101    
    SLICE_X67Y72         FDCE (Recov_fdce_C_CLR)     -0.405   696.696    uart/inst/upg_inst/rwait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        696.696    
                         arrival time                        -696.125    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.742ns  (logic 0.456ns (16.628%)  route 2.286ns (83.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 698.018 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.286   696.019    uart/inst/upg_inst/upg_rst_i
    SLICE_X61Y63         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.592   697.426    
                         clock uncertainty           -0.319   697.107    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.405   696.702    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        696.702    
                         arrival time                        -696.019    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.742ns  (logic 0.456ns (16.628%)  route 2.286ns (83.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 698.018 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.286   696.019    uart/inst/upg_inst/upg_rst_i
    SLICE_X61Y63         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.592   697.426    
                         clock uncertainty           -0.319   697.107    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.405   696.702    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        696.702    
                         arrival time                        -696.019    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.742ns  (logic 0.456ns (16.628%)  route 2.286ns (83.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 698.018 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.286   696.019    uart/inst/upg_inst/upg_rst_i
    SLICE_X61Y63         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.592   697.426    
                         clock uncertainty           -0.319   697.107    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.405   696.702    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        696.702    
                         arrival time                        -696.019    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out2_cpuclk rise@700.000ns - clk_out1_cpuclk rise@695.652ns)
  Data Path Delay:        2.742ns  (logic 0.456ns (16.628%)  route 2.286ns (83.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 698.018 - 700.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 693.276 - 695.652 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    695.652   695.652 r  
    Y18                                               0.000   695.652 r  clock (IN)
                         net (fo=0)                   0.000   695.652    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   697.197 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   698.450    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   689.860 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   691.565    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   691.661 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        1.615   693.276    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456   693.732 f  upg_rst_reg/Q
                         net (fo=418, routed)         2.286   696.019    uart/inst/upg_inst/upg_rst_i
    SLICE_X61Y63         FDCE                                         f  uart/inst/upg_inst/msg_indx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    700.000   700.000 r  
    Y18                                               0.000   700.000 r  clock (IN)
                         net (fo=0)                   0.000   700.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   701.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   702.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   694.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   696.425    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   696.516 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501   698.018    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.592   697.426    
                         clock uncertainty           -0.319   697.107    
    SLICE_X61Y63         FDCE (Recov_fdce_C_CLR)     -0.405   696.702    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        696.702    
                         arrival time                        -696.019    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.159%)  route 0.681ns (82.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.681     0.328    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y77         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824    -0.267    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y77         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[14]/C
                         clock pessimism              0.089    -0.178    
                         clock uncertainty            0.319     0.141    
    SLICE_X63Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.049    uart/inst/upg_inst/wwait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.122%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.734     0.381    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y76         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[10]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.122%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.734     0.381    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y76         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[12]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.122%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.734     0.381    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y76         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[13]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.122%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.734     0.381    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y76         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[2]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.122%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.734     0.381    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y76         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[3]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.122%)  route 0.734ns (83.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.734     0.381    uart/inst/upg_inst/upg_rst_i
    SLICE_X63Y76         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X63Y76         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[7]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.034%)  route 0.738ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.738     0.386    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y77         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[15]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X65Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.050    uart/inst/upg_inst/wwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.034%)  route 0.738ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.738     0.386    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y77         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.825    -0.266    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y77         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[1]/C
                         clock pessimism              0.089    -0.177    
                         clock uncertainty            0.319     0.142    
    SLICE_X65Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.050    uart/inst/upg_inst/wwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uart/inst/upg_inst/wwait_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.652%)  route 0.821ns (85.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1098, routed)        0.557    -0.494    clk
    SLICE_X52Y66         FDRE                                         r  upg_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  upg_rst_reg/Q
                         net (fo=418, routed)         0.821     0.469    uart/inst/upg_inst/upg_rst_i
    SLICE_X65Y75         FDCE                                         f  uart/inst/upg_inst/wwait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    -0.269    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y75         FDCE                                         r  uart/inst/upg_inst/wwait_cnt_reg[5]/C
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.319     0.139    
    SLICE_X65Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.047    uart/inst/upg_inst/wwait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.422    





