{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592735629406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592735629407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 07:33:49 2020 " "Processing started: Sun Jun 21 07:33:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592735629407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592735629407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lane_sd -c lane_sd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lane_sd -c lane_sd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592735629408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592735629601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_sync-behave " "Found design unit 1: lane_sync-behave" {  } { { "lane_sync.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629925 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_sync " "Found entity 1: lane_sync" {  } { { "lane_sync.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_g_root_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_g_root_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_g_root_ip-SYN " "Found design unit 1: lane_g_root_ip-SYN" {  } { { "lane_g_root_IP.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_g_root_IP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629926 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_g_root_IP " "Found entity 1: lane_g_root_IP" {  } { { "lane_g_root_IP.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_g_root_IP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_g_matrix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_g_matrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_g_matrix-behave " "Found design unit 1: lane_g_matrix-behave" {  } { { "lane_g_matrix.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_g_matrix.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629926 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_g_matrix " "Found entity 1: lane_g_matrix" {  } { { "lane_g_matrix.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_g_matrix.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_linemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_linemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_linemem-behave " "Found design unit 1: lane_linemem-behave" {  } { { "lane_linemem.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_linemem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629927 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_linemem " "Found entity 1: lane_linemem" {  } { { "lane_linemem.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_linemem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_sobel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane_sobel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane_sobel-behave " "Found design unit 1: lane_sobel-behave" {  } { { "lane_sobel.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_sobel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629928 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane_sobel " "Found entity 1: lane_sobel" {  } { { "lane_sobel.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane_sobel.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_lane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_lane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sim_lane-sim " "Found design unit 1: sim_lane-sim" {  } { { "sim_lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/sim_lane.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629928 ""} { "Info" "ISGN_ENTITY_NAME" "1 sim_lane " "Found entity 1: sim_lane" {  } { { "sim_lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/sim_lane.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lane-behave " "Found design unit 1: lane-behave" {  } { { "lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629929 ""} { "Info" "ISGN_ENTITY_NAME" "1 lane " "Found entity 1: lane" {  } { { "lane.vhd" "" { Text "/home/icaro/git_repo/quaruts_projects/trabalho4/FPGA-Vision-master/FPGA-Design/lane.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592735629929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592735629929 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lane_sd " "Top-level design entity \"lane_sd\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1592735629978 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592735630058 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 21 07:33:50 2020 " "Processing ended: Sun Jun 21 07:33:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592735630058 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592735630058 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592735630058 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592735630058 ""}
