// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
__________________________________________________________1_Z__________________________1_Z___								=																																																																																																		endmodule
