{
  "Top": "backward_lite",
  "RtlTop": "backward_lite",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1082009",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "backward_lite",
    "Version": "1.0",
    "DisplayName": "Backward_lite",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/backward_lite_batg8j.vhd",
      "impl\/vhdl\/backward_lite_batibs.vhd",
      "impl\/vhdl\/backward_lite_batjbC.vhd",
      "impl\/vhdl\/backward_lite_datbkb.vhd",
      "impl\/vhdl\/backward_lite_datcud.vhd",
      "impl\/vhdl\/backward_lite_fpekbM.vhd",
      "impl\/vhdl\/backward_lite_mulmb6.vhd",
      "impl\/vhdl\/backward_lite_mulncg.vhd",
      "impl\/vhdl\/backward_lite_mulocq.vhd",
      "impl\/vhdl\/backward_lite_sdilbW.vhd",
      "impl\/vhdl\/backward_lite_smodEe.vhd",
      "impl\/vhdl\/backward_lite.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/backward_lite_batg8j.v",
      "impl\/verilog\/backward_lite_batibs.v",
      "impl\/verilog\/backward_lite_batjbC.v",
      "impl\/verilog\/backward_lite_datbkb.v",
      "impl\/verilog\/backward_lite_datbkb_rom.dat",
      "impl\/verilog\/backward_lite_datcud.v",
      "impl\/verilog\/backward_lite_fpekbM.v",
      "impl\/verilog\/backward_lite_mulmb6.v",
      "impl\/verilog\/backward_lite_mulncg.v",
      "impl\/verilog\/backward_lite_mulocq.v",
      "impl\/verilog\/backward_lite_sdilbW.v",
      "impl\/verilog\/backward_lite_smodEe.v",
      "impl\/verilog\/backward_lite.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/backward_lite_ap_fpext_0_no_dsp_32_ip.tcl"],
    "DesignXml": "C:\/Projects\/Regression_newShape\/HLS_IP\/backward_lite\/backward_lite\/solution1\/.autopilot\/db\/backward_lite.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "backward_lite_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name backward_lite_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_stream out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "in_stream_data": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_last": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "out_stream_data": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "14"
    },
    "out_stream_last": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "14"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "backward_lite"},
    "Metrics": {"backward_lite": {
        "Latency": {
          "LatencyBest": "1082009",
          "LatencyAvg": "1083481",
          "LatencyWorst": "1084953",
          "PipelineIIMin": "1082010",
          "PipelineIIMax": "1084954",
          "PipelineII": "1082010 ~ 1084954",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.657"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "192",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "64",
            "LatencyMin": "256",
            "LatencyMax": "3200",
            "Latency": "256 ~ 3200",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "50",
            "PipelineDepth": "4 ~ 50"
          },
          {
            "Name": "Loop 3",
            "TripCount": "1024",
            "Latency": "3072",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 4",
            "TripCount": "1024",
            "Latency": "3072",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 5",
            "TripCount": "224",
            "Latency": "672",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 6",
            "TripCount": "288",
            "Latency": "864",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 7",
            "TripCount": "434",
            "Latency": "434",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 8",
            "TripCount": "32",
            "Latency": "1070400",
            "PipelineII": "",
            "PipelineDepth": "33450",
            "Loops": [{
                "Name": "Loop 8.1",
                "TripCount": "2",
                "Latency": "33448",
                "PipelineII": "",
                "PipelineDepth": "16724",
                "Loops": [{
                    "Name": "Loop 8.1.1",
                    "TripCount": "16",
                    "Latency": "16720",
                    "PipelineII": "",
                    "PipelineDepth": "1045",
                    "Loops": [{
                        "Name": "Loop 8.1.1.1",
                        "TripCount": "16",
                        "Latency": "1040",
                        "PipelineII": "",
                        "PipelineDepth": "65",
                        "Loops": [{
                            "Name": "Loop 8.1.1.1.1",
                            "TripCount": "7",
                            "Latency": "56",
                            "PipelineII": "",
                            "PipelineDepth": "8"
                          }]
                      }]
                  }]
              }]
          },
          {
            "Name": "Loop 9",
            "TripCount": "434",
            "Latency": "3038",
            "PipelineII": "",
            "PipelineDepth": "7"
          }
        ],
        "Area": {
          "BRAM_18K": "11",
          "DSP48E": "33",
          "FF": "4952",
          "LUT": "8595"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "backward_lite",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-12-05 00:32:16 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
