{
  "questions": [
    {
      "question": "Which fundamental digital logic gate produces a HIGH (logic 1) output if *at least one* of its inputs is HIGH?",
      "options": [
        "AND gate",
        "OR gate",
        "XOR gate",
        "NAND gate",
        "NOR gate"
      ],
      "correct": 1
    },
    {
      "question": "In the physical verification phase of digital IC design, what is the primary purpose of 'Layout Versus Schematic (LVS)'?",
      "options": [
        "To optimize the timing performance of the clock network.",
        "To convert the RTL description into a gate-level netlist.",
        "To ensure the physical layout accurately matches the electrical design (netlist).",
        "To identify and fix design rule violations in the layout.",
        "To verify the functional correctness of the design using simulation."
      ],
      "correct": 2
    },
    {
      "question": "In a CPU's memory management unit (MMU), what is the primary function of the Translation Lookaside Buffer (TLB)?",
      "options": [
        "To store frequently accessed data blocks from main memory for faster retrieval.",
        "To manage the allocation and deallocation of physical memory pages.",
        "To translate virtual addresses into physical addresses more quickly by caching page table entries.",
        "To protect memory regions from unauthorized access by different processes.",
        "To reorder memory requests to optimize bus utilization."
      ],
      "correct": 2
    },
    {
      "question": "Which semiconductor reliability mechanism describes the gradual degradation of MOSFET device characteristics, such as transconductance and threshold voltage, due to highly energetic electrons or holes (hot carriers) becoming trapped in the gate oxide or at the silicon-oxide interface, particularly prevalent under high electric fields near the drain?",
      "options": [
        "Electromigration",
        "Negative Bias Temperature Instability (NBTI)",
        "Stress Migration",
        "Hot Carrier Injection (HCI)",
        "Time-Dependent Dielectric Breakdown (TDDB)"
      ],
      "correct": 3
    },
    {
      "question": "In a typical Field-Programmable Gate Array (FPGA) architecture, what is the primary role of a Look-Up Table (LUT)?",
      "options": [
        "To store program instructions for the embedded processor.",
        "To provide high-speed memory blocks for data storage.",
        "To implement combinational logic functions by acting as a small, configurable truth table.",
        "To route signals between different logic blocks on the chip.",
        "To synchronize signals between different clock domains."
      ],
      "correct": 2
    }
  ]
}