Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul  3 21:14:58 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-16  Warning           Large setup violation                                             37          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (13)
7. checking multiple_clock (95)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (95)
-------------------------------
 There are 95 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.917      -59.833                     59                  121        0.084        0.000                      0                  121        0.067        0.000                       0                   101  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 1.111}        2.222           450.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 1.111}        2.222           450.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.916      -59.785                     59                  121        0.145        0.000                      0                  121        0.067        0.000                       0                    97  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.917      -59.833                     59                  121        0.145        0.000                      0                  121        0.067        0.000                       0                    97  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.917      -59.833                     59                  121        0.084        0.000                      0                  121  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.917      -59.833                     59                  121        0.084        0.000                      0                  121  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -1.916ns,  Total Violation      -59.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.916ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.337ns (57.259%)  route 1.744ns (42.741%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  disp/ck1/clk_div_counter/cnt_reg[1]/Q
                         net (fo=2, routed)           0.276    -0.156    disp/ck1/clk_div_counter/cnt[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.500 r  disp/ck1/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.500    disp/ck1/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.614 r  disp/ck1/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.614    disp/ck1/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.728 r  disp/ck1/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.728    disp/ck1/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.842 r  disp/ck1/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     0.851    disp/ck1/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  disp/ck1/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.965    disp/ck1/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.187 f  disp/ck1/clk_div_counter/n_cnt0_carry__4/O[0]
                         net (fo=2, routed)           0.628     1.815    disp/ck1/clk_div_counter/n_cnt0[21]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.299     2.114 f  disp/ck1/clk_div_counter/rollover_flag_i_4/O
                         net (fo=1, routed)           0.567     2.682    disp/ck1/clk_div_counter/rollover_flag_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.806 f  disp/ck1/clk_div_counter/rollover_flag_i_2/O
                         net (fo=1, routed)           0.264     3.070    disp/ck1/clk_div_counter/rollover_flag_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.194 r  disp/ck1/clk_div_counter/rollover_flag_i_1/O
                         net (fo=1, routed)           0.000     3.194    disp/ck1/clk_div_counter/n_rollover_flag2
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.578     1.307    
                         clock uncertainty           -0.060     1.247    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031     1.278    disp/ck1/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.278    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 -1.916    

Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 disp/ck2/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck2/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 2.505ns (62.748%)  route 1.487ns (37.252%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/ck2/clk_div_counter/CLK
    SLICE_X60Y23         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  disp/ck2/clk_div_counter/cnt_reg[1]/Q
                         net (fo=3, routed)           0.284    -0.090    disp/ck2/clk_div_counter/cnt_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.566 r  disp/ck2/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.566    disp/ck2/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.680 r  disp/ck2/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.689    disp/ck2/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  disp/ck2/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.803    disp/ck2/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.917 r  disp/ck2/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.917    disp/ck2/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.031 r  disp/ck2/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.031    disp/ck2/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.145 r  disp/ck2/clk_div_counter/n_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.145    disp/ck2/clk_div_counter/n_cnt0_carry__4_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.479 r  disp/ck2/clk_div_counter/n_cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.847     2.326    disp/ck2/clk_div_counter/n_cnt0_carry__5_n_6
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.303     2.629 f  disp/ck2/clk_div_counter/rollover_flag_i_2__0_comp/O
                         net (fo=1, routed)           0.347     2.976    disp/ck2/clk_div_counter/rollover_flag_i_2__0_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.100 r  disp/ck2/clk_div_counter/rollover_flag_i_1__0_comp/O
                         net (fo=1, routed)           0.000     3.100    disp/ck2/clk_div_counter/n_rollover_flag2
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck2/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.238    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.031     1.269    disp/ck2/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.269    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.738ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.076ns (28.227%)  route 2.736ns (71.773%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 0.735 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.333     2.924    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.508     0.735    disp/ck1/clk_div_counter/CLK
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/C
                         clock pessimism              0.578     1.313    
                         clock uncertainty           -0.060     1.253    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)       -0.067     1.186    disp/ck1/clk_div_counter/cnt_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          1.186    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 -1.738    

Slack (VIOLATED) :        -1.338ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.076ns (30.665%)  route 2.433ns (69.335%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.724     2.497    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.621 r  disp/ck1/clk_div_counter/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.621    disp/ck1/clk_div_counter/n_cnt[4]
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/C
                         clock pessimism              0.578     1.312    
                         clock uncertainty           -0.060     1.252    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.031     1.283    disp/ck1/clk_div_counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.283    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                 -1.338    

Slack (VIOLATED) :        -1.330ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.076ns (30.753%)  route 2.423ns (69.247%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 0.732 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.714     2.487    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.611 r  disp/ck1/clk_div_counter/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.611    disp/ck1/clk_div_counter/n_cnt[5]
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.505     0.732    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/C
                         clock pessimism              0.578     1.310    
                         clock uncertainty           -0.060     1.250    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.031     1.281    disp/ck1/clk_div_counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.281    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 -1.330    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.076ns (30.611%)  route 2.439ns (69.389%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.730     2.504    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.628 r  disp/ck1/clk_div_counter/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.628    disp/ck1/clk_div_counter/n_cnt[2]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.275    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.306    disp/ck1/clk_div_counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.306    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.076ns (31.212%)  route 2.371ns (68.788%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.663     2.436    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.560 r  disp/ck1/clk_div_counter/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.560    disp/ck1/clk_div_counter/n_cnt[27]
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.238    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.029     1.267    disp/ck1/clk_div_counter/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.267    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 -1.293    

Slack (VIOLATED) :        -1.290ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.076ns (30.815%)  route 2.416ns (69.185%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.707     2.480    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.604 r  disp/ck1/clk_div_counter/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.604    disp/ck1/clk_div_counter/n_cnt[18]
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/C
                         clock pessimism              0.564     1.293    
                         clock uncertainty           -0.060     1.233    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)        0.081     1.314    disp/ck1/clk_div_counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.314    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 -1.290    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.076ns (30.932%)  route 2.403ns (69.068%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.000     2.591    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.275    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029     1.304    disp/ck1/clk_div_counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.304    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 -1.287    

Slack (VIOLATED) :        -1.277ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.076ns (31.001%)  route 2.395ns (68.999%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.686     2.459    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  disp/ck1/clk_div_counter/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.583    disp/ck1/clk_div_counter/n_cnt[3]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.275    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.306    disp/ck1/clk_div_counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.306    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 -1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[20]/Q
                         net (fo=2, routed)           0.064    -0.393    snc1/sr_reg[3][19]
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  snc1/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    disp/sr/D[0]
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.082    -0.375    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.330 r  snc1/sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    disp/sr/D[16]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.374    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.329 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    disp/sr/D[4]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[14]/Q
                         net (fo=3, routed)           0.113    -0.342    disp/sr/sr_reg[23]_0[13]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  disp/sr/sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    disp/sr/n_sr[10]
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121    -0.462    disp/sr/sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.360%)  route 0.122ns (39.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.332    snc1/sr_reg[3][3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  snc1/sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[6]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120    -0.461    disp/sr/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.110    -0.346    snc1/sr_reg[3][8]
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.301 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    disp/sr/D[9]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 snc1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            snc1/sync_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.703%)  route 0.174ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.581    -0.600    snc1/clk_out1
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  snc1/Q_reg[2]/Q
                         net (fo=1, routed)           0.174    -0.285    snc1/Q[2]
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    snc1/clk_out1
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.066    -0.495    snc1/sync_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.333    snc1/sr_reg[3][17]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.288 r  snc1/sr[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    disp/sr/D[11]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.091    -0.505    disp/sr/sr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[19]/Q
                         net (fo=2, routed)           0.123    -0.332    snc1/sr_reg[3][18]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.287 r  snc1/sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[12]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091    -0.504    disp/sr/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583    -0.598    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  disp/sr/sr_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.323    snc1/sr_reg[3][5]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  snc1/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    disp/sr/D[1]
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.839    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.091    -0.507    disp/sr/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y20     latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y23     det/current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y20     det/prev_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -1.917ns,  Total Violation      -59.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.337ns (57.259%)  route 1.744ns (42.741%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  disp/ck1/clk_div_counter/cnt_reg[1]/Q
                         net (fo=2, routed)           0.276    -0.156    disp/ck1/clk_div_counter/cnt[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.500 r  disp/ck1/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.500    disp/ck1/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.614 r  disp/ck1/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.614    disp/ck1/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.728 r  disp/ck1/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.728    disp/ck1/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.842 r  disp/ck1/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     0.851    disp/ck1/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  disp/ck1/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.965    disp/ck1/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.187 f  disp/ck1/clk_div_counter/n_cnt0_carry__4/O[0]
                         net (fo=2, routed)           0.628     1.815    disp/ck1/clk_div_counter/n_cnt0[21]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.299     2.114 f  disp/ck1/clk_div_counter/rollover_flag_i_4/O
                         net (fo=1, routed)           0.567     2.682    disp/ck1/clk_div_counter/rollover_flag_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.806 f  disp/ck1/clk_div_counter/rollover_flag_i_2/O
                         net (fo=1, routed)           0.264     3.070    disp/ck1/clk_div_counter/rollover_flag_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.194 r  disp/ck1/clk_div_counter/rollover_flag_i_1/O
                         net (fo=1, routed)           0.000     3.194    disp/ck1/clk_div_counter/n_rollover_flag2
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.578     1.307    
                         clock uncertainty           -0.060     1.246    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031     1.277    disp/ck1/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.277    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 disp/ck2/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck2/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 2.505ns (62.748%)  route 1.487ns (37.252%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/ck2/clk_div_counter/CLK
    SLICE_X60Y23         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  disp/ck2/clk_div_counter/cnt_reg[1]/Q
                         net (fo=3, routed)           0.284    -0.090    disp/ck2/clk_div_counter/cnt_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.566 r  disp/ck2/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.566    disp/ck2/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.680 r  disp/ck2/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.689    disp/ck2/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  disp/ck2/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.803    disp/ck2/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.917 r  disp/ck2/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.917    disp/ck2/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.031 r  disp/ck2/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.031    disp/ck2/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.145 r  disp/ck2/clk_div_counter/n_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.145    disp/ck2/clk_div_counter/n_cnt0_carry__4_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.479 r  disp/ck2/clk_div_counter/n_cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.847     2.326    disp/ck2/clk_div_counter/n_cnt0_carry__5_n_6
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.303     2.629 f  disp/ck2/clk_div_counter/rollover_flag_i_2__0_comp/O
                         net (fo=1, routed)           0.347     2.976    disp/ck2/clk_div_counter/rollover_flag_i_2__0_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.100 r  disp/ck2/clk_div_counter/rollover_flag_i_1__0_comp/O
                         net (fo=1, routed)           0.000     3.100    disp/ck2/clk_div_counter/n_rollover_flag2
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck2/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.237    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.031     1.268    disp/ck2/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.076ns (28.227%)  route 2.736ns (71.773%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 0.735 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.333     2.924    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.508     0.735    disp/ck1/clk_div_counter/CLK
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/C
                         clock pessimism              0.578     1.313    
                         clock uncertainty           -0.060     1.252    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)       -0.067     1.185    disp/ck1/clk_div_counter/cnt_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          1.185    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.076ns (30.665%)  route 2.433ns (69.335%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.724     2.497    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.621 r  disp/ck1/clk_div_counter/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.621    disp/ck1/clk_div_counter/n_cnt[4]
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/C
                         clock pessimism              0.578     1.312    
                         clock uncertainty           -0.060     1.251    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.031     1.282    disp/ck1/clk_div_counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.282    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.331ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.076ns (30.753%)  route 2.423ns (69.247%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 0.732 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.714     2.487    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.611 r  disp/ck1/clk_div_counter/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.611    disp/ck1/clk_div_counter/n_cnt[5]
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.505     0.732    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/C
                         clock pessimism              0.578     1.310    
                         clock uncertainty           -0.060     1.249    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.031     1.280    disp/ck1/clk_div_counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.280    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 -1.331    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.076ns (30.611%)  route 2.439ns (69.389%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.730     2.504    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.628 r  disp/ck1/clk_div_counter/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.628    disp/ck1/clk_div_counter/n_cnt[2]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.305    disp/ck1/clk_div_counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.076ns (31.212%)  route 2.371ns (68.788%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.663     2.436    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.560 r  disp/ck1/clk_div_counter/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.560    disp/ck1/clk_div_counter/n_cnt[27]
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.237    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.029     1.266    disp/ck1/clk_div_counter/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.266    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.076ns (30.815%)  route 2.416ns (69.185%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.707     2.480    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.604 r  disp/ck1/clk_div_counter/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.604    disp/ck1/clk_div_counter/n_cnt[18]
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/C
                         clock pessimism              0.564     1.293    
                         clock uncertainty           -0.060     1.232    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)        0.081     1.313    disp/ck1/clk_div_counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.313    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.076ns (30.932%)  route 2.403ns (69.068%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.000     2.591    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029     1.303    disp/ck1/clk_div_counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.303    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.076ns (31.001%)  route 2.395ns (68.999%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.686     2.459    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  disp/ck1/clk_div_counter/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.583    disp/ck1/clk_div_counter/n_cnt[3]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.305    disp/ck1/clk_div_counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 -1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[20]/Q
                         net (fo=2, routed)           0.064    -0.393    snc1/sr_reg[3][19]
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  snc1/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    disp/sr/D[0]
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.082    -0.375    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.330 r  snc1/sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    disp/sr/D[16]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.374    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.329 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    disp/sr/D[4]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[14]/Q
                         net (fo=3, routed)           0.113    -0.342    disp/sr/sr_reg[23]_0[13]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  disp/sr/sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    disp/sr/n_sr[10]
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121    -0.462    disp/sr/sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.360%)  route 0.122ns (39.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.332    snc1/sr_reg[3][3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  snc1/sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[6]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120    -0.461    disp/sr/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.110    -0.346    snc1/sr_reg[3][8]
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.301 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    disp/sr/D[9]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.492    disp/sr/sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 snc1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            snc1/sync_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.703%)  route 0.174ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.581    -0.600    snc1/clk_out1
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  snc1/Q_reg[2]/Q
                         net (fo=1, routed)           0.174    -0.285    snc1/Q[2]
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    snc1/clk_out1
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.066    -0.495    snc1/sync_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.333    snc1/sr_reg[3][17]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.288 r  snc1/sr[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    disp/sr/D[11]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.091    -0.505    disp/sr/sr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[19]/Q
                         net (fo=2, routed)           0.123    -0.332    snc1/sr_reg[3][18]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.287 r  snc1/sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[12]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091    -0.504    disp/sr/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583    -0.598    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  disp/sr/sr_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.323    snc1/sr_reg[3][5]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  snc1/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    disp/sr/D[1]
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.839    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.091    -0.507    disp/sr/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y20     latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y23     det/current_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X58Y20     det/prev_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         2.222       1.222      SLICE_X61Y26     disp/an_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     latch_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y23     det/current_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X58Y20     det/prev_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.111       0.611      SLICE_X61Y26     disp/an_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -1.917ns,  Total Violation      -59.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.337ns (57.259%)  route 1.744ns (42.741%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  disp/ck1/clk_div_counter/cnt_reg[1]/Q
                         net (fo=2, routed)           0.276    -0.156    disp/ck1/clk_div_counter/cnt[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.500 r  disp/ck1/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.500    disp/ck1/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.614 r  disp/ck1/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.614    disp/ck1/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.728 r  disp/ck1/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.728    disp/ck1/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.842 r  disp/ck1/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     0.851    disp/ck1/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  disp/ck1/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.965    disp/ck1/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.187 f  disp/ck1/clk_div_counter/n_cnt0_carry__4/O[0]
                         net (fo=2, routed)           0.628     1.815    disp/ck1/clk_div_counter/n_cnt0[21]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.299     2.114 f  disp/ck1/clk_div_counter/rollover_flag_i_4/O
                         net (fo=1, routed)           0.567     2.682    disp/ck1/clk_div_counter/rollover_flag_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.806 f  disp/ck1/clk_div_counter/rollover_flag_i_2/O
                         net (fo=1, routed)           0.264     3.070    disp/ck1/clk_div_counter/rollover_flag_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.194 r  disp/ck1/clk_div_counter/rollover_flag_i_1/O
                         net (fo=1, routed)           0.000     3.194    disp/ck1/clk_div_counter/n_rollover_flag2
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.578     1.307    
                         clock uncertainty           -0.060     1.246    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031     1.277    disp/ck1/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.277    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 disp/ck2/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck2/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 2.505ns (62.748%)  route 1.487ns (37.252%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/ck2/clk_div_counter/CLK
    SLICE_X60Y23         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  disp/ck2/clk_div_counter/cnt_reg[1]/Q
                         net (fo=3, routed)           0.284    -0.090    disp/ck2/clk_div_counter/cnt_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.566 r  disp/ck2/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.566    disp/ck2/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.680 r  disp/ck2/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.689    disp/ck2/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  disp/ck2/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.803    disp/ck2/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.917 r  disp/ck2/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.917    disp/ck2/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.031 r  disp/ck2/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.031    disp/ck2/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.145 r  disp/ck2/clk_div_counter/n_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.145    disp/ck2/clk_div_counter/n_cnt0_carry__4_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.479 r  disp/ck2/clk_div_counter/n_cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.847     2.326    disp/ck2/clk_div_counter/n_cnt0_carry__5_n_6
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.303     2.629 f  disp/ck2/clk_div_counter/rollover_flag_i_2__0_comp/O
                         net (fo=1, routed)           0.347     2.976    disp/ck2/clk_div_counter/rollover_flag_i_2__0_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.100 r  disp/ck2/clk_div_counter/rollover_flag_i_1__0_comp/O
                         net (fo=1, routed)           0.000     3.100    disp/ck2/clk_div_counter/n_rollover_flag2
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck2/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.237    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.031     1.268    disp/ck2/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.076ns (28.227%)  route 2.736ns (71.773%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 0.735 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.333     2.924    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.508     0.735    disp/ck1/clk_div_counter/CLK
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/C
                         clock pessimism              0.578     1.313    
                         clock uncertainty           -0.060     1.252    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)       -0.067     1.185    disp/ck1/clk_div_counter/cnt_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          1.185    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.076ns (30.665%)  route 2.433ns (69.335%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.724     2.497    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.621 r  disp/ck1/clk_div_counter/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.621    disp/ck1/clk_div_counter/n_cnt[4]
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/C
                         clock pessimism              0.578     1.312    
                         clock uncertainty           -0.060     1.251    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.031     1.282    disp/ck1/clk_div_counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.282    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.331ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.076ns (30.753%)  route 2.423ns (69.247%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 0.732 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.714     2.487    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.611 r  disp/ck1/clk_div_counter/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.611    disp/ck1/clk_div_counter/n_cnt[5]
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.505     0.732    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/C
                         clock pessimism              0.578     1.310    
                         clock uncertainty           -0.060     1.249    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.031     1.280    disp/ck1/clk_div_counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.280    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 -1.331    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.076ns (30.611%)  route 2.439ns (69.389%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.730     2.504    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.628 r  disp/ck1/clk_div_counter/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.628    disp/ck1/clk_div_counter/n_cnt[2]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.305    disp/ck1/clk_div_counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.076ns (31.212%)  route 2.371ns (68.788%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.663     2.436    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.560 r  disp/ck1/clk_div_counter/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.560    disp/ck1/clk_div_counter/n_cnt[27]
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.237    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.029     1.266    disp/ck1/clk_div_counter/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.266    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.076ns (30.815%)  route 2.416ns (69.185%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.707     2.480    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.604 r  disp/ck1/clk_div_counter/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.604    disp/ck1/clk_div_counter/n_cnt[18]
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/C
                         clock pessimism              0.564     1.293    
                         clock uncertainty           -0.060     1.232    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)        0.081     1.313    disp/ck1/clk_div_counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.313    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.076ns (30.932%)  route 2.403ns (69.068%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.000     2.591    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029     1.303    disp/ck1/clk_div_counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.303    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0_1 rise@2.222ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.076ns (31.001%)  route 2.395ns (68.999%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.686     2.459    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  disp/ck1/clk_div_counter/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.583    disp/ck1/clk_div_counter/n_cnt[3]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.305    disp/ck1/clk_div_counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 -1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[20]/Q
                         net (fo=2, routed)           0.064    -0.393    snc1/sr_reg[3][19]
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  snc1/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    disp/sr/D[0]
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.082    -0.375    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.330 r  snc1/sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    disp/sr/D[16]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.374    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.329 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    disp/sr/D[4]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[14]/Q
                         net (fo=3, routed)           0.113    -0.342    disp/sr/sr_reg[23]_0[13]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  disp/sr/sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    disp/sr/n_sr[10]
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.060    -0.523    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121    -0.402    disp/sr/sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.360%)  route 0.122ns (39.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.332    snc1/sr_reg[3][3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  snc1/sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[6]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.060    -0.521    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120    -0.401    disp/sr/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.110    -0.346    snc1/sr_reg[3][8]
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.301 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    disp/sr/D[9]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 snc1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            snc1/sync_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.703%)  route 0.174ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.581    -0.600    snc1/clk_out1
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  snc1/Q_reg[2]/Q
                         net (fo=1, routed)           0.174    -0.285    snc1/Q[2]
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    snc1/clk_out1
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.060    -0.501    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.066    -0.435    snc1/sync_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.333    snc1/sr_reg[3][17]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.288 r  snc1/sr[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    disp/sr/D[11]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.060    -0.536    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.091    -0.445    disp/sr/sr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[19]/Q
                         net (fo=2, routed)           0.123    -0.332    snc1/sr_reg[3][18]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.287 r  snc1/sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[12]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.060    -0.535    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091    -0.444    disp/sr/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583    -0.598    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  disp/sr/sr_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.323    snc1/sr_reg[3][5]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  snc1/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    disp/sr/D[1]
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.839    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.060    -0.538    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.091    -0.447    disp/sr/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -1.917ns,  Total Violation      -59.833ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.337ns (57.259%)  route 1.744ns (42.741%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  disp/ck1/clk_div_counter/cnt_reg[1]/Q
                         net (fo=2, routed)           0.276    -0.156    disp/ck1/clk_div_counter/cnt[1]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.500 r  disp/ck1/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.500    disp/ck1/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.614 r  disp/ck1/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.614    disp/ck1/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.728 r  disp/ck1/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.728    disp/ck1/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.842 r  disp/ck1/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     0.851    disp/ck1/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.965 r  disp/ck1/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.965    disp/ck1/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.187 f  disp/ck1/clk_div_counter/n_cnt0_carry__4/O[0]
                         net (fo=2, routed)           0.628     1.815    disp/ck1/clk_div_counter/n_cnt0[21]
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.299     2.114 f  disp/ck1/clk_div_counter/rollover_flag_i_4/O
                         net (fo=1, routed)           0.567     2.682    disp/ck1/clk_div_counter/rollover_flag_i_4_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     2.806 f  disp/ck1/clk_div_counter/rollover_flag_i_2/O
                         net (fo=1, routed)           0.264     3.070    disp/ck1/clk_div_counter/rollover_flag_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     3.194 r  disp/ck1/clk_div_counter/rollover_flag_i_1/O
                         net (fo=1, routed)           0.000     3.194    disp/ck1/clk_div_counter/n_rollover_flag2
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y24         FDCE                                         r  disp/ck1/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.578     1.307    
                         clock uncertainty           -0.060     1.246    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.031     1.277    disp/ck1/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.277    
                         arrival time                          -3.194    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 disp/ck2/clk_div_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck2/clk_div_counter/rollover_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 2.505ns (62.748%)  route 1.487ns (37.252%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/ck2/clk_div_counter/CLK
    SLICE_X60Y23         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.518    -0.375 r  disp/ck2/clk_div_counter/cnt_reg[1]/Q
                         net (fo=3, routed)           0.284    -0.090    disp/ck2/clk_div_counter/cnt_reg_n_0_[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.566 r  disp/ck2/clk_div_counter/n_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.566    disp/ck2/clk_div_counter/n_cnt0_carry_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.680 r  disp/ck2/clk_div_counter/n_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     0.689    disp/ck2/clk_div_counter/n_cnt0_carry__0_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  disp/ck2/clk_div_counter/n_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.803    disp/ck2/clk_div_counter/n_cnt0_carry__1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.917 r  disp/ck2/clk_div_counter/n_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.917    disp/ck2/clk_div_counter/n_cnt0_carry__2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.031 r  disp/ck2/clk_div_counter/n_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.031    disp/ck2/clk_div_counter/n_cnt0_carry__3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.145 r  disp/ck2/clk_div_counter/n_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.145    disp/ck2/clk_div_counter/n_cnt0_carry__4_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.479 r  disp/ck2/clk_div_counter/n_cnt0_carry__5/O[1]
                         net (fo=2, routed)           0.847     2.326    disp/ck2/clk_div_counter/n_cnt0_carry__5_n_6
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.303     2.629 f  disp/ck2/clk_div_counter/rollover_flag_i_2__0_comp/O
                         net (fo=1, routed)           0.347     2.976    disp/ck2/clk_div_counter/rollover_flag_i_2__0_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.100 r  disp/ck2/clk_div_counter/rollover_flag_i_1__0_comp/O
                         net (fo=1, routed)           0.000     3.100    disp/ck2/clk_div_counter/n_rollover_flag2
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck2/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck2/clk_div_counter/rollover_flag_reg/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.237    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.031     1.268    disp/ck2/clk_div_counter/rollover_flag_reg
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.739ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.076ns (28.227%)  route 2.736ns (71.773%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 0.735 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.333     2.924    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.508     0.735    disp/ck1/clk_div_counter/CLK
    SLICE_X63Y19         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]_replica/C
                         clock pessimism              0.578     1.313    
                         clock uncertainty           -0.060     1.252    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)       -0.067     1.185    disp/ck1/clk_div_counter/cnt_reg[1]_replica
  -------------------------------------------------------------------
                         required time                          1.185    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 -1.739    

Slack (VIOLATED) :        -1.339ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.076ns (30.665%)  route 2.433ns (69.335%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.724     2.497    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.621 r  disp/ck1/clk_div_counter/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.621    disp/ck1/clk_div_counter/n_cnt[4]
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[4]/C
                         clock pessimism              0.578     1.312    
                         clock uncertainty           -0.060     1.251    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.031     1.282    disp/ck1/clk_div_counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          1.282    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                 -1.339    

Slack (VIOLATED) :        -1.331ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.076ns (30.753%)  route 2.423ns (69.247%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 0.732 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.714     2.487    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.611 r  disp/ck1/clk_div_counter/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.611    disp/ck1/clk_div_counter/n_cnt[5]
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.505     0.732    disp/ck1/clk_div_counter/CLK
    SLICE_X65Y22         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[5]/C
                         clock pessimism              0.578     1.310    
                         clock uncertainty           -0.060     1.249    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.031     1.280    disp/ck1/clk_div_counter/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          1.280    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 -1.331    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.076ns (30.611%)  route 2.439ns (69.389%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.730     2.504    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.628 r  disp/ck1/clk_div_counter/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.628    disp/ck1/clk_div_counter/n_cnt[2]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.305    disp/ck1/clk_div_counter/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -1.294ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.076ns (31.212%)  route 2.371ns (68.788%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.663     2.436    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y28         LUT4 (Prop_lut4_I3_O)        0.124     2.560 r  disp/ck1/clk_div_counter/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.560    disp/ck1/clk_div_counter/n_cnt[27]
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y28         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[27]/C
                         clock pessimism              0.564     1.298    
                         clock uncertainty           -0.060     1.237    
    SLICE_X62Y28         FDCE (Setup_fdce_C_D)        0.029     1.266    disp/ck1/clk_div_counter/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.266    
                         arrival time                          -2.560    
  -------------------------------------------------------------------
                         slack                                 -1.294    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.076ns (30.815%)  route 2.416ns (69.185%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 0.729 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.707     2.480    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     2.604 r  disp/ck1/clk_div_counter/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.604    disp/ck1/clk_div_counter/n_cnt[18]
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.502     0.729    disp/ck1/clk_div_counter/CLK
    SLICE_X64Y25         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[18]/C
                         clock pessimism              0.564     1.293    
                         clock uncertainty           -0.060     1.232    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)        0.081     1.313    disp/ck1/clk_div_counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.313    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.288ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.076ns (30.932%)  route 2.403ns (69.068%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.694     2.467    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.591 r  disp/ck1/clk_div_counter/cnt[1]_i_1/O
                         net (fo=2, routed)           0.000     2.591    disp/ck1/clk_div_counter/n_cnt[1]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[1]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.029     1.303    disp/ck1/clk_div_counter/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.303    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 -1.288    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 disp/ck1/clk_div_counter/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/ck1/clk_div_counter/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_clk_wiz_0 rise@2.222ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.076ns (31.001%)  route 2.395ns (68.999%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 0.734 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  disp/ck1/clk_div_counter/cnt_reg[2]/Q
                         net (fo=3, routed)           0.920     0.488    disp/ck1/clk_div_counter/cnt[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.124     0.612 r  disp/ck1/clk_div_counter/cnt[27]_i_8/O
                         net (fo=1, routed)           0.159     0.771    disp/ck1/clk_div_counter/cnt[27]_i_8_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.124     0.895 r  disp/ck1/clk_div_counter/cnt[27]_i_7/O
                         net (fo=1, routed)           0.469     1.364    disp/ck1/clk_div_counter/cnt[27]_i_7_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.488 r  disp/ck1/clk_div_counter/cnt[27]_i_4/O
                         net (fo=1, routed)           0.162     1.649    disp/ck1/clk_div_counter/cnt[27]_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.773 f  disp/ck1/clk_div_counter/cnt[27]_i_2/O
                         net (fo=28, routed)          0.686     2.459    disp/ck1/clk_div_counter/cnt[27]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.583 r  disp/ck1/clk_div_counter/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.583    disp/ck1/clk_div_counter/n_cnt[3]
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.222     2.222 r  
    W5                                                0.000     2.222 r  sysclk (IN)
                         net (fo=0)                   0.000     2.222    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.610 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.772    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -2.445 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.864    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.773 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507     0.734    disp/ck1/clk_div_counter/CLK
    SLICE_X62Y21         FDCE                                         r  disp/ck1/clk_div_counter/cnt_reg[3]/C
                         clock pessimism              0.601     1.335    
                         clock uncertainty           -0.060     1.274    
    SLICE_X62Y21         FDCE (Setup_fdce_C_D)        0.031     1.305    disp/ck1/clk_div_counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.305    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                 -1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[20]/Q
                         net (fo=2, routed)           0.064    -0.393    snc1/sr_reg[3][19]
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  snc1/sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    disp/sr/D[0]
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.082    -0.375    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.330 r  snc1/sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    disp/sr/D[16]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.374    snc1/sr_reg[3][0]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.329 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    disp/sr/D[4]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[14]/Q
                         net (fo=3, routed)           0.113    -0.342    disp/sr/sr_reg[23]_0[13]
    SLICE_X64Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.297 r  disp/sr/sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    disp/sr/n_sr[10]
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X64Y28         FDCE                                         r  disp/sr/sr_reg[10]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.060    -0.523    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121    -0.402    disp/sr/sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.360%)  route 0.122ns (39.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.332    snc1/sr_reg[3][3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  snc1/sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[6]
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X64Y29         FDCE                                         r  disp/sr/sr_reg[7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.060    -0.521    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120    -0.401    disp/sr/sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584    -0.597    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  disp/sr/sr_reg[8]/Q
                         net (fo=3, routed)           0.110    -0.346    snc1/sr_reg[3][8]
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.301 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    disp/sr/D[9]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C
                         clock pessimism              0.253    -0.584    
                         clock uncertainty            0.060    -0.524    
    SLICE_X58Y28         FDCE (Hold_fdce_C_D)         0.092    -0.432    disp/sr/sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 snc1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            snc1/sync_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.703%)  route 0.174ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.581    -0.600    snc1/clk_out1
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  snc1/Q_reg[2]/Q
                         net (fo=1, routed)           0.174    -0.285    snc1/Q[2]
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    snc1/clk_out1
    SLICE_X62Y28         FDCE                                         r  snc1/sync_out_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.060    -0.501    
    SLICE_X62Y28         FDCE (Hold_fdce_C_D)         0.066    -0.435    snc1/sync_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.585    -0.596    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  disp/sr/sr_reg[18]/Q
                         net (fo=2, routed)           0.123    -0.333    snc1/sr_reg[3][17]
    SLICE_X65Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.288 r  snc1/sr[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    disp/sr/D[11]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.060    -0.536    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.091    -0.445    disp/sr/sr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.221%)  route 0.123ns (39.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.586    -0.595    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  disp/sr/sr_reg[19]/Q
                         net (fo=2, routed)           0.123    -0.332    snc1/sr_reg[3][18]
    SLICE_X63Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.287 r  snc1/sr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    disp/sr/D[12]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[15]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.060    -0.535    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091    -0.444    disp/sr/sr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 disp/sr/sr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            disp/sr/sr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583    -0.598    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  disp/sr/sr_reg[5]/Q
                         net (fo=3, routed)           0.134    -0.323    snc1/sr_reg[3][5]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  snc1/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    disp/sr/D[1]
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851    -0.839    disp/sr/CLK
    SLICE_X65Y26         FDCE                                         r  disp/sr/sr_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.060    -0.538    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.091    -0.447    disp/sr/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.169    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.296ns  (logic 5.209ns (39.182%)  route 8.086ns (60.818%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.413     4.866    disp/sr/sw_IBUF[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.990 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.846     5.835    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.959 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.828     9.787    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.296 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.296    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.170ns  (logic 5.440ns (41.304%)  route 7.730ns (58.696%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.413     4.866    disp/sr/sw_IBUF[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.990 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.846     5.835    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.152     5.987 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.472     9.459    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    13.170 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.170    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.678ns  (logic 5.115ns (40.346%)  route 7.563ns (59.654%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           3.052     4.514    disp/sr/sw_IBUF[1]
    SLICE_X59Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.638 r  disp/sr/led_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           4.511     9.148    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.678 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.678    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.948ns  (logic 5.278ns (44.172%)  route 6.670ns (55.828%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.004     4.457    disp/sr/sw_IBUF[0]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.118     4.575 r  disp/sr/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.666     8.241    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.948 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.948    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.503ns  (logic 5.089ns (44.238%)  route 6.414ns (55.762%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           3.075     4.539    disp/sr/sw_IBUF[2]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.663 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.339     8.002    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.503 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.503    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.931ns  (logic 5.317ns (53.533%)  route 4.615ns (46.467%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.741     4.197    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.153     4.350 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.874     6.224    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     9.931 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.931    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.903ns  (logic 5.352ns (54.043%)  route 4.551ns (45.957%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.743     4.199    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     4.351 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.808     6.159    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.903 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.903    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 5.100ns (52.330%)  route 4.646ns (47.670%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.741     4.197    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.321 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.905     6.226    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.746 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.746    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.739ns  (logic 5.321ns (54.635%)  route 4.418ns (45.365%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.744     4.200    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.152     4.352 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           1.674     6.026    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.739 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.739    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.677ns  (logic 5.112ns (52.821%)  route 4.566ns (47.179%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          2.503     3.959    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     4.083 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           2.063     6.146    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.677 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.677    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.499ns (50.060%)  route 1.496ns (49.940%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.164     1.389    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.434 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.331     1.765    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.995 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.995    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.505ns (50.106%)  route 1.499ns (49.894%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.164     1.389    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.434 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.335     1.768    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.004 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.542ns (50.822%)  route 1.492ns (49.178%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.164     1.389    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.044     1.433 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.328     1.760    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.034 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.034    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.490ns (48.208%)  route 1.601ns (51.792%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.183     1.407    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.452 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.418     1.870    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.091 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.091    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.108ns  (logic 1.502ns (48.310%)  route 1.607ns (51.690%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.106     1.330    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.375 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           0.501     1.876    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.108 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.108    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.571ns (50.107%)  route 1.564ns (49.893%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.164     1.389    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.043     1.432 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           0.400     1.831    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.135 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.135    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.537ns (48.919%)  route 1.605ns (51.081%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          1.183     1.407    disp/sr/sw_IBUF[8]
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.042     1.449 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           0.422     1.871    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.142 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.142    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.455ns  (logic 1.552ns (44.914%)  route 1.903ns (55.086%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.622     0.854    disp/sr/sw_IBUF[7]
    SLICE_X58Y20         LUT3 (Prop_lut3_I2_O)        0.048     0.902 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.281     2.183    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.455 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.455    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.486ns  (logic 1.473ns (42.254%)  route 2.013ns (57.746%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           0.775     1.001    disp/sr/sw_IBUF[6]
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  disp/sr/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.238     2.284    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.486 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.486    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.586ns  (logic 1.487ns (41.455%)  route 2.099ns (58.545%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           0.622     0.854    disp/sr/sw_IBUF[7]
    SLICE_X58Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.899 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.477     2.376    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.586 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.586    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.844ns  (logic 4.564ns (46.368%)  route 5.280ns (53.632%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.801     3.217    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.153     3.370 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.874     5.244    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.951 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.951    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.831ns  (logic 4.359ns (44.344%)  route 5.471ns (55.656%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.804     3.220    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           2.063     5.407    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.938 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.938    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.816ns  (logic 4.567ns (46.523%)  route 5.249ns (53.477%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.837     3.253    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.119     3.372 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.808     5.180    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.923 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.923    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.348ns (45.016%)  route 5.311ns (54.984%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.801     3.217    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.341 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.905     5.246    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.766 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.766    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.646ns  (logic 4.535ns (47.011%)  route 5.111ns (52.989%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.833     3.249    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.118     3.367 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           1.674     5.041    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.754 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.754    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.363ns (46.068%)  route 5.108ns (53.932%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 f  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 f  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.837     3.253    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.377 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           1.667     5.044    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.579 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.579    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.357ns (46.063%)  route 5.102ns (53.937%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.833     3.249    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.373 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           1.664     5.037    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.567 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.567    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 3.957ns (49.167%)  route 4.091ns (50.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    clk
    SLICE_X58Y20         FDCE                                         r  latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  latch_reg[1]/Q
                         net (fo=1, routed)           4.091     3.659    led_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.160 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.160    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 3.962ns (49.976%)  route 3.966ns (50.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    clk
    SLICE_X58Y20         FDCE                                         r  latch_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  latch_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.966     3.534    latch_reg[1]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.041 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.041    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.006ns  (logic 3.959ns (65.917%)  route 2.047ns (34.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           2.047     1.610    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.113 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.113    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.341ns (73.350%)  route 0.487ns (26.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.487     0.029    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.229 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.229    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.352ns (72.869%)  route 0.504ns (27.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          0.504     0.045    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.257 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.257    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.345ns (72.118%)  route 0.520ns (27.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.520     0.062    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.266 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.266    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.365ns (72.584%)  route 0.516ns (27.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.516     0.057    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.281 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.281    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.461ns (64.411%)  route 0.807ns (35.589%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.325     0.062    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.107 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.331     0.439    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.669 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.669    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.467ns (64.387%)  route 0.811ns (35.613%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 f  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.326     0.063    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.108 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.335     0.443    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.679 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.679    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.508ns (65.230%)  route 0.804ns (34.770%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.325     0.062    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.048     0.110 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.328     0.438    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     1.712 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.712    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.452ns (62.367%)  route 0.876ns (37.633%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.307     0.045    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.090 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.418     0.508    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.729 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.729    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.502ns (63.052%)  route 0.880ns (36.948%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.307     0.045    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.090 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           0.422     0.512    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     1.782 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.782    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.538ns (63.704%)  route 0.877ns (36.296%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.326     0.063    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.049     0.112 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           0.400     0.512    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     1.816 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.816    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.844ns  (logic 4.564ns (46.368%)  route 5.280ns (53.632%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.801     3.217    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.153     3.370 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           1.874     5.244    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.951 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.951    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.831ns  (logic 4.359ns (44.344%)  route 5.471ns (55.656%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.804     3.220    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.344 r  disp/sr/g0_b6/O
                         net (fo=1, routed)           2.063     5.407    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.938 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.938    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.816ns  (logic 4.567ns (46.523%)  route 5.249ns (53.477%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.837     3.253    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.119     3.372 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           1.808     5.180    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.923 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.923    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.659ns  (logic 4.348ns (45.016%)  route 5.311ns (54.984%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.801     3.217    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.341 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           1.905     5.246    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.766 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.766    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.646ns  (logic 4.535ns (47.011%)  route 5.111ns (52.989%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.833     3.249    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.118     3.367 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           1.674     5.041    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.754 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.754    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 4.363ns (46.068%)  route 5.108ns (53.932%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 f  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 f  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.837     3.253    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.377 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           1.667     5.044    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.579 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.579    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 4.357ns (46.063%)  route 5.102ns (53.937%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.456    -0.437 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.666     1.229    disp/sr/g0_b0_0[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.353 r  disp/sr/g0_b0_i_5/O
                         net (fo=1, routed)           0.939     2.292    disp/sr/g0_b0_i_5_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.416 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.833     3.249    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.373 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           1.664     5.037    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.567 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.567    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 3.957ns (49.167%)  route 4.091ns (50.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    clk
    SLICE_X58Y20         FDCE                                         r  latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  latch_reg[1]/Q
                         net (fo=1, routed)           4.091     3.659    led_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.160 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.160    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 3.962ns (49.976%)  route 3.966ns (50.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.624    -0.888    clk
    SLICE_X58Y20         FDCE                                         r  latch_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  latch_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.966     3.534    latch_reg[1]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.041 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.041    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.006ns  (logic 3.959ns (65.917%)  route 2.047ns (34.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.619    -0.893    disp/CLK
    SLICE_X61Y26         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           2.047     1.610    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.113 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.113    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.341ns (73.350%)  route 0.487ns (26.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.487     0.029    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.229 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.229    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.352ns (72.869%)  route 0.504ns (27.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          0.504     0.045    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.257 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.257    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.345ns (72.118%)  route 0.520ns (27.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.520     0.062    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.266 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.266    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.365ns (72.584%)  route 0.516ns (27.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.516     0.057    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.281 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.281    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.461ns (64.411%)  route 0.807ns (35.589%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.325     0.062    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.107 r  disp/sr/g0_b1/O
                         net (fo=1, routed)           0.331     0.439    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.669 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.669    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.467ns (64.387%)  route 0.811ns (35.613%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 f  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.326     0.063    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.108 r  disp/sr/g0_b2/O
                         net (fo=1, routed)           0.335     0.443    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.679 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.679    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.508ns (65.230%)  route 0.804ns (34.770%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.325     0.062    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.048     0.110 r  disp/sr/g0_b0/O
                         net (fo=1, routed)           0.328     0.438    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     1.712 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.712    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.452ns (62.367%)  route 0.876ns (37.633%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.307     0.045    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.090 r  disp/sr/g0_b4/O
                         net (fo=1, routed)           0.418     0.508    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.729 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.729    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.502ns (63.052%)  route 0.880ns (36.948%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.307     0.045    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.090 r  disp/sr/g0_b5/O
                         net (fo=1, routed)           0.422     0.512    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     1.782 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.782    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.538ns (63.704%)  route 0.877ns (36.296%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    disp/CLK
    SLICE_X61Y26         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.151    -0.308    disp/sr/g0_b0_0[1]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  disp/sr/g0_b0_i_1/O
                         net (fo=7, routed)           0.326     0.063    disp/sr/enc[0]
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.049     0.112 r  disp/sr/g0_b3/O
                         net (fo=1, routed)           0.400     0.512    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     1.816 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.816    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clkgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clkgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clkgen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            disp/sr/sr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.340ns  (logic 2.055ns (27.993%)  route 5.286ns (72.007%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.413     4.866    disp/sr/sw_IBUF[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.990 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.846     5.835    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.152     5.987 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.027     7.014    snc1/led_OBUF[3]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.326     7.340 r  snc1/sr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.340    disp/sr/D[3]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.508    -1.487    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.825ns (25.075%)  route 5.453ns (74.925%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.413     4.866    disp/sr/sw_IBUF[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.990 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.846     5.835    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.959 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.194     7.154    snc1/led_OBUF[4]
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.278 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.278    disp/sr/D[4]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.441ns (19.837%)  route 5.824ns (80.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.824     7.266    disp/sr/btnC_IBUF
    SLICE_X59Y28         FDCE                                         f  disp/sr/sr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.441ns (19.837%)  route 5.824ns (80.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.824     7.266    disp/sr/btnC_IBUF
    SLICE_X59Y28         FDCE                                         f  disp/sr/sr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.441ns (19.837%)  route 5.824ns (80.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.824     7.266    disp/sr/btnC_IBUF
    SLICE_X59Y28         FDCE                                         f  disp/sr/sr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.663ns  (logic 1.441ns (21.631%)  route 5.222ns (78.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.222     6.663    disp/ck2/clk_div_counter/btnC_IBUF
    SLICE_X60Y29         FDCE                                         f  disp/ck2/clk_div_counter/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507    -1.488    disp/ck2/clk_div_counter/CLK
    SLICE_X60Y29         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.282ns (33.472%)  route 0.560ns (66.528%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.560     0.796    snc1/sw_IBUF[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  snc1/sr[18]_i_1/O
                         net (fo=1, routed)           0.000     0.841    disp/sr/D[14]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.282ns (32.577%)  route 0.583ns (67.423%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.583     0.820    snc1/sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  snc1/sr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.865    disp/sr/D[10]
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.837    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[13]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.282ns (31.450%)  route 0.614ns (68.550%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.614     0.850    snc1/sw_IBUF[0]
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.895 r  snc1/sr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.895    disp/sr/D[8]
    SLICE_X63Y28         FDCE                                         r  disp/sr/sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X63Y28         FDCE                                         r  disp/sr/sr_reg[11]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            snc1/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.221ns (23.264%)  route 0.729ns (76.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.729     0.950    snc1/sw_IBUF[1]
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -0.842    snc1/clk_out1
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[1]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.282ns (28.065%)  route 0.722ns (71.935%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.722     0.959    snc1/sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.004 r  snc1/sr[17]_i_1/O
                         net (fo=1, routed)           0.000     1.004    disp/sr/D[13]
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.837    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[17]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.282ns (27.873%)  route 0.729ns (72.127%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.729     0.965    snc1/sw_IBUF[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.010 r  snc1/sr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.010    disp/sr/D[11]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.269ns (26.465%)  route 0.748ns (73.535%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          0.748     0.972    disp/ck2/clk_div_counter/sw_IBUF[0]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.017 r  disp/ck2/clk_div_counter/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.017    disp/ck2/clk_div_counter/cnt[23]_i_1__0_n_0
    SLICE_X64Y30         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.856    -0.834    disp/ck2/clk_div_counter/CLK
    SLICE_X64Y30         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[23]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.282ns (27.680%)  route 0.736ns (72.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.736     0.972    snc1/sw_IBUF[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.017 r  snc1/sr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.017    disp/sr/D[15]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.282ns (27.653%)  route 0.737ns (72.347%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.737     0.973    snc1/sw_IBUF[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.018 r  snc1/sr[23]_i_2/O
                         net (fo=1, routed)           0.000     1.018    disp/sr/D[18]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[23]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.282ns (27.303%)  route 0.750ns (72.697%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.750     0.986    snc1/sw_IBUF[0]
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.031 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000     1.031    disp/sr/D[9]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            disp/sr/sr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.340ns  (logic 2.055ns (27.993%)  route 5.286ns (72.007%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.413     4.866    disp/sr/sw_IBUF[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.990 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.846     5.835    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.152     5.987 r  disp/sr/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.027     7.014    snc1/led_OBUF[3]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.326     7.340 r  snc1/sr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.340    disp/sr/D[3]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.508    -1.487    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            disp/sr/sr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.825ns (25.075%)  route 5.453ns (74.925%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           3.413     4.866    disp/sr/sw_IBUF[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I2_O)        0.124     4.990 r  disp/sr/led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.846     5.835    disp/sr/led_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     5.959 r  disp/sr/led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.194     7.154    snc1/led_OBUF[4]
    SLICE_X58Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.278 r  snc1/sr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.278    disp/sr/D[4]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.270ns  (logic 1.441ns (19.825%)  route 5.829ns (80.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.829     7.270    disp/sr/btnC_IBUF
    SLICE_X58Y28         FDCE                                         f  disp/sr/sr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.441ns (19.837%)  route 5.824ns (80.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.824     7.266    disp/sr/btnC_IBUF
    SLICE_X59Y28         FDCE                                         f  disp/sr/sr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.441ns (19.837%)  route 5.824ns (80.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.824     7.266    disp/sr/btnC_IBUF
    SLICE_X59Y28         FDCE                                         f  disp/sr/sr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/sr/sr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.441ns (19.837%)  route 5.824ns (80.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.824     7.266    disp/sr/btnC_IBUF
    SLICE_X59Y28         FDCE                                         f  disp/sr/sr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.506    -1.489    disp/sr/CLK
    SLICE_X59Y28         FDCE                                         r  disp/sr/sr_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.663ns  (logic 1.441ns (21.631%)  route 5.222ns (78.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=96, routed)          5.222     6.663    disp/ck2/clk_div_counter/btnC_IBUF
    SLICE_X60Y29         FDCE                                         f  disp/ck2/clk_div_counter/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          1.507    -1.488    disp/ck2/clk_div_counter/CLK
    SLICE_X60Y29         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.282ns (33.472%)  route 0.560ns (66.528%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.560     0.796    snc1/sw_IBUF[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.841 r  snc1/sr[18]_i_1/O
                         net (fo=1, routed)           0.000     0.841    disp/sr/D[14]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[18]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.282ns (32.577%)  route 0.583ns (67.423%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.583     0.820    snc1/sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.865 r  snc1/sr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.865    disp/sr/D[10]
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.837    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[13]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.282ns (31.450%)  route 0.614ns (68.550%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.614     0.850    snc1/sw_IBUF[0]
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.895 r  snc1/sr[11]_i_1/O
                         net (fo=1, routed)           0.000     0.895    disp/sr/D[8]
    SLICE_X63Y28         FDCE                                         r  disp/sr/sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X63Y28         FDCE                                         r  disp/sr/sr_reg[11]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            snc1/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.221ns (23.264%)  route 0.729ns (76.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.729     0.950    snc1/sw_IBUF[1]
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.848    -0.842    snc1/clk_out1
    SLICE_X61Y25         FDCE                                         r  snc1/Q_reg[1]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.282ns (28.065%)  route 0.722ns (71.935%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.722     0.959    snc1/sw_IBUF[0]
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.004 r  snc1/sr[17]_i_1/O
                         net (fo=1, routed)           0.000     1.004    disp/sr/D[13]
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.853    -0.837    disp/sr/CLK
    SLICE_X65Y27         FDCE                                         r  disp/sr/sr_reg[17]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.282ns (27.873%)  route 0.729ns (72.127%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.729     0.965    snc1/sw_IBUF[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.010 r  snc1/sr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.010    disp/sr/D[11]
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.854    -0.836    disp/sr/CLK
    SLICE_X65Y28         FDCE                                         r  disp/sr/sr_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            disp/ck2/clk_div_counter/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.269ns (26.465%)  route 0.748ns (73.535%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=67, routed)          0.748     0.972    disp/ck2/clk_div_counter/sw_IBUF[0]
    SLICE_X64Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.017 r  disp/ck2/clk_div_counter/cnt[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.017    disp/ck2/clk_div_counter/cnt[23]_i_1__0_n_0
    SLICE_X64Y30         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.856    -0.834    disp/ck2/clk_div_counter/CLK
    SLICE_X64Y30         FDCE                                         r  disp/ck2/clk_div_counter/cnt_reg[23]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.282ns (27.680%)  route 0.736ns (72.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.736     0.972    snc1/sw_IBUF[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.017 r  snc1/sr[19]_i_1/O
                         net (fo=1, routed)           0.000     1.017    disp/sr/D[15]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[19]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.282ns (27.653%)  route 0.737ns (72.347%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.737     0.973    snc1/sw_IBUF[0]
    SLICE_X63Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.018 r  snc1/sr[23]_i_2/O
                         net (fo=1, routed)           0.000     1.018    disp/sr/D[18]
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    disp/sr/CLK
    SLICE_X63Y29         FDCE                                         r  disp/sr/sr_reg[23]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/sr/sr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.282ns (27.303%)  route 0.750ns (72.697%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=19, routed)          0.750     0.986    snc1/sw_IBUF[0]
    SLICE_X58Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.031 r  snc1/sr[12]_i_1/O
                         net (fo=1, routed)           0.000     1.031    disp/sr/D[9]
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=95, routed)          0.852    -0.838    disp/sr/CLK
    SLICE_X58Y28         FDCE                                         r  disp/sr/sr_reg[12]/C





