// Seed: 1250337290
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic [7:0] id_3;
  assign id_3[-1] = -1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wire id_3,
    output tri1 id_4,
    output supply0 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    input wire id_9
);
  wire id_11;
  localparam id_12 = 1;
  wire [1 : 1] id_13;
  parameter id_14 = -1;
  module_0 modCall_1 (
      id_13,
      id_11
  );
  wire id_15;
  ;
  assign id_5 = -1 & -1;
endmodule
