# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: Nikeshkumar C

RegisterNumber: 23003997

Code:

![Exp2 code](https://github.com/nicknikesh/Experiment--02-Implementation-of-combinational-logic-/assets/145633284/a3cb9ae7-ee1f-4000-96fd-09550c068c80)

Truth Table:

![Exp2 truthtable](https://github.com/nicknikesh/Experiment--02-Implementation-of-combinational-logic-/assets/145633284/981fdf06-141b-44ee-88e2-157da6e26897)

RTL Diagram:

![Exp2 RTL diagram](https://github.com/nicknikesh/Experiment--02-Implementation-of-combinational-logic-/assets/145633284/42019a99-6f43-492e-8557-5a89f3d41396)



## Output:

![Exp2 wave](https://github.com/nicknikesh/Experiment--02-Implementation-of-combinational-logic-/assets/145633284/ecd16f4a-1593-4fb1-9eeb-31622541490f)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
