$comment
	File created using the following command:
		vcd file turbo_encoder.msim.vcd -direction
$end
$date
	Wed Mar 06 19:42:03 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module turbo_encoder_vlg_vec_tst $end
$var reg 1 ! ck $end
$var reg 1 " ckp $end
$var reg 1 # clk $end
$var reg 1 $ data_valid $end
$var reg 1 % length $end
$var reg 1 & rst $end
$var wire 1 ' length_out $end
$var wire 1 ( look_now $end
$var wire 1 ) xk $end
$var wire 1 * zk $end
$var wire 1 + zkp $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 clk~input_o $end
$var wire 1 4 clk~inputCLKENA0_outclk $end
$var wire 1 5 data_valid~input_o $end
$var wire 1 6 rst~input_o $end
$var wire 1 7 control|Add1~5_sumout $end
$var wire 1 8 control|Add1~10 $end
$var wire 1 9 control|Add1~53_sumout $end
$var wire 1 : control|length_counter[7]~1_combout $end
$var wire 1 ; control|Add1~54 $end
$var wire 1 < control|Add1~49_sumout $end
$var wire 1 = control|Add1~50 $end
$var wire 1 > control|Add1~17_sumout $end
$var wire 1 ? control|Add1~18 $end
$var wire 1 @ control|Add1~25_sumout $end
$var wire 1 A control|Add1~26 $end
$var wire 1 B control|Add1~13_sumout $end
$var wire 1 C control|Add1~14 $end
$var wire 1 D control|Add1~21_sumout $end
$var wire 1 E control|Add1~22 $end
$var wire 1 F control|Add1~45_sumout $end
$var wire 1 G control|Add1~46 $end
$var wire 1 H control|Add1~41_sumout $end
$var wire 1 I control|Add1~42 $end
$var wire 1 J control|Add1~37_sumout $end
$var wire 1 K control|Add1~38 $end
$var wire 1 L control|Add1~33_sumout $end
$var wire 1 M control|Add1~34 $end
$var wire 1 N control|Add1~29_sumout $end
$var wire 1 O control|LessThan0~0_combout $end
$var wire 1 P length~input_o $end
$var wire 1 Q control|length_counter[7]~2_combout $end
$var wire 1 R control|LessThan0~1_combout $end
$var wire 1 S control|length_counter[7]~0_combout $end
$var wire 1 T control|Add1~6 $end
$var wire 1 U control|Add1~1_sumout $end
$var wire 1 V control|Add1~2 $end
$var wire 1 W control|Add1~9_sumout $end
$var wire 1 X control|LessThan1~0_combout $end
$var wire 1 Y control|LessThan1~1_combout $end
$var wire 1 Z control|current_state[1]~0_combout $end
$var wire 1 [ control|LessThan0~2_combout $end
$var wire 1 \ control|current_state[0]~1_combout $end
$var wire 1 ] control|clr~1_combout $end
$var wire 1 ^ control|clr~2_combout $end
$var wire 1 _ control|clr~q $end
$var wire 1 ` control|enable~0_combout $end
$var wire 1 a control|clr~0_combout $end
$var wire 1 b control|enable~q $end
$var wire 1 c encoder1|D0|q~q $end
$var wire 1 d ck~input_o $end
$var wire 1 e encoder1|xorGate2~combout $end
$var wire 1 f encoder1|D2|q~q $end
$var wire 1 g encoder1|D1|q~q $end
$var wire 1 h control|trellis_enable~2_combout $end
$var wire 1 i control|trellis_enable~0_combout $end
$var wire 1 j control|trellis_enable~1_combout $end
$var wire 1 k control|trellis_enable~3_combout $end
$var wire 1 l control|trellis_enable~q $end
$var wire 1 m ckp~input_o $end
$var wire 1 n encoder2|xorGate2~combout $end
$var wire 1 o encoder2|D2|q~q $end
$var wire 1 p encoder2|D1|q~q $end
$var wire 1 q encoder2|D0|q~q $end
$var wire 1 r termination|shiftd2|LPM_SHIFTREG_component|dffs[3]~0_combout $end
$var wire 1 s control|trl_clr~0_combout $end
$var wire 1 t control|trl_clr~q $end
$var wire 1 u termination|shiftd0|LPM_SHIFTREG_component|_~2_combout $end
$var wire 1 v termination|shiftd0|LPM_SHIFTREG_component|_~1_combout $end
$var wire 1 w termination|shiftd0|LPM_SHIFTREG_component|_~0_combout $end
$var wire 1 x control|switch~0_combout $end
$var wire 1 y control|switch~q $end
$var wire 1 z xk~0_combout $end
$var wire 1 { termination|shiftd1|LPM_SHIFTREG_component|_~3_combout $end
$var wire 1 | termination|shiftd1|LPM_SHIFTREG_component|_~2_combout $end
$var wire 1 } termination|shiftd1|LPM_SHIFTREG_component|_~1_combout $end
$var wire 1 ~ termination|shiftd1|LPM_SHIFTREG_component|_~0_combout $end
$var wire 1 !! zk~0_combout $end
$var wire 1 "! termination|shiftd2|LPM_SHIFTREG_component|_~2_combout $end
$var wire 1 #! termination|shiftd2|LPM_SHIFTREG_component|_~1_combout $end
$var wire 1 $! termination|shiftd2|LPM_SHIFTREG_component|_~0_combout $end
$var wire 1 %! zkp~0_combout $end
$var wire 1 &! termination|shiftd2|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 '! termination|shiftd2|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 (! termination|shiftd2|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 )! termination|shiftd2|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 *! control|length_counter [13] $end
$var wire 1 +! control|length_counter [12] $end
$var wire 1 ,! control|length_counter [11] $end
$var wire 1 -! control|length_counter [10] $end
$var wire 1 .! control|length_counter [9] $end
$var wire 1 /! control|length_counter [8] $end
$var wire 1 0! control|length_counter [7] $end
$var wire 1 1! control|length_counter [6] $end
$var wire 1 2! control|length_counter [5] $end
$var wire 1 3! control|length_counter [4] $end
$var wire 1 4! control|length_counter [3] $end
$var wire 1 5! control|length_counter [2] $end
$var wire 1 6! control|length_counter [1] $end
$var wire 1 7! control|length_counter [0] $end
$var wire 1 8! termination|shiftd0|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 9! termination|shiftd0|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 :! termination|shiftd0|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 ;! termination|shiftd0|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 <! termination|shiftd1|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 =! termination|shiftd1|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 >! termination|shiftd1|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 ?! termination|shiftd1|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 @! control|current_state [2] $end
$var wire 1 A! control|current_state [1] $end
$var wire 1 B! control|current_state [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
0'
0(
0)
0*
0+
0,
1-
x.
1/
10
11
02
03
04
05
16
17
08
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
1R
1S
0T
0U
0V
0W
1X
1Y
0Z
1[
0\
0]
1^
0_
0`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0)!
0(!
0'!
0&!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0;!
0:!
09!
z8!
0?!
0>!
0=!
0<!
0B!
0A!
z@!
$end
#10000
1#
13
14
1<!
1&!
1_
1"!
1u
1|
#20000
0#
03
04
#30000
0&
1#
06
13
14
0a
1Q
0:
1'!
1=!
19!
1v
1}
1#!
#40000
0#
03
04
#50000
1$
1#
15
13
14
1a
1`
1:
0^
1\
1Z
1(!
1>!
1:!
1w
1~
1$!
#60000
0#
03
04
#70000
1!
0$
1#
1d
05
13
14
0a
0`
0:
1^
0\
0Z
1)!
1?!
1;!
1b
0_
1B!
1A!
1(
1h
0S
1:
1e
0^
1\
1Z
1!!
1z
1)
1*
#80000
0#
03
04
#90000
1"
1#
1m
13
14
1%!
1n
1+
1f
17!
1T
07
0!!
0*
1U
#100000
0#
03
04
#110000
0!
1#
0d
13
14
0e
1!!
0z
0)
1*
1o
1g
16!
07!
1i
0T
1V
1e
17
0U
0!!
0%!
0+
0*
0V
1j
1U
1W
0W
1k
#120000
0#
03
04
#130000
0"
1!
1#
0m
1d
13
14
0e
1!!
1z
1%!
0n
1+
1)
1*
1p
1l
1c
17!
0i
0[
0X
0Q
1T
1e
07
0~
0w
0$!
0#!
0"!
0v
0r
0%!
1n
0+
1V
1S
0Y
1a
0j
0U
1x
0k
1^
0\
1W
#140000
0#
03
04
#150000
0!
1#
0d
13
14
0e
0!!
0z
0)
0*
0)!
0(!
0'!
0?!
1y
0;!
0:!
0&!
1q
0l
0b
1_
0B!
06!
07!
1[
1X
1Q
0T
0V
1]
17
1U
0x
1s
0Z
0n
1~
1v
0u
1r
0S
0h
0]
1Y
0U
0W
0^
0a
1x
0s
1Z
1^
0c
0f
0g
0o
0p
0q
#160000
0#
03
04
#170000
1#
13
14
1?!
1:!
09!
1&!
17!
1T
07
1"!
1u
0v
1w
1!!
1*
1U
#180000
0#
03
04
#190000
1#
13
14
1'!
1;!
0:!
19!
16!
07!
1i
0T
1V
17
0U
1v
0w
1z
1#!
1)
0V
1j
1U
1W
0W
#200000
0#
03
04
#210000
1#
13
14
1(!
0;!
1:!
17!
0i
0[
0X
1T
07
1w
0z
1$!
0)
1V
1h
1]
0Y
1S
0j
0U
1a
1W
0x
1s
0Z
0^
#220000
0#
03
04
#230000
1#
13
14
1)!
0y
1;!
1t
0_
06!
07!
0A!
0(
1[
1X
0T
0V
0h
0a
0]
0:
17
1U
0!!
0*
1Y
0U
0W
0&!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0'!
0(!
0)!
0$!
0#!
0~
0}
0|
0w
0v
0"!
0u
#240000
0#
03
04
#250000
1%
1$
1#
15
13
14
1P
1'
1a
1`
1:
0s
1\
1Z
#260000
0#
03
04
#270000
1"
0$
1#
1m
05
13
14
0a
0`
0:
1s
0\
0Z
0t
1b
1B!
1A!
1(
1h
0S
1:
0s
1\
1Z
1%!
1n
1+
#280000
0#
03
04
#290000
1#
13
14
1<!
1&!
1o
17!
1T
07
0%!
1"!
1|
1u
0+
1U
#300000
0#
03
04
#310000
1!
0"
1#
1d
0m
13
14
1e
1%!
0n
1!!
1z
1)
1*
1+
1'!
1=!
19!
1p
16!
07!
0T
1V
17
0U
0%!
1n
1v
1}
1#!
0+
0V
1U
1W
0W
#320000
0#
03
04
#330000
1"
1#
1m
13
14
1%!
0n
1+
1(!
1>!
1:!
1q
1f
17!
0X
1T
07
1$!
0!!
1~
1n
1w
0*
1V
0Y
0U
1W
#340000
0#
03
04
#350000
0!
0"
1#
0d
0m
13
14
0e
0%!
0n
1!!
0z
0)
1*
0+
1)!
1?!
1;!
1g
15!
06!
07!
1i
0T
0V
18
1e
17
1U
0W
0!!
0*
08
1j
0U
1W
19
09
1k
#360000
0#
03
04
#370000
1!
1#
1d
13
14
0e
1!!
1z
1)
1*
0o
1l
1c
17!
0i
0[
0Q
1T
1e
07
0~
0w
0$!
0#!
0{
0v
0u
0r
1%!
1+
1S
1a
0j
1U
1x
0k
1^
0\
#380000
0#
03
04
#390000
0!
1#
0d
13
14
0e
0!!
0z
0)
0*
0)!
0(!
0?!
0<!
1y
0;!
0:!
09!
0&!
0p
0l
0b
1_
0B!
05!
07!
1[
1X
1Q
0T
1]
17
0W
0x
1s
0Z
0%!
1#!
0"!
1~
0|
1{
1r
0+
0S
0h
0]
1Y
0U
0^
0a
1x
0s
1Z
1^
0c
0f
0g
0q
#400000
0#
03
04
#410000
1#
13
14
1(!
0'!
1?!
0=!
1<!
1&!
17!
1T
07
1"!
1u
1|
0}
1!!
0#!
1$!
1*
1U
#420000
0#
03
04
#430000
1#
13
14
1)!
0(!
1'!
0>!
1=!
19!
16!
07!
0T
1V
17
0U
1v
1}
0~
1#!
0$!
1%!
1+
0V
1U
1W
0W
#440000
0#
03
04
#450000
1#
13
14
0)!
1(!
0?!
1>!
1:!
17!
0X
1T
07
1w
1~
0!!
1$!
0%!
0+
0*
1V
1h
1]
0Y
1S
0U
1a
1W
0x
1s
0Z
0^
#460000
0#
03
04
#470000
1#
13
14
1)!
1?!
0y
1;!
1t
0_
06!
07!
0A!
0(
1X
0T
0V
0h
0a
0]
0:
17
1U
1Y
0U
0W
0&!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0'!
0(!
0)!
0$!
0#!
0~
0}
0|
0w
0v
0"!
0u
#480000
0#
03
04
#490000
0%
1#
13
14
0P
0'
#500000
0#
03
04
#510000
1#
13
14
#520000
0#
03
04
#530000
1#
13
14
#540000
0#
03
04
#550000
1#
13
14
#560000
0#
03
04
#570000
1#
13
14
#580000
0#
03
04
#590000
1#
13
14
#600000
0#
03
04
#610000
1#
13
14
#620000
0#
03
04
#630000
1#
13
14
#640000
0#
03
04
#650000
1#
13
14
#660000
0#
03
04
#670000
1#
13
14
#680000
0#
03
04
#690000
1#
13
14
#700000
0#
03
04
#710000
1#
13
14
#720000
0#
03
04
#730000
1#
13
14
#740000
0#
03
04
#750000
1#
13
14
#760000
0#
03
04
#770000
1#
13
14
#780000
0#
03
04
#790000
1#
13
14
#800000
0#
03
04
#810000
1#
13
14
#820000
0#
03
04
#830000
1#
13
14
#840000
0#
03
04
#850000
1#
13
14
#860000
0#
03
04
#870000
1#
13
14
#880000
0#
03
04
#890000
1#
13
14
#900000
0#
03
04
#910000
1#
13
14
#920000
0#
03
04
#930000
1#
13
14
#940000
0#
03
04
#950000
1#
13
14
#960000
0#
03
04
#970000
1#
13
14
#980000
0#
03
04
#990000
1#
13
14
#1000000
