// Declare the input and output signals
wire in;
wire out;

// Implement the recursive logic operation
always @(posedge clk) begin
    if (in == 1'b1) begin
        out <= 1'b1;
    end else begin
        out <= MBA_FPGA_recursive_function(in - 1'b1);
    end
end

// Recursive function
function MBA_FPGA_recursive_function;
    input in;

    if (in == 1'b1) begin
        return 1'b1;
    end else begin
        return MBA_FPGA_recursive_function(in - 1'b1);
    end
endfunction
