<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v</a>
defines: 
time_elapsed: 0.600s
ram usage: 36044 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpxwglsfab/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:4</a>: No timescale set for &#34;mux&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:18</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0305] <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:4</a>: Compile udp &#34;work@mux&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:18</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:18</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpxwglsfab/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpxwglsfab/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpxwglsfab/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v</a>, line:18, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:22
       |vpiFullName:work@test
       |vpiStmt:
       \_assignment: , line:23
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (r1), line:23
           |vpiName:r1
           |vpiFullName:work@test.r1
         |vpiRhs:
         \_constant: , line:23
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:24
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (r2), line:24
           |vpiName:r2
           |vpiFullName:work@test.r2
         |vpiRhs:
         \_constant: , line:24
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_assignment: , line:25
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (r3), line:25
           |vpiName:r3
           |vpiFullName:work@test.r3
         |vpiRhs:
         \_constant: , line:25
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
       |vpiStmt:
       \_sys_func_call: ($display), line:27
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:27
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (r1), line:19
     |vpiName:r1
     |vpiFullName:work@test.r1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (r2), line:19
     |vpiName:r2
     |vpiFullName:work@test.r2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (r3), line:19
     |vpiName:r3
     |vpiFullName:work@test.r3
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (w1), line:20
     |vpiName:w1
     |vpiFullName:work@test.w1
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v</a>, line:18
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (r1), line:19, parent:work@test
     |vpiName:r1
     |vpiFullName:work@test.r1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (r2), line:19, parent:work@test
     |vpiName:r2
     |vpiFullName:work@test.r2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (r3), line:19, parent:work@test
     |vpiName:r3
     |vpiFullName:work@test.r3
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (w1), line:20, parent:work@test
     |vpiName:w1
     |vpiFullName:work@test.w1
     |vpiNetType:1
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \r1 of type 36
Object: \r2 of type 36
Object: \r3 of type 36
Object: \w1 of type 36
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \r1 of type 608
Object:  of type 7
Object:  of type 3
Object: \r2 of type 608
Object:  of type 7
Object:  of type 3
Object: \r3 of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \r1 of type 36
Object: \r2 of type 36
Object: \r3 of type 36
Object: \w1 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3443860] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&gt; [0x3443ba0] str=&#39;\r1&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&gt; [0x344bd70] str=&#39;\r2&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&gt; [0x344bf00] str=&#39;\r3&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:20</a>.0-20.0&gt; [0x344c070] str=&#39;\w1&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x344c300]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:22</a>.0-22.0&gt; [0x344c450]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:23</a>.0-23.0&gt; [0x344c7d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:23</a>.0-23.0&gt; [0x344cb90] str=&#39;\r1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:23</a>.0-23.0&gt; [0x344cff0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:24</a>.0-24.0&gt; [0x344ce90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:24</a>.0-24.0&gt; [0x344d1a0] str=&#39;\r2&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:24</a>.0-24.0&gt; [0x344d4c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:25</a>.0-25.0&gt; [0x344d360]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:25</a>.0-25.0&gt; [0x344d670] str=&#39;\r3&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:25</a>.0-25.0&gt; [0x344d970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:27</a>.0-27.0&gt; [0x344d830] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:27</a>.0-27.0&gt; [0x344dce0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3443860] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&gt; [0x3443ba0] str=&#39;\r1&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&gt; [0x344bd70] str=&#39;\r2&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&gt; [0x344bf00] str=&#39;\r3&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:20</a>.0-20.0&gt; [0x344c070] str=&#39;\w1&#39; basic_prep range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x344c300] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:22</a>.0-22.0&gt; [0x344c450] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:23</a>.0-23.0&gt; [0x344c7d0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:23</a>.0-23.0&gt; [0x344cb90 -&gt; 0x3443ba0] str=&#39;\r1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:23</a>.0-23.0&gt; [0x344cff0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:24</a>.0-24.0&gt; [0x344ce90] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:24</a>.0-24.0&gt; [0x344d1a0 -&gt; 0x344bd70] str=&#39;\r2&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:24</a>.0-24.0&gt; [0x344d4c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:25</a>.0-25.0&gt; [0x344d360] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:25</a>.0-25.0&gt; [0x344d670 -&gt; 0x344bf00] str=&#39;\r3&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:25</a>.0-25.0&gt; [0x344d970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:27</a>.0-27.0&gt; [0x344d830] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_test

2.2. Analyzing design hierarchy..
Top module:  \work_test
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_test.\r1&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
No latch inferred for signal `\work_test.\r2&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
No latch inferred for signal `\work_test.\r3&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;$0\\r1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\r2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\r3[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;r1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&#34;
          }
        },
        &#34;r2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&#34;
          }
        },
        &#34;r3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&#34;
          }
        },
        &#34;w1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:20</a>.0-20.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_test&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_test();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _0_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _1_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _2_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&#34; *)
  wire r1;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&#34; *)
  wire r2;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:19</a>.0-19.0&#34; *)
  wire r3;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr707.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr707.v:20</a>.0-20.0&#34; *)
  wire w1;
  assign _2_ = 1&#39;h0;
  assign _1_ = 1&#39;h0;
  assign _0_ = 1&#39;h0;
  assign r1 = 1&#39;h0;
  assign r2 = 1&#39;h0;
  assign r3 = 1&#39;h0;
endmodule

End of script. Logfile hash: 24d6139fd9, CPU: user 0.01s system 0.00s, MEM: 14.60 MB peak
Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>