ARM GAS  /tmp/ccSNPelB.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"spi.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_SPI1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_SPI1_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_SPI1_Init:
  25              	.LFB34:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /**
   2:Core/Src/spi.c ****   ******************************************************************************
   3:Core/Src/spi.c ****   * File Name          : SPI.c
   4:Core/Src/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/spi.c ****   *                      of the SPI instances.
   6:Core/Src/spi.c ****   ******************************************************************************
   7:Core/Src/spi.c ****   * @attention
   8:Core/Src/spi.c ****   *
   9:Core/Src/spi.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/spi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/spi.c ****   *
  12:Core/Src/spi.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/spi.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/spi.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/spi.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** 
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccSNPelB.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 33 3 view .LVU1
  37              		.loc 1 33 18 is_stmt 0 view .LVU2
  38 0002 0E48     		ldr	r0, .L4
  39 0004 0E4B     		ldr	r3, .L4+4
  40 0006 0360     		str	r3, [r0]
  34:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 34 3 is_stmt 1 view .LVU3
  42              		.loc 1 34 19 is_stmt 0 view .LVU4
  43 0008 8223     		movs	r3, #130
  44 000a 5B00     		lsls	r3, r3, #1
  45 000c 4360     		str	r3, [r0, #4]
  35:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 35 3 is_stmt 1 view .LVU5
  47              		.loc 1 35 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  36:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 36 3 is_stmt 1 view .LVU7
  51              		.loc 1 36 23 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  37:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  53              		.loc 1 37 3 is_stmt 1 view .LVU9
  54              		.loc 1 37 26 is_stmt 0 view .LVU10
  55 0014 0361     		str	r3, [r0, #16]
  38:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  56              		.loc 1 38 3 is_stmt 1 view .LVU11
  57              		.loc 1 38 23 is_stmt 0 view .LVU12
  58 0016 4361     		str	r3, [r0, #20]
  39:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  59              		.loc 1 39 3 is_stmt 1 view .LVU13
  60              		.loc 1 39 18 is_stmt 0 view .LVU14
  61 0018 8022     		movs	r2, #128
  62 001a 9200     		lsls	r2, r2, #2
  63 001c 8261     		str	r2, [r0, #24]
  40:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  64              		.loc 1 40 3 is_stmt 1 view .LVU15
  65              		.loc 1 40 32 is_stmt 0 view .LVU16
  66 001e C361     		str	r3, [r0, #28]
  41:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  67              		.loc 1 41 3 is_stmt 1 view .LVU17
  68              		.loc 1 41 23 is_stmt 0 view .LVU18
  69 0020 0362     		str	r3, [r0, #32]
  42:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  70              		.loc 1 42 3 is_stmt 1 view .LVU19
  71              		.loc 1 42 21 is_stmt 0 view .LVU20
  72 0022 4362     		str	r3, [r0, #36]
  43:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccSNPelB.s 			page 3


  73              		.loc 1 43 3 is_stmt 1 view .LVU21
  74              		.loc 1 43 29 is_stmt 0 view .LVU22
  75 0024 8362     		str	r3, [r0, #40]
  44:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  76              		.loc 1 44 3 is_stmt 1 view .LVU23
  77              		.loc 1 44 28 is_stmt 0 view .LVU24
  78 0026 0733     		adds	r3, r3, #7
  79 0028 C362     		str	r3, [r0, #44]
  45:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  80              		.loc 1 45 3 is_stmt 1 view .LVU25
  81              		.loc 1 45 7 is_stmt 0 view .LVU26
  82 002a FFF7FEFF 		bl	HAL_SPI_Init
  83              	.LVL0:
  84              		.loc 1 45 6 view .LVU27
  85 002e 0028     		cmp	r0, #0
  86 0030 00D1     		bne	.L3
  87              	.L1:
  46:Core/Src/spi.c ****   {
  47:Core/Src/spi.c ****     Error_Handler();
  48:Core/Src/spi.c ****   }
  49:Core/Src/spi.c **** 
  50:Core/Src/spi.c **** }
  88              		.loc 1 50 1 view .LVU28
  89              		@ sp needed
  90 0032 10BD     		pop	{r4, pc}
  91              	.L3:
  47:Core/Src/spi.c ****   }
  92              		.loc 1 47 5 is_stmt 1 view .LVU29
  93 0034 FFF7FEFF 		bl	Error_Handler
  94              	.LVL1:
  95              		.loc 1 50 1 is_stmt 0 view .LVU30
  96 0038 FBE7     		b	.L1
  97              	.L5:
  98 003a C046     		.align	2
  99              	.L4:
 100 003c 00000000 		.word	hspi1
 101 0040 00300140 		.word	1073819648
 102              		.cfi_endproc
 103              	.LFE34:
 105              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 106              		.align	1
 107              		.global	HAL_SPI_MspInit
 108              		.syntax unified
 109              		.code	16
 110              		.thumb_func
 111              		.fpu softvfp
 113              	HAL_SPI_MspInit:
 114              	.LVL2:
 115              	.LFB35:
  51:Core/Src/spi.c **** 
  52:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  53:Core/Src/spi.c **** {
 116              		.loc 1 53 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 24
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		.loc 1 53 1 is_stmt 0 view .LVU32
ARM GAS  /tmp/ccSNPelB.s 			page 4


 121 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 122              	.LCFI1:
 123              		.cfi_def_cfa_offset 20
 124              		.cfi_offset 4, -20
 125              		.cfi_offset 5, -16
 126              		.cfi_offset 6, -12
 127              		.cfi_offset 7, -8
 128              		.cfi_offset 14, -4
 129 0002 C646     		mov	lr, r8
 130 0004 00B5     		push	{lr}
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 24
 133              		.cfi_offset 8, -24
 134 0006 86B0     		sub	sp, sp, #24
 135              	.LCFI3:
 136              		.cfi_def_cfa_offset 48
 137 0008 0400     		movs	r4, r0
  54:Core/Src/spi.c **** 
  55:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 138              		.loc 1 55 3 is_stmt 1 view .LVU33
 139              		.loc 1 55 20 is_stmt 0 view .LVU34
 140 000a 1422     		movs	r2, #20
 141 000c 0021     		movs	r1, #0
 142 000e 01A8     		add	r0, sp, #4
 143              	.LVL3:
 144              		.loc 1 55 20 view .LVU35
 145 0010 FFF7FEFF 		bl	memset
 146              	.LVL4:
  56:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 147              		.loc 1 56 3 is_stmt 1 view .LVU36
 148              		.loc 1 56 15 is_stmt 0 view .LVU37
 149 0014 2268     		ldr	r2, [r4]
 150              		.loc 1 56 5 view .LVU38
 151 0016 1D4B     		ldr	r3, .L9
 152 0018 9A42     		cmp	r2, r3
 153 001a 03D0     		beq	.L8
 154              	.LVL5:
 155              	.L6:
  57:Core/Src/spi.c ****   {
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  61:Core/Src/spi.c ****     /* SPI1 clock enable */
  62:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  63:Core/Src/spi.c ****   
  64:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  65:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
  66:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  67:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  68:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI 
  69:Core/Src/spi.c ****     */
  70:Core/Src/spi.c **** 
  71:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
  72:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  73:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  74:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  75:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
ARM GAS  /tmp/ccSNPelB.s 			page 5


  76:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  77:Core/Src/spi.c **** 
  78:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
  79:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  84:Core/Src/spi.c **** 
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  88:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  89:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
  90:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  96:Core/Src/spi.c ****   }
  97:Core/Src/spi.c **** }
 156              		.loc 1 97 1 view .LVU39
 157 001c 06B0     		add	sp, sp, #24
 158              		@ sp needed
 159 001e 80BC     		pop	{r7}
 160 0020 B846     		mov	r8, r7
 161 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 162              	.LVL6:
 163              	.L8:
  62:Core/Src/spi.c ****   
 164              		.loc 1 62 5 is_stmt 1 view .LVU40
 165 0024 1A4B     		ldr	r3, .L9+4
 166 0026 596B     		ldr	r1, [r3, #52]
 167 0028 8022     		movs	r2, #128
 168 002a 5201     		lsls	r2, r2, #5
 169 002c 0A43     		orrs	r2, r1
 170 002e 5A63     		str	r2, [r3, #52]
  64:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 171              		.loc 1 64 5 view .LVU41
 172              	.LBB2:
  64:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 173              		.loc 1 64 5 view .LVU42
  64:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 174              		.loc 1 64 5 view .LVU43
 175 0030 DA6A     		ldr	r2, [r3, #44]
 176 0032 0121     		movs	r1, #1
 177 0034 8846     		mov	r8, r1
 178 0036 0A43     		orrs	r2, r1
 179 0038 DA62     		str	r2, [r3, #44]
  64:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 180              		.loc 1 64 5 view .LVU44
 181 003a DB6A     		ldr	r3, [r3, #44]
 182 003c 0B40     		ands	r3, r1
 183 003e 0093     		str	r3, [sp]
  64:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 184              		.loc 1 64 5 view .LVU45
ARM GAS  /tmp/ccSNPelB.s 			page 6


 185 0040 009B     		ldr	r3, [sp]
 186              	.LBE2:
  64:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 187              		.loc 1 64 5 view .LVU46
  71:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 71 5 view .LVU47
  71:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 71 25 is_stmt 0 view .LVU48
 190 0042 2023     		movs	r3, #32
 191 0044 0193     		str	r3, [sp, #4]
  72:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 192              		.loc 1 72 5 is_stmt 1 view .LVU49
  72:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 193              		.loc 1 72 26 is_stmt 0 view .LVU50
 194 0046 0224     		movs	r4, #2
 195              	.LVL7:
  72:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 196              		.loc 1 72 26 view .LVU51
 197 0048 0294     		str	r4, [sp, #8]
  73:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 198              		.loc 1 73 5 is_stmt 1 view .LVU52
  73:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 199              		.loc 1 73 26 is_stmt 0 view .LVU53
 200 004a 0394     		str	r4, [sp, #12]
  74:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 201              		.loc 1 74 5 is_stmt 1 view .LVU54
  74:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 202              		.loc 1 74 27 is_stmt 0 view .LVU55
 203 004c 0327     		movs	r7, #3
 204 004e 0497     		str	r7, [sp, #16]
  75:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 75 5 is_stmt 1 view .LVU56
  75:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 75 31 is_stmt 0 view .LVU57
 207 0050 0026     		movs	r6, #0
 208 0052 0596     		str	r6, [sp, #20]
  76:Core/Src/spi.c **** 
 209              		.loc 1 76 5 is_stmt 1 view .LVU58
 210 0054 A025     		movs	r5, #160
 211 0056 ED05     		lsls	r5, r5, #23
 212 0058 01A9     		add	r1, sp, #4
 213 005a 2800     		movs	r0, r5
 214 005c FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL8:
  78:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 78 5 view .LVU59
  78:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 217              		.loc 1 78 25 is_stmt 0 view .LVU60
 218 0060 4023     		movs	r3, #64
 219 0062 0193     		str	r3, [sp, #4]
  79:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 220              		.loc 1 79 5 is_stmt 1 view .LVU61
  79:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 221              		.loc 1 79 26 is_stmt 0 view .LVU62
 222 0064 0294     		str	r4, [sp, #8]
  80:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 223              		.loc 1 80 5 is_stmt 1 view .LVU63
ARM GAS  /tmp/ccSNPelB.s 			page 7


  80:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 224              		.loc 1 80 26 is_stmt 0 view .LVU64
 225 0066 0394     		str	r4, [sp, #12]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 226              		.loc 1 81 5 is_stmt 1 view .LVU65
  81:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 227              		.loc 1 81 27 is_stmt 0 view .LVU66
 228 0068 0497     		str	r7, [sp, #16]
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 229              		.loc 1 82 5 is_stmt 1 view .LVU67
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 230              		.loc 1 82 31 is_stmt 0 view .LVU68
 231 006a 0596     		str	r6, [sp, #20]
  83:Core/Src/spi.c **** 
 232              		.loc 1 83 5 is_stmt 1 view .LVU69
 233 006c 01A9     		add	r1, sp, #4
 234 006e 2800     		movs	r0, r5
 235 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL9:
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237              		.loc 1 85 5 view .LVU70
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238              		.loc 1 85 25 is_stmt 0 view .LVU71
 239 0074 8023     		movs	r3, #128
 240 0076 0193     		str	r3, [sp, #4]
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 241              		.loc 1 86 5 is_stmt 1 view .LVU72
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 242              		.loc 1 86 26 is_stmt 0 view .LVU73
 243 0078 0294     		str	r4, [sp, #8]
  87:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 244              		.loc 1 87 5 is_stmt 1 view .LVU74
  87:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245              		.loc 1 87 26 is_stmt 0 view .LVU75
 246 007a 4346     		mov	r3, r8
 247 007c 0393     		str	r3, [sp, #12]
  88:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 248              		.loc 1 88 5 is_stmt 1 view .LVU76
  88:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 249              		.loc 1 88 27 is_stmt 0 view .LVU77
 250 007e 0497     		str	r7, [sp, #16]
  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 251              		.loc 1 89 5 is_stmt 1 view .LVU78
  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 252              		.loc 1 89 31 is_stmt 0 view .LVU79
 253 0080 0596     		str	r6, [sp, #20]
  90:Core/Src/spi.c **** 
 254              		.loc 1 90 5 is_stmt 1 view .LVU80
 255 0082 01A9     		add	r1, sp, #4
 256 0084 2800     		movs	r0, r5
 257 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL10:
 259              		.loc 1 97 1 is_stmt 0 view .LVU81
 260 008a C7E7     		b	.L6
 261              	.L10:
 262              		.align	2
 263              	.L9:
ARM GAS  /tmp/ccSNPelB.s 			page 8


 264 008c 00300140 		.word	1073819648
 265 0090 00100240 		.word	1073876992
 266              		.cfi_endproc
 267              	.LFE35:
 269              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 270              		.align	1
 271              		.global	HAL_SPI_MspDeInit
 272              		.syntax unified
 273              		.code	16
 274              		.thumb_func
 275              		.fpu softvfp
 277              	HAL_SPI_MspDeInit:
 278              	.LVL11:
 279              	.LFB36:
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 100:Core/Src/spi.c **** {
 280              		.loc 1 100 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		.loc 1 100 1 is_stmt 0 view .LVU83
 285 0000 10B5     		push	{r4, lr}
 286              	.LCFI4:
 287              		.cfi_def_cfa_offset 8
 288              		.cfi_offset 4, -8
 289              		.cfi_offset 14, -4
 101:Core/Src/spi.c **** 
 102:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 290              		.loc 1 102 3 is_stmt 1 view .LVU84
 291              		.loc 1 102 15 is_stmt 0 view .LVU85
 292 0002 0268     		ldr	r2, [r0]
 293              		.loc 1 102 5 view .LVU86
 294 0004 074B     		ldr	r3, .L14
 295 0006 9A42     		cmp	r2, r3
 296 0008 00D0     		beq	.L13
 297              	.LVL12:
 298              	.L11:
 103:Core/Src/spi.c ****   {
 104:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 107:Core/Src/spi.c ****     /* Peripheral clock disable */
 108:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 109:Core/Src/spi.c ****   
 110:Core/Src/spi.c ****     /**SPI1 GPIO Configuration    
 111:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 112:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 113:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI 
 114:Core/Src/spi.c ****     */
 115:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 116:Core/Src/spi.c **** 
 117:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 120:Core/Src/spi.c ****   }
 121:Core/Src/spi.c **** } 
ARM GAS  /tmp/ccSNPelB.s 			page 9


 299              		.loc 1 121 1 view .LVU87
 300              		@ sp needed
 301 000a 10BD     		pop	{r4, pc}
 302              	.LVL13:
 303              	.L13:
 108:Core/Src/spi.c ****   
 304              		.loc 1 108 5 is_stmt 1 view .LVU88
 305 000c 064A     		ldr	r2, .L14+4
 306 000e 536B     		ldr	r3, [r2, #52]
 307 0010 0649     		ldr	r1, .L14+8
 308 0012 0B40     		ands	r3, r1
 309 0014 5363     		str	r3, [r2, #52]
 115:Core/Src/spi.c **** 
 310              		.loc 1 115 5 view .LVU89
 311 0016 A020     		movs	r0, #160
 312              	.LVL14:
 115:Core/Src/spi.c **** 
 313              		.loc 1 115 5 is_stmt 0 view .LVU90
 314 0018 E021     		movs	r1, #224
 315 001a C005     		lsls	r0, r0, #23
 316 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL15:
 318              		.loc 1 121 1 view .LVU91
 319 0020 F3E7     		b	.L11
 320              	.L15:
 321 0022 C046     		.align	2
 322              	.L14:
 323 0024 00300140 		.word	1073819648
 324 0028 00100240 		.word	1073876992
 325 002c FFEFFFFF 		.word	-4097
 326              		.cfi_endproc
 327              	.LFE36:
 329              		.comm	hspi1,88,4
 330              		.text
 331              	.Letext0:
 332              		.file 2 "/usr/local/arm-none-eabi/include/machine/_default_types.h"
 333              		.file 3 "/usr/local/arm-none-eabi/include/sys/_stdint.h"
 334              		.file 4 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/CMSIS/Device/ST/STM32L0xx
 335              		.file 5 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/CMSIS/Device/ST/STM32L0xx
 336              		.file 6 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc/
 337              		.file 7 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc/
 338              		.file 8 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc/
 339              		.file 9 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc/
 340              		.file 10 "/home/maxx/STM32Cube/Repository/STM32Cube_FW_L0_V1.11.2/Drivers/STM32L0xx_HAL_Driver/Inc
 341              		.file 11 "Core/Inc/spi.h"
 342              		.file 12 "Core/Inc/main.h"
 343              		.file 13 "<built-in>"
ARM GAS  /tmp/ccSNPelB.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccSNPelB.s:16     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccSNPelB.s:24     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccSNPelB.s:100    .text.MX_SPI1_Init:000000000000003c $d
                            *COM*:0000000000000058 hspi1
     /tmp/ccSNPelB.s:106    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccSNPelB.s:113    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccSNPelB.s:264    .text.HAL_SPI_MspInit:000000000000008c $d
     /tmp/ccSNPelB.s:270    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccSNPelB.s:277    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccSNPelB.s:323    .text.HAL_SPI_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
