
Projekt_zaliczeniowy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a888  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800aa88  0800aa88  0000ba88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aef4  0800aef4  0000c204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aef4  0800aef4  0000bef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aefc  0800aefc  0000c204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aefc  0800aefc  0000befc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af00  0800af00  0000bf00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800af04  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000204  0800b108  0000c204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005dc  0800b108  0000c5dc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019683  00000000  00000000  0000c232  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b46  00000000  00000000  000258b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001400  00000000  00000000  00029400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f3b  00000000  00000000  0002a800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bda0  00000000  00000000  0002b73b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4e0  00000000  00000000  000574db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001066b8  00000000  00000000  000739bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0017a073  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063ec  00000000  00000000  0017a130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0018051c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000010  00000000  00000000  0018058b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000204 	.word	0x20000204
 800021c:	00000000 	.word	0x00000000
 8000220:	0800aa70 	.word	0x0800aa70

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000208 	.word	0x20000208
 800023c:	0800aa70 	.word	0x0800aa70

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a16:	4b21      	ldr	r3, [pc, #132]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a18:	4a21      	ldr	r2, [pc, #132]	@ (8000aa0 <MX_ADC1_Init+0x9c>)
 8000a1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000a22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a24:	4b1d      	ldr	r3, [pc, #116]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a36:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a3e:	4b17      	ldr	r3, [pc, #92]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a44:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a46:	4a17      	ldr	r2, [pc, #92]	@ (8000aa4 <MX_ADC1_Init+0xa0>)
 8000a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a4a:	4b14      	ldr	r3, [pc, #80]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000a50:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a56:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a64:	480d      	ldr	r0, [pc, #52]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a66:	f001 f9bf 	bl	8001de8 <HAL_ADC_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a70:	f000 fd7e 	bl	8001570 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a80:	463b      	mov	r3, r7
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <MX_ADC1_Init+0x98>)
 8000a86:	f001 fb8d 	bl	80021a4 <HAL_ADC_ConfigChannel>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a90:	f000 fd6e 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000220 	.word	0x20000220
 8000aa0:	40012000 	.word	0x40012000
 8000aa4:	0f000001 	.word	0x0f000001

08000aa8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08a      	sub	sp, #40	@ 0x28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
 8000abe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a15      	ldr	r2, [pc, #84]	@ (8000b1c <HAL_ADC_MspInit+0x74>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d123      	bne.n	8000b12 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <HAL_ADC_MspInit+0x78>)
 8000acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ace:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <HAL_ADC_MspInit+0x78>)
 8000ad0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ad4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ad6:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <HAL_ADC_MspInit+0x78>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ade:	613b      	str	r3, [r7, #16]
 8000ae0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <HAL_ADC_MspInit+0x78>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8000b20 <HAL_ADC_MspInit+0x78>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b0c      	ldr	r3, [pc, #48]	@ (8000b20 <HAL_ADC_MspInit+0x78>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000afa:	2301      	movs	r3, #1
 8000afc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000afe:	2303      	movs	r3, #3
 8000b00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b06:	f107 0314 	add.w	r3, r7, #20
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4805      	ldr	r0, [pc, #20]	@ (8000b24 <HAL_ADC_MspInit+0x7c>)
 8000b0e:	f001 feaf 	bl	8002870 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b12:	bf00      	nop
 8000b14:	3728      	adds	r7, #40	@ 0x28
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40012000 	.word	0x40012000
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40020000 	.word	0x40020000

08000b28 <BH1750_Init>:
 *       Uses blocking mode I2C transmitting routine.
 * @param[in] hbh1750 :  BH1750 digital light sensor handler
 * @return None
 */
void BH1750_Init(BH1750_HandleTypeDef* hbh1750)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	6078      	str	r0, [r7, #4]
  uint8_t command;

  command = BH1750_POWER_ON;
 8000b30:	2301      	movs	r3, #1
 8000b32:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	6818      	ldr	r0, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	791b      	ldrb	r3, [r3, #4]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	f107 020f 	add.w	r2, r7, #15
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	2301      	movs	r3, #1
 8000b4a:	f002 f8f3 	bl	8002d34 <HAL_I2C_Master_Transmit>

  command = BH1750_CONTINOUS_H_RES_MODE;
 8000b4e:	2310      	movs	r3, #16
 8000b50:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6818      	ldr	r0, [r3, #0]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	791b      	ldrb	r3, [r3, #4]
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	f107 020f 	add.w	r2, r7, #15
 8000b64:	9300      	str	r3, [sp, #0]
 8000b66:	2301      	movs	r3, #1
 8000b68:	f002 f8e4 	bl	8002d34 <HAL_I2C_Master_Transmit>
}
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <BH1750_ReadIlluminance_lux>:
 * @note Uses blocking mode I2C receiving routine.
 * @param[in] hbh1750 : BH1750 digital light sensor handler
 * @return Measurement result in lux [lx]
 */
float BH1750_ReadIlluminance_lux(BH1750_HandleTypeDef* hbh1750)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af02      	add	r7, sp, #8
 8000b7a:	6078      	str	r0, [r7, #4]
  uint8_t rxarray[BH1750_DATA_SIZE];

  HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, rxarray, BH1750_DATA_SIZE, hbh1750->Timeout);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6818      	ldr	r0, [r3, #0]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	791b      	ldrb	r3, [r3, #4]
 8000b84:	4619      	mov	r1, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	689b      	ldr	r3, [r3, #8]
 8000b8a:	f107 020c 	add.w	r2, r7, #12
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	2302      	movs	r3, #2
 8000b92:	f002 f9e7 	bl	8002f64 <HAL_I2C_Master_Receive>
  hbh1750->Readout = ((rxarray[BH1750_DATA_MSB]<<8) | rxarray[BH1750_DATA_LSB]) / 1.2f; // @see BH1750 technical note p. 10;
 8000b96:	7b3b      	ldrb	r3, [r7, #12]
 8000b98:	021b      	lsls	r3, r3, #8
 8000b9a:	7b7a      	ldrb	r2, [r7, #13]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	ee07 3a90 	vmov	s15, r3
 8000ba2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ba6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000bc8 <BH1750_ReadIlluminance_lux+0x54>
 8000baa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	edc3 7a03 	vstr	s15, [r3, #12]

  return hbh1750->Readout;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	ee07 3a90 	vmov	s15, r3
}
 8000bbc:	eeb0 0a67 	vmov.f32	s0, s15
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	3f99999a 	.word	0x3f99999a

08000bcc <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08c      	sub	sp, #48	@ 0x30
 8000bd0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd2:	f107 031c 	add.w	r3, r7, #28
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000be2:	4b7d      	ldr	r3, [pc, #500]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be6:	4a7c      	ldr	r2, [pc, #496]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000be8:	f043 0310 	orr.w	r3, r3, #16
 8000bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bee:	4b7a      	ldr	r3, [pc, #488]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	61bb      	str	r3, [r7, #24]
 8000bf8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfa:	4b77      	ldr	r3, [pc, #476]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	4a76      	ldr	r2, [pc, #472]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c00:	f043 0304 	orr.w	r3, r3, #4
 8000c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c06:	4b74      	ldr	r3, [pc, #464]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	f003 0304 	and.w	r3, r3, #4
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c12:	4b71      	ldr	r3, [pc, #452]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	4a70      	ldr	r2, [pc, #448]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1e:	4b6e      	ldr	r3, [pc, #440]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c26:	613b      	str	r3, [r7, #16]
 8000c28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	4b6b      	ldr	r3, [pc, #428]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	4a6a      	ldr	r2, [pc, #424]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c36:	4b68      	ldr	r3, [pc, #416]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c42:	4b65      	ldr	r3, [pc, #404]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a64      	ldr	r2, [pc, #400]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c48:	f043 0302 	orr.w	r3, r3, #2
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b62      	ldr	r3, [pc, #392]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0302 	and.w	r3, r3, #2
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c5a:	4b5f      	ldr	r3, [pc, #380]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a5e      	ldr	r2, [pc, #376]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c60:	f043 0308 	orr.w	r3, r3, #8
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b5c      	ldr	r3, [pc, #368]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0308 	and.w	r3, r3, #8
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c72:	4b59      	ldr	r3, [pc, #356]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	4a58      	ldr	r2, [pc, #352]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7e:	4b56      	ldr	r3, [pc, #344]	@ (8000dd8 <MX_GPIO_Init+0x20c>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c90:	4852      	ldr	r0, [pc, #328]	@ (8000ddc <MX_GPIO_Init+0x210>)
 8000c92:	f001 ff99 	bl	8002bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	2140      	movs	r1, #64	@ 0x40
 8000c9a:	4851      	ldr	r0, [pc, #324]	@ (8000de0 <MX_GPIO_Init+0x214>)
 8000c9c:	f001 ff94 	bl	8002bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ca0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ca6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	484b      	ldr	r0, [pc, #300]	@ (8000de4 <MX_GPIO_Init+0x218>)
 8000cb8:	f001 fdda 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000cbc:	2332      	movs	r3, #50	@ 0x32
 8000cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc0:	2302      	movs	r3, #2
 8000cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ccc:	230b      	movs	r3, #11
 8000cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4843      	ldr	r0, [pc, #268]	@ (8000de4 <MX_GPIO_Init+0x218>)
 8000cd8:	f001 fdca 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cdc:	2386      	movs	r3, #134	@ 0x86
 8000cde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cec:	230b      	movs	r3, #11
 8000cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 031c 	add.w	r3, r7, #28
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	483c      	ldr	r0, [pc, #240]	@ (8000de8 <MX_GPIO_Init+0x21c>)
 8000cf8:	f001 fdba 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000cfc:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	4619      	mov	r1, r3
 8000d14:	4831      	ldr	r0, [pc, #196]	@ (8000ddc <MX_GPIO_Init+0x210>)
 8000d16:	f001 fdab 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d20:	2302      	movs	r3, #2
 8000d22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d2c:	230b      	movs	r3, #11
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d30:	f107 031c 	add.w	r3, r7, #28
 8000d34:	4619      	mov	r1, r3
 8000d36:	4829      	ldr	r0, [pc, #164]	@ (8000ddc <MX_GPIO_Init+0x210>)
 8000d38:	f001 fd9a 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d3c:	2340      	movs	r3, #64	@ 0x40
 8000d3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d40:	2301      	movs	r3, #1
 8000d42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d4c:	f107 031c 	add.w	r3, r7, #28
 8000d50:	4619      	mov	r1, r3
 8000d52:	4823      	ldr	r0, [pc, #140]	@ (8000de0 <MX_GPIO_Init+0x214>)
 8000d54:	f001 fd8c 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d58:	2380      	movs	r3, #128	@ 0x80
 8000d5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	481d      	ldr	r0, [pc, #116]	@ (8000de0 <MX_GPIO_Init+0x214>)
 8000d6c:	f001 fd80 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d70:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d76:	2302      	movs	r3, #2
 8000d78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d82:	230a      	movs	r3, #10
 8000d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d86:	f107 031c 	add.w	r3, r7, #28
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	4816      	ldr	r0, [pc, #88]	@ (8000de8 <MX_GPIO_Init+0x21c>)
 8000d8e:	f001 fd6f 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 031c 	add.w	r3, r7, #28
 8000da4:	4619      	mov	r1, r3
 8000da6:	4810      	ldr	r0, [pc, #64]	@ (8000de8 <MX_GPIO_Init+0x21c>)
 8000da8:	f001 fd62 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000dac:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dbe:	230b      	movs	r3, #11
 8000dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dc2:	f107 031c 	add.w	r3, r7, #28
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <MX_GPIO_Init+0x214>)
 8000dca:	f001 fd51 	bl	8002870 <HAL_GPIO_Init>

}
 8000dce:	bf00      	nop
 8000dd0:	3730      	adds	r7, #48	@ 0x30
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	40020400 	.word	0x40020400
 8000de0:	40021800 	.word	0x40021800
 8000de4:	40020800 	.word	0x40020800
 8000de8:	40020000 	.word	0x40020000

08000dec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000df0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000df2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e64 <MX_I2C1_Init+0x78>)
 8000df4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000df8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e68 <MX_I2C1_Init+0x7c>)
 8000dfa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e02:	4b17      	ldr	r3, [pc, #92]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e08:	4b15      	ldr	r3, [pc, #84]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e0e:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e14:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e1a:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e26:	480e      	ldr	r0, [pc, #56]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e28:	f001 fee8 	bl	8002bfc <HAL_I2C_Init>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e32:	f000 fb9d 	bl	8001570 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e36:	2100      	movs	r1, #0
 8000e38:	4809      	ldr	r0, [pc, #36]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e3a:	f002 fc2f 	bl	800369c <HAL_I2CEx_ConfigAnalogFilter>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e44:	f000 fb94 	bl	8001570 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4805      	ldr	r0, [pc, #20]	@ (8000e60 <MX_I2C1_Init+0x74>)
 8000e4c:	f002 fc71 	bl	8003732 <HAL_I2CEx_ConfigDigitalFilter>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e56:	f000 fb8b 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000268 	.word	0x20000268
 8000e64:	40005400 	.word	0x40005400
 8000e68:	20303e5d 	.word	0x20303e5d

08000e6c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b0ae      	sub	sp, #184	@ 0xb8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	2290      	movs	r2, #144	@ 0x90
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f007 f912 	bl	80080b6 <memset>
  if(i2cHandle->Instance==I2C1)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a22      	ldr	r2, [pc, #136]	@ (8000f20 <HAL_I2C_MspInit+0xb4>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d13c      	bne.n	8000f16 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e9c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ea0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f003 f9c2 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000eb6:	f000 fb5b 	bl	8001570 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <HAL_I2C_MspInit+0xb8>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a19      	ldr	r2, [pc, #100]	@ (8000f24 <HAL_I2C_MspInit+0xb8>)
 8000ec0:	f043 0302 	orr.w	r3, r3, #2
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <HAL_I2C_MspInit+0xb8>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ed2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ed6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000eda:	2312      	movs	r3, #18
 8000edc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000eec:	2304      	movs	r3, #4
 8000eee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	480b      	ldr	r0, [pc, #44]	@ (8000f28 <HAL_I2C_MspInit+0xbc>)
 8000efa:	f001 fcb9 	bl	8002870 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <HAL_I2C_MspInit+0xb8>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	4a08      	ldr	r2, [pc, #32]	@ (8000f24 <HAL_I2C_MspInit+0xb8>)
 8000f04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <HAL_I2C_MspInit+0xb8>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f16:	bf00      	nop
 8000f18:	37b8      	adds	r7, #184	@ 0xb8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40005400 	.word	0x40005400
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40020400 	.word	0x40020400

08000f2c <LED_PWM_Init>:
  * @brief Initialize PWM LED control
  * @param[in] hled   : LED PWM handler
  * @retval None
  */
void LED_PWM_Init(LED_PWM_Handle_TypeDef* hled)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (hled->Output.Duty) : (100.0f - hled->Output.Duty);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	7b1b      	ldrb	r3, [r3, #12]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d103      	bne.n	8000f44 <LED_PWM_Init+0x18>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f42:	e006      	b.n	8000f52 <LED_PWM_Init+0x26>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	edd3 7a02 	vldr	s15, [r3, #8]
 8000f4a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000f68 <LED_PWM_Init+0x3c>
 8000f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hled->Output));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fb26 	bl	80015ac <PWM_Init>
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	42c80000 	.word	0x42c80000

08000f6c <LED_PWM_WriteDuty>:
  * @param[in/out] hled   : LED PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void LED_PWM_WriteDuty(LED_PWM_Handle_TypeDef* hled, float duty)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	ed87 0a00 	vstr	s0, [r7]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (duty) : (100.0f - duty);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7b1b      	ldrb	r3, [r3, #12]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d006      	beq.n	8000f8e <LED_PWM_WriteDuty+0x22>
 8000f80:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000fb4 <LED_PWM_WriteDuty+0x48>
 8000f84:	edd7 7a00 	vldr	s15, [r7]
 8000f88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f8c:	e001      	b.n	8000f92 <LED_PWM_WriteDuty+0x26>
 8000f8e:	edd7 7a00 	vldr	s15, [r7]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hled->Output), hled->Output.Duty);
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	f000 fb19 	bl	80015dc <PWM_WriteDuty>
}
 8000faa:	bf00      	nop
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	42c80000 	.word	0x42c80000

08000fb8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  return (HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY) == HAL_OK) ? len : -1;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fcc:	68b9      	ldr	r1, [r7, #8]
 8000fce:	4807      	ldr	r0, [pc, #28]	@ (8000fec <_write+0x34>)
 8000fd0:	f004 ff50 	bl	8005e74 <HAL_UART_Transmit>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d101      	bne.n	8000fde <_write+0x26>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	e001      	b.n	8000fe2 <_write+0x2a>
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000404 	.word	0x20000404

08000ff0 <_read>:

int _read(int file, char *ptr, int len)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  uint8_t ch = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	75fb      	strb	r3, [r7, #23]
  if (HAL_UART_Receive(&huart3, &ch, 1, HAL_MAX_DELAY) == HAL_OK)
 8001000:	f107 0117 	add.w	r1, r7, #23
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	2201      	movs	r2, #1
 800100a:	480b      	ldr	r0, [pc, #44]	@ (8001038 <_read+0x48>)
 800100c:	f004 ffbb 	bl	8005f86 <HAL_UART_Receive>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d109      	bne.n	800102a <_read+0x3a>
  {
    // Echo wyczone dla czystoci komunikacji z Matlabem
    if (ch == '\r') ch = '\n';
 8001016:	7dfb      	ldrb	r3, [r7, #23]
 8001018:	2b0d      	cmp	r3, #13
 800101a:	d101      	bne.n	8001020 <_read+0x30>
 800101c:	230a      	movs	r3, #10
 800101e:	75fb      	strb	r3, [r7, #23]
    *ptr = ch;
 8001020:	7dfa      	ldrb	r2, [r7, #23]
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	701a      	strb	r2, [r3, #0]
    return 1;
 8001026:	2301      	movs	r3, #1
 8001028:	e001      	b.n	800102e <_read+0x3e>
  }
  return -1;
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800102e:	4618      	mov	r0, r3
 8001030:	3718      	adds	r7, #24
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000404 	.word	0x20000404

0800103c <main>:
/* USER CODE END 0 */

int main(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b0ae      	sub	sp, #184	@ 0xb8
 8001040:	af04      	add	r7, sp, #16
  /* MCU Configuration --------------------------------------------------------*/
  HAL_Init();
 8001042:	f000 fe74 	bl	8001d2e <HAL_Init>
  SystemClock_Config();
 8001046:	f000 fa31 	bl	80014ac <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104a:	f7ff fdbf 	bl	8000bcc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800104e:	f000 fdb5 	bl	8001bbc <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8001052:	f000 fc41 	bl	80018d8 <MX_TIM7_Init>
  MX_TIM9_Init();
 8001056:	f000 fc75 	bl	8001944 <MX_TIM9_Init>
  MX_TIM11_Init();
 800105a:	f000 fce1 	bl	8001a20 <MX_TIM11_Init>
  MX_I2C1_Init();
 800105e:	f7ff fec5 	bl	8000dec <MX_I2C1_Init>
  MX_ADC1_Init();
 8001062:	f7ff fccf 	bl	8000a04 <MX_ADC1_Init>

  /* USER CODE BEGIN 2 */
  BH1750_Init(&hbh1750A);
 8001066:	4855      	ldr	r0, [pc, #340]	@ (80011bc <main+0x180>)
 8001068:	f7ff fd5e 	bl	8000b28 <BH1750_Init>

  LED_PWM_Init(&hld1);
 800106c:	4854      	ldr	r0, [pc, #336]	@ (80011c0 <main+0x184>)
 800106e:	f7ff ff5d 	bl	8000f2c <LED_PWM_Init>
  LED_PWM_WriteDuty(&hld1, 0.0f);
 8001072:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 80011c4 <main+0x188>
 8001076:	4852      	ldr	r0, [pc, #328]	@ (80011c0 <main+0x184>)
 8001078:	f7ff ff78 	bl	8000f6c <LED_PWM_WriteDuty>

  LED_PWM_Init(&hld2);
 800107c:	4852      	ldr	r0, [pc, #328]	@ (80011c8 <main+0x18c>)
 800107e:	f7ff ff55 	bl	8000f2c <LED_PWM_Init>
  LED_PWM_WriteDuty(&hld2, 0.0f);
 8001082:	ed9f 0a50 	vldr	s0, [pc, #320]	@ 80011c4 <main+0x188>
 8001086:	4850      	ldr	r0, [pc, #320]	@ (80011c8 <main+0x18c>)
 8001088:	f7ff ff70 	bl	8000f6c <LED_PWM_WriteDuty>

  PID_Config_Init();
 800108c:	f000 fa76 	bl	800157c <PID_Config_Init>

  // Konfiguracja timera na 150ms
  __HAL_TIM_SET_PRESCALER(&htim7, 9599);
 8001090:	4b4e      	ldr	r3, [pc, #312]	@ (80011cc <main+0x190>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001098:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_TIM_SET_AUTORELOAD(&htim7, 1499);
 800109a:	4b4c      	ldr	r3, [pc, #304]	@ (80011cc <main+0x190>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f240 52db 	movw	r2, #1499	@ 0x5db
 80010a2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010a4:	4b49      	ldr	r3, [pc, #292]	@ (80011cc <main+0x190>)
 80010a6:	f240 52db 	movw	r2, #1499	@ 0x5db
 80010aa:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COUNTER(&htim7, 0);
 80010ac:	4b47      	ldr	r3, [pc, #284]	@ (80011cc <main+0x190>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2200      	movs	r2, #0
 80010b2:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start_IT(&htim7);
 80010b4:	4845      	ldr	r0, [pc, #276]	@ (80011cc <main+0x190>)
 80010b6:	f003 fd3d 	bl	8004b34 <HAL_TIM_Base_Start_IT>

  memset(rx_buffer, 0, sizeof(rx_buffer));
 80010ba:	2220      	movs	r2, #32
 80010bc:	2100      	movs	r1, #0
 80010be:	4844      	ldr	r0, [pc, #272]	@ (80011d0 <main+0x194>)
 80010c0:	f006 fff9 	bl	80080b6 <memset>
  rx_index = 0;
 80010c4:	4b43      	ldr	r3, [pc, #268]	@ (80011d4 <main+0x198>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* USER CODE BEGIN WHILE */
  uint8_t rx_byte = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

  while (1)
  {
      // ---OBSUGA KOMEND UART ---
      if (HAL_UART_Receive(&huart3, &rx_byte, 1, 0) == HAL_OK)
 80010d0:	f107 0187 	add.w	r1, r7, #135	@ 0x87
 80010d4:	2300      	movs	r3, #0
 80010d6:	2201      	movs	r2, #1
 80010d8:	483f      	ldr	r0, [pc, #252]	@ (80011d8 <main+0x19c>)
 80010da:	f004 ff54 	bl	8005f86 <HAL_UART_Receive>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f040 808c 	bne.w	80011fe <main+0x1c2>
      {
          if (rx_byte == '\r' || rx_byte == '\n')
 80010e6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80010ea:	2b0d      	cmp	r3, #13
 80010ec:	d003      	beq.n	80010f6 <main+0xba>
 80010ee:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80010f2:	2b0a      	cmp	r3, #10
 80010f4:	d14f      	bne.n	8001196 <main+0x15a>
          {
              if (rx_index > 0)
 80010f6:	4b37      	ldr	r3, [pc, #220]	@ (80011d4 <main+0x198>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	dd7f      	ble.n	80011fe <main+0x1c2>
              {
                  rx_buffer[rx_index] = 0;
 80010fe:	4b35      	ldr	r3, [pc, #212]	@ (80011d4 <main+0x198>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a33      	ldr	r2, [pc, #204]	@ (80011d0 <main+0x194>)
 8001104:	2100      	movs	r1, #0
 8001106:	54d1      	strb	r1, [r2, r3]
                  float val = 0.0f;
 8001108:	f04f 0300 	mov.w	r3, #0
 800110c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                  int valid = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

                  if (rx_buffer[0] == 's' || rx_buffer[0] == 'S') {
 8001116:	4b2e      	ldr	r3, [pc, #184]	@ (80011d0 <main+0x194>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b73      	cmp	r3, #115	@ 0x73
 800111c:	d003      	beq.n	8001126 <main+0xea>
 800111e:	4b2c      	ldr	r3, [pc, #176]	@ (80011d0 <main+0x194>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b53      	cmp	r3, #83	@ 0x53
 8001124:	d10c      	bne.n	8001140 <main+0x104>
                      val = (float)atof(&rx_buffer[1]);
 8001126:	482d      	ldr	r0, [pc, #180]	@ (80011dc <main+0x1a0>)
 8001128:	f005 fc94 	bl	8006a54 <atof>
 800112c:	eeb0 7b40 	vmov.f64	d7, d0
 8001130:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001134:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
                      valid = 1;
 8001138:	2301      	movs	r3, #1
 800113a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800113e:	e013      	b.n	8001168 <main+0x12c>
                  } else if (rx_buffer[0] >= '0' && rx_buffer[0] <= '9') {
 8001140:	4b23      	ldr	r3, [pc, #140]	@ (80011d0 <main+0x194>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b2f      	cmp	r3, #47	@ 0x2f
 8001146:	d90f      	bls.n	8001168 <main+0x12c>
 8001148:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <main+0x194>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b39      	cmp	r3, #57	@ 0x39
 800114e:	d80b      	bhi.n	8001168 <main+0x12c>
                      val = (float)atof(rx_buffer);
 8001150:	481f      	ldr	r0, [pc, #124]	@ (80011d0 <main+0x194>)
 8001152:	f005 fc7f 	bl	8006a54 <atof>
 8001156:	eeb0 7b40 	vmov.f64	d7, d0
 800115a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800115e:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
                      valid = 1;
 8001162:	2301      	movs	r3, #1
 8001164:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                  }

                  if (valid) {
 8001168:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d00e      	beq.n	800118e <main+0x152>
                      if (val < 0) val = 0;
 8001170:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001174:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117c:	d503      	bpl.n	8001186 <main+0x14a>
 800117e:	f04f 0300 	mov.w	r3, #0
 8001182:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                      target_lux = val;
 8001186:	4a16      	ldr	r2, [pc, #88]	@ (80011e0 <main+0x1a4>)
 8001188:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800118c:	6013      	str	r3, [r2, #0]
                  }
                  rx_index = 0;
 800118e:	4b11      	ldr	r3, [pc, #68]	@ (80011d4 <main+0x198>)
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
              if (rx_index > 0)
 8001194:	e033      	b.n	80011fe <main+0x1c2>
              }
          }
          else if (rx_byte == 8 || rx_byte == 127)
 8001196:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800119a:	2b08      	cmp	r3, #8
 800119c:	d003      	beq.n	80011a6 <main+0x16a>
 800119e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80011a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80011a4:	d11e      	bne.n	80011e4 <main+0x1a8>
          {
              if (rx_index > 0) rx_index--;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <main+0x198>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	dd27      	ble.n	80011fe <main+0x1c2>
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <main+0x198>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	4a07      	ldr	r2, [pc, #28]	@ (80011d4 <main+0x198>)
 80011b6:	6013      	str	r3, [r2, #0]
 80011b8:	e021      	b.n	80011fe <main+0x1c2>
 80011ba:	bf00      	nop
 80011bc:	20000000 	.word	0x20000000
 80011c0:	20000010 	.word	0x20000010
 80011c4:	00000000 	.word	0x00000000
 80011c8:	20000020 	.word	0x20000020
 80011cc:	20000320 	.word	0x20000320
 80011d0:	200002d4 	.word	0x200002d4
 80011d4:	200002f4 	.word	0x200002f4
 80011d8:	20000404 	.word	0x20000404
 80011dc:	200002d5 	.word	0x200002d5
 80011e0:	200002bc 	.word	0x200002bc
          }
          else if (rx_index < 30)
 80011e4:	4b78      	ldr	r3, [pc, #480]	@ (80013c8 <main+0x38c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b1d      	cmp	r3, #29
 80011ea:	dc08      	bgt.n	80011fe <main+0x1c2>
          {
              rx_buffer[rx_index++] = rx_byte;
 80011ec:	4b76      	ldr	r3, [pc, #472]	@ (80013c8 <main+0x38c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	1c5a      	adds	r2, r3, #1
 80011f2:	4975      	ldr	r1, [pc, #468]	@ (80013c8 <main+0x38c>)
 80011f4:	600a      	str	r2, [r1, #0]
 80011f6:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 80011fa:	4a74      	ldr	r2, [pc, #464]	@ (80013cc <main+0x390>)
 80011fc:	54d1      	strb	r1, [r2, r3]
          }
      }

      // OBSUGA ZAKCENIA (Pynna reakcja na ADC) ---
      HAL_ADC_Start(&hadc1);
 80011fe:	4874      	ldr	r0, [pc, #464]	@ (80013d0 <main+0x394>)
 8001200:	f000 fe36 	bl	8001e70 <HAL_ADC_Start>
      if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001204:	210a      	movs	r1, #10
 8001206:	4872      	ldr	r0, [pc, #456]	@ (80013d0 <main+0x394>)
 8001208:	f000 ff34 	bl	8002074 <HAL_ADC_PollForConversion>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d12b      	bne.n	800126a <main+0x22e>
      {
          adc_raw_val = HAL_ADC_GetValue(&hadc1);
 8001212:	486f      	ldr	r0, [pc, #444]	@ (80013d0 <main+0x394>)
 8001214:	f000 ffb9 	bl	800218a <HAL_ADC_GetValue>
 8001218:	4603      	mov	r3, r0
 800121a:	4a6e      	ldr	r2, [pc, #440]	@ (80013d4 <main+0x398>)
 800121c:	6013      	str	r3, [r2, #0]
          disturbance_pwm = ((float)adc_raw_val / 4095.0f) * 100.0f;
 800121e:	4b6d      	ldr	r3, [pc, #436]	@ (80013d4 <main+0x398>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	ee07 3a90 	vmov	s15, r3
 8001226:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800122a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80013d8 <main+0x39c>
 800122e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001232:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80013dc <main+0x3a0>
 8001236:	ee67 7a87 	vmul.f32	s15, s15, s14
 800123a:	4b69      	ldr	r3, [pc, #420]	@ (80013e0 <main+0x3a4>)
 800123c:	edc3 7a00 	vstr	s15, [r3]
          if(disturbance_pwm > 100.0f) disturbance_pwm = 100.0f;
 8001240:	4b67      	ldr	r3, [pc, #412]	@ (80013e0 <main+0x3a4>)
 8001242:	edd3 7a00 	vldr	s15, [r3]
 8001246:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80013dc <main+0x3a0>
 800124a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001252:	dd02      	ble.n	800125a <main+0x21e>
 8001254:	4b62      	ldr	r3, [pc, #392]	@ (80013e0 <main+0x3a4>)
 8001256:	4a63      	ldr	r2, [pc, #396]	@ (80013e4 <main+0x3a8>)
 8001258:	601a      	str	r2, [r3, #0]
          LED_PWM_WriteDuty(&hld2, disturbance_pwm);
 800125a:	4b61      	ldr	r3, [pc, #388]	@ (80013e0 <main+0x3a4>)
 800125c:	edd3 7a00 	vldr	s15, [r3]
 8001260:	eeb0 0a67 	vmov.f32	s0, s15
 8001264:	4860      	ldr	r0, [pc, #384]	@ (80013e8 <main+0x3ac>)
 8001266:	f7ff fe81 	bl	8000f6c <LED_PWM_WriteDuty>
      }
      HAL_ADC_Stop(&hadc1);
 800126a:	4859      	ldr	r0, [pc, #356]	@ (80013d0 <main+0x394>)
 800126c:	f000 fece 	bl	800200c <HAL_ADC_Stop>

      // --- PTLA REGULACJI PID (Wyzwalana co 150ms) ---
      if (pid_trigger == 1)
 8001270:	4b5e      	ldr	r3, [pc, #376]	@ (80013ec <main+0x3b0>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	b2db      	uxtb	r3, r3
 8001276:	2b01      	cmp	r3, #1
 8001278:	f47f af2a 	bne.w	80010d0 <main+0x94>
      {
          pid_trigger = 0;
 800127c:	4b5b      	ldr	r3, [pc, #364]	@ (80013ec <main+0x3b0>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]

          // Pomiar
          current_lux = BH1750_ReadIlluminance_lux(&hbh1750A);
 8001282:	485b      	ldr	r0, [pc, #364]	@ (80013f0 <main+0x3b4>)
 8001284:	f7ff fc76 	bl	8000b74 <BH1750_ReadIlluminance_lux>
 8001288:	eef0 7a40 	vmov.f32	s15, s0
 800128c:	4b59      	ldr	r3, [pc, #356]	@ (80013f4 <main+0x3b8>)
 800128e:	edc3 7a00 	vstr	s15, [r3]

          // Obliczenie PID (Metoda Pozycyjna)
          float error = target_lux - current_lux;
 8001292:	4b59      	ldr	r3, [pc, #356]	@ (80013f8 <main+0x3bc>)
 8001294:	ed93 7a00 	vldr	s14, [r3]
 8001298:	4b56      	ldr	r3, [pc, #344]	@ (80013f4 <main+0x3b8>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a2:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
 80012a6:	4b55      	ldr	r3, [pc, #340]	@ (80013fc <main+0x3c0>)
 80012a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80012ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80012b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80012b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012b8:	ed93 7a00 	vldr	s14, [r3]
 80012bc:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80012c0:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80012c4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012c8:	edd3 6a01 	vldr	s13, [r3, #4]
 80012cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80012d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80012d8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80012dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012e0:	edd3 6a02 	vldr	s13, [r3, #8]
 80012e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80012ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80012f8:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    /* Update state */
    S->state[1] = S->state[0];
 8001304:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001308:	68da      	ldr	r2, [r3, #12]
 800130a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800130e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001310:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001314:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001318:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800131a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800131e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001322:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001324:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
          pid_pwm_out = arm_pid_f32(&PID1, error);
 8001328:	4a35      	ldr	r2, [pc, #212]	@ (8001400 <main+0x3c4>)
 800132a:	6013      	str	r3, [r2, #0]

          // Saturacja (Ograniczenie wyjcia 0-100%)
          if (pid_pwm_out > 100.0f) pid_pwm_out = 100.0f;
 800132c:	4b34      	ldr	r3, [pc, #208]	@ (8001400 <main+0x3c4>)
 800132e:	edd3 7a00 	vldr	s15, [r3]
 8001332:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80013dc <main+0x3a0>
 8001336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800133a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133e:	dd02      	ble.n	8001346 <main+0x30a>
 8001340:	4b2f      	ldr	r3, [pc, #188]	@ (8001400 <main+0x3c4>)
 8001342:	4a28      	ldr	r2, [pc, #160]	@ (80013e4 <main+0x3a8>)
 8001344:	601a      	str	r2, [r3, #0]
          if (pid_pwm_out < 0.0f) pid_pwm_out = 0.0f;
 8001346:	4b2e      	ldr	r3, [pc, #184]	@ (8001400 <main+0x3c4>)
 8001348:	edd3 7a00 	vldr	s15, [r3]
 800134c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001354:	d503      	bpl.n	800135e <main+0x322>
 8001356:	4b2a      	ldr	r3, [pc, #168]	@ (8001400 <main+0x3c4>)
 8001358:	f04f 0200 	mov.w	r2, #0
 800135c:	601a      	str	r2, [r3, #0]

          // Wysterowanie LED 1
          LED_PWM_WriteDuty(&hld1, pid_pwm_out);
 800135e:	4b28      	ldr	r3, [pc, #160]	@ (8001400 <main+0x3c4>)
 8001360:	edd3 7a00 	vldr	s15, [r3]
 8001364:	eeb0 0a67 	vmov.f32	s0, s15
 8001368:	4826      	ldr	r0, [pc, #152]	@ (8001404 <main+0x3c8>)
 800136a:	f7ff fdff 	bl	8000f6c <LED_PWM_WriteDuty>

          // Diagnostyka MATLAB (Format: Ref, Meas, PWM)
          char msg_buffer[128];
          int msg_len = sprintf(msg_buffer, "Ref:%.2f, Meas:%.2f, PWM:%.2f",
 800136e:	4b22      	ldr	r3, [pc, #136]	@ (80013f8 <main+0x3bc>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001378:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <main+0x3b8>)
 800137a:	edd3 7a00 	vldr	s15, [r3]
 800137e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001382:	4b1f      	ldr	r3, [pc, #124]	@ (8001400 <main+0x3c4>)
 8001384:	edd3 6a00 	vldr	s13, [r3]
 8001388:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800138c:	1d38      	adds	r0, r7, #4
 800138e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001392:	ed8d 7b00 	vstr	d7, [sp]
 8001396:	ec53 2b15 	vmov	r2, r3, d5
 800139a:	491b      	ldr	r1, [pc, #108]	@ (8001408 <main+0x3cc>)
 800139c:	f006 fe26 	bl	8007fec <siprintf>
 80013a0:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                target_lux, current_lux, pid_pwm_out);

          uint8_t crc_val = Compute_CRC8(msg_buffer, msg_len);
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80013aa:	4618      	mov	r0, r3
 80013ac:	f000 f846 	bl	800143c <Compute_CRC8>
 80013b0:	4603      	mov	r3, r0
 80013b2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
          printf("%s*%02X\r\n", msg_buffer, crc_val);
 80013b6:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	4813      	ldr	r0, [pc, #76]	@ (800140c <main+0x3d0>)
 80013c0:	f006 fe02 	bl	8007fc8 <iprintf>
      if (HAL_UART_Receive(&huart3, &rx_byte, 1, 0) == HAL_OK)
 80013c4:	e684      	b.n	80010d0 <main+0x94>
 80013c6:	bf00      	nop
 80013c8:	200002f4 	.word	0x200002f4
 80013cc:	200002d4 	.word	0x200002d4
 80013d0:	20000220 	.word	0x20000220
 80013d4:	200002c8 	.word	0x200002c8
 80013d8:	457ff000 	.word	0x457ff000
 80013dc:	42c80000 	.word	0x42c80000
 80013e0:	200002cc 	.word	0x200002cc
 80013e4:	42c80000 	.word	0x42c80000
 80013e8:	20000020 	.word	0x20000020
 80013ec:	200002d0 	.word	0x200002d0
 80013f0:	20000000 	.word	0x20000000
 80013f4:	200002c0 	.word	0x200002c0
 80013f8:	200002bc 	.word	0x200002bc
 80013fc:	200002f8 	.word	0x200002f8
 8001400:	200002c4 	.word	0x200002c4
 8001404:	20000010 	.word	0x20000010
 8001408:	0800aa88 	.word	0x0800aa88
 800140c:	0800aaa8 	.word	0x0800aaa8

08001410 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM7)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a05      	ldr	r2, [pc, #20]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d102      	bne.n	8001428 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        pid_trigger = 1;
 8001422:	4b05      	ldr	r3, [pc, #20]	@ (8001438 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001424:	2201      	movs	r2, #1
 8001426:	701a      	strb	r2, [r3, #0]
    }
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	40001400 	.word	0x40001400
 8001438:	200002d0 	.word	0x200002d0

0800143c <Compute_CRC8>:

uint8_t Compute_CRC8(char* data, int len) {
 800143c:	b480      	push	{r7}
 800143e:	b087      	sub	sp, #28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 8001446:	23ff      	movs	r3, #255	@ 0xff
 8001448:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < len; i++) {
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	e022      	b.n	8001496 <Compute_CRC8+0x5a>
        crc ^= (uint8_t)data[i];
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	4413      	add	r3, r2
 8001456:	781a      	ldrb	r2, [r3, #0]
 8001458:	7dfb      	ldrb	r3, [r7, #23]
 800145a:	4053      	eors	r3, r2
 800145c:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++) {
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	e012      	b.n	800148a <Compute_CRC8+0x4e>
            if (crc & 0x80) crc = (crc << 1) ^ 0x07;
 8001464:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001468:	2b00      	cmp	r3, #0
 800146a:	da08      	bge.n	800147e <Compute_CRC8+0x42>
 800146c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	b25b      	sxtb	r3, r3
 8001474:	f083 0307 	eor.w	r3, r3, #7
 8001478:	b25b      	sxtb	r3, r3
 800147a:	75fb      	strb	r3, [r7, #23]
 800147c:	e002      	b.n	8001484 <Compute_CRC8+0x48>
            else crc <<= 1;
 800147e:	7dfb      	ldrb	r3, [r7, #23]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++) {
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	3301      	adds	r3, #1
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2b07      	cmp	r3, #7
 800148e:	dde9      	ble.n	8001464 <Compute_CRC8+0x28>
    for (int i = 0; i < len; i++) {
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	3301      	adds	r3, #1
 8001494:	613b      	str	r3, [r7, #16]
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	429a      	cmp	r2, r3
 800149c:	dbd8      	blt.n	8001450 <Compute_CRC8+0x14>
        }
    }
    return crc;
 800149e:	7dfb      	ldrb	r3, [r7, #23]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	371c      	adds	r7, #28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b094      	sub	sp, #80	@ 0x50
 80014b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014b2:	f107 031c 	add.w	r3, r7, #28
 80014b6:	2234      	movs	r2, #52	@ 0x34
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f006 fdfb 	bl	80080b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c0:	f107 0308 	add.w	r3, r7, #8
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]

  HAL_PWR_EnableBkUpAccess();
 80014d0:	f002 f97c 	bl	80037cc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d4:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <SystemClock_Config+0xbc>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	4a23      	ldr	r2, [pc, #140]	@ (8001568 <SystemClock_Config+0xbc>)
 80014da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014de:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e0:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <SystemClock_Config+0xbc>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014e8:	607b      	str	r3, [r7, #4]
 80014ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014ec:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <SystemClock_Config+0xc0>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80014f4:	4a1d      	ldr	r2, [pc, #116]	@ (800156c <SystemClock_Config+0xc0>)
 80014f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	4b1b      	ldr	r3, [pc, #108]	@ (800156c <SystemClock_Config+0xc0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001504:	603b      	str	r3, [r7, #0]
 8001506:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001508:	2301      	movs	r3, #1
 800150a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800150c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001510:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001512:	2302      	movs	r3, #2
 8001514:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001516:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800151a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800151c:	2304      	movs	r3, #4
 800151e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001520:	2360      	movs	r3, #96	@ 0x60
 8001522:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001524:	2302      	movs	r3, #2
 8001526:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001528:	2304      	movs	r3, #4
 800152a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800152c:	2302      	movs	r3, #2
 800152e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001530:	f107 031c 	add.w	r3, r7, #28
 8001534:	4618      	mov	r0, r3
 8001536:	f002 f9a9 	bl	800388c <HAL_RCC_OscConfig>

  HAL_PWREx_EnableOverDrive();
 800153a:	f002 f957 	bl	80037ec <HAL_PWREx_EnableOverDrive>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 800153e:	230f      	movs	r3, #15
 8001540:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001542:	2302      	movs	r3, #2
 8001544:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800154a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3);
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	2103      	movs	r1, #3
 800155a:	4618      	mov	r0, r3
 800155c:	f002 fc44 	bl	8003de8 <HAL_RCC_ClockConfig>
}
 8001560:	bf00      	nop
 8001562:	3750      	adds	r7, #80	@ 0x50
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000

08001570 <Error_Handler>:

void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
}
 8001576:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <Error_Handler+0x8>

0800157c <PID_Config_Init>:
#define PID_KD  0.01f

arm_pid_instance_f32 PID1;

void PID_Config_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  PID1.Kp = PID_KP;
 8001580:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <PID_Config_Init+0x24>)
 8001582:	4a08      	ldr	r2, [pc, #32]	@ (80015a4 <PID_Config_Init+0x28>)
 8001584:	619a      	str	r2, [r3, #24]
  PID1.Ki = PID_KI;
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <PID_Config_Init+0x24>)
 8001588:	4a06      	ldr	r2, [pc, #24]	@ (80015a4 <PID_Config_Init+0x28>)
 800158a:	61da      	str	r2, [r3, #28]
  PID1.Kd = PID_KD;
 800158c:	4b04      	ldr	r3, [pc, #16]	@ (80015a0 <PID_Config_Init+0x24>)
 800158e:	4a06      	ldr	r2, [pc, #24]	@ (80015a8 <PID_Config_Init+0x2c>)
 8001590:	621a      	str	r2, [r3, #32]

  // Inicjalizacja: reset stanu wewntrznego (zerowanie caki)
  arm_pid_init_f32(&PID1, 1);
 8001592:	2101      	movs	r1, #1
 8001594:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <PID_Config_Init+0x24>)
 8001596:	f005 fa3f 	bl	8006a18 <arm_pid_init_f32>
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200002f8 	.word	0x200002f8
 80015a4:	3d4ccccd 	.word	0x3d4ccccd
 80015a8:	3c23d70a 	.word	0x3c23d70a

080015ac <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	edd3 7a02 	vldr	s15, [r3, #8]
 80015ba:	eeb0 0a67 	vmov.f32	s0, s15
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f000 f80c 	bl	80015dc <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	4619      	mov	r1, r3
 80015ce:	4610      	mov	r0, r2
 80015d0:	f003 fb8a 	bl	8004ce8 <HAL_TIM_PWM_Start>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 80015e8:	edd7 7a00 	vldr	s15, [r7]
 80015ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	d503      	bpl.n	80015fe <PWM_WriteDuty+0x22>
    duty = 0.0;
 80015f6:	f04f 0300 	mov.w	r3, #0
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	e00a      	b.n	8001614 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 80015fe:	edd7 7a00 	vldr	s15, [r7]
 8001602:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80016c0 <PWM_WriteDuty+0xe4>
 8001606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800160a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160e:	dd01      	ble.n	8001614 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8001610:	4b2c      	ldr	r3, [pc, #176]	@ (80016c4 <PWM_WriteDuty+0xe8>)
 8001612:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	683a      	ldr	r2, [r7, #0]
 8001618:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001622:	3301      	adds	r3, #1
 8001624:	ee07 3a90 	vmov	s15, r3
 8001628:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800162c:	edd7 7a00 	vldr	s15, [r7]
 8001630:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001634:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80016c0 <PWM_WriteDuty+0xe4>
 8001638:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001640:	ee17 3a90 	vmov	r3, s15
 8001644:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d105      	bne.n	800165a <PWM_WriteDuty+0x7e>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001658:	e02c      	b.n	80016b4 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b04      	cmp	r3, #4
 8001660:	d105      	bne.n	800166e <PWM_WriteDuty+0x92>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800166c:	e022      	b.n	80016b4 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	2b08      	cmp	r3, #8
 8001674:	d105      	bne.n	8001682 <PWM_WriteDuty+0xa6>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001680:	e018      	b.n	80016b4 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b0c      	cmp	r3, #12
 8001688:	d105      	bne.n	8001696 <PWM_WriteDuty+0xba>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001694:	e00e      	b.n	80016b4 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	2b10      	cmp	r3, #16
 800169c:	d105      	bne.n	80016aa <PWM_WriteDuty+0xce>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80016a8:	e004      	b.n	80016b4 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	42c80000 	.word	0x42c80000
 80016c4:	42c80000 	.word	0x42c80000

080016c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <HAL_MspInit+0x44>)
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	4a0e      	ldr	r2, [pc, #56]	@ (800170c <HAL_MspInit+0x44>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016da:	4b0c      	ldr	r3, [pc, #48]	@ (800170c <HAL_MspInit+0x44>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	4b09      	ldr	r3, [pc, #36]	@ (800170c <HAL_MspInit+0x44>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	4a08      	ldr	r2, [pc, #32]	@ (800170c <HAL_MspInit+0x44>)
 80016ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_MspInit+0x44>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800

08001710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <NMI_Handler+0x4>

08001718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <HardFault_Handler+0x4>

08001720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <MemManage_Handler+0x4>

08001728 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <BusFault_Handler+0x4>

08001730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <UsageFault_Handler+0x4>

08001738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001766:	f000 fb1f 	bl	8001da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001776:	f003 fbb1 	bl	8004edc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	200003b8 	.word	0x200003b8

08001784 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <TIM7_IRQHandler+0x10>)
 800178a:	f003 fba7 	bl	8004edc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000320 	.word	0x20000320

08001798 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return 1;
 800179c:	2301      	movs	r3, #1
}
 800179e:	4618      	mov	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <_kill>:

int _kill(int pid, int sig)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017b2:	f006 fce5 	bl	8008180 <__errno>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2216      	movs	r2, #22
 80017ba:	601a      	str	r2, [r3, #0]
  return -1;
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3708      	adds	r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <_exit>:

void _exit (int status)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017d0:	f04f 31ff 	mov.w	r1, #4294967295
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff ffe7 	bl	80017a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017da:	bf00      	nop
 80017dc:	e7fd      	b.n	80017da <_exit+0x12>

080017de <_close>:
  }
  return len;
}

int _close(int file)
{
 80017de:	b480      	push	{r7}
 80017e0:	b083      	sub	sp, #12
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001806:	605a      	str	r2, [r3, #4]
  return 0;
 8001808:	2300      	movs	r3, #0
}
 800180a:	4618      	mov	r0, r3
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr

08001816 <_isatty>:

int _isatty(int file)
{
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800181e:	2301      	movs	r3, #1
}
 8001820:	4618      	mov	r0, r3
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
	...

08001848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001850:	4a14      	ldr	r2, [pc, #80]	@ (80018a4 <_sbrk+0x5c>)
 8001852:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <_sbrk+0x60>)
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800185c:	4b13      	ldr	r3, [pc, #76]	@ (80018ac <_sbrk+0x64>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d102      	bne.n	800186a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <_sbrk+0x64>)
 8001866:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <_sbrk+0x68>)
 8001868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800186a:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <_sbrk+0x64>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	429a      	cmp	r2, r3
 8001876:	d207      	bcs.n	8001888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001878:	f006 fc82 	bl	8008180 <__errno>
 800187c:	4603      	mov	r3, r0
 800187e:	220c      	movs	r2, #12
 8001880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001882:	f04f 33ff 	mov.w	r3, #4294967295
 8001886:	e009      	b.n	800189c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001888:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <_sbrk+0x64>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800188e:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	4a05      	ldr	r2, [pc, #20]	@ (80018ac <_sbrk+0x64>)
 8001898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800189a:	68fb      	ldr	r3, [r7, #12]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3718      	adds	r7, #24
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20080000 	.word	0x20080000
 80018a8:	00000400 	.word	0x00000400
 80018ac:	2000031c 	.word	0x2000031c
 80018b0:	200005e0 	.word	0x200005e0

080018b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018b8:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <SystemInit+0x20>)
 80018ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018be:	4a05      	ldr	r2, [pc, #20]	@ (80018d4 <SystemInit+0x20>)
 80018c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <MX_TIM7_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim11;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80018e8:	4b14      	ldr	r3, [pc, #80]	@ (800193c <MX_TIM7_Init+0x64>)
 80018ea:	4a15      	ldr	r2, [pc, #84]	@ (8001940 <MX_TIM7_Init+0x68>)
 80018ec:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 108-1;
 80018ee:	4b13      	ldr	r3, [pc, #76]	@ (800193c <MX_TIM7_Init+0x64>)
 80018f0:	226b      	movs	r2, #107	@ 0x6b
 80018f2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f4:	4b11      	ldr	r3, [pc, #68]	@ (800193c <MX_TIM7_Init+0x64>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 80018fa:	4b10      	ldr	r3, [pc, #64]	@ (800193c <MX_TIM7_Init+0x64>)
 80018fc:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001900:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001902:	4b0e      	ldr	r3, [pc, #56]	@ (800193c <MX_TIM7_Init+0x64>)
 8001904:	2200      	movs	r2, #0
 8001906:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001908:	480c      	ldr	r0, [pc, #48]	@ (800193c <MX_TIM7_Init+0x64>)
 800190a:	f003 f8bb 	bl	8004a84 <HAL_TIM_Base_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001914:	f7ff fe2c 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001918:	2300      	movs	r3, #0
 800191a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	@ (800193c <MX_TIM7_Init+0x64>)
 8001926:	f004 f9ab 	bl	8005c80 <HAL_TIMEx_MasterConfigSynchronization>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001930:	f7ff fe1e 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	20000320 	.word	0x20000320
 8001940:	40001400 	.word	0x40001400

08001944 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08c      	sub	sp, #48	@ 0x30
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800194a:	f107 0320 	add.w	r3, r7, #32
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
 8001964:	611a      	str	r2, [r3, #16]
 8001966:	615a      	str	r2, [r3, #20]
 8001968:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800196a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 800196c:	4a2b      	ldr	r2, [pc, #172]	@ (8001a1c <MX_TIM9_Init+0xd8>)
 800196e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 108-1;
 8001970:	4b29      	ldr	r3, [pc, #164]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 8001972:	226b      	movs	r2, #107	@ 0x6b
 8001974:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001976:	4b28      	ldr	r3, [pc, #160]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 800197c:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 800197e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001982:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001984:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198a:	4b23      	ldr	r3, [pc, #140]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001990:	4821      	ldr	r0, [pc, #132]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 8001992:	f003 f877 	bl	8004a84 <HAL_TIM_Base_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800199c:	f7ff fde8 	bl	8001570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019a4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80019a6:	f107 0320 	add.w	r3, r7, #32
 80019aa:	4619      	mov	r1, r3
 80019ac:	481a      	ldr	r0, [pc, #104]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 80019ae:	f003 fcb1 	bl	8005314 <HAL_TIM_ConfigClockSource>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80019b8:	f7ff fdda 	bl	8001570 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80019bc:	4816      	ldr	r0, [pc, #88]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 80019be:	f003 f931 	bl	8004c24 <HAL_TIM_PWM_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 80019c8:	f7ff fdd2 	bl	8001570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019cc:	2360      	movs	r3, #96	@ 0x60
 80019ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	2200      	movs	r2, #0
 80019e0:	4619      	mov	r1, r3
 80019e2:	480d      	ldr	r0, [pc, #52]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 80019e4:	f003 fb82 	bl	80050ec <HAL_TIM_PWM_ConfigChannel>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 80019ee:	f7ff fdbf 	bl	8001570 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019f2:	1d3b      	adds	r3, r7, #4
 80019f4:	2204      	movs	r2, #4
 80019f6:	4619      	mov	r1, r3
 80019f8:	4807      	ldr	r0, [pc, #28]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 80019fa:	f003 fb77 	bl	80050ec <HAL_TIM_PWM_ConfigChannel>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001a04:	f7ff fdb4 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001a08:	4803      	ldr	r0, [pc, #12]	@ (8001a18 <MX_TIM9_Init+0xd4>)
 8001a0a:	f000 f881 	bl	8001b10 <HAL_TIM_MspPostInit>

}
 8001a0e:	bf00      	nop
 8001a10:	3730      	adds	r7, #48	@ 0x30
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	2000036c 	.word	0x2000036c
 8001a1c:	40014000 	.word	0x40014000

08001a20 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001a24:	4b0d      	ldr	r3, [pc, #52]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a26:	4a0e      	ldr	r2, [pc, #56]	@ (8001a60 <MX_TIM11_Init+0x40>)
 8001a28:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 108-1;
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a2c:	226b      	movs	r2, #107	@ 0x6b
 8001a2e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a30:	4b0a      	ldr	r3, [pc, #40]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 100-1;
 8001a36:	4b09      	ldr	r3, [pc, #36]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a38:	2263      	movs	r2, #99	@ 0x63
 8001a3a:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3c:	4b07      	ldr	r3, [pc, #28]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a42:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001a48:	4804      	ldr	r0, [pc, #16]	@ (8001a5c <MX_TIM11_Init+0x3c>)
 8001a4a:	f003 f81b 	bl	8004a84 <HAL_TIM_Base_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM11_Init+0x38>
  {
    Error_Handler();
 8001a54:	f7ff fd8c 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	200003b8 	.word	0x200003b8
 8001a60:	40014800 	.word	0x40014800

08001a64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a23      	ldr	r2, [pc, #140]	@ (8001b00 <HAL_TIM_Base_MspInit+0x9c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d114      	bne.n	8001aa0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001a76:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	4a22      	ldr	r2, [pc, #136]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001a7c:	f043 0320 	orr.w	r3, r3, #32
 8001a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a82:	4b20      	ldr	r3, [pc, #128]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	f003 0320 	and.w	r3, r3, #32
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	697b      	ldr	r3, [r7, #20]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2100      	movs	r1, #0
 8001a92:	2037      	movs	r0, #55	@ 0x37
 8001a94:	f000 feb5 	bl	8002802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001a98:	2037      	movs	r0, #55	@ 0x37
 8001a9a:	f000 fece 	bl	800283a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8001a9e:	e02a      	b.n	8001af6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM9)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a18      	ldr	r2, [pc, #96]	@ (8001b08 <HAL_TIM_Base_MspInit+0xa4>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d10c      	bne.n	8001ac4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001aaa:	4b16      	ldr	r3, [pc, #88]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	4a15      	ldr	r2, [pc, #84]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab6:	4b13      	ldr	r3, [pc, #76]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	693b      	ldr	r3, [r7, #16]
}
 8001ac2:	e018      	b.n	8001af6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM11)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a10      	ldr	r2, [pc, #64]	@ (8001b0c <HAL_TIM_Base_MspInit+0xa8>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d113      	bne.n	8001af6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad2:	4a0c      	ldr	r2, [pc, #48]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001ad4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ad8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_TIM_Base_MspInit+0xa0>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2100      	movs	r1, #0
 8001aea:	201a      	movs	r0, #26
 8001aec:	f000 fe89 	bl	8002802 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001af0:	201a      	movs	r0, #26
 8001af2:	f000 fea2 	bl	800283a <HAL_NVIC_EnableIRQ>
}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40001400 	.word	0x40001400
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40014000 	.word	0x40014000
 8001b0c:	40014800 	.word	0x40014800

08001b10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b08a      	sub	sp, #40	@ 0x28
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8001bac <HAL_TIM_MspPostInit+0x9c>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d137      	bne.n	8001ba2 <HAL_TIM_MspPostInit+0x92>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b32:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <HAL_TIM_MspPostInit+0xa0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb0 <HAL_TIM_MspPostInit+0xa0>)
 8001b38:	f043 0310 	orr.w	r3, r3, #16
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <HAL_TIM_MspPostInit+0xa0>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0310 	and.w	r3, r3, #16
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <HAL_TIM_MspPostInit+0xa0>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a18      	ldr	r2, [pc, #96]	@ (8001bb0 <HAL_TIM_MspPostInit+0xa0>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <HAL_TIM_MspPostInit+0xa0>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b62:	2320      	movs	r3, #32
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001b72:	2303      	movs	r3, #3
 8001b74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	480d      	ldr	r0, [pc, #52]	@ (8001bb4 <HAL_TIM_MspPostInit+0xa4>)
 8001b7e:	f000 fe77 	bl	8002870 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b82:	2308      	movs	r3, #8
 8001b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001b92:	2303      	movs	r3, #3
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4806      	ldr	r0, [pc, #24]	@ (8001bb8 <HAL_TIM_MspPostInit+0xa8>)
 8001b9e:	f000 fe67 	bl	8002870 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3728      	adds	r7, #40	@ 0x28
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40014000 	.word	0x40014000
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	40020000 	.word	0x40020000

08001bbc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bc2:	4a15      	ldr	r2, [pc, #84]	@ (8001c18 <MX_USART3_UART_Init+0x5c>)
 8001bc4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bc8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bcc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001be2:	220c      	movs	r2, #12
 8001be4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bf2:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bfe:	4805      	ldr	r0, [pc, #20]	@ (8001c14 <MX_USART3_UART_Init+0x58>)
 8001c00:	f004 f8ea 	bl	8005dd8 <HAL_UART_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001c0a:	f7ff fcb1 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000404 	.word	0x20000404
 8001c18:	40004800 	.word	0x40004800

08001c1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b0ae      	sub	sp, #184	@ 0xb8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	2290      	movs	r2, #144	@ 0x90
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f006 fa3a 	bl	80080b6 <memset>
  if(uartHandle->Instance==USART3)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a22      	ldr	r2, [pc, #136]	@ (8001cd0 <HAL_UART_MspInit+0xb4>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d13c      	bne.n	8001cc6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c50:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f002 faea 	bl	8004234 <HAL_RCCEx_PeriphCLKConfig>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001c66:	f7ff fc83 	bl	8001570 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd4 <HAL_UART_MspInit+0xb8>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	4a19      	ldr	r2, [pc, #100]	@ (8001cd4 <HAL_UART_MspInit+0xb8>)
 8001c70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c76:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <HAL_UART_MspInit+0xb8>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c7e:	613b      	str	r3, [r7, #16]
 8001c80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c82:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <HAL_UART_MspInit+0xb8>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c86:	4a13      	ldr	r2, [pc, #76]	@ (8001cd4 <HAL_UART_MspInit+0xb8>)
 8001c88:	f043 0308 	orr.w	r3, r3, #8
 8001c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8e:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <HAL_UART_MspInit+0xb8>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	f003 0308 	and.w	r3, r3, #8
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001cb4:	2307      	movs	r3, #7
 8001cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cba:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	@ (8001cd8 <HAL_UART_MspInit+0xbc>)
 8001cc2:	f000 fdd5 	bl	8002870 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	37b8      	adds	r7, #184	@ 0xb8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40004800 	.word	0x40004800
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40020c00 	.word	0x40020c00

08001cdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ce0:	f7ff fde8 	bl	80018b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ce6:	490d      	ldr	r1, [pc, #52]	@ (8001d1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f006 fa3f 	bl	800818c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d0e:	f7ff f995 	bl	800103c <main>
  bx  lr    
 8001d12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d14:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8001d20:	0800af04 	.word	0x0800af04
  ldr r2, =_sbss
 8001d24:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8001d28:	200005dc 	.word	0x200005dc

08001d2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC_IRQHandler>

08001d2e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d32:	2003      	movs	r0, #3
 8001d34:	f000 fd5a 	bl	80027ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f000 f805 	bl	8001d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d3e:	f7ff fcc3 	bl	80016c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d42:	2300      	movs	r3, #0
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d50:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <HAL_InitTick+0x54>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <HAL_InitTick+0x58>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 fd75 	bl	8002856 <HAL_SYSTICK_Config>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e00e      	b.n	8001d94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b0f      	cmp	r3, #15
 8001d7a:	d80a      	bhi.n	8001d92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	f04f 30ff 	mov.w	r0, #4294967295
 8001d84:	f000 fd3d 	bl	8002802 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d88:	4a06      	ldr	r2, [pc, #24]	@ (8001da4 <HAL_InitTick+0x5c>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e000      	b.n	8001d94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000030 	.word	0x20000030
 8001da0:	20000038 	.word	0x20000038
 8001da4:	20000034 	.word	0x20000034

08001da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dac:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <HAL_IncTick+0x20>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <HAL_IncTick+0x24>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <HAL_IncTick+0x24>)
 8001dba:	6013      	str	r3, [r2, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000038 	.word	0x20000038
 8001dcc:	2000048c 	.word	0x2000048c

08001dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	@ (8001de4 <HAL_GetTick+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	2000048c 	.word	0x2000048c

08001de8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d101      	bne.n	8001dfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e031      	b.n	8001e62 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7fe fe4e 	bl	8000aa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	f003 0310 	and.w	r3, r3, #16
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d116      	bne.n	8001e54 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <HAL_ADC_Init+0x84>)
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	f043 0202 	orr.w	r2, r3, #2
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 fb0e 	bl	8002458 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	f023 0303 	bic.w	r3, r3, #3
 8001e4a:	f043 0201 	orr.w	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e52:	e001      	b.n	8001e58 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	ffffeefd 	.word	0xffffeefd

08001e70 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_Start+0x1a>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e0ad      	b.n	8001fe6 <HAL_ADC_Start+0x176>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d018      	beq.n	8001ed2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0201 	orr.w	r2, r2, #1
 8001eae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001eb0:	4b50      	ldr	r3, [pc, #320]	@ (8001ff4 <HAL_ADC_Start+0x184>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a50      	ldr	r2, [pc, #320]	@ (8001ff8 <HAL_ADC_Start+0x188>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0c9a      	lsrs	r2, r3, #18
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	4413      	add	r3, r2
 8001ec2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001ec4:	e002      	b.n	8001ecc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f9      	bne.n	8001ec6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d175      	bne.n	8001fcc <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ee4:	4b45      	ldr	r3, [pc, #276]	@ (8001ffc <HAL_ADC_Start+0x18c>)
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d007      	beq.n	8001f0e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f06:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f1a:	d106      	bne.n	8001f2a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f20:	f023 0206 	bic.w	r2, r3, #6
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f28:	e002      	b.n	8001f30 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2200      	movs	r2, #0
 8001f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f40:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001f42:	4b2f      	ldr	r3, [pc, #188]	@ (8002000 <HAL_ADC_Start+0x190>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f003 031f 	and.w	r3, r3, #31
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d10f      	bne.n	8001f6e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d143      	bne.n	8001fe4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	e03a      	b.n	8001fe4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a24      	ldr	r2, [pc, #144]	@ (8002004 <HAL_ADC_Start+0x194>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d10e      	bne.n	8001f96 <HAL_ADC_Start+0x126>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d107      	bne.n	8001f96 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f94:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001f96:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <HAL_ADC_Start+0x190>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 0310 	and.w	r3, r3, #16
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d120      	bne.n	8001fe4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a18      	ldr	r2, [pc, #96]	@ (8002008 <HAL_ADC_Start+0x198>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d11b      	bne.n	8001fe4 <HAL_ADC_Start+0x174>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d114      	bne.n	8001fe4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689a      	ldr	r2, [r3, #8]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fc8:	609a      	str	r2, [r3, #8]
 8001fca:	e00b      	b.n	8001fe4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd0:	f043 0210 	orr.w	r2, r3, #16
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fdc:	f043 0201 	orr.w	r2, r3, #1
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	20000030 	.word	0x20000030
 8001ff8:	431bde83 	.word	0x431bde83
 8001ffc:	fffff8fe 	.word	0xfffff8fe
 8002000:	40012300 	.word	0x40012300
 8002004:	40012000 	.word	0x40012000
 8002008:	40012200 	.word	0x40012200

0800200c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_ADC_Stop+0x16>
 800201e:	2302      	movs	r3, #2
 8002020:	e01f      	b.n	8002062 <HAL_ADC_Stop+0x56>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0201 	bic.w	r2, r2, #1
 8002038:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b00      	cmp	r3, #0
 8002046:	d107      	bne.n	8002058 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800204c:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <HAL_ADC_Stop+0x64>)
 800204e:	4013      	ands	r3, r2
 8002050:	f043 0201 	orr.w	r2, r3, #1
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002060:	2300      	movs	r3, #0
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	ffffeefe 	.word	0xffffeefe

08002074 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800208c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002090:	d113      	bne.n	80020ba <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800209c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020a0:	d10b      	bne.n	80020ba <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	f043 0220 	orr.w	r2, r3, #32
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e063      	b.n	8002182 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80020ba:	f7ff fe89 	bl	8001dd0 <HAL_GetTick>
 80020be:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020c0:	e021      	b.n	8002106 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c8:	d01d      	beq.n	8002106 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <HAL_ADC_PollForConversion+0x6c>
 80020d0:	f7ff fe7e 	bl	8001dd0 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d212      	bcs.n	8002106 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0302 	and.w	r3, r3, #2
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d00b      	beq.n	8002106 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f043 0204 	orr.w	r2, r3, #4
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e03d      	b.n	8002182 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b02      	cmp	r3, #2
 8002112:	d1d6      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f06f 0212 	mvn.w	r2, #18
 800211c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d123      	bne.n	8002180 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800213c:	2b00      	cmp	r3, #0
 800213e:	d11f      	bne.n	8002180 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002146:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800214a:	2b00      	cmp	r3, #0
 800214c:	d006      	beq.n	800215c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002158:	2b00      	cmp	r3, #0
 800215a:	d111      	bne.n	8002180 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002160:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d105      	bne.n	8002180 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002178:	f043 0201 	orr.w	r2, r3, #1
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d101      	bne.n	80021c0 <HAL_ADC_ConfigChannel+0x1c>
 80021bc:	2302      	movs	r3, #2
 80021be:	e13a      	b.n	8002436 <HAL_ADC_ConfigChannel+0x292>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	d93a      	bls.n	8002246 <HAL_ADC_ConfigChannel+0xa2>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80021d8:	d035      	beq.n	8002246 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68d9      	ldr	r1, [r3, #12]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	461a      	mov	r2, r3
 80021e8:	4613      	mov	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	3b1e      	subs	r3, #30
 80021f0:	2207      	movs	r2, #7
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43da      	mvns	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	400a      	ands	r2, r1
 80021fe:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a8f      	ldr	r2, [pc, #572]	@ (8002444 <HAL_ADC_ConfigChannel+0x2a0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d10a      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68d9      	ldr	r1, [r3, #12]
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	061a      	lsls	r2, r3, #24
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	430a      	orrs	r2, r1
 800221c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800221e:	e039      	b.n	8002294 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68d9      	ldr	r1, [r3, #12]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	b29b      	uxth	r3, r3
 8002230:	4618      	mov	r0, r3
 8002232:	4603      	mov	r3, r0
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4403      	add	r3, r0
 8002238:	3b1e      	subs	r3, #30
 800223a:	409a      	lsls	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	430a      	orrs	r2, r1
 8002242:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002244:	e026      	b.n	8002294 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6919      	ldr	r1, [r3, #16]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	461a      	mov	r2, r3
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	f003 031f 	and.w	r3, r3, #31
 800225e:	2207      	movs	r2, #7
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43da      	mvns	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	400a      	ands	r2, r1
 800226c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6919      	ldr	r1, [r3, #16]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	b29b      	uxth	r3, r3
 800227e:	4618      	mov	r0, r3
 8002280:	4603      	mov	r3, r0
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	4403      	add	r3, r0
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	409a      	lsls	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b06      	cmp	r3, #6
 800229a:	d824      	bhi.n	80022e6 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	4613      	mov	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	3b05      	subs	r3, #5
 80022ae:	221f      	movs	r2, #31
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43da      	mvns	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	400a      	ands	r2, r1
 80022bc:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	4618      	mov	r0, r3
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	3b05      	subs	r3, #5
 80022d8:	fa00 f203 	lsl.w	r2, r0, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	430a      	orrs	r2, r1
 80022e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80022e4:	e04c      	b.n	8002380 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b0c      	cmp	r3, #12
 80022ec:	d824      	bhi.n	8002338 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	4613      	mov	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4413      	add	r3, r2
 80022fe:	3b23      	subs	r3, #35	@ 0x23
 8002300:	221f      	movs	r2, #31
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43da      	mvns	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	400a      	ands	r2, r1
 800230e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	b29b      	uxth	r3, r3
 800231c:	4618      	mov	r0, r3
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	3b23      	subs	r3, #35	@ 0x23
 800232a:	fa00 f203 	lsl.w	r2, r0, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	631a      	str	r2, [r3, #48]	@ 0x30
 8002336:	e023      	b.n	8002380 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	3b41      	subs	r3, #65	@ 0x41
 800234a:	221f      	movs	r2, #31
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43da      	mvns	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	400a      	ands	r2, r1
 8002358:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	b29b      	uxth	r3, r3
 8002366:	4618      	mov	r0, r3
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	3b41      	subs	r3, #65	@ 0x41
 8002374:	fa00 f203 	lsl.w	r2, r0, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a30      	ldr	r2, [pc, #192]	@ (8002448 <HAL_ADC_ConfigChannel+0x2a4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d10a      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1fc>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002392:	d105      	bne.n	80023a0 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002394:	4b2d      	ldr	r3, [pc, #180]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	4a2c      	ldr	r2, [pc, #176]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 800239a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800239e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a28      	ldr	r2, [pc, #160]	@ (8002448 <HAL_ADC_ConfigChannel+0x2a4>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d10f      	bne.n	80023ca <HAL_ADC_ConfigChannel+0x226>
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2b12      	cmp	r3, #18
 80023b0:	d10b      	bne.n	80023ca <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80023b2:	4b26      	ldr	r3, [pc, #152]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	4a25      	ldr	r2, [pc, #148]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80023bc:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80023be:	4b23      	ldr	r3, [pc, #140]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	4a22      	ldr	r2, [pc, #136]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023c8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002448 <HAL_ADC_ConfigChannel+0x2a4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d12b      	bne.n	800242c <HAL_ADC_ConfigChannel+0x288>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002444 <HAL_ADC_ConfigChannel+0x2a0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d003      	beq.n	80023e6 <HAL_ADC_ConfigChannel+0x242>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b11      	cmp	r3, #17
 80023e4:	d122      	bne.n	800242c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80023e6:	4b19      	ldr	r3, [pc, #100]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	4a18      	ldr	r2, [pc, #96]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023ec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80023f0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	4a15      	ldr	r2, [pc, #84]	@ (800244c <HAL_ADC_ConfigChannel+0x2a8>)
 80023f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023fc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a10      	ldr	r2, [pc, #64]	@ (8002444 <HAL_ADC_ConfigChannel+0x2a0>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d111      	bne.n	800242c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <HAL_ADC_ConfigChannel+0x2ac>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a11      	ldr	r2, [pc, #68]	@ (8002454 <HAL_ADC_ConfigChannel+0x2b0>)
 800240e:	fba2 2303 	umull	r2, r3, r2, r3
 8002412:	0c9a      	lsrs	r2, r3, #18
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800241e:	e002      	b.n	8002426 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	3b01      	subs	r3, #1
 8002424:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d1f9      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	10000012 	.word	0x10000012
 8002448:	40012000 	.word	0x40012000
 800244c:	40012300 	.word	0x40012300
 8002450:	20000030 	.word	0x20000030
 8002454:	431bde83 	.word	0x431bde83

08002458 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002460:	4b78      	ldr	r3, [pc, #480]	@ (8002644 <ADC_Init+0x1ec>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4a77      	ldr	r2, [pc, #476]	@ (8002644 <ADC_Init+0x1ec>)
 8002466:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800246a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800246c:	4b75      	ldr	r3, [pc, #468]	@ (8002644 <ADC_Init+0x1ec>)
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	4973      	ldr	r1, [pc, #460]	@ (8002644 <ADC_Init+0x1ec>)
 8002476:	4313      	orrs	r3, r2
 8002478:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002488:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6859      	ldr	r1, [r3, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	021a      	lsls	r2, r3, #8
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80024ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	6859      	ldr	r1, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6899      	ldr	r1, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e6:	4a58      	ldr	r2, [pc, #352]	@ (8002648 <ADC_Init+0x1f0>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d022      	beq.n	8002532 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6899      	ldr	r1, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800251c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6899      	ldr	r1, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	e00f      	b.n	8002552 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002540:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002550:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 0202 	bic.w	r2, r2, #2
 8002560:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6899      	ldr	r1, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	005a      	lsls	r2, r3, #1
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3020 	ldrb.w	r3, [r3, #32]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01b      	beq.n	80025b8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800258e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800259e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6859      	ldr	r1, [r3, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025aa:	3b01      	subs	r3, #1
 80025ac:	035a      	lsls	r2, r3, #13
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	430a      	orrs	r2, r1
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	e007      	b.n	80025c8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025c6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80025d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	051a      	lsls	r2, r3, #20
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	430a      	orrs	r2, r1
 80025ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80025fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6899      	ldr	r1, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800260a:	025a      	lsls	r2, r3, #9
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002622:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6899      	ldr	r1, [r3, #8]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	029a      	lsls	r2, r3, #10
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	609a      	str	r2, [r3, #8]
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr
 8002644:	40012300 	.word	0x40012300
 8002648:	0f000001 	.word	0x0f000001

0800264c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800265c:	4b0b      	ldr	r3, [pc, #44]	@ (800268c <__NVIC_SetPriorityGrouping+0x40>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002668:	4013      	ands	r3, r2
 800266a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <__NVIC_SetPriorityGrouping+0x44>)
 8002676:	4313      	orrs	r3, r2
 8002678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800267a:	4a04      	ldr	r2, [pc, #16]	@ (800268c <__NVIC_SetPriorityGrouping+0x40>)
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	60d3      	str	r3, [r2, #12]
}
 8002680:	bf00      	nop
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00
 8002690:	05fa0000 	.word	0x05fa0000

08002694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002698:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <__NVIC_GetPriorityGrouping+0x18>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	0a1b      	lsrs	r3, r3, #8
 800269e:	f003 0307 	and.w	r3, r3, #7
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	db0b      	blt.n	80026da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	f003 021f 	and.w	r2, r3, #31
 80026c8:	4907      	ldr	r1, [pc, #28]	@ (80026e8 <__NVIC_EnableIRQ+0x38>)
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	2001      	movs	r0, #1
 80026d2:	fa00 f202 	lsl.w	r2, r0, r2
 80026d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	e000e100 	.word	0xe000e100

080026ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	6039      	str	r1, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	db0a      	blt.n	8002716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2da      	uxtb	r2, r3
 8002704:	490c      	ldr	r1, [pc, #48]	@ (8002738 <__NVIC_SetPriority+0x4c>)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	0112      	lsls	r2, r2, #4
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	440b      	add	r3, r1
 8002710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002714:	e00a      	b.n	800272c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	b2da      	uxtb	r2, r3
 800271a:	4908      	ldr	r1, [pc, #32]	@ (800273c <__NVIC_SetPriority+0x50>)
 800271c:	79fb      	ldrb	r3, [r7, #7]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	3b04      	subs	r3, #4
 8002724:	0112      	lsls	r2, r2, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	440b      	add	r3, r1
 800272a:	761a      	strb	r2, [r3, #24]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	e000e100 	.word	0xe000e100
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	@ 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f1c3 0307 	rsb	r3, r3, #7
 800275a:	2b04      	cmp	r3, #4
 800275c:	bf28      	it	cs
 800275e:	2304      	movcs	r3, #4
 8002760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3304      	adds	r3, #4
 8002766:	2b06      	cmp	r3, #6
 8002768:	d902      	bls.n	8002770 <NVIC_EncodePriority+0x30>
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3b03      	subs	r3, #3
 800276e:	e000      	b.n	8002772 <NVIC_EncodePriority+0x32>
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	43da      	mvns	r2, r3
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	401a      	ands	r2, r3
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fa01 f303 	lsl.w	r3, r1, r3
 8002792:	43d9      	mvns	r1, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	4313      	orrs	r3, r2
         );
}
 800279a:	4618      	mov	r0, r3
 800279c:	3724      	adds	r7, #36	@ 0x24
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
	...

080027a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b8:	d301      	bcc.n	80027be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00f      	b.n	80027de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027be:	4a0a      	ldr	r2, [pc, #40]	@ (80027e8 <SysTick_Config+0x40>)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3b01      	subs	r3, #1
 80027c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c6:	210f      	movs	r1, #15
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f7ff ff8e 	bl	80026ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d0:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <SysTick_Config+0x40>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d6:	4b04      	ldr	r3, [pc, #16]	@ (80027e8 <SysTick_Config+0x40>)
 80027d8:	2207      	movs	r2, #7
 80027da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	e000e010 	.word	0xe000e010

080027ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f7ff ff29 	bl	800264c <__NVIC_SetPriorityGrouping>
}
 80027fa:	bf00      	nop
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002802:	b580      	push	{r7, lr}
 8002804:	b086      	sub	sp, #24
 8002806:	af00      	add	r7, sp, #0
 8002808:	4603      	mov	r3, r0
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
 800280e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002814:	f7ff ff3e 	bl	8002694 <__NVIC_GetPriorityGrouping>
 8002818:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	68b9      	ldr	r1, [r7, #8]
 800281e:	6978      	ldr	r0, [r7, #20]
 8002820:	f7ff ff8e 	bl	8002740 <NVIC_EncodePriority>
 8002824:	4602      	mov	r2, r0
 8002826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff ff5d 	bl	80026ec <__NVIC_SetPriority>
}
 8002832:	bf00      	nop
 8002834:	3718      	adds	r7, #24
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
 8002840:	4603      	mov	r3, r0
 8002842:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff31 	bl	80026b0 <__NVIC_EnableIRQ>
}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff ffa2 	bl	80027a8 <SysTick_Config>
 8002864:	4603      	mov	r3, r0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002870:	b480      	push	{r7}
 8002872:	b089      	sub	sp, #36	@ 0x24
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002882:	2300      	movs	r3, #0
 8002884:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002886:	2300      	movs	r3, #0
 8002888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800288a:	2300      	movs	r3, #0
 800288c:	61fb      	str	r3, [r7, #28]
 800288e:	e175      	b.n	8002b7c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002890:	2201      	movs	r2, #1
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4013      	ands	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	f040 8164 	bne.w	8002b76 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d005      	beq.n	80028c6 <HAL_GPIO_Init+0x56>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f003 0303 	and.w	r3, r3, #3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d130      	bne.n	8002928 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	2203      	movs	r2, #3
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4013      	ands	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68da      	ldr	r2, [r3, #12]
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028fc:	2201      	movs	r2, #1
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	091b      	lsrs	r3, r3, #4
 8002912:	f003 0201 	and.w	r2, r3, #1
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b03      	cmp	r3, #3
 8002932:	d017      	beq.n	8002964 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	2203      	movs	r2, #3
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f003 0303 	and.w	r3, r3, #3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d123      	bne.n	80029b8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	08da      	lsrs	r2, r3, #3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3208      	adds	r2, #8
 8002978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	220f      	movs	r2, #15
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	691a      	ldr	r2, [r3, #16]
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	08da      	lsrs	r2, r3, #3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3208      	adds	r2, #8
 80029b2:	69b9      	ldr	r1, [r7, #24]
 80029b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	2203      	movs	r2, #3
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0203 	and.w	r2, r3, #3
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f000 80be 	beq.w	8002b76 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fa:	4b66      	ldr	r3, [pc, #408]	@ (8002b94 <HAL_GPIO_Init+0x324>)
 80029fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fe:	4a65      	ldr	r2, [pc, #404]	@ (8002b94 <HAL_GPIO_Init+0x324>)
 8002a00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a06:	4b63      	ldr	r3, [pc, #396]	@ (8002b94 <HAL_GPIO_Init+0x324>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a12:	4a61      	ldr	r2, [pc, #388]	@ (8002b98 <HAL_GPIO_Init+0x328>)
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	089b      	lsrs	r3, r3, #2
 8002a18:	3302      	adds	r3, #2
 8002a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	220f      	movs	r2, #15
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4013      	ands	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a58      	ldr	r2, [pc, #352]	@ (8002b9c <HAL_GPIO_Init+0x32c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d037      	beq.n	8002aae <HAL_GPIO_Init+0x23e>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a57      	ldr	r2, [pc, #348]	@ (8002ba0 <HAL_GPIO_Init+0x330>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d031      	beq.n	8002aaa <HAL_GPIO_Init+0x23a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a56      	ldr	r2, [pc, #344]	@ (8002ba4 <HAL_GPIO_Init+0x334>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d02b      	beq.n	8002aa6 <HAL_GPIO_Init+0x236>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a55      	ldr	r2, [pc, #340]	@ (8002ba8 <HAL_GPIO_Init+0x338>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d025      	beq.n	8002aa2 <HAL_GPIO_Init+0x232>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a54      	ldr	r2, [pc, #336]	@ (8002bac <HAL_GPIO_Init+0x33c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d01f      	beq.n	8002a9e <HAL_GPIO_Init+0x22e>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a53      	ldr	r2, [pc, #332]	@ (8002bb0 <HAL_GPIO_Init+0x340>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d019      	beq.n	8002a9a <HAL_GPIO_Init+0x22a>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a52      	ldr	r2, [pc, #328]	@ (8002bb4 <HAL_GPIO_Init+0x344>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d013      	beq.n	8002a96 <HAL_GPIO_Init+0x226>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a51      	ldr	r2, [pc, #324]	@ (8002bb8 <HAL_GPIO_Init+0x348>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d00d      	beq.n	8002a92 <HAL_GPIO_Init+0x222>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a50      	ldr	r2, [pc, #320]	@ (8002bbc <HAL_GPIO_Init+0x34c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d007      	beq.n	8002a8e <HAL_GPIO_Init+0x21e>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a4f      	ldr	r2, [pc, #316]	@ (8002bc0 <HAL_GPIO_Init+0x350>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d101      	bne.n	8002a8a <HAL_GPIO_Init+0x21a>
 8002a86:	2309      	movs	r3, #9
 8002a88:	e012      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002a8a:	230a      	movs	r3, #10
 8002a8c:	e010      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002a8e:	2308      	movs	r3, #8
 8002a90:	e00e      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002a92:	2307      	movs	r3, #7
 8002a94:	e00c      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002a96:	2306      	movs	r3, #6
 8002a98:	e00a      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002a9a:	2305      	movs	r3, #5
 8002a9c:	e008      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	e006      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e004      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e002      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_GPIO_Init+0x240>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	69fa      	ldr	r2, [r7, #28]
 8002ab2:	f002 0203 	and.w	r2, r2, #3
 8002ab6:	0092      	lsls	r2, r2, #2
 8002ab8:	4093      	lsls	r3, r2
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002ac0:	4935      	ldr	r1, [pc, #212]	@ (8002b98 <HAL_GPIO_Init+0x328>)
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	089b      	lsrs	r3, r3, #2
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ace:	4b3d      	ldr	r3, [pc, #244]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002af2:	4a34      	ldr	r2, [pc, #208]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002af8:	4b32      	ldr	r3, [pc, #200]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b1c:	4a29      	ldr	r2, [pc, #164]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b22:	4b28      	ldr	r3, [pc, #160]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b46:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b70:	4a14      	ldr	r2, [pc, #80]	@ (8002bc4 <HAL_GPIO_Init+0x354>)
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	2b0f      	cmp	r3, #15
 8002b80:	f67f ae86 	bls.w	8002890 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	3724      	adds	r7, #36	@ 0x24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40023800 	.word	0x40023800
 8002b98:	40013800 	.word	0x40013800
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	40020400 	.word	0x40020400
 8002ba4:	40020800 	.word	0x40020800
 8002ba8:	40020c00 	.word	0x40020c00
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	40021400 	.word	0x40021400
 8002bb4:	40021800 	.word	0x40021800
 8002bb8:	40021c00 	.word	0x40021c00
 8002bbc:	40022000 	.word	0x40022000
 8002bc0:	40022400 	.word	0x40022400
 8002bc4:	40013c00 	.word	0x40013c00

08002bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	807b      	strh	r3, [r7, #2]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bd8:	787b      	ldrb	r3, [r7, #1]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bde:	887a      	ldrh	r2, [r7, #2]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002be4:	e003      	b.n	8002bee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002be6:	887b      	ldrh	r3, [r7, #2]
 8002be8:	041a      	lsls	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	619a      	str	r2, [r3, #24]
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e08b      	b.n	8002d26 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7fe f922 	bl	8000e6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2224      	movs	r2, #36	@ 0x24
 8002c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685a      	ldr	r2, [r3, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d107      	bne.n	8002c76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689a      	ldr	r2, [r3, #8]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	e006      	b.n	8002c84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d108      	bne.n	8002c9e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c9a:	605a      	str	r2, [r3, #4]
 8002c9c:	e007      	b.n	8002cae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6859      	ldr	r1, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d30 <HAL_I2C_Init+0x134>)
 8002cba:	430b      	orrs	r3, r1
 8002cbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ccc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	69d9      	ldr	r1, [r3, #28]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1a      	ldr	r2, [r3, #32]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0201 	orr.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	02008000 	.word	0x02008000

08002d34 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	460b      	mov	r3, r1
 8002d42:	817b      	strh	r3, [r7, #10]
 8002d44:	4613      	mov	r3, r2
 8002d46:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b20      	cmp	r3, #32
 8002d52:	f040 80fd 	bne.w	8002f50 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_I2C_Master_Transmit+0x30>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e0f6      	b.n	8002f52 <HAL_I2C_Master_Transmit+0x21e>
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d6c:	f7ff f830 	bl	8001dd0 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	2319      	movs	r3, #25
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 fa0a 	bl	8003198 <I2C_WaitOnFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e0e1      	b.n	8002f52 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2221      	movs	r2, #33	@ 0x21
 8002d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2210      	movs	r2, #16
 8002d9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	893a      	ldrh	r2, [r7, #8]
 8002dae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	2bff      	cmp	r3, #255	@ 0xff
 8002dbe:	d906      	bls.n	8002dce <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	22ff      	movs	r2, #255	@ 0xff
 8002dc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002dc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	e007      	b.n	8002dde <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002dd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ddc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d024      	beq.n	8002e30 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	781a      	ldrb	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	1c5a      	adds	r2, r3, #1
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	3b01      	subs	r3, #1
 8002e04:	b29a      	uxth	r2, r3
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	b29a      	uxth	r2, r3
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	b2da      	uxtb	r2, r3
 8002e20:	8979      	ldrh	r1, [r7, #10]
 8002e22:	4b4e      	ldr	r3, [pc, #312]	@ (8002f5c <HAL_I2C_Master_Transmit+0x228>)
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f000 fc05 	bl	8003638 <I2C_TransferConfig>
 8002e2e:	e066      	b.n	8002efe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	8979      	ldrh	r1, [r7, #10]
 8002e38:	4b48      	ldr	r3, [pc, #288]	@ (8002f5c <HAL_I2C_Master_Transmit+0x228>)
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f000 fbfa 	bl	8003638 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002e44:	e05b      	b.n	8002efe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	6a39      	ldr	r1, [r7, #32]
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	f000 f9fd 	bl	800324a <I2C_WaitOnTXISFlagUntilTimeout>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e07b      	b.n	8002f52 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5e:	781a      	ldrb	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6a:	1c5a      	adds	r2, r3, #1
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	3b01      	subs	r3, #1
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e82:	3b01      	subs	r3, #1
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d034      	beq.n	8002efe <HAL_I2C_Master_Transmit+0x1ca>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d130      	bne.n	8002efe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2180      	movs	r1, #128	@ 0x80
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 f976 	bl	8003198 <I2C_WaitOnFlagUntilTimeout>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e04d      	b.n	8002f52 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	2bff      	cmp	r3, #255	@ 0xff
 8002ebe:	d90e      	bls.n	8002ede <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	22ff      	movs	r2, #255	@ 0xff
 8002ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	8979      	ldrh	r1, [r7, #10]
 8002ece:	2300      	movs	r3, #0
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fbae 	bl	8003638 <I2C_TransferConfig>
 8002edc:	e00f      	b.n	8002efe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	8979      	ldrh	r1, [r7, #10]
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f000 fb9d 	bl	8003638 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d19e      	bne.n	8002e46 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	6a39      	ldr	r1, [r7, #32]
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 f9e3 	bl	80032d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e01a      	b.n	8002f52 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2220      	movs	r2, #32
 8002f22:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6859      	ldr	r1, [r3, #4]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <HAL_I2C_Master_Transmit+0x22c>)
 8002f30:	400b      	ands	r3, r1
 8002f32:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2220      	movs	r2, #32
 8002f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	e000      	b.n	8002f52 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002f50:	2302      	movs	r3, #2
  }
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	80002000 	.word	0x80002000
 8002f60:	fe00e800 	.word	0xfe00e800

08002f64 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b088      	sub	sp, #32
 8002f68:	af02      	add	r7, sp, #8
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	607a      	str	r2, [r7, #4]
 8002f6e:	461a      	mov	r2, r3
 8002f70:	460b      	mov	r3, r1
 8002f72:	817b      	strh	r3, [r7, #10]
 8002f74:	4613      	mov	r3, r2
 8002f76:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b20      	cmp	r3, #32
 8002f82:	f040 80db 	bne.w	800313c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d101      	bne.n	8002f94 <HAL_I2C_Master_Receive+0x30>
 8002f90:	2302      	movs	r3, #2
 8002f92:	e0d4      	b.n	800313e <HAL_I2C_Master_Receive+0x1da>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f9c:	f7fe ff18 	bl	8001dd0 <HAL_GetTick>
 8002fa0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	2319      	movs	r3, #25
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 f8f2 	bl	8003198 <I2C_WaitOnFlagUntilTimeout>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e0bf      	b.n	800313e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2222      	movs	r2, #34	@ 0x22
 8002fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2210      	movs	r2, #16
 8002fca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	893a      	ldrh	r2, [r7, #8]
 8002fde:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	2bff      	cmp	r3, #255	@ 0xff
 8002fee:	d90e      	bls.n	800300e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	8979      	ldrh	r1, [r7, #10]
 8002ffe:	4b52      	ldr	r3, [pc, #328]	@ (8003148 <HAL_I2C_Master_Receive+0x1e4>)
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 fb16 	bl	8003638 <I2C_TransferConfig>
 800300c:	e06d      	b.n	80030ea <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800301c:	b2da      	uxtb	r2, r3
 800301e:	8979      	ldrh	r1, [r7, #10]
 8003020:	4b49      	ldr	r3, [pc, #292]	@ (8003148 <HAL_I2C_Master_Receive+0x1e4>)
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fb05 	bl	8003638 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800302e:	e05c      	b.n	80030ea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	6a39      	ldr	r1, [r7, #32]
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 f993 	bl	8003360 <I2C_WaitOnRXNEFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e07c      	b.n	800313e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304e:	b2d2      	uxtb	r2, r2
 8003050:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	1c5a      	adds	r2, r3, #1
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003060:	3b01      	subs	r3, #1
 8003062:	b29a      	uxth	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800306c:	b29b      	uxth	r3, r3
 800306e:	3b01      	subs	r3, #1
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307a:	b29b      	uxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d034      	beq.n	80030ea <HAL_I2C_Master_Receive+0x186>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003084:	2b00      	cmp	r3, #0
 8003086:	d130      	bne.n	80030ea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	6a3b      	ldr	r3, [r7, #32]
 800308e:	2200      	movs	r2, #0
 8003090:	2180      	movs	r1, #128	@ 0x80
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 f880 	bl	8003198 <I2C_WaitOnFlagUntilTimeout>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e04d      	b.n	800313e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	2bff      	cmp	r3, #255	@ 0xff
 80030aa:	d90e      	bls.n	80030ca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	22ff      	movs	r2, #255	@ 0xff
 80030b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	8979      	ldrh	r1, [r7, #10]
 80030ba:	2300      	movs	r3, #0
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 fab8 	bl	8003638 <I2C_TransferConfig>
 80030c8:	e00f      	b.n	80030ea <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	8979      	ldrh	r1, [r7, #10]
 80030dc:	2300      	movs	r3, #0
 80030de:	9300      	str	r3, [sp, #0]
 80030e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 faa7 	bl	8003638 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d19d      	bne.n	8003030 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	6a39      	ldr	r1, [r7, #32]
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f8ed 	bl	80032d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e01a      	b.n	800313e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2220      	movs	r2, #32
 800310e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6859      	ldr	r1, [r3, #4]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	4b0c      	ldr	r3, [pc, #48]	@ (800314c <HAL_I2C_Master_Receive+0x1e8>)
 800311c:	400b      	ands	r3, r1
 800311e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2220      	movs	r2, #32
 8003124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003138:	2300      	movs	r3, #0
 800313a:	e000      	b.n	800313e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800313c:	2302      	movs	r3, #2
  }
}
 800313e:	4618      	mov	r0, r3
 8003140:	3718      	adds	r7, #24
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	80002400 	.word	0x80002400
 800314c:	fe00e800 	.word	0xfe00e800

08003150 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b02      	cmp	r3, #2
 8003164:	d103      	bne.n	800316e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2200      	movs	r2, #0
 800316c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b01      	cmp	r3, #1
 800317a:	d007      	beq.n	800318c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	699a      	ldr	r2, [r3, #24]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	619a      	str	r2, [r3, #24]
  }
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	603b      	str	r3, [r7, #0]
 80031a4:	4613      	mov	r3, r2
 80031a6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031a8:	e03b      	b.n	8003222 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	6839      	ldr	r1, [r7, #0]
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f000 f962 	bl	8003478 <I2C_IsErrorOccurred>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e041      	b.n	8003242 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c4:	d02d      	beq.n	8003222 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c6:	f7fe fe03 	bl	8001dd0 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d302      	bcc.n	80031dc <I2C_WaitOnFlagUntilTimeout+0x44>
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d122      	bne.n	8003222 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699a      	ldr	r2, [r3, #24]
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	4013      	ands	r3, r2
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	bf0c      	ite	eq
 80031ec:	2301      	moveq	r3, #1
 80031ee:	2300      	movne	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	461a      	mov	r2, r3
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d113      	bne.n	8003222 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	f043 0220 	orr.w	r2, r3, #32
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2220      	movs	r2, #32
 800320a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e00f      	b.n	8003242 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699a      	ldr	r2, [r3, #24]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	4013      	ands	r3, r2
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	429a      	cmp	r2, r3
 8003230:	bf0c      	ite	eq
 8003232:	2301      	moveq	r3, #1
 8003234:	2300      	movne	r3, #0
 8003236:	b2db      	uxtb	r3, r3
 8003238:	461a      	mov	r2, r3
 800323a:	79fb      	ldrb	r3, [r7, #7]
 800323c:	429a      	cmp	r2, r3
 800323e:	d0b4      	beq.n	80031aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b084      	sub	sp, #16
 800324e:	af00      	add	r7, sp, #0
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003256:	e033      	b.n	80032c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	68b9      	ldr	r1, [r7, #8]
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f000 f90b 	bl	8003478 <I2C_IsErrorOccurred>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e031      	b.n	80032d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003272:	d025      	beq.n	80032c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003274:	f7fe fdac 	bl	8001dd0 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	429a      	cmp	r2, r3
 8003282:	d302      	bcc.n	800328a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d11a      	bne.n	80032c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b02      	cmp	r3, #2
 8003296:	d013      	beq.n	80032c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2220      	movs	r2, #32
 80032a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e007      	b.n	80032d0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699b      	ldr	r3, [r3, #24]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d1c4      	bne.n	8003258 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032e4:	e02f      	b.n	8003346 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	68b9      	ldr	r1, [r7, #8]
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 f8c4 	bl	8003478 <I2C_IsErrorOccurred>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e02d      	b.n	8003356 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032fa:	f7fe fd69 	bl	8001dd0 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	429a      	cmp	r2, r3
 8003308:	d302      	bcc.n	8003310 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d11a      	bne.n	8003346 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b20      	cmp	r3, #32
 800331c:	d013      	beq.n	8003346 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003322:	f043 0220 	orr.w	r2, r3, #32
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2220      	movs	r2, #32
 800332e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e007      	b.n	8003356 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	f003 0320 	and.w	r3, r3, #32
 8003350:	2b20      	cmp	r3, #32
 8003352:	d1c8      	bne.n	80032e6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
	...

08003360 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003370:	e071      	b.n	8003456 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	68b9      	ldr	r1, [r7, #8]
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f87e 	bl	8003478 <I2C_IsErrorOccurred>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	f003 0320 	and.w	r3, r3, #32
 8003390:	2b20      	cmp	r3, #32
 8003392:	d13b      	bne.n	800340c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003394:	7dfb      	ldrb	r3, [r7, #23]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d138      	bne.n	800340c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	d105      	bne.n	80033b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80033b0:	2300      	movs	r3, #0
 80033b2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	2b10      	cmp	r3, #16
 80033c0:	d121      	bne.n	8003406 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2210      	movs	r2, #16
 80033c8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2204      	movs	r2, #4
 80033ce:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2220      	movs	r2, #32
 80033d6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6859      	ldr	r1, [r3, #4]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	4b24      	ldr	r3, [pc, #144]	@ (8003474 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80033e4:	400b      	ands	r3, r1
 80033e6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	75fb      	strb	r3, [r7, #23]
 8003404:	e002      	b.n	800340c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800340c:	f7fe fce0 	bl	8001dd0 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	429a      	cmp	r2, r3
 800341a:	d302      	bcc.n	8003422 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d119      	bne.n	8003456 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8003422:	7dfb      	ldrb	r3, [r7, #23]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d116      	bne.n	8003456 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b04      	cmp	r3, #4
 8003434:	d00f      	beq.n	8003456 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343a:	f043 0220 	orr.w	r2, r3, #32
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2220      	movs	r2, #32
 8003446:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b04      	cmp	r3, #4
 8003462:	d002      	beq.n	800346a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003464:	7dfb      	ldrb	r3, [r7, #23]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d083      	beq.n	8003372 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800346a:	7dfb      	ldrb	r3, [r7, #23]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	fe00e800 	.word	0xfe00e800

08003478 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b08a      	sub	sp, #40	@ 0x28
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003484:	2300      	movs	r3, #0
 8003486:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003492:	2300      	movs	r3, #0
 8003494:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	f003 0310 	and.w	r3, r3, #16
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d068      	beq.n	8003576 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2210      	movs	r2, #16
 80034aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034ac:	e049      	b.n	8003542 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b4:	d045      	beq.n	8003542 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034b6:	f7fe fc8b 	bl	8001dd0 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d302      	bcc.n	80034cc <I2C_IsErrorOccurred+0x54>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d13a      	bne.n	8003542 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80034de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034ee:	d121      	bne.n	8003534 <I2C_IsErrorOccurred+0xbc>
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f6:	d01d      	beq.n	8003534 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80034f8:	7cfb      	ldrb	r3, [r7, #19]
 80034fa:	2b20      	cmp	r3, #32
 80034fc:	d01a      	beq.n	8003534 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800350c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800350e:	f7fe fc5f 	bl	8001dd0 <HAL_GetTick>
 8003512:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003514:	e00e      	b.n	8003534 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003516:	f7fe fc5b 	bl	8001dd0 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b19      	cmp	r3, #25
 8003522:	d907      	bls.n	8003534 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003524:	6a3b      	ldr	r3, [r7, #32]
 8003526:	f043 0320 	orr.w	r3, r3, #32
 800352a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003532:	e006      	b.n	8003542 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	f003 0320 	and.w	r3, r3, #32
 800353e:	2b20      	cmp	r3, #32
 8003540:	d1e9      	bne.n	8003516 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	2b20      	cmp	r3, #32
 800354e:	d003      	beq.n	8003558 <I2C_IsErrorOccurred+0xe0>
 8003550:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0aa      	beq.n	80034ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800355c:	2b00      	cmp	r3, #0
 800355e:	d103      	bne.n	8003568 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2220      	movs	r2, #32
 8003566:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003568:	6a3b      	ldr	r3, [r7, #32]
 800356a:	f043 0304 	orr.w	r3, r3, #4
 800356e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00b      	beq.n	80035a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	f043 0301 	orr.w	r3, r3, #1
 800358e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003598:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00b      	beq.n	80035c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80035aa:	6a3b      	ldr	r3, [r7, #32]
 80035ac:	f043 0308 	orr.w	r3, r3, #8
 80035b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00b      	beq.n	80035e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80035cc:	6a3b      	ldr	r3, [r7, #32]
 80035ce:	f043 0302 	orr.w	r3, r3, #2
 80035d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80035e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01c      	beq.n	8003626 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f7ff fdaf 	bl	8003150 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	6859      	ldr	r1, [r3, #4]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4b0d      	ldr	r3, [pc, #52]	@ (8003634 <I2C_IsErrorOccurred+0x1bc>)
 80035fe:	400b      	ands	r3, r1
 8003600:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003606:	6a3b      	ldr	r3, [r7, #32]
 8003608:	431a      	orrs	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2220      	movs	r2, #32
 8003612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003626:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800362a:	4618      	mov	r0, r3
 800362c:	3728      	adds	r7, #40	@ 0x28
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	fe00e800 	.word	0xfe00e800

08003638 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003638:	b480      	push	{r7}
 800363a:	b087      	sub	sp, #28
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	460b      	mov	r3, r1
 8003644:	817b      	strh	r3, [r7, #10]
 8003646:	4613      	mov	r3, r2
 8003648:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800364a:	897b      	ldrh	r3, [r7, #10]
 800364c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003650:	7a7b      	ldrb	r3, [r7, #9]
 8003652:	041b      	lsls	r3, r3, #16
 8003654:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003658:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	4313      	orrs	r3, r2
 8003662:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003666:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	0d5b      	lsrs	r3, r3, #21
 8003672:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003676:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <I2C_TransferConfig+0x60>)
 8003678:	430b      	orrs	r3, r1
 800367a:	43db      	mvns	r3, r3
 800367c:	ea02 0103 	and.w	r1, r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	430a      	orrs	r2, r1
 8003688:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800368a:	bf00      	nop
 800368c:	371c      	adds	r7, #28
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	03ff63ff 	.word	0x03ff63ff

0800369c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	d138      	bne.n	8003724 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036bc:	2302      	movs	r3, #2
 80036be:	e032      	b.n	8003726 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2224      	movs	r2, #36	@ 0x24
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0201 	bic.w	r2, r2, #1
 80036de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6819      	ldr	r1, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f042 0201 	orr.w	r2, r2, #1
 800370e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003720:	2300      	movs	r3, #0
 8003722:	e000      	b.n	8003726 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003724:	2302      	movs	r3, #2
  }
}
 8003726:	4618      	mov	r0, r3
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr

08003732 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003732:	b480      	push	{r7}
 8003734:	b085      	sub	sp, #20
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
 800373a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b20      	cmp	r3, #32
 8003746:	d139      	bne.n	80037bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800374e:	2b01      	cmp	r3, #1
 8003750:	d101      	bne.n	8003756 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003752:	2302      	movs	r3, #2
 8003754:	e033      	b.n	80037be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2224      	movs	r2, #36	@ 0x24
 8003762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f022 0201 	bic.w	r2, r2, #1
 8003774:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003784:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	021b      	lsls	r3, r3, #8
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	4313      	orrs	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037b8:	2300      	movs	r3, #0
 80037ba:	e000      	b.n	80037be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037bc:	2302      	movs	r3, #2
  }
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3714      	adds	r7, #20
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
	...

080037cc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037d0:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a04      	ldr	r2, [pc, #16]	@ (80037e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037da:	6013      	str	r3, [r2, #0]
}
 80037dc:	bf00      	nop
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40007000 	.word	0x40007000

080037ec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80037f2:	2300      	movs	r3, #0
 80037f4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80037f6:	4b23      	ldr	r3, [pc, #140]	@ (8003884 <HAL_PWREx_EnableOverDrive+0x98>)
 80037f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fa:	4a22      	ldr	r2, [pc, #136]	@ (8003884 <HAL_PWREx_EnableOverDrive+0x98>)
 80037fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003800:	6413      	str	r3, [r2, #64]	@ 0x40
 8003802:	4b20      	ldr	r3, [pc, #128]	@ (8003884 <HAL_PWREx_EnableOverDrive+0x98>)
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800380e:	4b1e      	ldr	r3, [pc, #120]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1d      	ldr	r2, [pc, #116]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003818:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800381a:	f7fe fad9 	bl	8001dd0 <HAL_GetTick>
 800381e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003820:	e009      	b.n	8003836 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003822:	f7fe fad5 	bl	8001dd0 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003830:	d901      	bls.n	8003836 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e022      	b.n	800387c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003836:	4b14      	ldr	r3, [pc, #80]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800383e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003842:	d1ee      	bne.n	8003822 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003844:	4b10      	ldr	r3, [pc, #64]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a0f      	ldr	r2, [pc, #60]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x9c>)
 800384a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800384e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003850:	f7fe fabe 	bl	8001dd0 <HAL_GetTick>
 8003854:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003856:	e009      	b.n	800386c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003858:	f7fe faba 	bl	8001dd0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003866:	d901      	bls.n	800386c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e007      	b.n	800387c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800386c:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x9c>)
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003878:	d1ee      	bne.n	8003858 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40023800 	.word	0x40023800
 8003888:	40007000 	.word	0x40007000

0800388c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b086      	sub	sp, #24
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003894:	2300      	movs	r3, #0
 8003896:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e29b      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 8087 	beq.w	80039be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038b0:	4b96      	ldr	r3, [pc, #600]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 030c 	and.w	r3, r3, #12
 80038b8:	2b04      	cmp	r3, #4
 80038ba:	d00c      	beq.n	80038d6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038bc:	4b93      	ldr	r3, [pc, #588]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 030c 	and.w	r3, r3, #12
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d112      	bne.n	80038ee <HAL_RCC_OscConfig+0x62>
 80038c8:	4b90      	ldr	r3, [pc, #576]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038d4:	d10b      	bne.n	80038ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d6:	4b8d      	ldr	r3, [pc, #564]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d06c      	beq.n	80039bc <HAL_RCC_OscConfig+0x130>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d168      	bne.n	80039bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e275      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038f6:	d106      	bne.n	8003906 <HAL_RCC_OscConfig+0x7a>
 80038f8:	4b84      	ldr	r3, [pc, #528]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a83      	ldr	r2, [pc, #524]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80038fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003902:	6013      	str	r3, [r2, #0]
 8003904:	e02e      	b.n	8003964 <HAL_RCC_OscConfig+0xd8>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10c      	bne.n	8003928 <HAL_RCC_OscConfig+0x9c>
 800390e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a7e      	ldr	r2, [pc, #504]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003914:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003918:	6013      	str	r3, [r2, #0]
 800391a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a7b      	ldr	r2, [pc, #492]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003920:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	e01d      	b.n	8003964 <HAL_RCC_OscConfig+0xd8>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003930:	d10c      	bne.n	800394c <HAL_RCC_OscConfig+0xc0>
 8003932:	4b76      	ldr	r3, [pc, #472]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a75      	ldr	r2, [pc, #468]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003938:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	4b73      	ldr	r3, [pc, #460]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a72      	ldr	r2, [pc, #456]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003944:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e00b      	b.n	8003964 <HAL_RCC_OscConfig+0xd8>
 800394c:	4b6f      	ldr	r3, [pc, #444]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a6e      	ldr	r2, [pc, #440]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003952:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003956:	6013      	str	r3, [r2, #0]
 8003958:	4b6c      	ldr	r3, [pc, #432]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a6b      	ldr	r2, [pc, #428]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 800395e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d013      	beq.n	8003994 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396c:	f7fe fa30 	bl	8001dd0 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003974:	f7fe fa2c 	bl	8001dd0 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b64      	cmp	r3, #100	@ 0x64
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e229      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003986:	4b61      	ldr	r3, [pc, #388]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0xe8>
 8003992:	e014      	b.n	80039be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003994:	f7fe fa1c 	bl	8001dd0 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800399c:	f7fe fa18 	bl	8001dd0 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b64      	cmp	r3, #100	@ 0x64
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e215      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ae:	4b57      	ldr	r3, [pc, #348]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0x110>
 80039ba:	e000      	b.n	80039be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d069      	beq.n	8003a9e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039ca:	4b50      	ldr	r3, [pc, #320]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00b      	beq.n	80039ee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039d6:	4b4d      	ldr	r3, [pc, #308]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 030c 	and.w	r3, r3, #12
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d11c      	bne.n	8003a1c <HAL_RCC_OscConfig+0x190>
 80039e2:	4b4a      	ldr	r3, [pc, #296]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d116      	bne.n	8003a1c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ee:	4b47      	ldr	r3, [pc, #284]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_RCC_OscConfig+0x17a>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d001      	beq.n	8003a06 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e1e9      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a06:	4b41      	ldr	r3, [pc, #260]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	493d      	ldr	r1, [pc, #244]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a1a:	e040      	b.n	8003a9e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d023      	beq.n	8003a6c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a24:	4b39      	ldr	r3, [pc, #228]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a38      	ldr	r2, [pc, #224]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a2a:	f043 0301 	orr.w	r3, r3, #1
 8003a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a30:	f7fe f9ce 	bl	8001dd0 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a38:	f7fe f9ca 	bl	8001dd0 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e1c7      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4a:	4b30      	ldr	r3, [pc, #192]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a56:	4b2d      	ldr	r3, [pc, #180]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	4929      	ldr	r1, [pc, #164]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	600b      	str	r3, [r1, #0]
 8003a6a:	e018      	b.n	8003a9e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a6c:	4b27      	ldr	r3, [pc, #156]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a26      	ldr	r2, [pc, #152]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a72:	f023 0301 	bic.w	r3, r3, #1
 8003a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a78:	f7fe f9aa 	bl	8001dd0 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a80:	f7fe f9a6 	bl	8001dd0 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b02      	cmp	r3, #2
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e1a3      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a92:	4b1e      	ldr	r3, [pc, #120]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f0      	bne.n	8003a80 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d038      	beq.n	8003b1c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d019      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ab2:	4b16      	ldr	r3, [pc, #88]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ab6:	4a15      	ldr	r2, [pc, #84]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abe:	f7fe f987 	bl	8001dd0 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac6:	f7fe f983 	bl	8001dd0 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e180      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003ada:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f0      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x23a>
 8003ae4:	e01a      	b.n	8003b1c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ae6:	4b09      	ldr	r3, [pc, #36]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aea:	4a08      	ldr	r2, [pc, #32]	@ (8003b0c <HAL_RCC_OscConfig+0x280>)
 8003aec:	f023 0301 	bic.w	r3, r3, #1
 8003af0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af2:	f7fe f96d 	bl	8001dd0 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af8:	e00a      	b.n	8003b10 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003afa:	f7fe f969 	bl	8001dd0 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d903      	bls.n	8003b10 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e166      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
 8003b0c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b10:	4b92      	ldr	r3, [pc, #584]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1ee      	bne.n	8003afa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	f000 80a4 	beq.w	8003c72 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b2a:	4b8c      	ldr	r3, [pc, #560]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10d      	bne.n	8003b52 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b36:	4b89      	ldr	r3, [pc, #548]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3a:	4a88      	ldr	r2, [pc, #544]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b42:	4b86      	ldr	r3, [pc, #536]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b4a:	60bb      	str	r3, [r7, #8]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b52:	4b83      	ldr	r3, [pc, #524]	@ (8003d60 <HAL_RCC_OscConfig+0x4d4>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d118      	bne.n	8003b90 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003b5e:	4b80      	ldr	r3, [pc, #512]	@ (8003d60 <HAL_RCC_OscConfig+0x4d4>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a7f      	ldr	r2, [pc, #508]	@ (8003d60 <HAL_RCC_OscConfig+0x4d4>)
 8003b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b6a:	f7fe f931 	bl	8001dd0 <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b72:	f7fe f92d 	bl	8001dd0 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b64      	cmp	r3, #100	@ 0x64
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e12a      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b84:	4b76      	ldr	r3, [pc, #472]	@ (8003d60 <HAL_RCC_OscConfig+0x4d4>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0f0      	beq.n	8003b72 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x31a>
 8003b98:	4b70      	ldr	r3, [pc, #448]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9c:	4a6f      	ldr	r2, [pc, #444]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba4:	e02d      	b.n	8003c02 <HAL_RCC_OscConfig+0x376>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10c      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x33c>
 8003bae:	4b6b      	ldr	r3, [pc, #428]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb2:	4a6a      	ldr	r2, [pc, #424]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bb4:	f023 0301 	bic.w	r3, r3, #1
 8003bb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bba:	4b68      	ldr	r3, [pc, #416]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bbe:	4a67      	ldr	r2, [pc, #412]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bc0:	f023 0304 	bic.w	r3, r3, #4
 8003bc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc6:	e01c      	b.n	8003c02 <HAL_RCC_OscConfig+0x376>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	2b05      	cmp	r3, #5
 8003bce:	d10c      	bne.n	8003bea <HAL_RCC_OscConfig+0x35e>
 8003bd0:	4b62      	ldr	r3, [pc, #392]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd4:	4a61      	ldr	r2, [pc, #388]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bd6:	f043 0304 	orr.w	r3, r3, #4
 8003bda:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bdc:	4b5f      	ldr	r3, [pc, #380]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be0:	4a5e      	ldr	r2, [pc, #376]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be8:	e00b      	b.n	8003c02 <HAL_RCC_OscConfig+0x376>
 8003bea:	4b5c      	ldr	r3, [pc, #368]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bee:	4a5b      	ldr	r2, [pc, #364]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bf0:	f023 0301 	bic.w	r3, r3, #1
 8003bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bf6:	4b59      	ldr	r3, [pc, #356]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfa:	4a58      	ldr	r2, [pc, #352]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003bfc:	f023 0304 	bic.w	r3, r3, #4
 8003c00:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d015      	beq.n	8003c36 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0a:	f7fe f8e1 	bl	8001dd0 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c10:	e00a      	b.n	8003c28 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c12:	f7fe f8dd 	bl	8001dd0 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d901      	bls.n	8003c28 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e0d8      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c28:	4b4c      	ldr	r3, [pc, #304]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0ee      	beq.n	8003c12 <HAL_RCC_OscConfig+0x386>
 8003c34:	e014      	b.n	8003c60 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c36:	f7fe f8cb 	bl	8001dd0 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c3c:	e00a      	b.n	8003c54 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c3e:	f7fe f8c7 	bl	8001dd0 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e0c2      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c54:	4b41      	ldr	r3, [pc, #260]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ee      	bne.n	8003c3e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c60:	7dfb      	ldrb	r3, [r7, #23]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d105      	bne.n	8003c72 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c66:	4b3d      	ldr	r3, [pc, #244]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	4a3c      	ldr	r2, [pc, #240]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c70:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	f000 80ae 	beq.w	8003dd8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c7c:	4b37      	ldr	r3, [pc, #220]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 030c 	and.w	r3, r3, #12
 8003c84:	2b08      	cmp	r3, #8
 8003c86:	d06d      	beq.n	8003d64 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d14b      	bne.n	8003d28 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c90:	4b32      	ldr	r3, [pc, #200]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a31      	ldr	r2, [pc, #196]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9c:	f7fe f898 	bl	8001dd0 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca4:	f7fe f894 	bl	8001dd0 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e091      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cb6:	4b29      	ldr	r3, [pc, #164]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69da      	ldr	r2, [r3, #28]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	019b      	lsls	r3, r3, #6
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd8:	085b      	lsrs	r3, r3, #1
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	041b      	lsls	r3, r3, #16
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce4:	061b      	lsls	r3, r3, #24
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cec:	071b      	lsls	r3, r3, #28
 8003cee:	491b      	ldr	r1, [pc, #108]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cf4:	4b19      	ldr	r3, [pc, #100]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a18      	ldr	r2, [pc, #96]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003cfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d00:	f7fe f866 	bl	8001dd0 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d08:	f7fe f862 	bl	8001dd0 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e05f      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d1a:	4b10      	ldr	r3, [pc, #64]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0f0      	beq.n	8003d08 <HAL_RCC_OscConfig+0x47c>
 8003d26:	e057      	b.n	8003dd8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d28:	4b0c      	ldr	r3, [pc, #48]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a0b      	ldr	r2, [pc, #44]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003d2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d34:	f7fe f84c 	bl	8001dd0 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d3c:	f7fe f848 	bl	8001dd0 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e045      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d4e:	4b03      	ldr	r3, [pc, #12]	@ (8003d5c <HAL_RCC_OscConfig+0x4d0>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0x4b0>
 8003d5a:	e03d      	b.n	8003dd8 <HAL_RCC_OscConfig+0x54c>
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003d64:	4b1f      	ldr	r3, [pc, #124]	@ (8003de4 <HAL_RCC_OscConfig+0x558>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d030      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d129      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d122      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d94:	4013      	ands	r3, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d9a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d119      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003daa:	085b      	lsrs	r3, r3, #1
 8003dac:	3b01      	subs	r3, #1
 8003dae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d10f      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d107      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e000      	b.n	8003dda <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40023800 	.word	0x40023800

08003de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e0d0      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e00:	4b6a      	ldr	r3, [pc, #424]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 030f 	and.w	r3, r3, #15
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d910      	bls.n	8003e30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0e:	4b67      	ldr	r3, [pc, #412]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 020f 	bic.w	r2, r3, #15
 8003e16:	4965      	ldr	r1, [pc, #404]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1e:	4b63      	ldr	r3, [pc, #396]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d001      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e0b8      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d020      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e48:	4b59      	ldr	r3, [pc, #356]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	4a58      	ldr	r2, [pc, #352]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0308 	and.w	r3, r3, #8
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e60:	4b53      	ldr	r3, [pc, #332]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	4a52      	ldr	r2, [pc, #328]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e6c:	4b50      	ldr	r3, [pc, #320]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	494d      	ldr	r1, [pc, #308]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d040      	beq.n	8003f0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d107      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e92:	4b47      	ldr	r3, [pc, #284]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d115      	bne.n	8003eca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e07f      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d107      	bne.n	8003eba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eaa:	4b41      	ldr	r3, [pc, #260]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d109      	bne.n	8003eca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e073      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eba:	4b3d      	ldr	r3, [pc, #244]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e06b      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eca:	4b39      	ldr	r3, [pc, #228]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f023 0203 	bic.w	r2, r3, #3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	4936      	ldr	r1, [pc, #216]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003edc:	f7fd ff78 	bl	8001dd0 <HAL_GetTick>
 8003ee0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ee2:	e00a      	b.n	8003efa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ee4:	f7fd ff74 	bl	8001dd0 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e053      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efa:	4b2d      	ldr	r3, [pc, #180]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 020c 	and.w	r2, r3, #12
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d1eb      	bne.n	8003ee4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f0c:	4b27      	ldr	r3, [pc, #156]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 030f 	and.w	r3, r3, #15
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d210      	bcs.n	8003f3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1a:	4b24      	ldr	r3, [pc, #144]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f023 020f 	bic.w	r2, r3, #15
 8003f22:	4922      	ldr	r1, [pc, #136]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f2a:	4b20      	ldr	r3, [pc, #128]	@ (8003fac <HAL_RCC_ClockConfig+0x1c4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 030f 	and.w	r3, r3, #15
 8003f32:	683a      	ldr	r2, [r7, #0]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d001      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e032      	b.n	8003fa2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d008      	beq.n	8003f5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f48:	4b19      	ldr	r3, [pc, #100]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	4916      	ldr	r1, [pc, #88]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f66:	4b12      	ldr	r3, [pc, #72]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	490e      	ldr	r1, [pc, #56]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f7a:	f000 f821 	bl	8003fc0 <HAL_RCC_GetSysClockFreq>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	091b      	lsrs	r3, r3, #4
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	490a      	ldr	r1, [pc, #40]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1cc>)
 8003f8c:	5ccb      	ldrb	r3, [r1, r3]
 8003f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f92:	4a09      	ldr	r2, [pc, #36]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1d0>)
 8003f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f96:	4b09      	ldr	r3, [pc, #36]	@ (8003fbc <HAL_RCC_ClockConfig+0x1d4>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fd fed4 	bl	8001d48 <HAL_InitTick>

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40023c00 	.word	0x40023c00
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	0800aab4 	.word	0x0800aab4
 8003fb8:	20000030 	.word	0x20000030
 8003fbc:	20000034 	.word	0x20000034

08003fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fc4:	b094      	sub	sp, #80	@ 0x50
 8003fc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fcc:	2300      	movs	r3, #0
 8003fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fd8:	4b79      	ldr	r3, [pc, #484]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 030c 	and.w	r3, r3, #12
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d00d      	beq.n	8004000 <HAL_RCC_GetSysClockFreq+0x40>
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	f200 80e1 	bhi.w	80041ac <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d002      	beq.n	8003ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d003      	beq.n	8003ffa <HAL_RCC_GetSysClockFreq+0x3a>
 8003ff2:	e0db      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ff4:	4b73      	ldr	r3, [pc, #460]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ff8:	e0db      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ffa:	4b73      	ldr	r3, [pc, #460]	@ (80041c8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ffe:	e0d8      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004000:	4b6f      	ldr	r3, [pc, #444]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004008:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800400a:	4b6d      	ldr	r3, [pc, #436]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d063      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004016:	4b6a      	ldr	r3, [pc, #424]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	099b      	lsrs	r3, r3, #6
 800401c:	2200      	movs	r2, #0
 800401e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004020:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004028:	633b      	str	r3, [r7, #48]	@ 0x30
 800402a:	2300      	movs	r3, #0
 800402c:	637b      	str	r3, [r7, #52]	@ 0x34
 800402e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004032:	4622      	mov	r2, r4
 8004034:	462b      	mov	r3, r5
 8004036:	f04f 0000 	mov.w	r0, #0
 800403a:	f04f 0100 	mov.w	r1, #0
 800403e:	0159      	lsls	r1, r3, #5
 8004040:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004044:	0150      	lsls	r0, r2, #5
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	4621      	mov	r1, r4
 800404c:	1a51      	subs	r1, r2, r1
 800404e:	6139      	str	r1, [r7, #16]
 8004050:	4629      	mov	r1, r5
 8004052:	eb63 0301 	sbc.w	r3, r3, r1
 8004056:	617b      	str	r3, [r7, #20]
 8004058:	f04f 0200 	mov.w	r2, #0
 800405c:	f04f 0300 	mov.w	r3, #0
 8004060:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004064:	4659      	mov	r1, fp
 8004066:	018b      	lsls	r3, r1, #6
 8004068:	4651      	mov	r1, sl
 800406a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800406e:	4651      	mov	r1, sl
 8004070:	018a      	lsls	r2, r1, #6
 8004072:	4651      	mov	r1, sl
 8004074:	ebb2 0801 	subs.w	r8, r2, r1
 8004078:	4659      	mov	r1, fp
 800407a:	eb63 0901 	sbc.w	r9, r3, r1
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	f04f 0300 	mov.w	r3, #0
 8004086:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800408a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800408e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004092:	4690      	mov	r8, r2
 8004094:	4699      	mov	r9, r3
 8004096:	4623      	mov	r3, r4
 8004098:	eb18 0303 	adds.w	r3, r8, r3
 800409c:	60bb      	str	r3, [r7, #8]
 800409e:	462b      	mov	r3, r5
 80040a0:	eb49 0303 	adc.w	r3, r9, r3
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	f04f 0200 	mov.w	r2, #0
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040b2:	4629      	mov	r1, r5
 80040b4:	024b      	lsls	r3, r1, #9
 80040b6:	4621      	mov	r1, r4
 80040b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040bc:	4621      	mov	r1, r4
 80040be:	024a      	lsls	r2, r1, #9
 80040c0:	4610      	mov	r0, r2
 80040c2:	4619      	mov	r1, r3
 80040c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040c6:	2200      	movs	r2, #0
 80040c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040d0:	f7fc faca 	bl	8000668 <__aeabi_uldivmod>
 80040d4:	4602      	mov	r2, r0
 80040d6:	460b      	mov	r3, r1
 80040d8:	4613      	mov	r3, r2
 80040da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040dc:	e058      	b.n	8004190 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040de:	4b38      	ldr	r3, [pc, #224]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	099b      	lsrs	r3, r3, #6
 80040e4:	2200      	movs	r2, #0
 80040e6:	4618      	mov	r0, r3
 80040e8:	4611      	mov	r1, r2
 80040ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040ee:	623b      	str	r3, [r7, #32]
 80040f0:	2300      	movs	r3, #0
 80040f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80040f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040f8:	4642      	mov	r2, r8
 80040fa:	464b      	mov	r3, r9
 80040fc:	f04f 0000 	mov.w	r0, #0
 8004100:	f04f 0100 	mov.w	r1, #0
 8004104:	0159      	lsls	r1, r3, #5
 8004106:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800410a:	0150      	lsls	r0, r2, #5
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4641      	mov	r1, r8
 8004112:	ebb2 0a01 	subs.w	sl, r2, r1
 8004116:	4649      	mov	r1, r9
 8004118:	eb63 0b01 	sbc.w	fp, r3, r1
 800411c:	f04f 0200 	mov.w	r2, #0
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004128:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800412c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004130:	ebb2 040a 	subs.w	r4, r2, sl
 8004134:	eb63 050b 	sbc.w	r5, r3, fp
 8004138:	f04f 0200 	mov.w	r2, #0
 800413c:	f04f 0300 	mov.w	r3, #0
 8004140:	00eb      	lsls	r3, r5, #3
 8004142:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004146:	00e2      	lsls	r2, r4, #3
 8004148:	4614      	mov	r4, r2
 800414a:	461d      	mov	r5, r3
 800414c:	4643      	mov	r3, r8
 800414e:	18e3      	adds	r3, r4, r3
 8004150:	603b      	str	r3, [r7, #0]
 8004152:	464b      	mov	r3, r9
 8004154:	eb45 0303 	adc.w	r3, r5, r3
 8004158:	607b      	str	r3, [r7, #4]
 800415a:	f04f 0200 	mov.w	r2, #0
 800415e:	f04f 0300 	mov.w	r3, #0
 8004162:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004166:	4629      	mov	r1, r5
 8004168:	028b      	lsls	r3, r1, #10
 800416a:	4621      	mov	r1, r4
 800416c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004170:	4621      	mov	r1, r4
 8004172:	028a      	lsls	r2, r1, #10
 8004174:	4610      	mov	r0, r2
 8004176:	4619      	mov	r1, r3
 8004178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800417a:	2200      	movs	r2, #0
 800417c:	61bb      	str	r3, [r7, #24]
 800417e:	61fa      	str	r2, [r7, #28]
 8004180:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004184:	f7fc fa70 	bl	8000668 <__aeabi_uldivmod>
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	4613      	mov	r3, r2
 800418e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004190:	4b0b      	ldr	r3, [pc, #44]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	0c1b      	lsrs	r3, r3, #16
 8004196:	f003 0303 	and.w	r3, r3, #3
 800419a:	3301      	adds	r3, #1
 800419c:	005b      	lsls	r3, r3, #1
 800419e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80041a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041aa:	e002      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041ac:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3750      	adds	r7, #80	@ 0x50
 80041b8:	46bd      	mov	sp, r7
 80041ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041be:	bf00      	nop
 80041c0:	40023800 	.word	0x40023800
 80041c4:	00f42400 	.word	0x00f42400
 80041c8:	007a1200 	.word	0x007a1200

080041cc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041d0:	4b03      	ldr	r3, [pc, #12]	@ (80041e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80041d2:	681b      	ldr	r3, [r3, #0]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000030 	.word	0x20000030

080041e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041e8:	f7ff fff0 	bl	80041cc <HAL_RCC_GetHCLKFreq>
 80041ec:	4602      	mov	r2, r0
 80041ee:	4b05      	ldr	r3, [pc, #20]	@ (8004204 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	0a9b      	lsrs	r3, r3, #10
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	4903      	ldr	r1, [pc, #12]	@ (8004208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041fa:	5ccb      	ldrb	r3, [r1, r3]
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40023800 	.word	0x40023800
 8004208:	0800aac4 	.word	0x0800aac4

0800420c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004210:	f7ff ffdc 	bl	80041cc <HAL_RCC_GetHCLKFreq>
 8004214:	4602      	mov	r2, r0
 8004216:	4b05      	ldr	r3, [pc, #20]	@ (800422c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	0b5b      	lsrs	r3, r3, #13
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	4903      	ldr	r1, [pc, #12]	@ (8004230 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004222:	5ccb      	ldrb	r3, [r1, r3]
 8004224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004228:	4618      	mov	r0, r3
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40023800 	.word	0x40023800
 8004230:	0800aac4 	.word	0x0800aac4

08004234 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b088      	sub	sp, #32
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800423c:	2300      	movs	r3, #0
 800423e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004244:	2300      	movs	r3, #0
 8004246:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004248:	2300      	movs	r3, #0
 800424a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800424c:	2300      	movs	r3, #0
 800424e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d012      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800425c:	4b69      	ldr	r3, [pc, #420]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	4a68      	ldr	r2, [pc, #416]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004262:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004266:	6093      	str	r3, [r2, #8]
 8004268:	4b66      	ldr	r3, [pc, #408]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004270:	4964      	ldr	r1, [pc, #400]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004272:	4313      	orrs	r3, r2
 8004274:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800427e:	2301      	movs	r3, #1
 8004280:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d017      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800428e:	4b5d      	ldr	r3, [pc, #372]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004290:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004294:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429c:	4959      	ldr	r1, [pc, #356]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80042ac:	d101      	bne.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80042ae:	2301      	movs	r3, #1
 80042b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80042ba:	2301      	movs	r3, #1
 80042bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d017      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042ca:	4b4e      	ldr	r3, [pc, #312]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	494a      	ldr	r1, [pc, #296]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042e8:	d101      	bne.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80042ea:	2301      	movs	r3, #1
 80042ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80042f6:	2301      	movs	r3, #1
 80042f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004306:	2301      	movs	r3, #1
 8004308:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0320 	and.w	r3, r3, #32
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 808b 	beq.w	800442e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004318:	4b3a      	ldr	r3, [pc, #232]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	4a39      	ldr	r2, [pc, #228]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800431e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004322:	6413      	str	r3, [r2, #64]	@ 0x40
 8004324:	4b37      	ldr	r3, [pc, #220]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004330:	4b35      	ldr	r3, [pc, #212]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a34      	ldr	r2, [pc, #208]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800433a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800433c:	f7fd fd48 	bl	8001dd0 <HAL_GetTick>
 8004340:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004344:	f7fd fd44 	bl	8001dd0 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b64      	cmp	r3, #100	@ 0x64
 8004350:	d901      	bls.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e38f      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004356:	4b2c      	ldr	r3, [pc, #176]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f0      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004362:	4b28      	ldr	r3, [pc, #160]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004366:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800436a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d035      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	429a      	cmp	r2, r3
 800437e:	d02e      	beq.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004380:	4b20      	ldr	r3, [pc, #128]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004382:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004388:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800438a:	4b1e      	ldr	r3, [pc, #120]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800438c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438e:	4a1d      	ldr	r2, [pc, #116]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004394:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004396:	4b1b      	ldr	r3, [pc, #108]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439a:	4a1a      	ldr	r2, [pc, #104]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800439c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80043a2:	4a18      	ldr	r2, [pc, #96]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80043a8:	4b16      	ldr	r3, [pc, #88]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ac:	f003 0301 	and.w	r3, r3, #1
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d114      	bne.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fd fd0c 	bl	8001dd0 <HAL_GetTick>
 80043b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ba:	e00a      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043bc:	f7fd fd08 	bl	8001dd0 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d901      	bls.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e351      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d0ee      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043ea:	d111      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80043ec:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80043f8:	4b04      	ldr	r3, [pc, #16]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043fa:	400b      	ands	r3, r1
 80043fc:	4901      	ldr	r1, [pc, #4]	@ (8004404 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	608b      	str	r3, [r1, #8]
 8004402:	e00b      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004404:	40023800 	.word	0x40023800
 8004408:	40007000 	.word	0x40007000
 800440c:	0ffffcff 	.word	0x0ffffcff
 8004410:	4bac      	ldr	r3, [pc, #688]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	4aab      	ldr	r2, [pc, #684]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004416:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800441a:	6093      	str	r3, [r2, #8]
 800441c:	4ba9      	ldr	r3, [pc, #676]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800441e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004428:	49a6      	ldr	r1, [pc, #664]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800442a:	4313      	orrs	r3, r2
 800442c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0310 	and.w	r3, r3, #16
 8004436:	2b00      	cmp	r3, #0
 8004438:	d010      	beq.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800443a:	4ba2      	ldr	r3, [pc, #648]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800443c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004440:	4aa0      	ldr	r2, [pc, #640]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004442:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004446:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800444a:	4b9e      	ldr	r3, [pc, #632]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800444c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004454:	499b      	ldr	r1, [pc, #620]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004456:	4313      	orrs	r3, r2
 8004458:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00a      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004468:	4b96      	ldr	r3, [pc, #600]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800446a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800446e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004476:	4993      	ldr	r1, [pc, #588]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004478:	4313      	orrs	r3, r2
 800447a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800448a:	4b8e      	ldr	r3, [pc, #568]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004490:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004498:	498a      	ldr	r1, [pc, #552]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00a      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044ac:	4b85      	ldr	r3, [pc, #532]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044ba:	4982      	ldr	r1, [pc, #520]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00a      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044ce:	4b7d      	ldr	r3, [pc, #500]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044dc:	4979      	ldr	r1, [pc, #484]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d00a      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044f0:	4b74      	ldr	r3, [pc, #464]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044f6:	f023 0203 	bic.w	r2, r3, #3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044fe:	4971      	ldr	r1, [pc, #452]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004500:	4313      	orrs	r3, r2
 8004502:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00a      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004512:	4b6c      	ldr	r3, [pc, #432]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004518:	f023 020c 	bic.w	r2, r3, #12
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004520:	4968      	ldr	r1, [pc, #416]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004522:	4313      	orrs	r3, r2
 8004524:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004534:	4b63      	ldr	r3, [pc, #396]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800453a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004542:	4960      	ldr	r1, [pc, #384]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004544:	4313      	orrs	r3, r2
 8004546:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004556:	4b5b      	ldr	r3, [pc, #364]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004564:	4957      	ldr	r1, [pc, #348]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004578:	4b52      	ldr	r3, [pc, #328]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800457a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800457e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004586:	494f      	ldr	r1, [pc, #316]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800459a:	4b4a      	ldr	r3, [pc, #296]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a8:	4946      	ldr	r1, [pc, #280]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80045bc:	4b41      	ldr	r3, [pc, #260]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ca:	493e      	ldr	r1, [pc, #248]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80045de:	4b39      	ldr	r3, [pc, #228]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ec:	4935      	ldr	r1, [pc, #212]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00a      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004600:	4b30      	ldr	r3, [pc, #192]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004606:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800460e:	492d      	ldr	r1, [pc, #180]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d011      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004622:	4b28      	ldr	r3, [pc, #160]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004628:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004630:	4924      	ldr	r1, [pc, #144]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800463c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004640:	d101      	bne.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004642:	2301      	movs	r3, #1
 8004644:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004652:	2301      	movs	r3, #1
 8004654:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004662:	4b18      	ldr	r3, [pc, #96]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004668:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004670:	4914      	ldr	r1, [pc, #80]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004672:	4313      	orrs	r3, r2
 8004674:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00b      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004684:	4b0f      	ldr	r3, [pc, #60]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004694:	490b      	ldr	r1, [pc, #44]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00f      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80046a8:	4b06      	ldr	r3, [pc, #24]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80046aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ae:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046b8:	4902      	ldr	r1, [pc, #8]	@ (80046c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80046c0:	e002      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80046c2:	bf00      	nop
 80046c4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00b      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80046d4:	4b8a      	ldr	r3, [pc, #552]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e4:	4986      	ldr	r1, [pc, #536]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00b      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80046f8:	4b81      	ldr	r3, [pc, #516]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046fe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004708:	497d      	ldr	r1, [pc, #500]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800470a:	4313      	orrs	r3, r2
 800470c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d006      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	f000 80d6 	beq.w	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004724:	4b76      	ldr	r3, [pc, #472]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a75      	ldr	r2, [pc, #468]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800472a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800472e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004730:	f7fd fb4e 	bl	8001dd0 <HAL_GetTick>
 8004734:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004736:	e008      	b.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004738:	f7fd fb4a 	bl	8001dd0 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b64      	cmp	r3, #100	@ 0x64
 8004744:	d901      	bls.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e195      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800474a:	4b6d      	ldr	r3, [pc, #436]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f0      	bne.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d021      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004766:	2b00      	cmp	r3, #0
 8004768:	d11d      	bne.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800476a:	4b65      	ldr	r3, [pc, #404]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800476c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004770:	0c1b      	lsrs	r3, r3, #16
 8004772:	f003 0303 	and.w	r3, r3, #3
 8004776:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004778:	4b61      	ldr	r3, [pc, #388]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800477a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800477e:	0e1b      	lsrs	r3, r3, #24
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	019a      	lsls	r2, r3, #6
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	041b      	lsls	r3, r3, #16
 8004790:	431a      	orrs	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	061b      	lsls	r3, r3, #24
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	071b      	lsls	r3, r3, #28
 800479e:	4958      	ldr	r1, [pc, #352]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d004      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x588>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047ba:	d00a      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d02e      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047d0:	d129      	bne.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80047d2:	4b4b      	ldr	r3, [pc, #300]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047d8:	0c1b      	lsrs	r3, r3, #16
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80047e0:	4b47      	ldr	r3, [pc, #284]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047e6:	0f1b      	lsrs	r3, r3, #28
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	019a      	lsls	r2, r3, #6
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	041b      	lsls	r3, r3, #16
 80047f8:	431a      	orrs	r2, r3
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	061b      	lsls	r3, r3, #24
 8004800:	431a      	orrs	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	071b      	lsls	r3, r3, #28
 8004806:	493e      	ldr	r1, [pc, #248]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800480e:	4b3c      	ldr	r3, [pc, #240]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004814:	f023 021f 	bic.w	r2, r3, #31
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481c:	3b01      	subs	r3, #1
 800481e:	4938      	ldr	r1, [pc, #224]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004820:	4313      	orrs	r3, r2
 8004822:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d01d      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004832:	4b33      	ldr	r3, [pc, #204]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004834:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004838:	0e1b      	lsrs	r3, r3, #24
 800483a:	f003 030f 	and.w	r3, r3, #15
 800483e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004840:	4b2f      	ldr	r3, [pc, #188]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004846:	0f1b      	lsrs	r3, r3, #28
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	019a      	lsls	r2, r3, #6
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	041b      	lsls	r3, r3, #16
 800485a:	431a      	orrs	r2, r3
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	061b      	lsls	r3, r3, #24
 8004860:	431a      	orrs	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	071b      	lsls	r3, r3, #28
 8004866:	4926      	ldr	r1, [pc, #152]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d011      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	019a      	lsls	r2, r3, #6
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	041b      	lsls	r3, r3, #16
 8004886:	431a      	orrs	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	061b      	lsls	r3, r3, #24
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	071b      	lsls	r3, r3, #28
 8004896:	491a      	ldr	r1, [pc, #104]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800489e:	4b18      	ldr	r3, [pc, #96]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a17      	ldr	r2, [pc, #92]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048aa:	f7fd fa91 	bl	8001dd0 <HAL_GetTick>
 80048ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048b0:	e008      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80048b2:	f7fd fa8d 	bl	8001dd0 <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	2b64      	cmp	r3, #100	@ 0x64
 80048be:	d901      	bls.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e0d8      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80048c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d0f0      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	f040 80ce 	bne.w	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80048d8:	4b09      	ldr	r3, [pc, #36]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a08      	ldr	r2, [pc, #32]	@ (8004900 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048e4:	f7fd fa74 	bl	8001dd0 <HAL_GetTick>
 80048e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80048ea:	e00b      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048ec:	f7fd fa70 	bl	8001dd0 <HAL_GetTick>
 80048f0:	4602      	mov	r2, r0
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	2b64      	cmp	r3, #100	@ 0x64
 80048f8:	d904      	bls.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e0bb      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80048fe:	bf00      	nop
 8004900:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004904:	4b5e      	ldr	r3, [pc, #376]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800490c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004910:	d0ec      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004922:	2b00      	cmp	r3, #0
 8004924:	d009      	beq.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800492e:	2b00      	cmp	r3, #0
 8004930:	d02e      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	d12a      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800493a:	4b51      	ldr	r3, [pc, #324]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800493c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004940:	0c1b      	lsrs	r3, r3, #16
 8004942:	f003 0303 	and.w	r3, r3, #3
 8004946:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004948:	4b4d      	ldr	r3, [pc, #308]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494e:	0f1b      	lsrs	r3, r3, #28
 8004950:	f003 0307 	and.w	r3, r3, #7
 8004954:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	019a      	lsls	r2, r3, #6
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	041b      	lsls	r3, r3, #16
 8004960:	431a      	orrs	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	061b      	lsls	r3, r3, #24
 8004968:	431a      	orrs	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	071b      	lsls	r3, r3, #28
 800496e:	4944      	ldr	r1, [pc, #272]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004970:	4313      	orrs	r3, r2
 8004972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004976:	4b42      	ldr	r3, [pc, #264]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800497c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004984:	3b01      	subs	r3, #1
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	493d      	ldr	r1, [pc, #244]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800498a:	4313      	orrs	r3, r2
 800498c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d022      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049a4:	d11d      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80049a6:	4b36      	ldr	r3, [pc, #216]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ac:	0e1b      	lsrs	r3, r3, #24
 80049ae:	f003 030f 	and.w	r3, r3, #15
 80049b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049b4:	4b32      	ldr	r3, [pc, #200]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ba:	0f1b      	lsrs	r3, r3, #28
 80049bc:	f003 0307 	and.w	r3, r3, #7
 80049c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	019a      	lsls	r2, r3, #6
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a1b      	ldr	r3, [r3, #32]
 80049cc:	041b      	lsls	r3, r3, #16
 80049ce:	431a      	orrs	r2, r3
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	061b      	lsls	r3, r3, #24
 80049d4:	431a      	orrs	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	071b      	lsls	r3, r3, #28
 80049da:	4929      	ldr	r1, [pc, #164]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d028      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80049ee:	4b24      	ldr	r3, [pc, #144]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f4:	0e1b      	lsrs	r3, r3, #24
 80049f6:	f003 030f 	and.w	r3, r3, #15
 80049fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049fc:	4b20      	ldr	r3, [pc, #128]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a02:	0c1b      	lsrs	r3, r3, #16
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	019a      	lsls	r2, r3, #6
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	041b      	lsls	r3, r3, #16
 8004a14:	431a      	orrs	r2, r3
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	061b      	lsls	r3, r3, #24
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	071b      	lsls	r3, r3, #28
 8004a22:	4917      	ldr	r1, [pc, #92]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004a2a:	4b15      	ldr	r3, [pc, #84]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a38:	4911      	ldr	r1, [pc, #68]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004a40:	4b0f      	ldr	r3, [pc, #60]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a0e      	ldr	r2, [pc, #56]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a4c:	f7fd f9c0 	bl	8001dd0 <HAL_GetTick>
 8004a50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a52:	e008      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a54:	f7fd f9bc 	bl	8001dd0 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b64      	cmp	r3, #100	@ 0x64
 8004a60:	d901      	bls.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e007      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004a66:	4b06      	ldr	r3, [pc, #24]	@ (8004a80 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a72:	d1ef      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3720      	adds	r7, #32
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40023800 	.word	0x40023800

08004a84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e049      	b.n	8004b2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d106      	bne.n	8004ab0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fc ffda 	bl	8001a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	3304      	adds	r3, #4
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	4610      	mov	r0, r2
 8004ac4:	f000 fd18 	bl	80054f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
	...

08004b34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d001      	beq.n	8004b4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e054      	b.n	8004bf6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68da      	ldr	r2, [r3, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a26      	ldr	r2, [pc, #152]	@ (8004c04 <HAL_TIM_Base_Start_IT+0xd0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d022      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b76:	d01d      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a22      	ldr	r2, [pc, #136]	@ (8004c08 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d018      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a21      	ldr	r2, [pc, #132]	@ (8004c0c <HAL_TIM_Base_Start_IT+0xd8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d013      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1f      	ldr	r2, [pc, #124]	@ (8004c10 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00e      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004c14 <HAL_TIM_Base_Start_IT+0xe0>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d009      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c18 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d004      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a1b      	ldr	r2, [pc, #108]	@ (8004c1c <HAL_TIM_Base_Start_IT+0xe8>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d115      	bne.n	8004be0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	4b19      	ldr	r3, [pc, #100]	@ (8004c20 <HAL_TIM_Base_Start_IT+0xec>)
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2b06      	cmp	r3, #6
 8004bc4:	d015      	beq.n	8004bf2 <HAL_TIM_Base_Start_IT+0xbe>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bcc:	d011      	beq.n	8004bf2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bde:	e008      	b.n	8004bf2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e000      	b.n	8004bf4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800
 8004c10:	40000c00 	.word	0x40000c00
 8004c14:	40010400 	.word	0x40010400
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40001800 	.word	0x40001800
 8004c20:	00010007 	.word	0x00010007

08004c24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e049      	b.n	8004cca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d106      	bne.n	8004c50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f841 	bl	8004cd2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2202      	movs	r2, #2
 8004c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	3304      	adds	r3, #4
 8004c60:	4619      	mov	r1, r3
 8004c62:	4610      	mov	r0, r2
 8004c64:	f000 fc48 	bl	80054f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b083      	sub	sp, #12
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004cda:	bf00      	nop
 8004cdc:	370c      	adds	r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
	...

08004ce8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d109      	bne.n	8004d0c <HAL_TIM_PWM_Start+0x24>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	bf14      	ite	ne
 8004d04:	2301      	movne	r3, #1
 8004d06:	2300      	moveq	r3, #0
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	e03c      	b.n	8004d86 <HAL_TIM_PWM_Start+0x9e>
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d109      	bne.n	8004d26 <HAL_TIM_PWM_Start+0x3e>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	bf14      	ite	ne
 8004d1e:	2301      	movne	r3, #1
 8004d20:	2300      	moveq	r3, #0
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	e02f      	b.n	8004d86 <HAL_TIM_PWM_Start+0x9e>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b08      	cmp	r3, #8
 8004d2a:	d109      	bne.n	8004d40 <HAL_TIM_PWM_Start+0x58>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	bf14      	ite	ne
 8004d38:	2301      	movne	r3, #1
 8004d3a:	2300      	moveq	r3, #0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	e022      	b.n	8004d86 <HAL_TIM_PWM_Start+0x9e>
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	2b0c      	cmp	r3, #12
 8004d44:	d109      	bne.n	8004d5a <HAL_TIM_PWM_Start+0x72>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	bf14      	ite	ne
 8004d52:	2301      	movne	r3, #1
 8004d54:	2300      	moveq	r3, #0
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	e015      	b.n	8004d86 <HAL_TIM_PWM_Start+0x9e>
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2b10      	cmp	r3, #16
 8004d5e:	d109      	bne.n	8004d74 <HAL_TIM_PWM_Start+0x8c>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	e008      	b.n	8004d86 <HAL_TIM_PWM_Start+0x9e>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	bf14      	ite	ne
 8004d80:	2301      	movne	r3, #1
 8004d82:	2300      	moveq	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e092      	b.n	8004eb4 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d104      	bne.n	8004d9e <HAL_TIM_PWM_Start+0xb6>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d9c:	e023      	b.n	8004de6 <HAL_TIM_PWM_Start+0xfe>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d104      	bne.n	8004dae <HAL_TIM_PWM_Start+0xc6>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2202      	movs	r2, #2
 8004da8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dac:	e01b      	b.n	8004de6 <HAL_TIM_PWM_Start+0xfe>
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b08      	cmp	r3, #8
 8004db2:	d104      	bne.n	8004dbe <HAL_TIM_PWM_Start+0xd6>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dbc:	e013      	b.n	8004de6 <HAL_TIM_PWM_Start+0xfe>
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b0c      	cmp	r3, #12
 8004dc2:	d104      	bne.n	8004dce <HAL_TIM_PWM_Start+0xe6>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004dcc:	e00b      	b.n	8004de6 <HAL_TIM_PWM_Start+0xfe>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b10      	cmp	r3, #16
 8004dd2:	d104      	bne.n	8004dde <HAL_TIM_PWM_Start+0xf6>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ddc:	e003      	b.n	8004de6 <HAL_TIM_PWM_Start+0xfe>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2202      	movs	r2, #2
 8004de2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2201      	movs	r2, #1
 8004dec:	6839      	ldr	r1, [r7, #0]
 8004dee:	4618      	mov	r0, r3
 8004df0:	f000 ff20 	bl	8005c34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a30      	ldr	r2, [pc, #192]	@ (8004ebc <HAL_TIM_PWM_Start+0x1d4>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d004      	beq.n	8004e08 <HAL_TIM_PWM_Start+0x120>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a2f      	ldr	r2, [pc, #188]	@ (8004ec0 <HAL_TIM_PWM_Start+0x1d8>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d101      	bne.n	8004e0c <HAL_TIM_PWM_Start+0x124>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e000      	b.n	8004e0e <HAL_TIM_PWM_Start+0x126>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d007      	beq.n	8004e22 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a25      	ldr	r2, [pc, #148]	@ (8004ebc <HAL_TIM_PWM_Start+0x1d4>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d022      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e34:	d01d      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a22      	ldr	r2, [pc, #136]	@ (8004ec4 <HAL_TIM_PWM_Start+0x1dc>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d018      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a20      	ldr	r2, [pc, #128]	@ (8004ec8 <HAL_TIM_PWM_Start+0x1e0>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d013      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8004ecc <HAL_TIM_PWM_Start+0x1e4>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d00e      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a19      	ldr	r2, [pc, #100]	@ (8004ec0 <HAL_TIM_PWM_Start+0x1d8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d009      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a1b      	ldr	r2, [pc, #108]	@ (8004ed0 <HAL_TIM_PWM_Start+0x1e8>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d004      	beq.n	8004e72 <HAL_TIM_PWM_Start+0x18a>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a19      	ldr	r2, [pc, #100]	@ (8004ed4 <HAL_TIM_PWM_Start+0x1ec>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d115      	bne.n	8004e9e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	4b17      	ldr	r3, [pc, #92]	@ (8004ed8 <HAL_TIM_PWM_Start+0x1f0>)
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2b06      	cmp	r3, #6
 8004e82:	d015      	beq.n	8004eb0 <HAL_TIM_PWM_Start+0x1c8>
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e8a:	d011      	beq.n	8004eb0 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f042 0201 	orr.w	r2, r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9c:	e008      	b.n	8004eb0 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 0201 	orr.w	r2, r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	e000      	b.n	8004eb2 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40010000 	.word	0x40010000
 8004ec0:	40010400 	.word	0x40010400
 8004ec4:	40000400 	.word	0x40000400
 8004ec8:	40000800 	.word	0x40000800
 8004ecc:	40000c00 	.word	0x40000c00
 8004ed0:	40014000 	.word	0x40014000
 8004ed4:	40001800 	.word	0x40001800
 8004ed8:	00010007 	.word	0x00010007

08004edc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68db      	ldr	r3, [r3, #12]
 8004eea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d020      	beq.n	8004f40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f003 0302 	and.w	r3, r3, #2
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d01b      	beq.n	8004f40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 0202 	mvn.w	r2, #2
 8004f10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fac8 	bl	80054bc <HAL_TIM_IC_CaptureCallback>
 8004f2c:	e005      	b.n	8004f3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 faba 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 facb 	bl	80054d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f003 0304 	and.w	r3, r3, #4
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d020      	beq.n	8004f8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d01b      	beq.n	8004f8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f06f 0204 	mvn.w	r2, #4
 8004f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2202      	movs	r2, #2
 8004f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 faa2 	bl	80054bc <HAL_TIM_IC_CaptureCallback>
 8004f78:	e005      	b.n	8004f86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fa94 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f000 faa5 	bl	80054d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	f003 0308 	and.w	r3, r3, #8
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d020      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f003 0308 	and.w	r3, r3, #8
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d01b      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0208 	mvn.w	r2, #8
 8004fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2204      	movs	r2, #4
 8004fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fa7c 	bl	80054bc <HAL_TIM_IC_CaptureCallback>
 8004fc4:	e005      	b.n	8004fd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 fa6e 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 fa7f 	bl	80054d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d020      	beq.n	8005024 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f003 0310 	and.w	r3, r3, #16
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01b      	beq.n	8005024 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f06f 0210 	mvn.w	r2, #16
 8004ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2208      	movs	r2, #8
 8004ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 fa56 	bl	80054bc <HAL_TIM_IC_CaptureCallback>
 8005010:	e005      	b.n	800501e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 fa48 	bl	80054a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 fa59 	bl	80054d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00c      	beq.n	8005048 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d007      	beq.n	8005048 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f06f 0201 	mvn.w	r2, #1
 8005040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fc f9e4 	bl	8001410 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800504e:	2b00      	cmp	r3, #0
 8005050:	d104      	bne.n	800505c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00c      	beq.n	8005076 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800506e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 fe9d 	bl	8005db0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00c      	beq.n	800509a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005086:	2b00      	cmp	r3, #0
 8005088:	d007      	beq.n	800509a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fe95 	bl	8005dc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00c      	beq.n	80050be <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d007      	beq.n	80050be <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 fa13 	bl	80054e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f003 0320 	and.w	r3, r3, #32
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d00c      	beq.n	80050e2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f003 0320 	and.w	r3, r3, #32
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d007      	beq.n	80050e2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f06f 0220 	mvn.w	r2, #32
 80050da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fe5d 	bl	8005d9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050e2:	bf00      	nop
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050f8:	2300      	movs	r3, #0
 80050fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005102:	2b01      	cmp	r3, #1
 8005104:	d101      	bne.n	800510a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005106:	2302      	movs	r3, #2
 8005108:	e0ff      	b.n	800530a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2201      	movs	r2, #1
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2b14      	cmp	r3, #20
 8005116:	f200 80f0 	bhi.w	80052fa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800511a:	a201      	add	r2, pc, #4	@ (adr r2, 8005120 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800511c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005120:	08005175 	.word	0x08005175
 8005124:	080052fb 	.word	0x080052fb
 8005128:	080052fb 	.word	0x080052fb
 800512c:	080052fb 	.word	0x080052fb
 8005130:	080051b5 	.word	0x080051b5
 8005134:	080052fb 	.word	0x080052fb
 8005138:	080052fb 	.word	0x080052fb
 800513c:	080052fb 	.word	0x080052fb
 8005140:	080051f7 	.word	0x080051f7
 8005144:	080052fb 	.word	0x080052fb
 8005148:	080052fb 	.word	0x080052fb
 800514c:	080052fb 	.word	0x080052fb
 8005150:	08005237 	.word	0x08005237
 8005154:	080052fb 	.word	0x080052fb
 8005158:	080052fb 	.word	0x080052fb
 800515c:	080052fb 	.word	0x080052fb
 8005160:	08005279 	.word	0x08005279
 8005164:	080052fb 	.word	0x080052fb
 8005168:	080052fb 	.word	0x080052fb
 800516c:	080052fb 	.word	0x080052fb
 8005170:	080052b9 	.word	0x080052b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68b9      	ldr	r1, [r7, #8]
 800517a:	4618      	mov	r0, r3
 800517c:	f000 fa62 	bl	8005644 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	699a      	ldr	r2, [r3, #24]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0208 	orr.w	r2, r2, #8
 800518e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699a      	ldr	r2, [r3, #24]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 0204 	bic.w	r2, r2, #4
 800519e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6999      	ldr	r1, [r3, #24]
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	691a      	ldr	r2, [r3, #16]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	619a      	str	r2, [r3, #24]
      break;
 80051b2:	e0a5      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68b9      	ldr	r1, [r7, #8]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fab4 	bl	8005728 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	699a      	ldr	r2, [r3, #24]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	699a      	ldr	r2, [r3, #24]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	6999      	ldr	r1, [r3, #24]
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	021a      	lsls	r2, r3, #8
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	619a      	str	r2, [r3, #24]
      break;
 80051f4:	e084      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68b9      	ldr	r1, [r7, #8]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 fb0b 	bl	8005818 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	69da      	ldr	r2, [r3, #28]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f042 0208 	orr.w	r2, r2, #8
 8005210:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0204 	bic.w	r2, r2, #4
 8005220:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	69d9      	ldr	r1, [r3, #28]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	61da      	str	r2, [r3, #28]
      break;
 8005234:	e064      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68b9      	ldr	r1, [r7, #8]
 800523c:	4618      	mov	r0, r3
 800523e:	f000 fb61 	bl	8005904 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	69da      	ldr	r2, [r3, #28]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005250:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69da      	ldr	r2, [r3, #28]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005260:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	69d9      	ldr	r1, [r3, #28]
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	021a      	lsls	r2, r3, #8
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	61da      	str	r2, [r3, #28]
      break;
 8005276:	e043      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68b9      	ldr	r1, [r7, #8]
 800527e:	4618      	mov	r0, r3
 8005280:	f000 fb98 	bl	80059b4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0208 	orr.w	r2, r2, #8
 8005292:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f022 0204 	bic.w	r2, r2, #4
 80052a2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	691a      	ldr	r2, [r3, #16]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80052b6:	e023      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68b9      	ldr	r1, [r7, #8]
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fbca 	bl	8005a58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	021a      	lsls	r2, r3, #8
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80052f8:	e002      	b.n	8005300 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	75fb      	strb	r3, [r7, #23]
      break;
 80052fe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005308:	7dfb      	ldrb	r3, [r7, #23]
}
 800530a:	4618      	mov	r0, r3
 800530c:	3718      	adds	r7, #24
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop

08005314 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_TIM_ConfigClockSource+0x1c>
 800532c:	2302      	movs	r3, #2
 800532e:	e0b4      	b.n	800549a <HAL_TIM_ConfigClockSource+0x186>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	4b56      	ldr	r3, [pc, #344]	@ (80054a4 <HAL_TIM_ConfigClockSource+0x190>)
 800534c:	4013      	ands	r3, r2
 800534e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005356:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005368:	d03e      	beq.n	80053e8 <HAL_TIM_ConfigClockSource+0xd4>
 800536a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536e:	f200 8087 	bhi.w	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 8005372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005376:	f000 8086 	beq.w	8005486 <HAL_TIM_ConfigClockSource+0x172>
 800537a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800537e:	d87f      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 8005380:	2b70      	cmp	r3, #112	@ 0x70
 8005382:	d01a      	beq.n	80053ba <HAL_TIM_ConfigClockSource+0xa6>
 8005384:	2b70      	cmp	r3, #112	@ 0x70
 8005386:	d87b      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 8005388:	2b60      	cmp	r3, #96	@ 0x60
 800538a:	d050      	beq.n	800542e <HAL_TIM_ConfigClockSource+0x11a>
 800538c:	2b60      	cmp	r3, #96	@ 0x60
 800538e:	d877      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 8005390:	2b50      	cmp	r3, #80	@ 0x50
 8005392:	d03c      	beq.n	800540e <HAL_TIM_ConfigClockSource+0xfa>
 8005394:	2b50      	cmp	r3, #80	@ 0x50
 8005396:	d873      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 8005398:	2b40      	cmp	r3, #64	@ 0x40
 800539a:	d058      	beq.n	800544e <HAL_TIM_ConfigClockSource+0x13a>
 800539c:	2b40      	cmp	r3, #64	@ 0x40
 800539e:	d86f      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 80053a0:	2b30      	cmp	r3, #48	@ 0x30
 80053a2:	d064      	beq.n	800546e <HAL_TIM_ConfigClockSource+0x15a>
 80053a4:	2b30      	cmp	r3, #48	@ 0x30
 80053a6:	d86b      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d060      	beq.n	800546e <HAL_TIM_ConfigClockSource+0x15a>
 80053ac:	2b20      	cmp	r3, #32
 80053ae:	d867      	bhi.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d05c      	beq.n	800546e <HAL_TIM_ConfigClockSource+0x15a>
 80053b4:	2b10      	cmp	r3, #16
 80053b6:	d05a      	beq.n	800546e <HAL_TIM_ConfigClockSource+0x15a>
 80053b8:	e062      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053ca:	f000 fc13 	bl	8005bf4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80053dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	609a      	str	r2, [r3, #8]
      break;
 80053e6:	e04f      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80053f8:	f000 fbfc 	bl	8005bf4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689a      	ldr	r2, [r3, #8]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800540a:	609a      	str	r2, [r3, #8]
      break;
 800540c:	e03c      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800541a:	461a      	mov	r2, r3
 800541c:	f000 fb70 	bl	8005b00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2150      	movs	r1, #80	@ 0x50
 8005426:	4618      	mov	r0, r3
 8005428:	f000 fbc9 	bl	8005bbe <TIM_ITRx_SetConfig>
      break;
 800542c:	e02c      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800543a:	461a      	mov	r2, r3
 800543c:	f000 fb8f 	bl	8005b5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2160      	movs	r1, #96	@ 0x60
 8005446:	4618      	mov	r0, r3
 8005448:	f000 fbb9 	bl	8005bbe <TIM_ITRx_SetConfig>
      break;
 800544c:	e01c      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800545a:	461a      	mov	r2, r3
 800545c:	f000 fb50 	bl	8005b00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2140      	movs	r1, #64	@ 0x40
 8005466:	4618      	mov	r0, r3
 8005468:	f000 fba9 	bl	8005bbe <TIM_ITRx_SetConfig>
      break;
 800546c:	e00c      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4619      	mov	r1, r3
 8005478:	4610      	mov	r0, r2
 800547a:	f000 fba0 	bl	8005bbe <TIM_ITRx_SetConfig>
      break;
 800547e:	e003      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	73fb      	strb	r3, [r7, #15]
      break;
 8005484:	e000      	b.n	8005488 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005486:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005498:	7bfb      	ldrb	r3, [r7, #15]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	fffeff88 	.word	0xfffeff88

080054a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054c4:	bf00      	nop
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054d8:	bf00      	nop
 80054da:	370c      	adds	r7, #12
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a43      	ldr	r2, [pc, #268]	@ (8005618 <TIM_Base_SetConfig+0x120>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d013      	beq.n	8005538 <TIM_Base_SetConfig+0x40>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005516:	d00f      	beq.n	8005538 <TIM_Base_SetConfig+0x40>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a40      	ldr	r2, [pc, #256]	@ (800561c <TIM_Base_SetConfig+0x124>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d00b      	beq.n	8005538 <TIM_Base_SetConfig+0x40>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a3f      	ldr	r2, [pc, #252]	@ (8005620 <TIM_Base_SetConfig+0x128>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d007      	beq.n	8005538 <TIM_Base_SetConfig+0x40>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a3e      	ldr	r2, [pc, #248]	@ (8005624 <TIM_Base_SetConfig+0x12c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d003      	beq.n	8005538 <TIM_Base_SetConfig+0x40>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a3d      	ldr	r2, [pc, #244]	@ (8005628 <TIM_Base_SetConfig+0x130>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d108      	bne.n	800554a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a32      	ldr	r2, [pc, #200]	@ (8005618 <TIM_Base_SetConfig+0x120>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d02b      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005558:	d027      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a2f      	ldr	r2, [pc, #188]	@ (800561c <TIM_Base_SetConfig+0x124>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d023      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2e      	ldr	r2, [pc, #184]	@ (8005620 <TIM_Base_SetConfig+0x128>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d01f      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a2d      	ldr	r2, [pc, #180]	@ (8005624 <TIM_Base_SetConfig+0x12c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d01b      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a2c      	ldr	r2, [pc, #176]	@ (8005628 <TIM_Base_SetConfig+0x130>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d017      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a2b      	ldr	r2, [pc, #172]	@ (800562c <TIM_Base_SetConfig+0x134>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d013      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a2a      	ldr	r2, [pc, #168]	@ (8005630 <TIM_Base_SetConfig+0x138>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d00f      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a29      	ldr	r2, [pc, #164]	@ (8005634 <TIM_Base_SetConfig+0x13c>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d00b      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a28      	ldr	r2, [pc, #160]	@ (8005638 <TIM_Base_SetConfig+0x140>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d007      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a27      	ldr	r2, [pc, #156]	@ (800563c <TIM_Base_SetConfig+0x144>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d003      	beq.n	80055aa <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a26      	ldr	r2, [pc, #152]	@ (8005640 <TIM_Base_SetConfig+0x148>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d108      	bne.n	80055bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a0e      	ldr	r2, [pc, #56]	@ (8005618 <TIM_Base_SetConfig+0x120>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d003      	beq.n	80055ea <TIM_Base_SetConfig+0xf2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a10      	ldr	r2, [pc, #64]	@ (8005628 <TIM_Base_SetConfig+0x130>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d103      	bne.n	80055f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	691a      	ldr	r2, [r3, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f043 0204 	orr.w	r2, r3, #4
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	601a      	str	r2, [r3, #0]
}
 800560a:	bf00      	nop
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	40010000 	.word	0x40010000
 800561c:	40000400 	.word	0x40000400
 8005620:	40000800 	.word	0x40000800
 8005624:	40000c00 	.word	0x40000c00
 8005628:	40010400 	.word	0x40010400
 800562c:	40014000 	.word	0x40014000
 8005630:	40014400 	.word	0x40014400
 8005634:	40014800 	.word	0x40014800
 8005638:	40001800 	.word	0x40001800
 800563c:	40001c00 	.word	0x40001c00
 8005640:	40002000 	.word	0x40002000

08005644 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005644:	b480      	push	{r7}
 8005646:	b087      	sub	sp, #28
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a1b      	ldr	r3, [r3, #32]
 8005658:	f023 0201 	bic.w	r2, r3, #1
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	4b2b      	ldr	r3, [pc, #172]	@ (800571c <TIM_OC1_SetConfig+0xd8>)
 8005670:	4013      	ands	r3, r2
 8005672:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0303 	bic.w	r3, r3, #3
 800567a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f023 0302 	bic.w	r3, r3, #2
 800568c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	4313      	orrs	r3, r2
 8005696:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a21      	ldr	r2, [pc, #132]	@ (8005720 <TIM_OC1_SetConfig+0xdc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d003      	beq.n	80056a8 <TIM_OC1_SetConfig+0x64>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a20      	ldr	r2, [pc, #128]	@ (8005724 <TIM_OC1_SetConfig+0xe0>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d10c      	bne.n	80056c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0308 	bic.w	r3, r3, #8
 80056ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f023 0304 	bic.w	r3, r3, #4
 80056c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a16      	ldr	r2, [pc, #88]	@ (8005720 <TIM_OC1_SetConfig+0xdc>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d003      	beq.n	80056d2 <TIM_OC1_SetConfig+0x8e>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a15      	ldr	r2, [pc, #84]	@ (8005724 <TIM_OC1_SetConfig+0xe0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d111      	bne.n	80056f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	697a      	ldr	r2, [r7, #20]
 800570e:	621a      	str	r2, [r3, #32]
}
 8005710:	bf00      	nop
 8005712:	371c      	adds	r7, #28
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	fffeff8f 	.word	0xfffeff8f
 8005720:	40010000 	.word	0x40010000
 8005724:	40010400 	.word	0x40010400

08005728 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005728:	b480      	push	{r7}
 800572a:	b087      	sub	sp, #28
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	f023 0210 	bic.w	r2, r3, #16
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	4b2e      	ldr	r3, [pc, #184]	@ (800580c <TIM_OC2_SetConfig+0xe4>)
 8005754:	4013      	ands	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800575e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	021b      	lsls	r3, r3, #8
 8005766:	68fa      	ldr	r2, [r7, #12]
 8005768:	4313      	orrs	r3, r2
 800576a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f023 0320 	bic.w	r3, r3, #32
 8005772:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	011b      	lsls	r3, r3, #4
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4313      	orrs	r3, r2
 800577e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a23      	ldr	r2, [pc, #140]	@ (8005810 <TIM_OC2_SetConfig+0xe8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d003      	beq.n	8005790 <TIM_OC2_SetConfig+0x68>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a22      	ldr	r2, [pc, #136]	@ (8005814 <TIM_OC2_SetConfig+0xec>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d10d      	bne.n	80057ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005796:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	4a18      	ldr	r2, [pc, #96]	@ (8005810 <TIM_OC2_SetConfig+0xe8>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d003      	beq.n	80057bc <TIM_OC2_SetConfig+0x94>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a17      	ldr	r2, [pc, #92]	@ (8005814 <TIM_OC2_SetConfig+0xec>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d113      	bne.n	80057e4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685a      	ldr	r2, [r3, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	621a      	str	r2, [r3, #32]
}
 80057fe:	bf00      	nop
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	feff8fff 	.word	0xfeff8fff
 8005810:	40010000 	.word	0x40010000
 8005814:	40010400 	.word	0x40010400

08005818 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	69db      	ldr	r3, [r3, #28]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4b2d      	ldr	r3, [pc, #180]	@ (80058f8 <TIM_OC3_SetConfig+0xe0>)
 8005844:	4013      	ands	r3, r2
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0303 	bic.w	r3, r3, #3
 800584e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005860:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	021b      	lsls	r3, r3, #8
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a22      	ldr	r2, [pc, #136]	@ (80058fc <TIM_OC3_SetConfig+0xe4>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d003      	beq.n	800587e <TIM_OC3_SetConfig+0x66>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a21      	ldr	r2, [pc, #132]	@ (8005900 <TIM_OC3_SetConfig+0xe8>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d10d      	bne.n	800589a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005884:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	021b      	lsls	r3, r3, #8
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	4313      	orrs	r3, r2
 8005890:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005898:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a17      	ldr	r2, [pc, #92]	@ (80058fc <TIM_OC3_SetConfig+0xe4>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d003      	beq.n	80058aa <TIM_OC3_SetConfig+0x92>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a16      	ldr	r2, [pc, #88]	@ (8005900 <TIM_OC3_SetConfig+0xe8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d113      	bne.n	80058d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80058b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	011b      	lsls	r3, r3, #4
 80058c0:	693a      	ldr	r2, [r7, #16]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	693a      	ldr	r2, [r7, #16]
 80058d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	621a      	str	r2, [r3, #32]
}
 80058ec:	bf00      	nop
 80058ee:	371c      	adds	r7, #28
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr
 80058f8:	fffeff8f 	.word	0xfffeff8f
 80058fc:	40010000 	.word	0x40010000
 8005900:	40010400 	.word	0x40010400

08005904 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005904:	b480      	push	{r7}
 8005906:	b087      	sub	sp, #28
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	69db      	ldr	r3, [r3, #28]
 800592a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	4b1e      	ldr	r3, [pc, #120]	@ (80059a8 <TIM_OC4_SetConfig+0xa4>)
 8005930:	4013      	ands	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800593a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	021b      	lsls	r3, r3, #8
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	4313      	orrs	r3, r2
 8005946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800594e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	031b      	lsls	r3, r3, #12
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a13      	ldr	r2, [pc, #76]	@ (80059ac <TIM_OC4_SetConfig+0xa8>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d003      	beq.n	800596c <TIM_OC4_SetConfig+0x68>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a12      	ldr	r2, [pc, #72]	@ (80059b0 <TIM_OC4_SetConfig+0xac>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d109      	bne.n	8005980 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005972:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	019b      	lsls	r3, r3, #6
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	4313      	orrs	r3, r2
 800597e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685a      	ldr	r2, [r3, #4]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	693a      	ldr	r2, [r7, #16]
 8005998:	621a      	str	r2, [r3, #32]
}
 800599a:	bf00      	nop
 800599c:	371c      	adds	r7, #28
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	feff8fff 	.word	0xfeff8fff
 80059ac:	40010000 	.word	0x40010000
 80059b0:	40010400 	.word	0x40010400

080059b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	4b1b      	ldr	r3, [pc, #108]	@ (8005a4c <TIM_OC5_SetConfig+0x98>)
 80059e0:	4013      	ands	r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80059f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	041b      	lsls	r3, r3, #16
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a12      	ldr	r2, [pc, #72]	@ (8005a50 <TIM_OC5_SetConfig+0x9c>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d003      	beq.n	8005a12 <TIM_OC5_SetConfig+0x5e>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a11      	ldr	r2, [pc, #68]	@ (8005a54 <TIM_OC5_SetConfig+0xa0>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d109      	bne.n	8005a26 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	021b      	lsls	r3, r3, #8
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	621a      	str	r2, [r3, #32]
}
 8005a40:	bf00      	nop
 8005a42:	371c      	adds	r7, #28
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	fffeff8f 	.word	0xfffeff8f
 8005a50:	40010000 	.word	0x40010000
 8005a54:	40010400 	.word	0x40010400

08005a58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4b1c      	ldr	r3, [pc, #112]	@ (8005af4 <TIM_OC6_SetConfig+0x9c>)
 8005a84:	4013      	ands	r3, r2
 8005a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	021b      	lsls	r3, r3, #8
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	051b      	lsls	r3, r3, #20
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a13      	ldr	r2, [pc, #76]	@ (8005af8 <TIM_OC6_SetConfig+0xa0>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_OC6_SetConfig+0x60>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a12      	ldr	r2, [pc, #72]	@ (8005afc <TIM_OC6_SetConfig+0xa4>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d109      	bne.n	8005acc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005abe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	029b      	lsls	r3, r3, #10
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	621a      	str	r2, [r3, #32]
}
 8005ae6:	bf00      	nop
 8005ae8:	371c      	adds	r7, #28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	feff8fff 	.word	0xfeff8fff
 8005af8:	40010000 	.word	0x40010000
 8005afc:	40010400 	.word	0x40010400

08005b00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	f023 0201 	bic.w	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	011b      	lsls	r3, r3, #4
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	f023 030a 	bic.w	r3, r3, #10
 8005b3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	621a      	str	r2, [r3, #32]
}
 8005b52:	bf00      	nop
 8005b54:	371c      	adds	r7, #28
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b087      	sub	sp, #28
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	60f8      	str	r0, [r7, #12]
 8005b66:	60b9      	str	r1, [r7, #8]
 8005b68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6a1b      	ldr	r3, [r3, #32]
 8005b74:	f023 0210 	bic.w	r2, r3, #16
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	031b      	lsls	r3, r3, #12
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b9a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	011b      	lsls	r3, r3, #4
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	621a      	str	r2, [r3, #32]
}
 8005bb2:	bf00      	nop
 8005bb4:	371c      	adds	r7, #28
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr

08005bbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b085      	sub	sp, #20
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
 8005bc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f043 0307 	orr.w	r3, r3, #7
 8005be0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	609a      	str	r2, [r3, #8]
}
 8005be8:	bf00      	nop
 8005bea:	3714      	adds	r7, #20
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b087      	sub	sp, #28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	021a      	lsls	r2, r3, #8
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	431a      	orrs	r2, r3
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	697a      	ldr	r2, [r7, #20]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	609a      	str	r2, [r3, #8]
}
 8005c28:	bf00      	nop
 8005c2a:	371c      	adds	r7, #28
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	f003 031f 	and.w	r3, r3, #31
 8005c46:	2201      	movs	r2, #1
 8005c48:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	6a1a      	ldr	r2, [r3, #32]
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	43db      	mvns	r3, r3
 8005c56:	401a      	ands	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6a1a      	ldr	r2, [r3, #32]
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	f003 031f 	and.w	r3, r3, #31
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	fa01 f303 	lsl.w	r3, r1, r3
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	621a      	str	r2, [r3, #32]
}
 8005c72:	bf00      	nop
 8005c74:	371c      	adds	r7, #28
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
	...

08005c80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d101      	bne.n	8005c98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c94:	2302      	movs	r3, #2
 8005c96:	e06d      	b.n	8005d74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2202      	movs	r2, #2
 8005ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a30      	ldr	r2, [pc, #192]	@ (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d004      	beq.n	8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a2f      	ldr	r2, [pc, #188]	@ (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d108      	bne.n	8005cde <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005cd2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ce4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a20      	ldr	r2, [pc, #128]	@ (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d022      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d0a:	d01d      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a1d      	ldr	r2, [pc, #116]	@ (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d018      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d013      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a1a      	ldr	r2, [pc, #104]	@ (8005d90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d00e      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a15      	ldr	r2, [pc, #84]	@ (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d009      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a16      	ldr	r2, [pc, #88]	@ (8005d94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d004      	beq.n	8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a15      	ldr	r2, [pc, #84]	@ (8005d98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d10c      	bne.n	8005d62 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68ba      	ldr	r2, [r7, #8]
 8005d60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	40010000 	.word	0x40010000
 8005d84:	40010400 	.word	0x40010400
 8005d88:	40000400 	.word	0x40000400
 8005d8c:	40000800 	.word	0x40000800
 8005d90:	40000c00 	.word	0x40000c00
 8005d94:	40014000 	.word	0x40014000
 8005d98:	40001800 	.word	0x40001800

08005d9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e040      	b.n	8005e6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7fb ff0e 	bl	8001c1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2224      	movs	r2, #36	@ 0x24
 8005e04:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0201 	bic.w	r2, r2, #1
 8005e14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d002      	beq.n	8005e24 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fbde 	bl	80065e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f977 	bl	8006118 <UART_SetConfig>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e01b      	b.n	8005e6c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	685a      	ldr	r2, [r3, #4]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005e42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005e52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f042 0201 	orr.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fc5d 	bl	8006724 <UART_CheckIdleState>
 8005e6a:	4603      	mov	r3, r0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3708      	adds	r7, #8
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b08a      	sub	sp, #40	@ 0x28
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	60b9      	str	r1, [r7, #8]
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	4613      	mov	r3, r2
 8005e82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e88:	2b20      	cmp	r3, #32
 8005e8a:	d177      	bne.n	8005f7c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d002      	beq.n	8005e98 <HAL_UART_Transmit+0x24>
 8005e92:	88fb      	ldrh	r3, [r7, #6]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e070      	b.n	8005f7e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2221      	movs	r2, #33	@ 0x21
 8005ea8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eaa:	f7fb ff91 	bl	8001dd0 <HAL_GetTick>
 8005eae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	88fa      	ldrh	r2, [r7, #6]
 8005eb4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	88fa      	ldrh	r2, [r7, #6]
 8005ebc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ec8:	d108      	bne.n	8005edc <HAL_UART_Transmit+0x68>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d104      	bne.n	8005edc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	61bb      	str	r3, [r7, #24]
 8005eda:	e003      	b.n	8005ee4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005ee4:	e02f      	b.n	8005f46 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	2200      	movs	r2, #0
 8005eee:	2180      	movs	r1, #128	@ 0x80
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 fcbf 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d004      	beq.n	8005f06 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2220      	movs	r2, #32
 8005f00:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e03b      	b.n	8005f7e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d10b      	bne.n	8005f24 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	881b      	ldrh	r3, [r3, #0]
 8005f10:	461a      	mov	r2, r3
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	3302      	adds	r3, #2
 8005f20:	61bb      	str	r3, [r7, #24]
 8005f22:	e007      	b.n	8005f34 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	781a      	ldrb	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	3301      	adds	r3, #1
 8005f32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1c9      	bne.n	8005ee6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2140      	movs	r1, #64	@ 0x40
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 fc89 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d004      	beq.n	8005f72 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e005      	b.n	8005f7e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2220      	movs	r2, #32
 8005f76:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	e000      	b.n	8005f7e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005f7c:	2302      	movs	r3, #2
  }
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3720      	adds	r7, #32
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b08a      	sub	sp, #40	@ 0x28
 8005f8a:	af02      	add	r7, sp, #8
 8005f8c:	60f8      	str	r0, [r7, #12]
 8005f8e:	60b9      	str	r1, [r7, #8]
 8005f90:	603b      	str	r3, [r7, #0]
 8005f92:	4613      	mov	r3, r2
 8005f94:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	f040 80b5 	bne.w	800610c <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <HAL_UART_Receive+0x28>
 8005fa8:	88fb      	ldrh	r3, [r7, #6]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e0ad      	b.n	800610e <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2222      	movs	r2, #34	@ 0x22
 8005fbe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fc8:	f7fb ff02 	bl	8001dd0 <HAL_GetTick>
 8005fcc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	88fa      	ldrh	r2, [r7, #6]
 8005fd2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	88fa      	ldrh	r2, [r7, #6]
 8005fda:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fe6:	d10e      	bne.n	8006006 <HAL_UART_Receive+0x80>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	691b      	ldr	r3, [r3, #16]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d105      	bne.n	8005ffc <HAL_UART_Receive+0x76>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005ff6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ffa:	e02d      	b.n	8006058 <HAL_UART_Receive+0xd2>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	22ff      	movs	r2, #255	@ 0xff
 8006000:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006004:	e028      	b.n	8006058 <HAL_UART_Receive+0xd2>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10d      	bne.n	800602a <HAL_UART_Receive+0xa4>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d104      	bne.n	8006020 <HAL_UART_Receive+0x9a>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	22ff      	movs	r2, #255	@ 0xff
 800601a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800601e:	e01b      	b.n	8006058 <HAL_UART_Receive+0xd2>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	227f      	movs	r2, #127	@ 0x7f
 8006024:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006028:	e016      	b.n	8006058 <HAL_UART_Receive+0xd2>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006032:	d10d      	bne.n	8006050 <HAL_UART_Receive+0xca>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d104      	bne.n	8006046 <HAL_UART_Receive+0xc0>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	227f      	movs	r2, #127	@ 0x7f
 8006040:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006044:	e008      	b.n	8006058 <HAL_UART_Receive+0xd2>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	223f      	movs	r2, #63	@ 0x3f
 800604a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800604e:	e003      	b.n	8006058 <HAL_UART_Receive+0xd2>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800605e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006068:	d108      	bne.n	800607c <HAL_UART_Receive+0xf6>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d104      	bne.n	800607c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	61bb      	str	r3, [r7, #24]
 800607a:	e003      	b.n	8006084 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006080:	2300      	movs	r3, #0
 8006082:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006084:	e036      	b.n	80060f4 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	2200      	movs	r2, #0
 800608e:	2120      	movs	r1, #32
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 fbef 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d005      	beq.n	80060a8 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2220      	movs	r2, #32
 80060a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e032      	b.n	800610e <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10c      	bne.n	80060c8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b4:	b29a      	uxth	r2, r3
 80060b6:	8a7b      	ldrh	r3, [r7, #18]
 80060b8:	4013      	ands	r3, r2
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	3302      	adds	r3, #2
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	e00c      	b.n	80060e2 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	8a7b      	ldrh	r3, [r7, #18]
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	4013      	ands	r3, r2
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	3301      	adds	r3, #1
 80060e0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	3b01      	subs	r3, #1
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1c2      	bne.n	8006086 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2220      	movs	r2, #32
 8006104:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	e000      	b.n	800610e <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800610c:	2302      	movs	r3, #2
  }
}
 800610e:	4618      	mov	r0, r3
 8006110:	3720      	adds	r7, #32
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
	...

08006118 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b088      	sub	sp, #32
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006120:	2300      	movs	r3, #0
 8006122:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689a      	ldr	r2, [r3, #8]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	431a      	orrs	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	69db      	ldr	r3, [r3, #28]
 8006138:	4313      	orrs	r3, r2
 800613a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	4ba6      	ldr	r3, [pc, #664]	@ (80063dc <UART_SetConfig+0x2c4>)
 8006144:	4013      	ands	r3, r2
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	6812      	ldr	r2, [r2, #0]
 800614a:	6979      	ldr	r1, [r7, #20]
 800614c:	430b      	orrs	r3, r1
 800614e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	68da      	ldr	r2, [r3, #12]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	430a      	orrs	r2, r1
 8006164:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a1b      	ldr	r3, [r3, #32]
 8006170:	697a      	ldr	r2, [r7, #20]
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	430a      	orrs	r2, r1
 8006188:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a94      	ldr	r2, [pc, #592]	@ (80063e0 <UART_SetConfig+0x2c8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d120      	bne.n	80061d6 <UART_SetConfig+0xbe>
 8006194:	4b93      	ldr	r3, [pc, #588]	@ (80063e4 <UART_SetConfig+0x2cc>)
 8006196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800619a:	f003 0303 	and.w	r3, r3, #3
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d816      	bhi.n	80061d0 <UART_SetConfig+0xb8>
 80061a2:	a201      	add	r2, pc, #4	@ (adr r2, 80061a8 <UART_SetConfig+0x90>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061b9 	.word	0x080061b9
 80061ac:	080061c5 	.word	0x080061c5
 80061b0:	080061bf 	.word	0x080061bf
 80061b4:	080061cb 	.word	0x080061cb
 80061b8:	2301      	movs	r3, #1
 80061ba:	77fb      	strb	r3, [r7, #31]
 80061bc:	e150      	b.n	8006460 <UART_SetConfig+0x348>
 80061be:	2302      	movs	r3, #2
 80061c0:	77fb      	strb	r3, [r7, #31]
 80061c2:	e14d      	b.n	8006460 <UART_SetConfig+0x348>
 80061c4:	2304      	movs	r3, #4
 80061c6:	77fb      	strb	r3, [r7, #31]
 80061c8:	e14a      	b.n	8006460 <UART_SetConfig+0x348>
 80061ca:	2308      	movs	r3, #8
 80061cc:	77fb      	strb	r3, [r7, #31]
 80061ce:	e147      	b.n	8006460 <UART_SetConfig+0x348>
 80061d0:	2310      	movs	r3, #16
 80061d2:	77fb      	strb	r3, [r7, #31]
 80061d4:	e144      	b.n	8006460 <UART_SetConfig+0x348>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a83      	ldr	r2, [pc, #524]	@ (80063e8 <UART_SetConfig+0x2d0>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d132      	bne.n	8006246 <UART_SetConfig+0x12e>
 80061e0:	4b80      	ldr	r3, [pc, #512]	@ (80063e4 <UART_SetConfig+0x2cc>)
 80061e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e6:	f003 030c 	and.w	r3, r3, #12
 80061ea:	2b0c      	cmp	r3, #12
 80061ec:	d828      	bhi.n	8006240 <UART_SetConfig+0x128>
 80061ee:	a201      	add	r2, pc, #4	@ (adr r2, 80061f4 <UART_SetConfig+0xdc>)
 80061f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f4:	08006229 	.word	0x08006229
 80061f8:	08006241 	.word	0x08006241
 80061fc:	08006241 	.word	0x08006241
 8006200:	08006241 	.word	0x08006241
 8006204:	08006235 	.word	0x08006235
 8006208:	08006241 	.word	0x08006241
 800620c:	08006241 	.word	0x08006241
 8006210:	08006241 	.word	0x08006241
 8006214:	0800622f 	.word	0x0800622f
 8006218:	08006241 	.word	0x08006241
 800621c:	08006241 	.word	0x08006241
 8006220:	08006241 	.word	0x08006241
 8006224:	0800623b 	.word	0x0800623b
 8006228:	2300      	movs	r3, #0
 800622a:	77fb      	strb	r3, [r7, #31]
 800622c:	e118      	b.n	8006460 <UART_SetConfig+0x348>
 800622e:	2302      	movs	r3, #2
 8006230:	77fb      	strb	r3, [r7, #31]
 8006232:	e115      	b.n	8006460 <UART_SetConfig+0x348>
 8006234:	2304      	movs	r3, #4
 8006236:	77fb      	strb	r3, [r7, #31]
 8006238:	e112      	b.n	8006460 <UART_SetConfig+0x348>
 800623a:	2308      	movs	r3, #8
 800623c:	77fb      	strb	r3, [r7, #31]
 800623e:	e10f      	b.n	8006460 <UART_SetConfig+0x348>
 8006240:	2310      	movs	r3, #16
 8006242:	77fb      	strb	r3, [r7, #31]
 8006244:	e10c      	b.n	8006460 <UART_SetConfig+0x348>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a68      	ldr	r2, [pc, #416]	@ (80063ec <UART_SetConfig+0x2d4>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d120      	bne.n	8006292 <UART_SetConfig+0x17a>
 8006250:	4b64      	ldr	r3, [pc, #400]	@ (80063e4 <UART_SetConfig+0x2cc>)
 8006252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006256:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800625a:	2b30      	cmp	r3, #48	@ 0x30
 800625c:	d013      	beq.n	8006286 <UART_SetConfig+0x16e>
 800625e:	2b30      	cmp	r3, #48	@ 0x30
 8006260:	d814      	bhi.n	800628c <UART_SetConfig+0x174>
 8006262:	2b20      	cmp	r3, #32
 8006264:	d009      	beq.n	800627a <UART_SetConfig+0x162>
 8006266:	2b20      	cmp	r3, #32
 8006268:	d810      	bhi.n	800628c <UART_SetConfig+0x174>
 800626a:	2b00      	cmp	r3, #0
 800626c:	d002      	beq.n	8006274 <UART_SetConfig+0x15c>
 800626e:	2b10      	cmp	r3, #16
 8006270:	d006      	beq.n	8006280 <UART_SetConfig+0x168>
 8006272:	e00b      	b.n	800628c <UART_SetConfig+0x174>
 8006274:	2300      	movs	r3, #0
 8006276:	77fb      	strb	r3, [r7, #31]
 8006278:	e0f2      	b.n	8006460 <UART_SetConfig+0x348>
 800627a:	2302      	movs	r3, #2
 800627c:	77fb      	strb	r3, [r7, #31]
 800627e:	e0ef      	b.n	8006460 <UART_SetConfig+0x348>
 8006280:	2304      	movs	r3, #4
 8006282:	77fb      	strb	r3, [r7, #31]
 8006284:	e0ec      	b.n	8006460 <UART_SetConfig+0x348>
 8006286:	2308      	movs	r3, #8
 8006288:	77fb      	strb	r3, [r7, #31]
 800628a:	e0e9      	b.n	8006460 <UART_SetConfig+0x348>
 800628c:	2310      	movs	r3, #16
 800628e:	77fb      	strb	r3, [r7, #31]
 8006290:	e0e6      	b.n	8006460 <UART_SetConfig+0x348>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a56      	ldr	r2, [pc, #344]	@ (80063f0 <UART_SetConfig+0x2d8>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d120      	bne.n	80062de <UART_SetConfig+0x1c6>
 800629c:	4b51      	ldr	r3, [pc, #324]	@ (80063e4 <UART_SetConfig+0x2cc>)
 800629e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80062a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80062a8:	d013      	beq.n	80062d2 <UART_SetConfig+0x1ba>
 80062aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80062ac:	d814      	bhi.n	80062d8 <UART_SetConfig+0x1c0>
 80062ae:	2b80      	cmp	r3, #128	@ 0x80
 80062b0:	d009      	beq.n	80062c6 <UART_SetConfig+0x1ae>
 80062b2:	2b80      	cmp	r3, #128	@ 0x80
 80062b4:	d810      	bhi.n	80062d8 <UART_SetConfig+0x1c0>
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d002      	beq.n	80062c0 <UART_SetConfig+0x1a8>
 80062ba:	2b40      	cmp	r3, #64	@ 0x40
 80062bc:	d006      	beq.n	80062cc <UART_SetConfig+0x1b4>
 80062be:	e00b      	b.n	80062d8 <UART_SetConfig+0x1c0>
 80062c0:	2300      	movs	r3, #0
 80062c2:	77fb      	strb	r3, [r7, #31]
 80062c4:	e0cc      	b.n	8006460 <UART_SetConfig+0x348>
 80062c6:	2302      	movs	r3, #2
 80062c8:	77fb      	strb	r3, [r7, #31]
 80062ca:	e0c9      	b.n	8006460 <UART_SetConfig+0x348>
 80062cc:	2304      	movs	r3, #4
 80062ce:	77fb      	strb	r3, [r7, #31]
 80062d0:	e0c6      	b.n	8006460 <UART_SetConfig+0x348>
 80062d2:	2308      	movs	r3, #8
 80062d4:	77fb      	strb	r3, [r7, #31]
 80062d6:	e0c3      	b.n	8006460 <UART_SetConfig+0x348>
 80062d8:	2310      	movs	r3, #16
 80062da:	77fb      	strb	r3, [r7, #31]
 80062dc:	e0c0      	b.n	8006460 <UART_SetConfig+0x348>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a44      	ldr	r2, [pc, #272]	@ (80063f4 <UART_SetConfig+0x2dc>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d125      	bne.n	8006334 <UART_SetConfig+0x21c>
 80062e8:	4b3e      	ldr	r3, [pc, #248]	@ (80063e4 <UART_SetConfig+0x2cc>)
 80062ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062f6:	d017      	beq.n	8006328 <UART_SetConfig+0x210>
 80062f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062fc:	d817      	bhi.n	800632e <UART_SetConfig+0x216>
 80062fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006302:	d00b      	beq.n	800631c <UART_SetConfig+0x204>
 8006304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006308:	d811      	bhi.n	800632e <UART_SetConfig+0x216>
 800630a:	2b00      	cmp	r3, #0
 800630c:	d003      	beq.n	8006316 <UART_SetConfig+0x1fe>
 800630e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006312:	d006      	beq.n	8006322 <UART_SetConfig+0x20a>
 8006314:	e00b      	b.n	800632e <UART_SetConfig+0x216>
 8006316:	2300      	movs	r3, #0
 8006318:	77fb      	strb	r3, [r7, #31]
 800631a:	e0a1      	b.n	8006460 <UART_SetConfig+0x348>
 800631c:	2302      	movs	r3, #2
 800631e:	77fb      	strb	r3, [r7, #31]
 8006320:	e09e      	b.n	8006460 <UART_SetConfig+0x348>
 8006322:	2304      	movs	r3, #4
 8006324:	77fb      	strb	r3, [r7, #31]
 8006326:	e09b      	b.n	8006460 <UART_SetConfig+0x348>
 8006328:	2308      	movs	r3, #8
 800632a:	77fb      	strb	r3, [r7, #31]
 800632c:	e098      	b.n	8006460 <UART_SetConfig+0x348>
 800632e:	2310      	movs	r3, #16
 8006330:	77fb      	strb	r3, [r7, #31]
 8006332:	e095      	b.n	8006460 <UART_SetConfig+0x348>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a2f      	ldr	r2, [pc, #188]	@ (80063f8 <UART_SetConfig+0x2e0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d125      	bne.n	800638a <UART_SetConfig+0x272>
 800633e:	4b29      	ldr	r3, [pc, #164]	@ (80063e4 <UART_SetConfig+0x2cc>)
 8006340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006344:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006348:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800634c:	d017      	beq.n	800637e <UART_SetConfig+0x266>
 800634e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006352:	d817      	bhi.n	8006384 <UART_SetConfig+0x26c>
 8006354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006358:	d00b      	beq.n	8006372 <UART_SetConfig+0x25a>
 800635a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800635e:	d811      	bhi.n	8006384 <UART_SetConfig+0x26c>
 8006360:	2b00      	cmp	r3, #0
 8006362:	d003      	beq.n	800636c <UART_SetConfig+0x254>
 8006364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006368:	d006      	beq.n	8006378 <UART_SetConfig+0x260>
 800636a:	e00b      	b.n	8006384 <UART_SetConfig+0x26c>
 800636c:	2301      	movs	r3, #1
 800636e:	77fb      	strb	r3, [r7, #31]
 8006370:	e076      	b.n	8006460 <UART_SetConfig+0x348>
 8006372:	2302      	movs	r3, #2
 8006374:	77fb      	strb	r3, [r7, #31]
 8006376:	e073      	b.n	8006460 <UART_SetConfig+0x348>
 8006378:	2304      	movs	r3, #4
 800637a:	77fb      	strb	r3, [r7, #31]
 800637c:	e070      	b.n	8006460 <UART_SetConfig+0x348>
 800637e:	2308      	movs	r3, #8
 8006380:	77fb      	strb	r3, [r7, #31]
 8006382:	e06d      	b.n	8006460 <UART_SetConfig+0x348>
 8006384:	2310      	movs	r3, #16
 8006386:	77fb      	strb	r3, [r7, #31]
 8006388:	e06a      	b.n	8006460 <UART_SetConfig+0x348>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a1b      	ldr	r2, [pc, #108]	@ (80063fc <UART_SetConfig+0x2e4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d138      	bne.n	8006406 <UART_SetConfig+0x2ee>
 8006394:	4b13      	ldr	r3, [pc, #76]	@ (80063e4 <UART_SetConfig+0x2cc>)
 8006396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800639a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800639e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063a2:	d017      	beq.n	80063d4 <UART_SetConfig+0x2bc>
 80063a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063a8:	d82a      	bhi.n	8006400 <UART_SetConfig+0x2e8>
 80063aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063ae:	d00b      	beq.n	80063c8 <UART_SetConfig+0x2b0>
 80063b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063b4:	d824      	bhi.n	8006400 <UART_SetConfig+0x2e8>
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <UART_SetConfig+0x2aa>
 80063ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063be:	d006      	beq.n	80063ce <UART_SetConfig+0x2b6>
 80063c0:	e01e      	b.n	8006400 <UART_SetConfig+0x2e8>
 80063c2:	2300      	movs	r3, #0
 80063c4:	77fb      	strb	r3, [r7, #31]
 80063c6:	e04b      	b.n	8006460 <UART_SetConfig+0x348>
 80063c8:	2302      	movs	r3, #2
 80063ca:	77fb      	strb	r3, [r7, #31]
 80063cc:	e048      	b.n	8006460 <UART_SetConfig+0x348>
 80063ce:	2304      	movs	r3, #4
 80063d0:	77fb      	strb	r3, [r7, #31]
 80063d2:	e045      	b.n	8006460 <UART_SetConfig+0x348>
 80063d4:	2308      	movs	r3, #8
 80063d6:	77fb      	strb	r3, [r7, #31]
 80063d8:	e042      	b.n	8006460 <UART_SetConfig+0x348>
 80063da:	bf00      	nop
 80063dc:	efff69f3 	.word	0xefff69f3
 80063e0:	40011000 	.word	0x40011000
 80063e4:	40023800 	.word	0x40023800
 80063e8:	40004400 	.word	0x40004400
 80063ec:	40004800 	.word	0x40004800
 80063f0:	40004c00 	.word	0x40004c00
 80063f4:	40005000 	.word	0x40005000
 80063f8:	40011400 	.word	0x40011400
 80063fc:	40007800 	.word	0x40007800
 8006400:	2310      	movs	r3, #16
 8006402:	77fb      	strb	r3, [r7, #31]
 8006404:	e02c      	b.n	8006460 <UART_SetConfig+0x348>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a72      	ldr	r2, [pc, #456]	@ (80065d4 <UART_SetConfig+0x4bc>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d125      	bne.n	800645c <UART_SetConfig+0x344>
 8006410:	4b71      	ldr	r3, [pc, #452]	@ (80065d8 <UART_SetConfig+0x4c0>)
 8006412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006416:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800641a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800641e:	d017      	beq.n	8006450 <UART_SetConfig+0x338>
 8006420:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006424:	d817      	bhi.n	8006456 <UART_SetConfig+0x33e>
 8006426:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800642a:	d00b      	beq.n	8006444 <UART_SetConfig+0x32c>
 800642c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006430:	d811      	bhi.n	8006456 <UART_SetConfig+0x33e>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <UART_SetConfig+0x326>
 8006436:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800643a:	d006      	beq.n	800644a <UART_SetConfig+0x332>
 800643c:	e00b      	b.n	8006456 <UART_SetConfig+0x33e>
 800643e:	2300      	movs	r3, #0
 8006440:	77fb      	strb	r3, [r7, #31]
 8006442:	e00d      	b.n	8006460 <UART_SetConfig+0x348>
 8006444:	2302      	movs	r3, #2
 8006446:	77fb      	strb	r3, [r7, #31]
 8006448:	e00a      	b.n	8006460 <UART_SetConfig+0x348>
 800644a:	2304      	movs	r3, #4
 800644c:	77fb      	strb	r3, [r7, #31]
 800644e:	e007      	b.n	8006460 <UART_SetConfig+0x348>
 8006450:	2308      	movs	r3, #8
 8006452:	77fb      	strb	r3, [r7, #31]
 8006454:	e004      	b.n	8006460 <UART_SetConfig+0x348>
 8006456:	2310      	movs	r3, #16
 8006458:	77fb      	strb	r3, [r7, #31]
 800645a:	e001      	b.n	8006460 <UART_SetConfig+0x348>
 800645c:	2310      	movs	r3, #16
 800645e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006468:	d15b      	bne.n	8006522 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800646a:	7ffb      	ldrb	r3, [r7, #31]
 800646c:	2b08      	cmp	r3, #8
 800646e:	d828      	bhi.n	80064c2 <UART_SetConfig+0x3aa>
 8006470:	a201      	add	r2, pc, #4	@ (adr r2, 8006478 <UART_SetConfig+0x360>)
 8006472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006476:	bf00      	nop
 8006478:	0800649d 	.word	0x0800649d
 800647c:	080064a5 	.word	0x080064a5
 8006480:	080064ad 	.word	0x080064ad
 8006484:	080064c3 	.word	0x080064c3
 8006488:	080064b3 	.word	0x080064b3
 800648c:	080064c3 	.word	0x080064c3
 8006490:	080064c3 	.word	0x080064c3
 8006494:	080064c3 	.word	0x080064c3
 8006498:	080064bb 	.word	0x080064bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800649c:	f7fd fea2 	bl	80041e4 <HAL_RCC_GetPCLK1Freq>
 80064a0:	61b8      	str	r0, [r7, #24]
        break;
 80064a2:	e013      	b.n	80064cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064a4:	f7fd feb2 	bl	800420c <HAL_RCC_GetPCLK2Freq>
 80064a8:	61b8      	str	r0, [r7, #24]
        break;
 80064aa:	e00f      	b.n	80064cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064ac:	4b4b      	ldr	r3, [pc, #300]	@ (80065dc <UART_SetConfig+0x4c4>)
 80064ae:	61bb      	str	r3, [r7, #24]
        break;
 80064b0:	e00c      	b.n	80064cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064b2:	f7fd fd85 	bl	8003fc0 <HAL_RCC_GetSysClockFreq>
 80064b6:	61b8      	str	r0, [r7, #24]
        break;
 80064b8:	e008      	b.n	80064cc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064be:	61bb      	str	r3, [r7, #24]
        break;
 80064c0:	e004      	b.n	80064cc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80064c2:	2300      	movs	r3, #0
 80064c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	77bb      	strb	r3, [r7, #30]
        break;
 80064ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80064cc:	69bb      	ldr	r3, [r7, #24]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d074      	beq.n	80065bc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	005a      	lsls	r2, r3, #1
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	085b      	lsrs	r3, r3, #1
 80064dc:	441a      	add	r2, r3
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	2b0f      	cmp	r3, #15
 80064ec:	d916      	bls.n	800651c <UART_SetConfig+0x404>
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064f4:	d212      	bcs.n	800651c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	f023 030f 	bic.w	r3, r3, #15
 80064fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	085b      	lsrs	r3, r3, #1
 8006504:	b29b      	uxth	r3, r3
 8006506:	f003 0307 	and.w	r3, r3, #7
 800650a:	b29a      	uxth	r2, r3
 800650c:	89fb      	ldrh	r3, [r7, #14]
 800650e:	4313      	orrs	r3, r2
 8006510:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	89fa      	ldrh	r2, [r7, #14]
 8006518:	60da      	str	r2, [r3, #12]
 800651a:	e04f      	b.n	80065bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	77bb      	strb	r3, [r7, #30]
 8006520:	e04c      	b.n	80065bc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006522:	7ffb      	ldrb	r3, [r7, #31]
 8006524:	2b08      	cmp	r3, #8
 8006526:	d828      	bhi.n	800657a <UART_SetConfig+0x462>
 8006528:	a201      	add	r2, pc, #4	@ (adr r2, 8006530 <UART_SetConfig+0x418>)
 800652a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652e:	bf00      	nop
 8006530:	08006555 	.word	0x08006555
 8006534:	0800655d 	.word	0x0800655d
 8006538:	08006565 	.word	0x08006565
 800653c:	0800657b 	.word	0x0800657b
 8006540:	0800656b 	.word	0x0800656b
 8006544:	0800657b 	.word	0x0800657b
 8006548:	0800657b 	.word	0x0800657b
 800654c:	0800657b 	.word	0x0800657b
 8006550:	08006573 	.word	0x08006573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006554:	f7fd fe46 	bl	80041e4 <HAL_RCC_GetPCLK1Freq>
 8006558:	61b8      	str	r0, [r7, #24]
        break;
 800655a:	e013      	b.n	8006584 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800655c:	f7fd fe56 	bl	800420c <HAL_RCC_GetPCLK2Freq>
 8006560:	61b8      	str	r0, [r7, #24]
        break;
 8006562:	e00f      	b.n	8006584 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006564:	4b1d      	ldr	r3, [pc, #116]	@ (80065dc <UART_SetConfig+0x4c4>)
 8006566:	61bb      	str	r3, [r7, #24]
        break;
 8006568:	e00c      	b.n	8006584 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800656a:	f7fd fd29 	bl	8003fc0 <HAL_RCC_GetSysClockFreq>
 800656e:	61b8      	str	r0, [r7, #24]
        break;
 8006570:	e008      	b.n	8006584 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006576:	61bb      	str	r3, [r7, #24]
        break;
 8006578:	e004      	b.n	8006584 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800657a:	2300      	movs	r3, #0
 800657c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	77bb      	strb	r3, [r7, #30]
        break;
 8006582:	bf00      	nop
    }

    if (pclk != 0U)
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d018      	beq.n	80065bc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	085a      	lsrs	r2, r3, #1
 8006590:	69bb      	ldr	r3, [r7, #24]
 8006592:	441a      	add	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	fbb2 f3f3 	udiv	r3, r2, r3
 800659c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	2b0f      	cmp	r3, #15
 80065a2:	d909      	bls.n	80065b8 <UART_SetConfig+0x4a0>
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065aa:	d205      	bcs.n	80065b8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	60da      	str	r2, [r3, #12]
 80065b6:	e001      	b.n	80065bc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80065c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3720      	adds	r7, #32
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	40007c00 	.word	0x40007c00
 80065d8:	40023800 	.word	0x40023800
 80065dc:	00f42400 	.word	0x00f42400

080065e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ec:	f003 0308 	and.w	r3, r3, #8
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00a      	beq.n	800660a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00a      	beq.n	800664e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006652:	f003 0304 	and.w	r3, r3, #4
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00a      	beq.n	8006670 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	430a      	orrs	r2, r1
 800666e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00a      	beq.n	8006692 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006696:	f003 0320 	and.w	r3, r3, #32
 800669a:	2b00      	cmp	r3, #0
 800669c:	d00a      	beq.n	80066b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	430a      	orrs	r2, r1
 80066b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d01a      	beq.n	80066f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	430a      	orrs	r2, r1
 80066d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066de:	d10a      	bne.n	80066f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00a      	beq.n	8006718 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	430a      	orrs	r2, r1
 8006716:	605a      	str	r2, [r3, #4]
  }
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b098      	sub	sp, #96	@ 0x60
 8006728:	af02      	add	r7, sp, #8
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006734:	f7fb fb4c 	bl	8001dd0 <HAL_GetTick>
 8006738:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0308 	and.w	r3, r3, #8
 8006744:	2b08      	cmp	r3, #8
 8006746:	d12e      	bne.n	80067a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006748:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006750:	2200      	movs	r2, #0
 8006752:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f88c 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d021      	beq.n	80067a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676a:	e853 3f00 	ldrex	r3, [r3]
 800676e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006772:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006776:	653b      	str	r3, [r7, #80]	@ 0x50
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	461a      	mov	r2, r3
 800677e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006780:	647b      	str	r3, [r7, #68]	@ 0x44
 8006782:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006784:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006786:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006788:	e841 2300 	strex	r3, r2, [r1]
 800678c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800678e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1e6      	bne.n	8006762 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2220      	movs	r2, #32
 8006798:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e062      	b.n	800686c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0304 	and.w	r3, r3, #4
 80067b0:	2b04      	cmp	r3, #4
 80067b2:	d149      	bne.n	8006848 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067bc:	2200      	movs	r2, #0
 80067be:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f856 	bl	8006874 <UART_WaitOnFlagUntilTimeout>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d03c      	beq.n	8006848 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d6:	e853 3f00 	ldrex	r3, [r3]
 80067da:	623b      	str	r3, [r7, #32]
   return(result);
 80067dc:	6a3b      	ldr	r3, [r7, #32]
 80067de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	461a      	mov	r2, r3
 80067ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80067ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067f4:	e841 2300 	strex	r3, r2, [r1]
 80067f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1e6      	bne.n	80067ce <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	3308      	adds	r3, #8
 8006806:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	e853 3f00 	ldrex	r3, [r3]
 800680e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f023 0301 	bic.w	r3, r3, #1
 8006816:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3308      	adds	r3, #8
 800681e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006820:	61fa      	str	r2, [r7, #28]
 8006822:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006824:	69b9      	ldr	r1, [r7, #24]
 8006826:	69fa      	ldr	r2, [r7, #28]
 8006828:	e841 2300 	strex	r3, r2, [r1]
 800682c:	617b      	str	r3, [r7, #20]
   return(result);
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1e5      	bne.n	8006800 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2220      	movs	r2, #32
 8006838:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e011      	b.n	800686c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2220      	movs	r2, #32
 800684c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3758      	adds	r7, #88	@ 0x58
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	603b      	str	r3, [r7, #0]
 8006880:	4613      	mov	r3, r2
 8006882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006884:	e04f      	b.n	8006926 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688c:	d04b      	beq.n	8006926 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800688e:	f7fb fa9f 	bl	8001dd0 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	69ba      	ldr	r2, [r7, #24]
 800689a:	429a      	cmp	r2, r3
 800689c:	d302      	bcc.n	80068a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d101      	bne.n	80068a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e04e      	b.n	8006946 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0304 	and.w	r3, r3, #4
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d037      	beq.n	8006926 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b80      	cmp	r3, #128	@ 0x80
 80068ba:	d034      	beq.n	8006926 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2b40      	cmp	r3, #64	@ 0x40
 80068c0:	d031      	beq.n	8006926 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69db      	ldr	r3, [r3, #28]
 80068c8:	f003 0308 	and.w	r3, r3, #8
 80068cc:	2b08      	cmp	r3, #8
 80068ce:	d110      	bne.n	80068f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2208      	movs	r2, #8
 80068d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f000 f838 	bl	800694e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2208      	movs	r2, #8
 80068e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e029      	b.n	8006946 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	69db      	ldr	r3, [r3, #28]
 80068f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006900:	d111      	bne.n	8006926 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800690a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 f81e 	bl	800694e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2220      	movs	r2, #32
 8006916:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e00f      	b.n	8006946 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	69da      	ldr	r2, [r3, #28]
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	4013      	ands	r3, r2
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	429a      	cmp	r2, r3
 8006934:	bf0c      	ite	eq
 8006936:	2301      	moveq	r3, #1
 8006938:	2300      	movne	r3, #0
 800693a:	b2db      	uxtb	r3, r3
 800693c:	461a      	mov	r2, r3
 800693e:	79fb      	ldrb	r3, [r7, #7]
 8006940:	429a      	cmp	r2, r3
 8006942:	d0a0      	beq.n	8006886 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800694e:	b480      	push	{r7}
 8006950:	b095      	sub	sp, #84	@ 0x54
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800695e:	e853 3f00 	ldrex	r3, [r3]
 8006962:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006966:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800696a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	461a      	mov	r2, r3
 8006972:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006974:	643b      	str	r3, [r7, #64]	@ 0x40
 8006976:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006978:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800697a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800697c:	e841 2300 	strex	r3, r2, [r1]
 8006980:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1e6      	bne.n	8006956 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	3308      	adds	r3, #8
 800698e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006990:	6a3b      	ldr	r3, [r7, #32]
 8006992:	e853 3f00 	ldrex	r3, [r3]
 8006996:	61fb      	str	r3, [r7, #28]
   return(result);
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	f023 0301 	bic.w	r3, r3, #1
 800699e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	3308      	adds	r3, #8
 80069a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069b0:	e841 2300 	strex	r3, r2, [r1]
 80069b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1e5      	bne.n	8006988 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d118      	bne.n	80069f6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	e853 3f00 	ldrex	r3, [r3]
 80069d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f023 0310 	bic.w	r3, r3, #16
 80069d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	461a      	mov	r2, r3
 80069e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069e2:	61bb      	str	r3, [r7, #24]
 80069e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e6:	6979      	ldr	r1, [r7, #20]
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	e841 2300 	strex	r3, r2, [r1]
 80069ee:	613b      	str	r3, [r7, #16]
   return(result);
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1e6      	bne.n	80069c4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2220      	movs	r2, #32
 80069fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006a0a:	bf00      	nop
 8006a0c:	3754      	adds	r7, #84	@ 0x54
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
	...

08006a18 <arm_pid_init_f32>:
 8006a18:	ed90 7a08 	vldr	s14, [r0, #32]
 8006a1c:	edd0 7a06 	vldr	s15, [r0, #24]
 8006a20:	ed90 6a07 	vldr	s12, [r0, #28]
 8006a24:	eef1 6a67 	vneg.f32	s13, s15
 8006a28:	ed80 7a02 	vstr	s14, [r0, #8]
 8006a2c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8006a30:	ee37 6a07 	vadd.f32	s12, s14, s14
 8006a34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a38:	ee36 7ac6 	vsub.f32	s14, s13, s12
 8006a3c:	edc0 7a00 	vstr	s15, [r0]
 8006a40:	ed80 7a01 	vstr	s14, [r0, #4]
 8006a44:	b901      	cbnz	r1, 8006a48 <arm_pid_init_f32+0x30>
 8006a46:	4770      	bx	lr
 8006a48:	2300      	movs	r3, #0
 8006a4a:	60c3      	str	r3, [r0, #12]
 8006a4c:	6103      	str	r3, [r0, #16]
 8006a4e:	6143      	str	r3, [r0, #20]
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop

08006a54 <atof>:
 8006a54:	2100      	movs	r1, #0
 8006a56:	f000 bdb5 	b.w	80075c4 <strtod>

08006a5a <sulp>:
 8006a5a:	b570      	push	{r4, r5, r6, lr}
 8006a5c:	4604      	mov	r4, r0
 8006a5e:	460d      	mov	r5, r1
 8006a60:	4616      	mov	r6, r2
 8006a62:	ec45 4b10 	vmov	d0, r4, r5
 8006a66:	f003 f96d 	bl	8009d44 <__ulp>
 8006a6a:	b17e      	cbz	r6, 8006a8c <sulp+0x32>
 8006a6c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	dd09      	ble.n	8006a8c <sulp+0x32>
 8006a78:	051b      	lsls	r3, r3, #20
 8006a7a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8006a7e:	2000      	movs	r0, #0
 8006a80:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8006a84:	ec41 0b17 	vmov	d7, r0, r1
 8006a88:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006a8c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a90 <_strtod_l>:
 8006a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a94:	ed2d 8b0a 	vpush	{d8-d12}
 8006a98:	b097      	sub	sp, #92	@ 0x5c
 8006a9a:	4688      	mov	r8, r1
 8006a9c:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	9212      	str	r2, [sp, #72]	@ 0x48
 8006aa2:	9005      	str	r0, [sp, #20]
 8006aa4:	f04f 0a00 	mov.w	sl, #0
 8006aa8:	f04f 0b00 	mov.w	fp, #0
 8006aac:	460a      	mov	r2, r1
 8006aae:	9211      	str	r2, [sp, #68]	@ 0x44
 8006ab0:	7811      	ldrb	r1, [r2, #0]
 8006ab2:	292b      	cmp	r1, #43	@ 0x2b
 8006ab4:	d04c      	beq.n	8006b50 <_strtod_l+0xc0>
 8006ab6:	d839      	bhi.n	8006b2c <_strtod_l+0x9c>
 8006ab8:	290d      	cmp	r1, #13
 8006aba:	d833      	bhi.n	8006b24 <_strtod_l+0x94>
 8006abc:	2908      	cmp	r1, #8
 8006abe:	d833      	bhi.n	8006b28 <_strtod_l+0x98>
 8006ac0:	2900      	cmp	r1, #0
 8006ac2:	d03c      	beq.n	8006b3e <_strtod_l+0xae>
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	9208      	str	r2, [sp, #32]
 8006ac8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8006aca:	782a      	ldrb	r2, [r5, #0]
 8006acc:	2a30      	cmp	r2, #48	@ 0x30
 8006ace:	f040 80b7 	bne.w	8006c40 <_strtod_l+0x1b0>
 8006ad2:	786a      	ldrb	r2, [r5, #1]
 8006ad4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006ad8:	2a58      	cmp	r2, #88	@ 0x58
 8006ada:	d170      	bne.n	8006bbe <_strtod_l+0x12e>
 8006adc:	9302      	str	r3, [sp, #8]
 8006ade:	9b08      	ldr	r3, [sp, #32]
 8006ae0:	9301      	str	r3, [sp, #4]
 8006ae2:	ab12      	add	r3, sp, #72	@ 0x48
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	4a90      	ldr	r2, [pc, #576]	@ (8006d28 <_strtod_l+0x298>)
 8006ae8:	9805      	ldr	r0, [sp, #20]
 8006aea:	ab13      	add	r3, sp, #76	@ 0x4c
 8006aec:	a911      	add	r1, sp, #68	@ 0x44
 8006aee:	f002 fa23 	bl	8008f38 <__gethex>
 8006af2:	f010 060f 	ands.w	r6, r0, #15
 8006af6:	4604      	mov	r4, r0
 8006af8:	d005      	beq.n	8006b06 <_strtod_l+0x76>
 8006afa:	2e06      	cmp	r6, #6
 8006afc:	d12a      	bne.n	8006b54 <_strtod_l+0xc4>
 8006afe:	3501      	adds	r5, #1
 8006b00:	2300      	movs	r3, #0
 8006b02:	9511      	str	r5, [sp, #68]	@ 0x44
 8006b04:	9308      	str	r3, [sp, #32]
 8006b06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f040 8537 	bne.w	800757c <_strtod_l+0xaec>
 8006b0e:	9b08      	ldr	r3, [sp, #32]
 8006b10:	ec4b ab10 	vmov	d0, sl, fp
 8006b14:	b1cb      	cbz	r3, 8006b4a <_strtod_l+0xba>
 8006b16:	eeb1 0b40 	vneg.f64	d0, d0
 8006b1a:	b017      	add	sp, #92	@ 0x5c
 8006b1c:	ecbd 8b0a 	vpop	{d8-d12}
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b24:	2920      	cmp	r1, #32
 8006b26:	d1cd      	bne.n	8006ac4 <_strtod_l+0x34>
 8006b28:	3201      	adds	r2, #1
 8006b2a:	e7c0      	b.n	8006aae <_strtod_l+0x1e>
 8006b2c:	292d      	cmp	r1, #45	@ 0x2d
 8006b2e:	d1c9      	bne.n	8006ac4 <_strtod_l+0x34>
 8006b30:	2101      	movs	r1, #1
 8006b32:	9108      	str	r1, [sp, #32]
 8006b34:	1c51      	adds	r1, r2, #1
 8006b36:	9111      	str	r1, [sp, #68]	@ 0x44
 8006b38:	7852      	ldrb	r2, [r2, #1]
 8006b3a:	2a00      	cmp	r2, #0
 8006b3c:	d1c4      	bne.n	8006ac8 <_strtod_l+0x38>
 8006b3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b40:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f040 8517 	bne.w	8007578 <_strtod_l+0xae8>
 8006b4a:	ec4b ab10 	vmov	d0, sl, fp
 8006b4e:	e7e4      	b.n	8006b1a <_strtod_l+0x8a>
 8006b50:	2100      	movs	r1, #0
 8006b52:	e7ee      	b.n	8006b32 <_strtod_l+0xa2>
 8006b54:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b56:	b13a      	cbz	r2, 8006b68 <_strtod_l+0xd8>
 8006b58:	2135      	movs	r1, #53	@ 0x35
 8006b5a:	a814      	add	r0, sp, #80	@ 0x50
 8006b5c:	f003 f9e9 	bl	8009f32 <__copybits>
 8006b60:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006b62:	9805      	ldr	r0, [sp, #20]
 8006b64:	f002 fdc2 	bl	80096ec <_Bfree>
 8006b68:	1e73      	subs	r3, r6, #1
 8006b6a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b6c:	2b04      	cmp	r3, #4
 8006b6e:	d806      	bhi.n	8006b7e <_strtod_l+0xee>
 8006b70:	e8df f003 	tbb	[pc, r3]
 8006b74:	201d0314 	.word	0x201d0314
 8006b78:	14          	.byte	0x14
 8006b79:	00          	.byte	0x00
 8006b7a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8006b7e:	05e3      	lsls	r3, r4, #23
 8006b80:	bf48      	it	mi
 8006b82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006b86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006b8a:	0d1b      	lsrs	r3, r3, #20
 8006b8c:	051b      	lsls	r3, r3, #20
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1b9      	bne.n	8006b06 <_strtod_l+0x76>
 8006b92:	f001 faf5 	bl	8008180 <__errno>
 8006b96:	2322      	movs	r3, #34	@ 0x22
 8006b98:	6003      	str	r3, [r0, #0]
 8006b9a:	e7b4      	b.n	8006b06 <_strtod_l+0x76>
 8006b9c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8006ba0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006ba4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ba8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006bac:	e7e7      	b.n	8006b7e <_strtod_l+0xee>
 8006bae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006d30 <_strtod_l+0x2a0>
 8006bb2:	e7e4      	b.n	8006b7e <_strtod_l+0xee>
 8006bb4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006bb8:	f04f 3aff 	mov.w	sl, #4294967295
 8006bbc:	e7df      	b.n	8006b7e <_strtod_l+0xee>
 8006bbe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	9211      	str	r2, [sp, #68]	@ 0x44
 8006bc4:	785b      	ldrb	r3, [r3, #1]
 8006bc6:	2b30      	cmp	r3, #48	@ 0x30
 8006bc8:	d0f9      	beq.n	8006bbe <_strtod_l+0x12e>
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d09b      	beq.n	8006b06 <_strtod_l+0x76>
 8006bce:	2301      	movs	r3, #1
 8006bd0:	9307      	str	r3, [sp, #28]
 8006bd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006bd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	9306      	str	r3, [sp, #24]
 8006bda:	4699      	mov	r9, r3
 8006bdc:	461d      	mov	r5, r3
 8006bde:	220a      	movs	r2, #10
 8006be0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8006be2:	7804      	ldrb	r4, [r0, #0]
 8006be4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8006be8:	b2d9      	uxtb	r1, r3
 8006bea:	2909      	cmp	r1, #9
 8006bec:	d92a      	bls.n	8006c44 <_strtod_l+0x1b4>
 8006bee:	494f      	ldr	r1, [pc, #316]	@ (8006d2c <_strtod_l+0x29c>)
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f001 fa68 	bl	80080c6 <strncmp>
 8006bf6:	b398      	cbz	r0, 8006c60 <_strtod_l+0x1d0>
 8006bf8:	2000      	movs	r0, #0
 8006bfa:	4622      	mov	r2, r4
 8006bfc:	462b      	mov	r3, r5
 8006bfe:	4607      	mov	r7, r0
 8006c00:	4601      	mov	r1, r0
 8006c02:	2a65      	cmp	r2, #101	@ 0x65
 8006c04:	d001      	beq.n	8006c0a <_strtod_l+0x17a>
 8006c06:	2a45      	cmp	r2, #69	@ 0x45
 8006c08:	d118      	bne.n	8006c3c <_strtod_l+0x1ac>
 8006c0a:	b91b      	cbnz	r3, 8006c14 <_strtod_l+0x184>
 8006c0c:	9b07      	ldr	r3, [sp, #28]
 8006c0e:	4303      	orrs	r3, r0
 8006c10:	d095      	beq.n	8006b3e <_strtod_l+0xae>
 8006c12:	2300      	movs	r3, #0
 8006c14:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8006c18:	f108 0201 	add.w	r2, r8, #1
 8006c1c:	9211      	str	r2, [sp, #68]	@ 0x44
 8006c1e:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006c22:	2a2b      	cmp	r2, #43	@ 0x2b
 8006c24:	d074      	beq.n	8006d10 <_strtod_l+0x280>
 8006c26:	2a2d      	cmp	r2, #45	@ 0x2d
 8006c28:	d07a      	beq.n	8006d20 <_strtod_l+0x290>
 8006c2a:	f04f 0e00 	mov.w	lr, #0
 8006c2e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8006c32:	2c09      	cmp	r4, #9
 8006c34:	f240 8082 	bls.w	8006d3c <_strtod_l+0x2ac>
 8006c38:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8006c3c:	2400      	movs	r4, #0
 8006c3e:	e09d      	b.n	8006d7c <_strtod_l+0x2ec>
 8006c40:	2300      	movs	r3, #0
 8006c42:	e7c5      	b.n	8006bd0 <_strtod_l+0x140>
 8006c44:	2d08      	cmp	r5, #8
 8006c46:	bfc8      	it	gt
 8006c48:	9906      	ldrgt	r1, [sp, #24]
 8006c4a:	f100 0001 	add.w	r0, r0, #1
 8006c4e:	bfca      	itet	gt
 8006c50:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006c54:	fb02 3909 	mlale	r9, r2, r9, r3
 8006c58:	9306      	strgt	r3, [sp, #24]
 8006c5a:	3501      	adds	r5, #1
 8006c5c:	9011      	str	r0, [sp, #68]	@ 0x44
 8006c5e:	e7bf      	b.n	8006be0 <_strtod_l+0x150>
 8006c60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c62:	1c5a      	adds	r2, r3, #1
 8006c64:	9211      	str	r2, [sp, #68]	@ 0x44
 8006c66:	785a      	ldrb	r2, [r3, #1]
 8006c68:	b3bd      	cbz	r5, 8006cda <_strtod_l+0x24a>
 8006c6a:	4607      	mov	r7, r0
 8006c6c:	462b      	mov	r3, r5
 8006c6e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006c72:	2909      	cmp	r1, #9
 8006c74:	d912      	bls.n	8006c9c <_strtod_l+0x20c>
 8006c76:	2101      	movs	r1, #1
 8006c78:	e7c3      	b.n	8006c02 <_strtod_l+0x172>
 8006c7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	9211      	str	r2, [sp, #68]	@ 0x44
 8006c80:	785a      	ldrb	r2, [r3, #1]
 8006c82:	3001      	adds	r0, #1
 8006c84:	2a30      	cmp	r2, #48	@ 0x30
 8006c86:	d0f8      	beq.n	8006c7a <_strtod_l+0x1ea>
 8006c88:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006c8c:	2b08      	cmp	r3, #8
 8006c8e:	f200 847a 	bhi.w	8007586 <_strtod_l+0xaf6>
 8006c92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c94:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c96:	4607      	mov	r7, r0
 8006c98:	2000      	movs	r0, #0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	3a30      	subs	r2, #48	@ 0x30
 8006c9e:	f100 0101 	add.w	r1, r0, #1
 8006ca2:	d014      	beq.n	8006cce <_strtod_l+0x23e>
 8006ca4:	440f      	add	r7, r1
 8006ca6:	469c      	mov	ip, r3
 8006ca8:	f04f 0e0a 	mov.w	lr, #10
 8006cac:	f10c 0401 	add.w	r4, ip, #1
 8006cb0:	1ae6      	subs	r6, r4, r3
 8006cb2:	42b1      	cmp	r1, r6
 8006cb4:	dc13      	bgt.n	8006cde <_strtod_l+0x24e>
 8006cb6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006cba:	1819      	adds	r1, r3, r0
 8006cbc:	2908      	cmp	r1, #8
 8006cbe:	f103 0301 	add.w	r3, r3, #1
 8006cc2:	4403      	add	r3, r0
 8006cc4:	dc19      	bgt.n	8006cfa <_strtod_l+0x26a>
 8006cc6:	210a      	movs	r1, #10
 8006cc8:	fb01 2909 	mla	r9, r1, r9, r2
 8006ccc:	2100      	movs	r1, #0
 8006cce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006cd0:	1c50      	adds	r0, r2, #1
 8006cd2:	9011      	str	r0, [sp, #68]	@ 0x44
 8006cd4:	7852      	ldrb	r2, [r2, #1]
 8006cd6:	4608      	mov	r0, r1
 8006cd8:	e7c9      	b.n	8006c6e <_strtod_l+0x1de>
 8006cda:	4628      	mov	r0, r5
 8006cdc:	e7d2      	b.n	8006c84 <_strtod_l+0x1f4>
 8006cde:	f1bc 0f08 	cmp.w	ip, #8
 8006ce2:	dc03      	bgt.n	8006cec <_strtod_l+0x25c>
 8006ce4:	fb0e f909 	mul.w	r9, lr, r9
 8006ce8:	46a4      	mov	ip, r4
 8006cea:	e7df      	b.n	8006cac <_strtod_l+0x21c>
 8006cec:	2c10      	cmp	r4, #16
 8006cee:	bfde      	ittt	le
 8006cf0:	9e06      	ldrle	r6, [sp, #24]
 8006cf2:	fb0e f606 	mulle.w	r6, lr, r6
 8006cf6:	9606      	strle	r6, [sp, #24]
 8006cf8:	e7f6      	b.n	8006ce8 <_strtod_l+0x258>
 8006cfa:	290f      	cmp	r1, #15
 8006cfc:	bfdf      	itttt	le
 8006cfe:	9806      	ldrle	r0, [sp, #24]
 8006d00:	210a      	movle	r1, #10
 8006d02:	fb01 2200 	mlale	r2, r1, r0, r2
 8006d06:	9206      	strle	r2, [sp, #24]
 8006d08:	e7e0      	b.n	8006ccc <_strtod_l+0x23c>
 8006d0a:	2700      	movs	r7, #0
 8006d0c:	2101      	movs	r1, #1
 8006d0e:	e77d      	b.n	8006c0c <_strtod_l+0x17c>
 8006d10:	f04f 0e00 	mov.w	lr, #0
 8006d14:	f108 0202 	add.w	r2, r8, #2
 8006d18:	9211      	str	r2, [sp, #68]	@ 0x44
 8006d1a:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006d1e:	e786      	b.n	8006c2e <_strtod_l+0x19e>
 8006d20:	f04f 0e01 	mov.w	lr, #1
 8006d24:	e7f6      	b.n	8006d14 <_strtod_l+0x284>
 8006d26:	bf00      	nop
 8006d28:	0800acb4 	.word	0x0800acb4
 8006d2c:	0800aacc 	.word	0x0800aacc
 8006d30:	7ff00000 	.word	0x7ff00000
 8006d34:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d36:	1c54      	adds	r4, r2, #1
 8006d38:	9411      	str	r4, [sp, #68]	@ 0x44
 8006d3a:	7852      	ldrb	r2, [r2, #1]
 8006d3c:	2a30      	cmp	r2, #48	@ 0x30
 8006d3e:	d0f9      	beq.n	8006d34 <_strtod_l+0x2a4>
 8006d40:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8006d44:	2c08      	cmp	r4, #8
 8006d46:	f63f af79 	bhi.w	8006c3c <_strtod_l+0x1ac>
 8006d4a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8006d4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d50:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d52:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d54:	1c54      	adds	r4, r2, #1
 8006d56:	9411      	str	r4, [sp, #68]	@ 0x44
 8006d58:	7852      	ldrb	r2, [r2, #1]
 8006d5a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8006d5e:	2e09      	cmp	r6, #9
 8006d60:	d937      	bls.n	8006dd2 <_strtod_l+0x342>
 8006d62:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8006d64:	1ba4      	subs	r4, r4, r6
 8006d66:	2c08      	cmp	r4, #8
 8006d68:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8006d6c:	dc02      	bgt.n	8006d74 <_strtod_l+0x2e4>
 8006d6e:	4564      	cmp	r4, ip
 8006d70:	bfa8      	it	ge
 8006d72:	4664      	movge	r4, ip
 8006d74:	f1be 0f00 	cmp.w	lr, #0
 8006d78:	d000      	beq.n	8006d7c <_strtod_l+0x2ec>
 8006d7a:	4264      	negs	r4, r4
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d14d      	bne.n	8006e1c <_strtod_l+0x38c>
 8006d80:	9b07      	ldr	r3, [sp, #28]
 8006d82:	4318      	orrs	r0, r3
 8006d84:	f47f aebf 	bne.w	8006b06 <_strtod_l+0x76>
 8006d88:	2900      	cmp	r1, #0
 8006d8a:	f47f aed8 	bne.w	8006b3e <_strtod_l+0xae>
 8006d8e:	2a69      	cmp	r2, #105	@ 0x69
 8006d90:	d027      	beq.n	8006de2 <_strtod_l+0x352>
 8006d92:	dc24      	bgt.n	8006dde <_strtod_l+0x34e>
 8006d94:	2a49      	cmp	r2, #73	@ 0x49
 8006d96:	d024      	beq.n	8006de2 <_strtod_l+0x352>
 8006d98:	2a4e      	cmp	r2, #78	@ 0x4e
 8006d9a:	f47f aed0 	bne.w	8006b3e <_strtod_l+0xae>
 8006d9e:	4997      	ldr	r1, [pc, #604]	@ (8006ffc <_strtod_l+0x56c>)
 8006da0:	a811      	add	r0, sp, #68	@ 0x44
 8006da2:	f002 faeb 	bl	800937c <__match>
 8006da6:	2800      	cmp	r0, #0
 8006da8:	f43f aec9 	beq.w	8006b3e <_strtod_l+0xae>
 8006dac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	2b28      	cmp	r3, #40	@ 0x28
 8006db2:	d12d      	bne.n	8006e10 <_strtod_l+0x380>
 8006db4:	4992      	ldr	r1, [pc, #584]	@ (8007000 <_strtod_l+0x570>)
 8006db6:	aa14      	add	r2, sp, #80	@ 0x50
 8006db8:	a811      	add	r0, sp, #68	@ 0x44
 8006dba:	f002 faf3 	bl	80093a4 <__hexnan>
 8006dbe:	2805      	cmp	r0, #5
 8006dc0:	d126      	bne.n	8006e10 <_strtod_l+0x380>
 8006dc2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006dc4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8006dc8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006dcc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006dd0:	e699      	b.n	8006b06 <_strtod_l+0x76>
 8006dd2:	240a      	movs	r4, #10
 8006dd4:	fb04 2c0c 	mla	ip, r4, ip, r2
 8006dd8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8006ddc:	e7b9      	b.n	8006d52 <_strtod_l+0x2c2>
 8006dde:	2a6e      	cmp	r2, #110	@ 0x6e
 8006de0:	e7db      	b.n	8006d9a <_strtod_l+0x30a>
 8006de2:	4988      	ldr	r1, [pc, #544]	@ (8007004 <_strtod_l+0x574>)
 8006de4:	a811      	add	r0, sp, #68	@ 0x44
 8006de6:	f002 fac9 	bl	800937c <__match>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	f43f aea7 	beq.w	8006b3e <_strtod_l+0xae>
 8006df0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006df2:	4985      	ldr	r1, [pc, #532]	@ (8007008 <_strtod_l+0x578>)
 8006df4:	3b01      	subs	r3, #1
 8006df6:	a811      	add	r0, sp, #68	@ 0x44
 8006df8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006dfa:	f002 fabf 	bl	800937c <__match>
 8006dfe:	b910      	cbnz	r0, 8006e06 <_strtod_l+0x376>
 8006e00:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e02:	3301      	adds	r3, #1
 8006e04:	9311      	str	r3, [sp, #68]	@ 0x44
 8006e06:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800701c <_strtod_l+0x58c>
 8006e0a:	f04f 0a00 	mov.w	sl, #0
 8006e0e:	e67a      	b.n	8006b06 <_strtod_l+0x76>
 8006e10:	487e      	ldr	r0, [pc, #504]	@ (800700c <_strtod_l+0x57c>)
 8006e12:	f001 f9f1 	bl	80081f8 <nan>
 8006e16:	ec5b ab10 	vmov	sl, fp, d0
 8006e1a:	e674      	b.n	8006b06 <_strtod_l+0x76>
 8006e1c:	ee07 9a90 	vmov	s15, r9
 8006e20:	1be2      	subs	r2, r4, r7
 8006e22:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006e26:	2d00      	cmp	r5, #0
 8006e28:	bf08      	it	eq
 8006e2a:	461d      	moveq	r5, r3
 8006e2c:	2b10      	cmp	r3, #16
 8006e2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e30:	461a      	mov	r2, r3
 8006e32:	bfa8      	it	ge
 8006e34:	2210      	movge	r2, #16
 8006e36:	2b09      	cmp	r3, #9
 8006e38:	ec5b ab17 	vmov	sl, fp, d7
 8006e3c:	dc15      	bgt.n	8006e6a <_strtod_l+0x3da>
 8006e3e:	1be1      	subs	r1, r4, r7
 8006e40:	2900      	cmp	r1, #0
 8006e42:	f43f ae60 	beq.w	8006b06 <_strtod_l+0x76>
 8006e46:	eba4 0107 	sub.w	r1, r4, r7
 8006e4a:	dd72      	ble.n	8006f32 <_strtod_l+0x4a2>
 8006e4c:	2916      	cmp	r1, #22
 8006e4e:	dc59      	bgt.n	8006f04 <_strtod_l+0x474>
 8006e50:	4b6f      	ldr	r3, [pc, #444]	@ (8007010 <_strtod_l+0x580>)
 8006e52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e58:	ed93 7b00 	vldr	d7, [r3]
 8006e5c:	ec4b ab16 	vmov	d6, sl, fp
 8006e60:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e64:	ec5b ab17 	vmov	sl, fp, d7
 8006e68:	e64d      	b.n	8006b06 <_strtod_l+0x76>
 8006e6a:	4969      	ldr	r1, [pc, #420]	@ (8007010 <_strtod_l+0x580>)
 8006e6c:	eddd 6a06 	vldr	s13, [sp, #24]
 8006e70:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8006e74:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8006e78:	2b0f      	cmp	r3, #15
 8006e7a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8006e7e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006e82:	ec5b ab16 	vmov	sl, fp, d6
 8006e86:	ddda      	ble.n	8006e3e <_strtod_l+0x3ae>
 8006e88:	1a9a      	subs	r2, r3, r2
 8006e8a:	1be1      	subs	r1, r4, r7
 8006e8c:	440a      	add	r2, r1
 8006e8e:	2a00      	cmp	r2, #0
 8006e90:	f340 8094 	ble.w	8006fbc <_strtod_l+0x52c>
 8006e94:	f012 000f 	ands.w	r0, r2, #15
 8006e98:	d00a      	beq.n	8006eb0 <_strtod_l+0x420>
 8006e9a:	495d      	ldr	r1, [pc, #372]	@ (8007010 <_strtod_l+0x580>)
 8006e9c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006ea0:	ed91 7b00 	vldr	d7, [r1]
 8006ea4:	ec4b ab16 	vmov	d6, sl, fp
 8006ea8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006eac:	ec5b ab17 	vmov	sl, fp, d7
 8006eb0:	f032 020f 	bics.w	r2, r2, #15
 8006eb4:	d073      	beq.n	8006f9e <_strtod_l+0x50e>
 8006eb6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8006eba:	dd47      	ble.n	8006f4c <_strtod_l+0x4bc>
 8006ebc:	2400      	movs	r4, #0
 8006ebe:	4625      	mov	r5, r4
 8006ec0:	9407      	str	r4, [sp, #28]
 8006ec2:	4626      	mov	r6, r4
 8006ec4:	9a05      	ldr	r2, [sp, #20]
 8006ec6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800701c <_strtod_l+0x58c>
 8006eca:	2322      	movs	r3, #34	@ 0x22
 8006ecc:	6013      	str	r3, [r2, #0]
 8006ece:	f04f 0a00 	mov.w	sl, #0
 8006ed2:	9b07      	ldr	r3, [sp, #28]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f43f ae16 	beq.w	8006b06 <_strtod_l+0x76>
 8006eda:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8006edc:	9805      	ldr	r0, [sp, #20]
 8006ede:	f002 fc05 	bl	80096ec <_Bfree>
 8006ee2:	9805      	ldr	r0, [sp, #20]
 8006ee4:	4631      	mov	r1, r6
 8006ee6:	f002 fc01 	bl	80096ec <_Bfree>
 8006eea:	9805      	ldr	r0, [sp, #20]
 8006eec:	4629      	mov	r1, r5
 8006eee:	f002 fbfd 	bl	80096ec <_Bfree>
 8006ef2:	9907      	ldr	r1, [sp, #28]
 8006ef4:	9805      	ldr	r0, [sp, #20]
 8006ef6:	f002 fbf9 	bl	80096ec <_Bfree>
 8006efa:	9805      	ldr	r0, [sp, #20]
 8006efc:	4621      	mov	r1, r4
 8006efe:	f002 fbf5 	bl	80096ec <_Bfree>
 8006f02:	e600      	b.n	8006b06 <_strtod_l+0x76>
 8006f04:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8006f08:	1be0      	subs	r0, r4, r7
 8006f0a:	4281      	cmp	r1, r0
 8006f0c:	dbbc      	blt.n	8006e88 <_strtod_l+0x3f8>
 8006f0e:	4a40      	ldr	r2, [pc, #256]	@ (8007010 <_strtod_l+0x580>)
 8006f10:	f1c3 030f 	rsb	r3, r3, #15
 8006f14:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006f18:	ed91 7b00 	vldr	d7, [r1]
 8006f1c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f1e:	ec4b ab16 	vmov	d6, sl, fp
 8006f22:	1acb      	subs	r3, r1, r3
 8006f24:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006f28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f2c:	ed92 6b00 	vldr	d6, [r2]
 8006f30:	e796      	b.n	8006e60 <_strtod_l+0x3d0>
 8006f32:	3116      	adds	r1, #22
 8006f34:	dba8      	blt.n	8006e88 <_strtod_l+0x3f8>
 8006f36:	4b36      	ldr	r3, [pc, #216]	@ (8007010 <_strtod_l+0x580>)
 8006f38:	1b3c      	subs	r4, r7, r4
 8006f3a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8006f3e:	ed94 7b00 	vldr	d7, [r4]
 8006f42:	ec4b ab16 	vmov	d6, sl, fp
 8006f46:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006f4a:	e78b      	b.n	8006e64 <_strtod_l+0x3d4>
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	ec4b ab17 	vmov	d7, sl, fp
 8006f52:	4e30      	ldr	r6, [pc, #192]	@ (8007014 <_strtod_l+0x584>)
 8006f54:	1112      	asrs	r2, r2, #4
 8006f56:	4601      	mov	r1, r0
 8006f58:	2a01      	cmp	r2, #1
 8006f5a:	dc23      	bgt.n	8006fa4 <_strtod_l+0x514>
 8006f5c:	b108      	cbz	r0, 8006f62 <_strtod_l+0x4d2>
 8006f5e:	ec5b ab17 	vmov	sl, fp, d7
 8006f62:	4a2c      	ldr	r2, [pc, #176]	@ (8007014 <_strtod_l+0x584>)
 8006f64:	482c      	ldr	r0, [pc, #176]	@ (8007018 <_strtod_l+0x588>)
 8006f66:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006f6a:	ed92 7b00 	vldr	d7, [r2]
 8006f6e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006f72:	ec4b ab16 	vmov	d6, sl, fp
 8006f76:	4a29      	ldr	r2, [pc, #164]	@ (800701c <_strtod_l+0x58c>)
 8006f78:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f7c:	ee17 1a90 	vmov	r1, s15
 8006f80:	400a      	ands	r2, r1
 8006f82:	4282      	cmp	r2, r0
 8006f84:	ec5b ab17 	vmov	sl, fp, d7
 8006f88:	d898      	bhi.n	8006ebc <_strtod_l+0x42c>
 8006f8a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8006f8e:	4282      	cmp	r2, r0
 8006f90:	bf86      	itte	hi
 8006f92:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007020 <_strtod_l+0x590>
 8006f96:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f9a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	9206      	str	r2, [sp, #24]
 8006fa2:	e076      	b.n	8007092 <_strtod_l+0x602>
 8006fa4:	f012 0f01 	tst.w	r2, #1
 8006fa8:	d004      	beq.n	8006fb4 <_strtod_l+0x524>
 8006faa:	ed96 6b00 	vldr	d6, [r6]
 8006fae:	2001      	movs	r0, #1
 8006fb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006fb4:	3101      	adds	r1, #1
 8006fb6:	1052      	asrs	r2, r2, #1
 8006fb8:	3608      	adds	r6, #8
 8006fba:	e7cd      	b.n	8006f58 <_strtod_l+0x4c8>
 8006fbc:	d0ef      	beq.n	8006f9e <_strtod_l+0x50e>
 8006fbe:	4252      	negs	r2, r2
 8006fc0:	f012 000f 	ands.w	r0, r2, #15
 8006fc4:	d00a      	beq.n	8006fdc <_strtod_l+0x54c>
 8006fc6:	4912      	ldr	r1, [pc, #72]	@ (8007010 <_strtod_l+0x580>)
 8006fc8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006fcc:	ed91 7b00 	vldr	d7, [r1]
 8006fd0:	ec4b ab16 	vmov	d6, sl, fp
 8006fd4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006fd8:	ec5b ab17 	vmov	sl, fp, d7
 8006fdc:	1112      	asrs	r2, r2, #4
 8006fde:	d0de      	beq.n	8006f9e <_strtod_l+0x50e>
 8006fe0:	2a1f      	cmp	r2, #31
 8006fe2:	dd1f      	ble.n	8007024 <_strtod_l+0x594>
 8006fe4:	2400      	movs	r4, #0
 8006fe6:	4625      	mov	r5, r4
 8006fe8:	9407      	str	r4, [sp, #28]
 8006fea:	4626      	mov	r6, r4
 8006fec:	9a05      	ldr	r2, [sp, #20]
 8006fee:	2322      	movs	r3, #34	@ 0x22
 8006ff0:	f04f 0a00 	mov.w	sl, #0
 8006ff4:	f04f 0b00 	mov.w	fp, #0
 8006ff8:	6013      	str	r3, [r2, #0]
 8006ffa:	e76a      	b.n	8006ed2 <_strtod_l+0x442>
 8006ffc:	0800aadb 	.word	0x0800aadb
 8007000:	0800aca0 	.word	0x0800aca0
 8007004:	0800aad3 	.word	0x0800aad3
 8007008:	0800ab0d 	.word	0x0800ab0d
 800700c:	0800ac9c 	.word	0x0800ac9c
 8007010:	0800ad28 	.word	0x0800ad28
 8007014:	0800ad00 	.word	0x0800ad00
 8007018:	7ca00000 	.word	0x7ca00000
 800701c:	7ff00000 	.word	0x7ff00000
 8007020:	7fefffff 	.word	0x7fefffff
 8007024:	f012 0110 	ands.w	r1, r2, #16
 8007028:	bf18      	it	ne
 800702a:	216a      	movne	r1, #106	@ 0x6a
 800702c:	9106      	str	r1, [sp, #24]
 800702e:	ec4b ab17 	vmov	d7, sl, fp
 8007032:	49af      	ldr	r1, [pc, #700]	@ (80072f0 <_strtod_l+0x860>)
 8007034:	2000      	movs	r0, #0
 8007036:	07d6      	lsls	r6, r2, #31
 8007038:	d504      	bpl.n	8007044 <_strtod_l+0x5b4>
 800703a:	ed91 6b00 	vldr	d6, [r1]
 800703e:	2001      	movs	r0, #1
 8007040:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007044:	1052      	asrs	r2, r2, #1
 8007046:	f101 0108 	add.w	r1, r1, #8
 800704a:	d1f4      	bne.n	8007036 <_strtod_l+0x5a6>
 800704c:	b108      	cbz	r0, 8007052 <_strtod_l+0x5c2>
 800704e:	ec5b ab17 	vmov	sl, fp, d7
 8007052:	9a06      	ldr	r2, [sp, #24]
 8007054:	b1b2      	cbz	r2, 8007084 <_strtod_l+0x5f4>
 8007056:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800705a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800705e:	2a00      	cmp	r2, #0
 8007060:	4658      	mov	r0, fp
 8007062:	dd0f      	ble.n	8007084 <_strtod_l+0x5f4>
 8007064:	2a1f      	cmp	r2, #31
 8007066:	dd55      	ble.n	8007114 <_strtod_l+0x684>
 8007068:	2a34      	cmp	r2, #52	@ 0x34
 800706a:	bfde      	ittt	le
 800706c:	f04f 32ff 	movle.w	r2, #4294967295
 8007070:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8007074:	408a      	lslle	r2, r1
 8007076:	f04f 0a00 	mov.w	sl, #0
 800707a:	bfcc      	ite	gt
 800707c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007080:	ea02 0b00 	andle.w	fp, r2, r0
 8007084:	ec4b ab17 	vmov	d7, sl, fp
 8007088:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800708c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007090:	d0a8      	beq.n	8006fe4 <_strtod_l+0x554>
 8007092:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007094:	9805      	ldr	r0, [sp, #20]
 8007096:	f8cd 9000 	str.w	r9, [sp]
 800709a:	462a      	mov	r2, r5
 800709c:	f002 fb8e 	bl	80097bc <__s2b>
 80070a0:	9007      	str	r0, [sp, #28]
 80070a2:	2800      	cmp	r0, #0
 80070a4:	f43f af0a 	beq.w	8006ebc <_strtod_l+0x42c>
 80070a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070aa:	1b3f      	subs	r7, r7, r4
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	bfb4      	ite	lt
 80070b0:	463b      	movlt	r3, r7
 80070b2:	2300      	movge	r3, #0
 80070b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80070b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80072e0 <_strtod_l+0x850>
 80070bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80070c0:	2400      	movs	r4, #0
 80070c2:	930d      	str	r3, [sp, #52]	@ 0x34
 80070c4:	4625      	mov	r5, r4
 80070c6:	9b07      	ldr	r3, [sp, #28]
 80070c8:	9805      	ldr	r0, [sp, #20]
 80070ca:	6859      	ldr	r1, [r3, #4]
 80070cc:	f002 face 	bl	800966c <_Balloc>
 80070d0:	4606      	mov	r6, r0
 80070d2:	2800      	cmp	r0, #0
 80070d4:	f43f aef6 	beq.w	8006ec4 <_strtod_l+0x434>
 80070d8:	9b07      	ldr	r3, [sp, #28]
 80070da:	691a      	ldr	r2, [r3, #16]
 80070dc:	ec4b ab19 	vmov	d9, sl, fp
 80070e0:	3202      	adds	r2, #2
 80070e2:	f103 010c 	add.w	r1, r3, #12
 80070e6:	0092      	lsls	r2, r2, #2
 80070e8:	300c      	adds	r0, #12
 80070ea:	f001 f876 	bl	80081da <memcpy>
 80070ee:	eeb0 0b49 	vmov.f64	d0, d9
 80070f2:	9805      	ldr	r0, [sp, #20]
 80070f4:	aa14      	add	r2, sp, #80	@ 0x50
 80070f6:	a913      	add	r1, sp, #76	@ 0x4c
 80070f8:	f002 fe94 	bl	8009e24 <__d2b>
 80070fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80070fe:	2800      	cmp	r0, #0
 8007100:	f43f aee0 	beq.w	8006ec4 <_strtod_l+0x434>
 8007104:	9805      	ldr	r0, [sp, #20]
 8007106:	2101      	movs	r1, #1
 8007108:	f002 fbee 	bl	80098e8 <__i2b>
 800710c:	4605      	mov	r5, r0
 800710e:	b940      	cbnz	r0, 8007122 <_strtod_l+0x692>
 8007110:	2500      	movs	r5, #0
 8007112:	e6d7      	b.n	8006ec4 <_strtod_l+0x434>
 8007114:	f04f 31ff 	mov.w	r1, #4294967295
 8007118:	fa01 f202 	lsl.w	r2, r1, r2
 800711c:	ea02 0a0a 	and.w	sl, r2, sl
 8007120:	e7b0      	b.n	8007084 <_strtod_l+0x5f4>
 8007122:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8007124:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007126:	2f00      	cmp	r7, #0
 8007128:	bfab      	itete	ge
 800712a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800712c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800712e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8007132:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8007136:	bfac      	ite	ge
 8007138:	eb07 0903 	addge.w	r9, r7, r3
 800713c:	eba3 0807 	sublt.w	r8, r3, r7
 8007140:	9b06      	ldr	r3, [sp, #24]
 8007142:	1aff      	subs	r7, r7, r3
 8007144:	4417      	add	r7, r2
 8007146:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800714a:	4a6a      	ldr	r2, [pc, #424]	@ (80072f4 <_strtod_l+0x864>)
 800714c:	3f01      	subs	r7, #1
 800714e:	4297      	cmp	r7, r2
 8007150:	da51      	bge.n	80071f6 <_strtod_l+0x766>
 8007152:	1bd1      	subs	r1, r2, r7
 8007154:	291f      	cmp	r1, #31
 8007156:	eba3 0301 	sub.w	r3, r3, r1
 800715a:	f04f 0201 	mov.w	r2, #1
 800715e:	dc3e      	bgt.n	80071de <_strtod_l+0x74e>
 8007160:	408a      	lsls	r2, r1
 8007162:	920c      	str	r2, [sp, #48]	@ 0x30
 8007164:	2200      	movs	r2, #0
 8007166:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007168:	eb09 0703 	add.w	r7, r9, r3
 800716c:	4498      	add	r8, r3
 800716e:	9b06      	ldr	r3, [sp, #24]
 8007170:	45b9      	cmp	r9, r7
 8007172:	4498      	add	r8, r3
 8007174:	464b      	mov	r3, r9
 8007176:	bfa8      	it	ge
 8007178:	463b      	movge	r3, r7
 800717a:	4543      	cmp	r3, r8
 800717c:	bfa8      	it	ge
 800717e:	4643      	movge	r3, r8
 8007180:	2b00      	cmp	r3, #0
 8007182:	bfc2      	ittt	gt
 8007184:	1aff      	subgt	r7, r7, r3
 8007186:	eba8 0803 	subgt.w	r8, r8, r3
 800718a:	eba9 0903 	subgt.w	r9, r9, r3
 800718e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007190:	2b00      	cmp	r3, #0
 8007192:	dd16      	ble.n	80071c2 <_strtod_l+0x732>
 8007194:	4629      	mov	r1, r5
 8007196:	9805      	ldr	r0, [sp, #20]
 8007198:	461a      	mov	r2, r3
 800719a:	f002 fc5d 	bl	8009a58 <__pow5mult>
 800719e:	4605      	mov	r5, r0
 80071a0:	2800      	cmp	r0, #0
 80071a2:	d0b5      	beq.n	8007110 <_strtod_l+0x680>
 80071a4:	4601      	mov	r1, r0
 80071a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80071a8:	9805      	ldr	r0, [sp, #20]
 80071aa:	f002 fbb3 	bl	8009914 <__multiply>
 80071ae:	900f      	str	r0, [sp, #60]	@ 0x3c
 80071b0:	2800      	cmp	r0, #0
 80071b2:	f43f ae87 	beq.w	8006ec4 <_strtod_l+0x434>
 80071b6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80071b8:	9805      	ldr	r0, [sp, #20]
 80071ba:	f002 fa97 	bl	80096ec <_Bfree>
 80071be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071c0:	9312      	str	r3, [sp, #72]	@ 0x48
 80071c2:	2f00      	cmp	r7, #0
 80071c4:	dc1b      	bgt.n	80071fe <_strtod_l+0x76e>
 80071c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	dd21      	ble.n	8007210 <_strtod_l+0x780>
 80071cc:	4631      	mov	r1, r6
 80071ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80071d0:	9805      	ldr	r0, [sp, #20]
 80071d2:	f002 fc41 	bl	8009a58 <__pow5mult>
 80071d6:	4606      	mov	r6, r0
 80071d8:	b9d0      	cbnz	r0, 8007210 <_strtod_l+0x780>
 80071da:	2600      	movs	r6, #0
 80071dc:	e672      	b.n	8006ec4 <_strtod_l+0x434>
 80071de:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80071e2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80071e6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80071ea:	37e2      	adds	r7, #226	@ 0xe2
 80071ec:	fa02 f107 	lsl.w	r1, r2, r7
 80071f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80071f2:	920c      	str	r2, [sp, #48]	@ 0x30
 80071f4:	e7b8      	b.n	8007168 <_strtod_l+0x6d8>
 80071f6:	2200      	movs	r2, #0
 80071f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80071fa:	2201      	movs	r2, #1
 80071fc:	e7f9      	b.n	80071f2 <_strtod_l+0x762>
 80071fe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007200:	9805      	ldr	r0, [sp, #20]
 8007202:	463a      	mov	r2, r7
 8007204:	f002 fc82 	bl	8009b0c <__lshift>
 8007208:	9012      	str	r0, [sp, #72]	@ 0x48
 800720a:	2800      	cmp	r0, #0
 800720c:	d1db      	bne.n	80071c6 <_strtod_l+0x736>
 800720e:	e659      	b.n	8006ec4 <_strtod_l+0x434>
 8007210:	f1b8 0f00 	cmp.w	r8, #0
 8007214:	dd07      	ble.n	8007226 <_strtod_l+0x796>
 8007216:	4631      	mov	r1, r6
 8007218:	9805      	ldr	r0, [sp, #20]
 800721a:	4642      	mov	r2, r8
 800721c:	f002 fc76 	bl	8009b0c <__lshift>
 8007220:	4606      	mov	r6, r0
 8007222:	2800      	cmp	r0, #0
 8007224:	d0d9      	beq.n	80071da <_strtod_l+0x74a>
 8007226:	f1b9 0f00 	cmp.w	r9, #0
 800722a:	dd08      	ble.n	800723e <_strtod_l+0x7ae>
 800722c:	4629      	mov	r1, r5
 800722e:	9805      	ldr	r0, [sp, #20]
 8007230:	464a      	mov	r2, r9
 8007232:	f002 fc6b 	bl	8009b0c <__lshift>
 8007236:	4605      	mov	r5, r0
 8007238:	2800      	cmp	r0, #0
 800723a:	f43f ae43 	beq.w	8006ec4 <_strtod_l+0x434>
 800723e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007240:	9805      	ldr	r0, [sp, #20]
 8007242:	4632      	mov	r2, r6
 8007244:	f002 fcea 	bl	8009c1c <__mdiff>
 8007248:	4604      	mov	r4, r0
 800724a:	2800      	cmp	r0, #0
 800724c:	f43f ae3a 	beq.w	8006ec4 <_strtod_l+0x434>
 8007250:	2300      	movs	r3, #0
 8007252:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8007256:	60c3      	str	r3, [r0, #12]
 8007258:	4629      	mov	r1, r5
 800725a:	f002 fcc3 	bl	8009be4 <__mcmp>
 800725e:	2800      	cmp	r0, #0
 8007260:	da4c      	bge.n	80072fc <_strtod_l+0x86c>
 8007262:	ea58 080a 	orrs.w	r8, r8, sl
 8007266:	d172      	bne.n	800734e <_strtod_l+0x8be>
 8007268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800726c:	2b00      	cmp	r3, #0
 800726e:	d16e      	bne.n	800734e <_strtod_l+0x8be>
 8007270:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007274:	0d1b      	lsrs	r3, r3, #20
 8007276:	051b      	lsls	r3, r3, #20
 8007278:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800727c:	d967      	bls.n	800734e <_strtod_l+0x8be>
 800727e:	6963      	ldr	r3, [r4, #20]
 8007280:	b913      	cbnz	r3, 8007288 <_strtod_l+0x7f8>
 8007282:	6923      	ldr	r3, [r4, #16]
 8007284:	2b01      	cmp	r3, #1
 8007286:	dd62      	ble.n	800734e <_strtod_l+0x8be>
 8007288:	4621      	mov	r1, r4
 800728a:	2201      	movs	r2, #1
 800728c:	9805      	ldr	r0, [sp, #20]
 800728e:	f002 fc3d 	bl	8009b0c <__lshift>
 8007292:	4629      	mov	r1, r5
 8007294:	4604      	mov	r4, r0
 8007296:	f002 fca5 	bl	8009be4 <__mcmp>
 800729a:	2800      	cmp	r0, #0
 800729c:	dd57      	ble.n	800734e <_strtod_l+0x8be>
 800729e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80072a2:	9a06      	ldr	r2, [sp, #24]
 80072a4:	0d1b      	lsrs	r3, r3, #20
 80072a6:	051b      	lsls	r3, r3, #20
 80072a8:	2a00      	cmp	r2, #0
 80072aa:	d06e      	beq.n	800738a <_strtod_l+0x8fa>
 80072ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80072b0:	d86b      	bhi.n	800738a <_strtod_l+0x8fa>
 80072b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80072b6:	f67f ae99 	bls.w	8006fec <_strtod_l+0x55c>
 80072ba:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80072e8 <_strtod_l+0x858>
 80072be:	ec4b ab16 	vmov	d6, sl, fp
 80072c2:	4b0d      	ldr	r3, [pc, #52]	@ (80072f8 <_strtod_l+0x868>)
 80072c4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80072c8:	ee17 2a90 	vmov	r2, s15
 80072cc:	4013      	ands	r3, r2
 80072ce:	ec5b ab17 	vmov	sl, fp, d7
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f47f ae01 	bne.w	8006eda <_strtod_l+0x44a>
 80072d8:	9a05      	ldr	r2, [sp, #20]
 80072da:	2322      	movs	r3, #34	@ 0x22
 80072dc:	6013      	str	r3, [r2, #0]
 80072de:	e5fc      	b.n	8006eda <_strtod_l+0x44a>
 80072e0:	ffc00000 	.word	0xffc00000
 80072e4:	41dfffff 	.word	0x41dfffff
 80072e8:	00000000 	.word	0x00000000
 80072ec:	39500000 	.word	0x39500000
 80072f0:	0800acc8 	.word	0x0800acc8
 80072f4:	fffffc02 	.word	0xfffffc02
 80072f8:	7ff00000 	.word	0x7ff00000
 80072fc:	46d9      	mov	r9, fp
 80072fe:	d15d      	bne.n	80073bc <_strtod_l+0x92c>
 8007300:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007304:	f1b8 0f00 	cmp.w	r8, #0
 8007308:	d02a      	beq.n	8007360 <_strtod_l+0x8d0>
 800730a:	4aa9      	ldr	r2, [pc, #676]	@ (80075b0 <_strtod_l+0xb20>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d12a      	bne.n	8007366 <_strtod_l+0x8d6>
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	4652      	mov	r2, sl
 8007314:	b1fb      	cbz	r3, 8007356 <_strtod_l+0x8c6>
 8007316:	4ba7      	ldr	r3, [pc, #668]	@ (80075b4 <_strtod_l+0xb24>)
 8007318:	ea0b 0303 	and.w	r3, fp, r3
 800731c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007320:	f04f 31ff 	mov.w	r1, #4294967295
 8007324:	d81a      	bhi.n	800735c <_strtod_l+0x8cc>
 8007326:	0d1b      	lsrs	r3, r3, #20
 8007328:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800732c:	fa01 f303 	lsl.w	r3, r1, r3
 8007330:	429a      	cmp	r2, r3
 8007332:	d118      	bne.n	8007366 <_strtod_l+0x8d6>
 8007334:	4ba0      	ldr	r3, [pc, #640]	@ (80075b8 <_strtod_l+0xb28>)
 8007336:	4599      	cmp	r9, r3
 8007338:	d102      	bne.n	8007340 <_strtod_l+0x8b0>
 800733a:	3201      	adds	r2, #1
 800733c:	f43f adc2 	beq.w	8006ec4 <_strtod_l+0x434>
 8007340:	4b9c      	ldr	r3, [pc, #624]	@ (80075b4 <_strtod_l+0xb24>)
 8007342:	ea09 0303 	and.w	r3, r9, r3
 8007346:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800734a:	f04f 0a00 	mov.w	sl, #0
 800734e:	9b06      	ldr	r3, [sp, #24]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1b2      	bne.n	80072ba <_strtod_l+0x82a>
 8007354:	e5c1      	b.n	8006eda <_strtod_l+0x44a>
 8007356:	f04f 33ff 	mov.w	r3, #4294967295
 800735a:	e7e9      	b.n	8007330 <_strtod_l+0x8a0>
 800735c:	460b      	mov	r3, r1
 800735e:	e7e7      	b.n	8007330 <_strtod_l+0x8a0>
 8007360:	ea53 030a 	orrs.w	r3, r3, sl
 8007364:	d09b      	beq.n	800729e <_strtod_l+0x80e>
 8007366:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007368:	b1c3      	cbz	r3, 800739c <_strtod_l+0x90c>
 800736a:	ea13 0f09 	tst.w	r3, r9
 800736e:	d0ee      	beq.n	800734e <_strtod_l+0x8be>
 8007370:	9a06      	ldr	r2, [sp, #24]
 8007372:	4650      	mov	r0, sl
 8007374:	4659      	mov	r1, fp
 8007376:	f1b8 0f00 	cmp.w	r8, #0
 800737a:	d013      	beq.n	80073a4 <_strtod_l+0x914>
 800737c:	f7ff fb6d 	bl	8006a5a <sulp>
 8007380:	ee39 7b00 	vadd.f64	d7, d9, d0
 8007384:	ec5b ab17 	vmov	sl, fp, d7
 8007388:	e7e1      	b.n	800734e <_strtod_l+0x8be>
 800738a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800738e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007392:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007396:	f04f 3aff 	mov.w	sl, #4294967295
 800739a:	e7d8      	b.n	800734e <_strtod_l+0x8be>
 800739c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800739e:	ea13 0f0a 	tst.w	r3, sl
 80073a2:	e7e4      	b.n	800736e <_strtod_l+0x8de>
 80073a4:	f7ff fb59 	bl	8006a5a <sulp>
 80073a8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80073ac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80073b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073b4:	ec5b ab10 	vmov	sl, fp, d0
 80073b8:	d1c9      	bne.n	800734e <_strtod_l+0x8be>
 80073ba:	e617      	b.n	8006fec <_strtod_l+0x55c>
 80073bc:	4629      	mov	r1, r5
 80073be:	4620      	mov	r0, r4
 80073c0:	f002 fd88 	bl	8009ed4 <__ratio>
 80073c4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80073c8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80073cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073d0:	d85d      	bhi.n	800748e <_strtod_l+0x9fe>
 80073d2:	f1b8 0f00 	cmp.w	r8, #0
 80073d6:	d164      	bne.n	80074a2 <_strtod_l+0xa12>
 80073d8:	f1ba 0f00 	cmp.w	sl, #0
 80073dc:	d14b      	bne.n	8007476 <_strtod_l+0x9e6>
 80073de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80073e2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d160      	bne.n	80074ac <_strtod_l+0xa1c>
 80073ea:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80073ee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80073f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f6:	d401      	bmi.n	80073fc <_strtod_l+0x96c>
 80073f8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80073fc:	eeb1 ab48 	vneg.f64	d10, d8
 8007400:	486c      	ldr	r0, [pc, #432]	@ (80075b4 <_strtod_l+0xb24>)
 8007402:	496e      	ldr	r1, [pc, #440]	@ (80075bc <_strtod_l+0xb2c>)
 8007404:	ea09 0700 	and.w	r7, r9, r0
 8007408:	428f      	cmp	r7, r1
 800740a:	ec53 2b1a 	vmov	r2, r3, d10
 800740e:	d17d      	bne.n	800750c <_strtod_l+0xa7c>
 8007410:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8007414:	ec4b ab1c 	vmov	d12, sl, fp
 8007418:	eeb0 0b4c 	vmov.f64	d0, d12
 800741c:	f002 fc92 	bl	8009d44 <__ulp>
 8007420:	4864      	ldr	r0, [pc, #400]	@ (80075b4 <_strtod_l+0xb24>)
 8007422:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8007426:	ee1c 3a90 	vmov	r3, s25
 800742a:	4a65      	ldr	r2, [pc, #404]	@ (80075c0 <_strtod_l+0xb30>)
 800742c:	ea03 0100 	and.w	r1, r3, r0
 8007430:	4291      	cmp	r1, r2
 8007432:	ec5b ab1c 	vmov	sl, fp, d12
 8007436:	d93c      	bls.n	80074b2 <_strtod_l+0xa22>
 8007438:	ee19 2a90 	vmov	r2, s19
 800743c:	4b5e      	ldr	r3, [pc, #376]	@ (80075b8 <_strtod_l+0xb28>)
 800743e:	429a      	cmp	r2, r3
 8007440:	d104      	bne.n	800744c <_strtod_l+0x9bc>
 8007442:	ee19 3a10 	vmov	r3, s18
 8007446:	3301      	adds	r3, #1
 8007448:	f43f ad3c 	beq.w	8006ec4 <_strtod_l+0x434>
 800744c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 80075b8 <_strtod_l+0xb28>
 8007450:	f04f 3aff 	mov.w	sl, #4294967295
 8007454:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007456:	9805      	ldr	r0, [sp, #20]
 8007458:	f002 f948 	bl	80096ec <_Bfree>
 800745c:	9805      	ldr	r0, [sp, #20]
 800745e:	4631      	mov	r1, r6
 8007460:	f002 f944 	bl	80096ec <_Bfree>
 8007464:	9805      	ldr	r0, [sp, #20]
 8007466:	4629      	mov	r1, r5
 8007468:	f002 f940 	bl	80096ec <_Bfree>
 800746c:	9805      	ldr	r0, [sp, #20]
 800746e:	4621      	mov	r1, r4
 8007470:	f002 f93c 	bl	80096ec <_Bfree>
 8007474:	e627      	b.n	80070c6 <_strtod_l+0x636>
 8007476:	f1ba 0f01 	cmp.w	sl, #1
 800747a:	d103      	bne.n	8007484 <_strtod_l+0x9f4>
 800747c:	f1bb 0f00 	cmp.w	fp, #0
 8007480:	f43f adb4 	beq.w	8006fec <_strtod_l+0x55c>
 8007484:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8007488:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800748c:	e7b8      	b.n	8007400 <_strtod_l+0x970>
 800748e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8007492:	ee20 8b08 	vmul.f64	d8, d0, d8
 8007496:	f1b8 0f00 	cmp.w	r8, #0
 800749a:	d0af      	beq.n	80073fc <_strtod_l+0x96c>
 800749c:	eeb0 ab48 	vmov.f64	d10, d8
 80074a0:	e7ae      	b.n	8007400 <_strtod_l+0x970>
 80074a2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80074a6:	eeb0 8b4a 	vmov.f64	d8, d10
 80074aa:	e7a9      	b.n	8007400 <_strtod_l+0x970>
 80074ac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80074b0:	e7a6      	b.n	8007400 <_strtod_l+0x970>
 80074b2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80074b6:	9b06      	ldr	r3, [sp, #24]
 80074b8:	46d9      	mov	r9, fp
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1ca      	bne.n	8007454 <_strtod_l+0x9c4>
 80074be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80074c2:	0d1b      	lsrs	r3, r3, #20
 80074c4:	051b      	lsls	r3, r3, #20
 80074c6:	429f      	cmp	r7, r3
 80074c8:	d1c4      	bne.n	8007454 <_strtod_l+0x9c4>
 80074ca:	ec51 0b18 	vmov	r0, r1, d8
 80074ce:	f7f9 f8e3 	bl	8000698 <__aeabi_d2lz>
 80074d2:	f7f9 f89b 	bl	800060c <__aeabi_l2d>
 80074d6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80074da:	ec41 0b17 	vmov	d7, r0, r1
 80074de:	ea49 090a 	orr.w	r9, r9, sl
 80074e2:	ea59 0908 	orrs.w	r9, r9, r8
 80074e6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80074ea:	d03c      	beq.n	8007566 <_strtod_l+0xad6>
 80074ec:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8007598 <_strtod_l+0xb08>
 80074f0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80074f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074f8:	f53f acef 	bmi.w	8006eda <_strtod_l+0x44a>
 80074fc:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80075a0 <_strtod_l+0xb10>
 8007500:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007508:	dda4      	ble.n	8007454 <_strtod_l+0x9c4>
 800750a:	e4e6      	b.n	8006eda <_strtod_l+0x44a>
 800750c:	9906      	ldr	r1, [sp, #24]
 800750e:	b1e1      	cbz	r1, 800754a <_strtod_l+0xaba>
 8007510:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8007514:	d819      	bhi.n	800754a <_strtod_l+0xaba>
 8007516:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800751a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800751e:	d811      	bhi.n	8007544 <_strtod_l+0xab4>
 8007520:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8007524:	ee18 3a10 	vmov	r3, s16
 8007528:	2b01      	cmp	r3, #1
 800752a:	bf38      	it	cc
 800752c:	2301      	movcc	r3, #1
 800752e:	ee08 3a10 	vmov	s16, r3
 8007532:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8007536:	f1b8 0f00 	cmp.w	r8, #0
 800753a:	d111      	bne.n	8007560 <_strtod_l+0xad0>
 800753c:	eeb1 7b48 	vneg.f64	d7, d8
 8007540:	ec53 2b17 	vmov	r2, r3, d7
 8007544:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8007548:	1bcb      	subs	r3, r1, r7
 800754a:	eeb0 0b49 	vmov.f64	d0, d9
 800754e:	ec43 2b1a 	vmov	d10, r2, r3
 8007552:	f002 fbf7 	bl	8009d44 <__ulp>
 8007556:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800755a:	ec5b ab19 	vmov	sl, fp, d9
 800755e:	e7aa      	b.n	80074b6 <_strtod_l+0xa26>
 8007560:	eeb0 7b48 	vmov.f64	d7, d8
 8007564:	e7ec      	b.n	8007540 <_strtod_l+0xab0>
 8007566:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80075a8 <_strtod_l+0xb18>
 800756a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800756e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007572:	f57f af6f 	bpl.w	8007454 <_strtod_l+0x9c4>
 8007576:	e4b0      	b.n	8006eda <_strtod_l+0x44a>
 8007578:	2300      	movs	r3, #0
 800757a:	9308      	str	r3, [sp, #32]
 800757c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800757e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	f7ff bac4 	b.w	8006b0e <_strtod_l+0x7e>
 8007586:	2a65      	cmp	r2, #101	@ 0x65
 8007588:	f43f abbf 	beq.w	8006d0a <_strtod_l+0x27a>
 800758c:	2a45      	cmp	r2, #69	@ 0x45
 800758e:	f43f abbc 	beq.w	8006d0a <_strtod_l+0x27a>
 8007592:	2101      	movs	r1, #1
 8007594:	f7ff bbf4 	b.w	8006d80 <_strtod_l+0x2f0>
 8007598:	94a03595 	.word	0x94a03595
 800759c:	3fdfffff 	.word	0x3fdfffff
 80075a0:	35afe535 	.word	0x35afe535
 80075a4:	3fe00000 	.word	0x3fe00000
 80075a8:	94a03595 	.word	0x94a03595
 80075ac:	3fcfffff 	.word	0x3fcfffff
 80075b0:	000fffff 	.word	0x000fffff
 80075b4:	7ff00000 	.word	0x7ff00000
 80075b8:	7fefffff 	.word	0x7fefffff
 80075bc:	7fe00000 	.word	0x7fe00000
 80075c0:	7c9fffff 	.word	0x7c9fffff

080075c4 <strtod>:
 80075c4:	460a      	mov	r2, r1
 80075c6:	4601      	mov	r1, r0
 80075c8:	4802      	ldr	r0, [pc, #8]	@ (80075d4 <strtod+0x10>)
 80075ca:	4b03      	ldr	r3, [pc, #12]	@ (80075d8 <strtod+0x14>)
 80075cc:	6800      	ldr	r0, [r0, #0]
 80075ce:	f7ff ba5f 	b.w	8006a90 <_strtod_l>
 80075d2:	bf00      	nop
 80075d4:	200001b4 	.word	0x200001b4
 80075d8:	20000048 	.word	0x20000048

080075dc <__cvt>:
 80075dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075de:	ed2d 8b02 	vpush	{d8}
 80075e2:	eeb0 8b40 	vmov.f64	d8, d0
 80075e6:	b085      	sub	sp, #20
 80075e8:	4617      	mov	r7, r2
 80075ea:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80075ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075ee:	ee18 2a90 	vmov	r2, s17
 80075f2:	f025 0520 	bic.w	r5, r5, #32
 80075f6:	2a00      	cmp	r2, #0
 80075f8:	bfb6      	itet	lt
 80075fa:	222d      	movlt	r2, #45	@ 0x2d
 80075fc:	2200      	movge	r2, #0
 80075fe:	eeb1 8b40 	vneglt.f64	d8, d0
 8007602:	2d46      	cmp	r5, #70	@ 0x46
 8007604:	460c      	mov	r4, r1
 8007606:	701a      	strb	r2, [r3, #0]
 8007608:	d004      	beq.n	8007614 <__cvt+0x38>
 800760a:	2d45      	cmp	r5, #69	@ 0x45
 800760c:	d100      	bne.n	8007610 <__cvt+0x34>
 800760e:	3401      	adds	r4, #1
 8007610:	2102      	movs	r1, #2
 8007612:	e000      	b.n	8007616 <__cvt+0x3a>
 8007614:	2103      	movs	r1, #3
 8007616:	ab03      	add	r3, sp, #12
 8007618:	9301      	str	r3, [sp, #4]
 800761a:	ab02      	add	r3, sp, #8
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	4622      	mov	r2, r4
 8007620:	4633      	mov	r3, r6
 8007622:	eeb0 0b48 	vmov.f64	d0, d8
 8007626:	f000 fe77 	bl	8008318 <_dtoa_r>
 800762a:	2d47      	cmp	r5, #71	@ 0x47
 800762c:	d114      	bne.n	8007658 <__cvt+0x7c>
 800762e:	07fb      	lsls	r3, r7, #31
 8007630:	d50a      	bpl.n	8007648 <__cvt+0x6c>
 8007632:	1902      	adds	r2, r0, r4
 8007634:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800763c:	bf08      	it	eq
 800763e:	9203      	streq	r2, [sp, #12]
 8007640:	2130      	movs	r1, #48	@ 0x30
 8007642:	9b03      	ldr	r3, [sp, #12]
 8007644:	4293      	cmp	r3, r2
 8007646:	d319      	bcc.n	800767c <__cvt+0xa0>
 8007648:	9b03      	ldr	r3, [sp, #12]
 800764a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800764c:	1a1b      	subs	r3, r3, r0
 800764e:	6013      	str	r3, [r2, #0]
 8007650:	b005      	add	sp, #20
 8007652:	ecbd 8b02 	vpop	{d8}
 8007656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007658:	2d46      	cmp	r5, #70	@ 0x46
 800765a:	eb00 0204 	add.w	r2, r0, r4
 800765e:	d1e9      	bne.n	8007634 <__cvt+0x58>
 8007660:	7803      	ldrb	r3, [r0, #0]
 8007662:	2b30      	cmp	r3, #48	@ 0x30
 8007664:	d107      	bne.n	8007676 <__cvt+0x9a>
 8007666:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800766a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800766e:	bf1c      	itt	ne
 8007670:	f1c4 0401 	rsbne	r4, r4, #1
 8007674:	6034      	strne	r4, [r6, #0]
 8007676:	6833      	ldr	r3, [r6, #0]
 8007678:	441a      	add	r2, r3
 800767a:	e7db      	b.n	8007634 <__cvt+0x58>
 800767c:	1c5c      	adds	r4, r3, #1
 800767e:	9403      	str	r4, [sp, #12]
 8007680:	7019      	strb	r1, [r3, #0]
 8007682:	e7de      	b.n	8007642 <__cvt+0x66>

08007684 <__exponent>:
 8007684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007686:	2900      	cmp	r1, #0
 8007688:	bfba      	itte	lt
 800768a:	4249      	neglt	r1, r1
 800768c:	232d      	movlt	r3, #45	@ 0x2d
 800768e:	232b      	movge	r3, #43	@ 0x2b
 8007690:	2909      	cmp	r1, #9
 8007692:	7002      	strb	r2, [r0, #0]
 8007694:	7043      	strb	r3, [r0, #1]
 8007696:	dd29      	ble.n	80076ec <__exponent+0x68>
 8007698:	f10d 0307 	add.w	r3, sp, #7
 800769c:	461d      	mov	r5, r3
 800769e:	270a      	movs	r7, #10
 80076a0:	461a      	mov	r2, r3
 80076a2:	fbb1 f6f7 	udiv	r6, r1, r7
 80076a6:	fb07 1416 	mls	r4, r7, r6, r1
 80076aa:	3430      	adds	r4, #48	@ 0x30
 80076ac:	f802 4c01 	strb.w	r4, [r2, #-1]
 80076b0:	460c      	mov	r4, r1
 80076b2:	2c63      	cmp	r4, #99	@ 0x63
 80076b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80076b8:	4631      	mov	r1, r6
 80076ba:	dcf1      	bgt.n	80076a0 <__exponent+0x1c>
 80076bc:	3130      	adds	r1, #48	@ 0x30
 80076be:	1e94      	subs	r4, r2, #2
 80076c0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80076c4:	1c41      	adds	r1, r0, #1
 80076c6:	4623      	mov	r3, r4
 80076c8:	42ab      	cmp	r3, r5
 80076ca:	d30a      	bcc.n	80076e2 <__exponent+0x5e>
 80076cc:	f10d 0309 	add.w	r3, sp, #9
 80076d0:	1a9b      	subs	r3, r3, r2
 80076d2:	42ac      	cmp	r4, r5
 80076d4:	bf88      	it	hi
 80076d6:	2300      	movhi	r3, #0
 80076d8:	3302      	adds	r3, #2
 80076da:	4403      	add	r3, r0
 80076dc:	1a18      	subs	r0, r3, r0
 80076de:	b003      	add	sp, #12
 80076e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076e2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80076e6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80076ea:	e7ed      	b.n	80076c8 <__exponent+0x44>
 80076ec:	2330      	movs	r3, #48	@ 0x30
 80076ee:	3130      	adds	r1, #48	@ 0x30
 80076f0:	7083      	strb	r3, [r0, #2]
 80076f2:	70c1      	strb	r1, [r0, #3]
 80076f4:	1d03      	adds	r3, r0, #4
 80076f6:	e7f1      	b.n	80076dc <__exponent+0x58>

080076f8 <_printf_float>:
 80076f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076fc:	b08d      	sub	sp, #52	@ 0x34
 80076fe:	460c      	mov	r4, r1
 8007700:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007704:	4616      	mov	r6, r2
 8007706:	461f      	mov	r7, r3
 8007708:	4605      	mov	r5, r0
 800770a:	f000 fcef 	bl	80080ec <_localeconv_r>
 800770e:	f8d0 b000 	ldr.w	fp, [r0]
 8007712:	4658      	mov	r0, fp
 8007714:	f7f8 fde4 	bl	80002e0 <strlen>
 8007718:	2300      	movs	r3, #0
 800771a:	930a      	str	r3, [sp, #40]	@ 0x28
 800771c:	f8d8 3000 	ldr.w	r3, [r8]
 8007720:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007724:	6822      	ldr	r2, [r4, #0]
 8007726:	9005      	str	r0, [sp, #20]
 8007728:	3307      	adds	r3, #7
 800772a:	f023 0307 	bic.w	r3, r3, #7
 800772e:	f103 0108 	add.w	r1, r3, #8
 8007732:	f8c8 1000 	str.w	r1, [r8]
 8007736:	ed93 0b00 	vldr	d0, [r3]
 800773a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007998 <_printf_float+0x2a0>
 800773e:	eeb0 7bc0 	vabs.f64	d7, d0
 8007742:	eeb4 7b46 	vcmp.f64	d7, d6
 8007746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800774a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800774e:	dd24      	ble.n	800779a <_printf_float+0xa2>
 8007750:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007758:	d502      	bpl.n	8007760 <_printf_float+0x68>
 800775a:	232d      	movs	r3, #45	@ 0x2d
 800775c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007760:	498f      	ldr	r1, [pc, #572]	@ (80079a0 <_printf_float+0x2a8>)
 8007762:	4b90      	ldr	r3, [pc, #576]	@ (80079a4 <_printf_float+0x2ac>)
 8007764:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007768:	bf8c      	ite	hi
 800776a:	4688      	movhi	r8, r1
 800776c:	4698      	movls	r8, r3
 800776e:	f022 0204 	bic.w	r2, r2, #4
 8007772:	2303      	movs	r3, #3
 8007774:	6123      	str	r3, [r4, #16]
 8007776:	6022      	str	r2, [r4, #0]
 8007778:	f04f 0a00 	mov.w	sl, #0
 800777c:	9700      	str	r7, [sp, #0]
 800777e:	4633      	mov	r3, r6
 8007780:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007782:	4621      	mov	r1, r4
 8007784:	4628      	mov	r0, r5
 8007786:	f000 f9d1 	bl	8007b2c <_printf_common>
 800778a:	3001      	adds	r0, #1
 800778c:	f040 8089 	bne.w	80078a2 <_printf_float+0x1aa>
 8007790:	f04f 30ff 	mov.w	r0, #4294967295
 8007794:	b00d      	add	sp, #52	@ 0x34
 8007796:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800779a:	eeb4 0b40 	vcmp.f64	d0, d0
 800779e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077a2:	d709      	bvc.n	80077b8 <_printf_float+0xc0>
 80077a4:	ee10 3a90 	vmov	r3, s1
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	bfbc      	itt	lt
 80077ac:	232d      	movlt	r3, #45	@ 0x2d
 80077ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80077b2:	497d      	ldr	r1, [pc, #500]	@ (80079a8 <_printf_float+0x2b0>)
 80077b4:	4b7d      	ldr	r3, [pc, #500]	@ (80079ac <_printf_float+0x2b4>)
 80077b6:	e7d5      	b.n	8007764 <_printf_float+0x6c>
 80077b8:	6863      	ldr	r3, [r4, #4]
 80077ba:	1c59      	adds	r1, r3, #1
 80077bc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80077c0:	d139      	bne.n	8007836 <_printf_float+0x13e>
 80077c2:	2306      	movs	r3, #6
 80077c4:	6063      	str	r3, [r4, #4]
 80077c6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077ca:	2300      	movs	r3, #0
 80077cc:	6022      	str	r2, [r4, #0]
 80077ce:	9303      	str	r3, [sp, #12]
 80077d0:	ab0a      	add	r3, sp, #40	@ 0x28
 80077d2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80077d6:	ab09      	add	r3, sp, #36	@ 0x24
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	6861      	ldr	r1, [r4, #4]
 80077dc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80077e0:	4628      	mov	r0, r5
 80077e2:	f7ff fefb 	bl	80075dc <__cvt>
 80077e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80077ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80077ec:	4680      	mov	r8, r0
 80077ee:	d129      	bne.n	8007844 <_printf_float+0x14c>
 80077f0:	1cc8      	adds	r0, r1, #3
 80077f2:	db02      	blt.n	80077fa <_printf_float+0x102>
 80077f4:	6863      	ldr	r3, [r4, #4]
 80077f6:	4299      	cmp	r1, r3
 80077f8:	dd41      	ble.n	800787e <_printf_float+0x186>
 80077fa:	f1a9 0902 	sub.w	r9, r9, #2
 80077fe:	fa5f f989 	uxtb.w	r9, r9
 8007802:	3901      	subs	r1, #1
 8007804:	464a      	mov	r2, r9
 8007806:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800780a:	9109      	str	r1, [sp, #36]	@ 0x24
 800780c:	f7ff ff3a 	bl	8007684 <__exponent>
 8007810:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007812:	1813      	adds	r3, r2, r0
 8007814:	2a01      	cmp	r2, #1
 8007816:	4682      	mov	sl, r0
 8007818:	6123      	str	r3, [r4, #16]
 800781a:	dc02      	bgt.n	8007822 <_printf_float+0x12a>
 800781c:	6822      	ldr	r2, [r4, #0]
 800781e:	07d2      	lsls	r2, r2, #31
 8007820:	d501      	bpl.n	8007826 <_printf_float+0x12e>
 8007822:	3301      	adds	r3, #1
 8007824:	6123      	str	r3, [r4, #16]
 8007826:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800782a:	2b00      	cmp	r3, #0
 800782c:	d0a6      	beq.n	800777c <_printf_float+0x84>
 800782e:	232d      	movs	r3, #45	@ 0x2d
 8007830:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007834:	e7a2      	b.n	800777c <_printf_float+0x84>
 8007836:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800783a:	d1c4      	bne.n	80077c6 <_printf_float+0xce>
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1c2      	bne.n	80077c6 <_printf_float+0xce>
 8007840:	2301      	movs	r3, #1
 8007842:	e7bf      	b.n	80077c4 <_printf_float+0xcc>
 8007844:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007848:	d9db      	bls.n	8007802 <_printf_float+0x10a>
 800784a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800784e:	d118      	bne.n	8007882 <_printf_float+0x18a>
 8007850:	2900      	cmp	r1, #0
 8007852:	6863      	ldr	r3, [r4, #4]
 8007854:	dd0b      	ble.n	800786e <_printf_float+0x176>
 8007856:	6121      	str	r1, [r4, #16]
 8007858:	b913      	cbnz	r3, 8007860 <_printf_float+0x168>
 800785a:	6822      	ldr	r2, [r4, #0]
 800785c:	07d0      	lsls	r0, r2, #31
 800785e:	d502      	bpl.n	8007866 <_printf_float+0x16e>
 8007860:	3301      	adds	r3, #1
 8007862:	440b      	add	r3, r1
 8007864:	6123      	str	r3, [r4, #16]
 8007866:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007868:	f04f 0a00 	mov.w	sl, #0
 800786c:	e7db      	b.n	8007826 <_printf_float+0x12e>
 800786e:	b913      	cbnz	r3, 8007876 <_printf_float+0x17e>
 8007870:	6822      	ldr	r2, [r4, #0]
 8007872:	07d2      	lsls	r2, r2, #31
 8007874:	d501      	bpl.n	800787a <_printf_float+0x182>
 8007876:	3302      	adds	r3, #2
 8007878:	e7f4      	b.n	8007864 <_printf_float+0x16c>
 800787a:	2301      	movs	r3, #1
 800787c:	e7f2      	b.n	8007864 <_printf_float+0x16c>
 800787e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007882:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007884:	4299      	cmp	r1, r3
 8007886:	db05      	blt.n	8007894 <_printf_float+0x19c>
 8007888:	6823      	ldr	r3, [r4, #0]
 800788a:	6121      	str	r1, [r4, #16]
 800788c:	07d8      	lsls	r0, r3, #31
 800788e:	d5ea      	bpl.n	8007866 <_printf_float+0x16e>
 8007890:	1c4b      	adds	r3, r1, #1
 8007892:	e7e7      	b.n	8007864 <_printf_float+0x16c>
 8007894:	2900      	cmp	r1, #0
 8007896:	bfd4      	ite	le
 8007898:	f1c1 0202 	rsble	r2, r1, #2
 800789c:	2201      	movgt	r2, #1
 800789e:	4413      	add	r3, r2
 80078a0:	e7e0      	b.n	8007864 <_printf_float+0x16c>
 80078a2:	6823      	ldr	r3, [r4, #0]
 80078a4:	055a      	lsls	r2, r3, #21
 80078a6:	d407      	bmi.n	80078b8 <_printf_float+0x1c0>
 80078a8:	6923      	ldr	r3, [r4, #16]
 80078aa:	4642      	mov	r2, r8
 80078ac:	4631      	mov	r1, r6
 80078ae:	4628      	mov	r0, r5
 80078b0:	47b8      	blx	r7
 80078b2:	3001      	adds	r0, #1
 80078b4:	d12a      	bne.n	800790c <_printf_float+0x214>
 80078b6:	e76b      	b.n	8007790 <_printf_float+0x98>
 80078b8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80078bc:	f240 80e0 	bls.w	8007a80 <_printf_float+0x388>
 80078c0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80078c4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80078c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078cc:	d133      	bne.n	8007936 <_printf_float+0x23e>
 80078ce:	4a38      	ldr	r2, [pc, #224]	@ (80079b0 <_printf_float+0x2b8>)
 80078d0:	2301      	movs	r3, #1
 80078d2:	4631      	mov	r1, r6
 80078d4:	4628      	mov	r0, r5
 80078d6:	47b8      	blx	r7
 80078d8:	3001      	adds	r0, #1
 80078da:	f43f af59 	beq.w	8007790 <_printf_float+0x98>
 80078de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80078e2:	4543      	cmp	r3, r8
 80078e4:	db02      	blt.n	80078ec <_printf_float+0x1f4>
 80078e6:	6823      	ldr	r3, [r4, #0]
 80078e8:	07d8      	lsls	r0, r3, #31
 80078ea:	d50f      	bpl.n	800790c <_printf_float+0x214>
 80078ec:	9b05      	ldr	r3, [sp, #20]
 80078ee:	465a      	mov	r2, fp
 80078f0:	4631      	mov	r1, r6
 80078f2:	4628      	mov	r0, r5
 80078f4:	47b8      	blx	r7
 80078f6:	3001      	adds	r0, #1
 80078f8:	f43f af4a 	beq.w	8007790 <_printf_float+0x98>
 80078fc:	f04f 0900 	mov.w	r9, #0
 8007900:	f108 38ff 	add.w	r8, r8, #4294967295
 8007904:	f104 0a1a 	add.w	sl, r4, #26
 8007908:	45c8      	cmp	r8, r9
 800790a:	dc09      	bgt.n	8007920 <_printf_float+0x228>
 800790c:	6823      	ldr	r3, [r4, #0]
 800790e:	079b      	lsls	r3, r3, #30
 8007910:	f100 8107 	bmi.w	8007b22 <_printf_float+0x42a>
 8007914:	68e0      	ldr	r0, [r4, #12]
 8007916:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007918:	4298      	cmp	r0, r3
 800791a:	bfb8      	it	lt
 800791c:	4618      	movlt	r0, r3
 800791e:	e739      	b.n	8007794 <_printf_float+0x9c>
 8007920:	2301      	movs	r3, #1
 8007922:	4652      	mov	r2, sl
 8007924:	4631      	mov	r1, r6
 8007926:	4628      	mov	r0, r5
 8007928:	47b8      	blx	r7
 800792a:	3001      	adds	r0, #1
 800792c:	f43f af30 	beq.w	8007790 <_printf_float+0x98>
 8007930:	f109 0901 	add.w	r9, r9, #1
 8007934:	e7e8      	b.n	8007908 <_printf_float+0x210>
 8007936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007938:	2b00      	cmp	r3, #0
 800793a:	dc3b      	bgt.n	80079b4 <_printf_float+0x2bc>
 800793c:	4a1c      	ldr	r2, [pc, #112]	@ (80079b0 <_printf_float+0x2b8>)
 800793e:	2301      	movs	r3, #1
 8007940:	4631      	mov	r1, r6
 8007942:	4628      	mov	r0, r5
 8007944:	47b8      	blx	r7
 8007946:	3001      	adds	r0, #1
 8007948:	f43f af22 	beq.w	8007790 <_printf_float+0x98>
 800794c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007950:	ea59 0303 	orrs.w	r3, r9, r3
 8007954:	d102      	bne.n	800795c <_printf_float+0x264>
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	07d9      	lsls	r1, r3, #31
 800795a:	d5d7      	bpl.n	800790c <_printf_float+0x214>
 800795c:	9b05      	ldr	r3, [sp, #20]
 800795e:	465a      	mov	r2, fp
 8007960:	4631      	mov	r1, r6
 8007962:	4628      	mov	r0, r5
 8007964:	47b8      	blx	r7
 8007966:	3001      	adds	r0, #1
 8007968:	f43f af12 	beq.w	8007790 <_printf_float+0x98>
 800796c:	f04f 0a00 	mov.w	sl, #0
 8007970:	f104 0b1a 	add.w	fp, r4, #26
 8007974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007976:	425b      	negs	r3, r3
 8007978:	4553      	cmp	r3, sl
 800797a:	dc01      	bgt.n	8007980 <_printf_float+0x288>
 800797c:	464b      	mov	r3, r9
 800797e:	e794      	b.n	80078aa <_printf_float+0x1b2>
 8007980:	2301      	movs	r3, #1
 8007982:	465a      	mov	r2, fp
 8007984:	4631      	mov	r1, r6
 8007986:	4628      	mov	r0, r5
 8007988:	47b8      	blx	r7
 800798a:	3001      	adds	r0, #1
 800798c:	f43f af00 	beq.w	8007790 <_printf_float+0x98>
 8007990:	f10a 0a01 	add.w	sl, sl, #1
 8007994:	e7ee      	b.n	8007974 <_printf_float+0x27c>
 8007996:	bf00      	nop
 8007998:	ffffffff 	.word	0xffffffff
 800799c:	7fefffff 	.word	0x7fefffff
 80079a0:	0800aad2 	.word	0x0800aad2
 80079a4:	0800aace 	.word	0x0800aace
 80079a8:	0800aada 	.word	0x0800aada
 80079ac:	0800aad6 	.word	0x0800aad6
 80079b0:	0800aade 	.word	0x0800aade
 80079b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80079b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079ba:	4553      	cmp	r3, sl
 80079bc:	bfa8      	it	ge
 80079be:	4653      	movge	r3, sl
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	4699      	mov	r9, r3
 80079c4:	dc37      	bgt.n	8007a36 <_printf_float+0x33e>
 80079c6:	2300      	movs	r3, #0
 80079c8:	9307      	str	r3, [sp, #28]
 80079ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079ce:	f104 021a 	add.w	r2, r4, #26
 80079d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80079d4:	9907      	ldr	r1, [sp, #28]
 80079d6:	9306      	str	r3, [sp, #24]
 80079d8:	eba3 0309 	sub.w	r3, r3, r9
 80079dc:	428b      	cmp	r3, r1
 80079de:	dc31      	bgt.n	8007a44 <_printf_float+0x34c>
 80079e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e2:	459a      	cmp	sl, r3
 80079e4:	dc3b      	bgt.n	8007a5e <_printf_float+0x366>
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	07da      	lsls	r2, r3, #31
 80079ea:	d438      	bmi.n	8007a5e <_printf_float+0x366>
 80079ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ee:	ebaa 0903 	sub.w	r9, sl, r3
 80079f2:	9b06      	ldr	r3, [sp, #24]
 80079f4:	ebaa 0303 	sub.w	r3, sl, r3
 80079f8:	4599      	cmp	r9, r3
 80079fa:	bfa8      	it	ge
 80079fc:	4699      	movge	r9, r3
 80079fe:	f1b9 0f00 	cmp.w	r9, #0
 8007a02:	dc34      	bgt.n	8007a6e <_printf_float+0x376>
 8007a04:	f04f 0800 	mov.w	r8, #0
 8007a08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a0c:	f104 0b1a 	add.w	fp, r4, #26
 8007a10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a12:	ebaa 0303 	sub.w	r3, sl, r3
 8007a16:	eba3 0309 	sub.w	r3, r3, r9
 8007a1a:	4543      	cmp	r3, r8
 8007a1c:	f77f af76 	ble.w	800790c <_printf_float+0x214>
 8007a20:	2301      	movs	r3, #1
 8007a22:	465a      	mov	r2, fp
 8007a24:	4631      	mov	r1, r6
 8007a26:	4628      	mov	r0, r5
 8007a28:	47b8      	blx	r7
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	f43f aeb0 	beq.w	8007790 <_printf_float+0x98>
 8007a30:	f108 0801 	add.w	r8, r8, #1
 8007a34:	e7ec      	b.n	8007a10 <_printf_float+0x318>
 8007a36:	4642      	mov	r2, r8
 8007a38:	4631      	mov	r1, r6
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	47b8      	blx	r7
 8007a3e:	3001      	adds	r0, #1
 8007a40:	d1c1      	bne.n	80079c6 <_printf_float+0x2ce>
 8007a42:	e6a5      	b.n	8007790 <_printf_float+0x98>
 8007a44:	2301      	movs	r3, #1
 8007a46:	4631      	mov	r1, r6
 8007a48:	4628      	mov	r0, r5
 8007a4a:	9206      	str	r2, [sp, #24]
 8007a4c:	47b8      	blx	r7
 8007a4e:	3001      	adds	r0, #1
 8007a50:	f43f ae9e 	beq.w	8007790 <_printf_float+0x98>
 8007a54:	9b07      	ldr	r3, [sp, #28]
 8007a56:	9a06      	ldr	r2, [sp, #24]
 8007a58:	3301      	adds	r3, #1
 8007a5a:	9307      	str	r3, [sp, #28]
 8007a5c:	e7b9      	b.n	80079d2 <_printf_float+0x2da>
 8007a5e:	9b05      	ldr	r3, [sp, #20]
 8007a60:	465a      	mov	r2, fp
 8007a62:	4631      	mov	r1, r6
 8007a64:	4628      	mov	r0, r5
 8007a66:	47b8      	blx	r7
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d1bf      	bne.n	80079ec <_printf_float+0x2f4>
 8007a6c:	e690      	b.n	8007790 <_printf_float+0x98>
 8007a6e:	9a06      	ldr	r2, [sp, #24]
 8007a70:	464b      	mov	r3, r9
 8007a72:	4442      	add	r2, r8
 8007a74:	4631      	mov	r1, r6
 8007a76:	4628      	mov	r0, r5
 8007a78:	47b8      	blx	r7
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	d1c2      	bne.n	8007a04 <_printf_float+0x30c>
 8007a7e:	e687      	b.n	8007790 <_printf_float+0x98>
 8007a80:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007a84:	f1b9 0f01 	cmp.w	r9, #1
 8007a88:	dc01      	bgt.n	8007a8e <_printf_float+0x396>
 8007a8a:	07db      	lsls	r3, r3, #31
 8007a8c:	d536      	bpl.n	8007afc <_printf_float+0x404>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4642      	mov	r2, r8
 8007a92:	4631      	mov	r1, r6
 8007a94:	4628      	mov	r0, r5
 8007a96:	47b8      	blx	r7
 8007a98:	3001      	adds	r0, #1
 8007a9a:	f43f ae79 	beq.w	8007790 <_printf_float+0x98>
 8007a9e:	9b05      	ldr	r3, [sp, #20]
 8007aa0:	465a      	mov	r2, fp
 8007aa2:	4631      	mov	r1, r6
 8007aa4:	4628      	mov	r0, r5
 8007aa6:	47b8      	blx	r7
 8007aa8:	3001      	adds	r0, #1
 8007aaa:	f43f ae71 	beq.w	8007790 <_printf_float+0x98>
 8007aae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007ab2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aba:	f109 39ff 	add.w	r9, r9, #4294967295
 8007abe:	d018      	beq.n	8007af2 <_printf_float+0x3fa>
 8007ac0:	464b      	mov	r3, r9
 8007ac2:	f108 0201 	add.w	r2, r8, #1
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4628      	mov	r0, r5
 8007aca:	47b8      	blx	r7
 8007acc:	3001      	adds	r0, #1
 8007ace:	d10c      	bne.n	8007aea <_printf_float+0x3f2>
 8007ad0:	e65e      	b.n	8007790 <_printf_float+0x98>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	465a      	mov	r2, fp
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	4628      	mov	r0, r5
 8007ada:	47b8      	blx	r7
 8007adc:	3001      	adds	r0, #1
 8007ade:	f43f ae57 	beq.w	8007790 <_printf_float+0x98>
 8007ae2:	f108 0801 	add.w	r8, r8, #1
 8007ae6:	45c8      	cmp	r8, r9
 8007ae8:	dbf3      	blt.n	8007ad2 <_printf_float+0x3da>
 8007aea:	4653      	mov	r3, sl
 8007aec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007af0:	e6dc      	b.n	80078ac <_printf_float+0x1b4>
 8007af2:	f04f 0800 	mov.w	r8, #0
 8007af6:	f104 0b1a 	add.w	fp, r4, #26
 8007afa:	e7f4      	b.n	8007ae6 <_printf_float+0x3ee>
 8007afc:	2301      	movs	r3, #1
 8007afe:	4642      	mov	r2, r8
 8007b00:	e7e1      	b.n	8007ac6 <_printf_float+0x3ce>
 8007b02:	2301      	movs	r3, #1
 8007b04:	464a      	mov	r2, r9
 8007b06:	4631      	mov	r1, r6
 8007b08:	4628      	mov	r0, r5
 8007b0a:	47b8      	blx	r7
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	f43f ae3f 	beq.w	8007790 <_printf_float+0x98>
 8007b12:	f108 0801 	add.w	r8, r8, #1
 8007b16:	68e3      	ldr	r3, [r4, #12]
 8007b18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b1a:	1a5b      	subs	r3, r3, r1
 8007b1c:	4543      	cmp	r3, r8
 8007b1e:	dcf0      	bgt.n	8007b02 <_printf_float+0x40a>
 8007b20:	e6f8      	b.n	8007914 <_printf_float+0x21c>
 8007b22:	f04f 0800 	mov.w	r8, #0
 8007b26:	f104 0919 	add.w	r9, r4, #25
 8007b2a:	e7f4      	b.n	8007b16 <_printf_float+0x41e>

08007b2c <_printf_common>:
 8007b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b30:	4616      	mov	r6, r2
 8007b32:	4698      	mov	r8, r3
 8007b34:	688a      	ldr	r2, [r1, #8]
 8007b36:	690b      	ldr	r3, [r1, #16]
 8007b38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	bfb8      	it	lt
 8007b40:	4613      	movlt	r3, r2
 8007b42:	6033      	str	r3, [r6, #0]
 8007b44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b48:	4607      	mov	r7, r0
 8007b4a:	460c      	mov	r4, r1
 8007b4c:	b10a      	cbz	r2, 8007b52 <_printf_common+0x26>
 8007b4e:	3301      	adds	r3, #1
 8007b50:	6033      	str	r3, [r6, #0]
 8007b52:	6823      	ldr	r3, [r4, #0]
 8007b54:	0699      	lsls	r1, r3, #26
 8007b56:	bf42      	ittt	mi
 8007b58:	6833      	ldrmi	r3, [r6, #0]
 8007b5a:	3302      	addmi	r3, #2
 8007b5c:	6033      	strmi	r3, [r6, #0]
 8007b5e:	6825      	ldr	r5, [r4, #0]
 8007b60:	f015 0506 	ands.w	r5, r5, #6
 8007b64:	d106      	bne.n	8007b74 <_printf_common+0x48>
 8007b66:	f104 0a19 	add.w	sl, r4, #25
 8007b6a:	68e3      	ldr	r3, [r4, #12]
 8007b6c:	6832      	ldr	r2, [r6, #0]
 8007b6e:	1a9b      	subs	r3, r3, r2
 8007b70:	42ab      	cmp	r3, r5
 8007b72:	dc26      	bgt.n	8007bc2 <_printf_common+0x96>
 8007b74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007b78:	6822      	ldr	r2, [r4, #0]
 8007b7a:	3b00      	subs	r3, #0
 8007b7c:	bf18      	it	ne
 8007b7e:	2301      	movne	r3, #1
 8007b80:	0692      	lsls	r2, r2, #26
 8007b82:	d42b      	bmi.n	8007bdc <_printf_common+0xb0>
 8007b84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007b88:	4641      	mov	r1, r8
 8007b8a:	4638      	mov	r0, r7
 8007b8c:	47c8      	blx	r9
 8007b8e:	3001      	adds	r0, #1
 8007b90:	d01e      	beq.n	8007bd0 <_printf_common+0xa4>
 8007b92:	6823      	ldr	r3, [r4, #0]
 8007b94:	6922      	ldr	r2, [r4, #16]
 8007b96:	f003 0306 	and.w	r3, r3, #6
 8007b9a:	2b04      	cmp	r3, #4
 8007b9c:	bf02      	ittt	eq
 8007b9e:	68e5      	ldreq	r5, [r4, #12]
 8007ba0:	6833      	ldreq	r3, [r6, #0]
 8007ba2:	1aed      	subeq	r5, r5, r3
 8007ba4:	68a3      	ldr	r3, [r4, #8]
 8007ba6:	bf0c      	ite	eq
 8007ba8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007bac:	2500      	movne	r5, #0
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	bfc4      	itt	gt
 8007bb2:	1a9b      	subgt	r3, r3, r2
 8007bb4:	18ed      	addgt	r5, r5, r3
 8007bb6:	2600      	movs	r6, #0
 8007bb8:	341a      	adds	r4, #26
 8007bba:	42b5      	cmp	r5, r6
 8007bbc:	d11a      	bne.n	8007bf4 <_printf_common+0xc8>
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	e008      	b.n	8007bd4 <_printf_common+0xa8>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	4652      	mov	r2, sl
 8007bc6:	4641      	mov	r1, r8
 8007bc8:	4638      	mov	r0, r7
 8007bca:	47c8      	blx	r9
 8007bcc:	3001      	adds	r0, #1
 8007bce:	d103      	bne.n	8007bd8 <_printf_common+0xac>
 8007bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bd8:	3501      	adds	r5, #1
 8007bda:	e7c6      	b.n	8007b6a <_printf_common+0x3e>
 8007bdc:	18e1      	adds	r1, r4, r3
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	2030      	movs	r0, #48	@ 0x30
 8007be2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007be6:	4422      	add	r2, r4
 8007be8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007bec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007bf0:	3302      	adds	r3, #2
 8007bf2:	e7c7      	b.n	8007b84 <_printf_common+0x58>
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	4622      	mov	r2, r4
 8007bf8:	4641      	mov	r1, r8
 8007bfa:	4638      	mov	r0, r7
 8007bfc:	47c8      	blx	r9
 8007bfe:	3001      	adds	r0, #1
 8007c00:	d0e6      	beq.n	8007bd0 <_printf_common+0xa4>
 8007c02:	3601      	adds	r6, #1
 8007c04:	e7d9      	b.n	8007bba <_printf_common+0x8e>
	...

08007c08 <_printf_i>:
 8007c08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c0c:	7e0f      	ldrb	r7, [r1, #24]
 8007c0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c10:	2f78      	cmp	r7, #120	@ 0x78
 8007c12:	4691      	mov	r9, r2
 8007c14:	4680      	mov	r8, r0
 8007c16:	460c      	mov	r4, r1
 8007c18:	469a      	mov	sl, r3
 8007c1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c1e:	d807      	bhi.n	8007c30 <_printf_i+0x28>
 8007c20:	2f62      	cmp	r7, #98	@ 0x62
 8007c22:	d80a      	bhi.n	8007c3a <_printf_i+0x32>
 8007c24:	2f00      	cmp	r7, #0
 8007c26:	f000 80d1 	beq.w	8007dcc <_printf_i+0x1c4>
 8007c2a:	2f58      	cmp	r7, #88	@ 0x58
 8007c2c:	f000 80b8 	beq.w	8007da0 <_printf_i+0x198>
 8007c30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c38:	e03a      	b.n	8007cb0 <_printf_i+0xa8>
 8007c3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c3e:	2b15      	cmp	r3, #21
 8007c40:	d8f6      	bhi.n	8007c30 <_printf_i+0x28>
 8007c42:	a101      	add	r1, pc, #4	@ (adr r1, 8007c48 <_printf_i+0x40>)
 8007c44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c48:	08007ca1 	.word	0x08007ca1
 8007c4c:	08007cb5 	.word	0x08007cb5
 8007c50:	08007c31 	.word	0x08007c31
 8007c54:	08007c31 	.word	0x08007c31
 8007c58:	08007c31 	.word	0x08007c31
 8007c5c:	08007c31 	.word	0x08007c31
 8007c60:	08007cb5 	.word	0x08007cb5
 8007c64:	08007c31 	.word	0x08007c31
 8007c68:	08007c31 	.word	0x08007c31
 8007c6c:	08007c31 	.word	0x08007c31
 8007c70:	08007c31 	.word	0x08007c31
 8007c74:	08007db3 	.word	0x08007db3
 8007c78:	08007cdf 	.word	0x08007cdf
 8007c7c:	08007d6d 	.word	0x08007d6d
 8007c80:	08007c31 	.word	0x08007c31
 8007c84:	08007c31 	.word	0x08007c31
 8007c88:	08007dd5 	.word	0x08007dd5
 8007c8c:	08007c31 	.word	0x08007c31
 8007c90:	08007cdf 	.word	0x08007cdf
 8007c94:	08007c31 	.word	0x08007c31
 8007c98:	08007c31 	.word	0x08007c31
 8007c9c:	08007d75 	.word	0x08007d75
 8007ca0:	6833      	ldr	r3, [r6, #0]
 8007ca2:	1d1a      	adds	r2, r3, #4
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	6032      	str	r2, [r6, #0]
 8007ca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e09c      	b.n	8007dee <_printf_i+0x1e6>
 8007cb4:	6833      	ldr	r3, [r6, #0]
 8007cb6:	6820      	ldr	r0, [r4, #0]
 8007cb8:	1d19      	adds	r1, r3, #4
 8007cba:	6031      	str	r1, [r6, #0]
 8007cbc:	0606      	lsls	r6, r0, #24
 8007cbe:	d501      	bpl.n	8007cc4 <_printf_i+0xbc>
 8007cc0:	681d      	ldr	r5, [r3, #0]
 8007cc2:	e003      	b.n	8007ccc <_printf_i+0xc4>
 8007cc4:	0645      	lsls	r5, r0, #25
 8007cc6:	d5fb      	bpl.n	8007cc0 <_printf_i+0xb8>
 8007cc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007ccc:	2d00      	cmp	r5, #0
 8007cce:	da03      	bge.n	8007cd8 <_printf_i+0xd0>
 8007cd0:	232d      	movs	r3, #45	@ 0x2d
 8007cd2:	426d      	negs	r5, r5
 8007cd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cd8:	4858      	ldr	r0, [pc, #352]	@ (8007e3c <_printf_i+0x234>)
 8007cda:	230a      	movs	r3, #10
 8007cdc:	e011      	b.n	8007d02 <_printf_i+0xfa>
 8007cde:	6821      	ldr	r1, [r4, #0]
 8007ce0:	6833      	ldr	r3, [r6, #0]
 8007ce2:	0608      	lsls	r0, r1, #24
 8007ce4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ce8:	d402      	bmi.n	8007cf0 <_printf_i+0xe8>
 8007cea:	0649      	lsls	r1, r1, #25
 8007cec:	bf48      	it	mi
 8007cee:	b2ad      	uxthmi	r5, r5
 8007cf0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007cf2:	4852      	ldr	r0, [pc, #328]	@ (8007e3c <_printf_i+0x234>)
 8007cf4:	6033      	str	r3, [r6, #0]
 8007cf6:	bf14      	ite	ne
 8007cf8:	230a      	movne	r3, #10
 8007cfa:	2308      	moveq	r3, #8
 8007cfc:	2100      	movs	r1, #0
 8007cfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d02:	6866      	ldr	r6, [r4, #4]
 8007d04:	60a6      	str	r6, [r4, #8]
 8007d06:	2e00      	cmp	r6, #0
 8007d08:	db05      	blt.n	8007d16 <_printf_i+0x10e>
 8007d0a:	6821      	ldr	r1, [r4, #0]
 8007d0c:	432e      	orrs	r6, r5
 8007d0e:	f021 0104 	bic.w	r1, r1, #4
 8007d12:	6021      	str	r1, [r4, #0]
 8007d14:	d04b      	beq.n	8007dae <_printf_i+0x1a6>
 8007d16:	4616      	mov	r6, r2
 8007d18:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d1c:	fb03 5711 	mls	r7, r3, r1, r5
 8007d20:	5dc7      	ldrb	r7, [r0, r7]
 8007d22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d26:	462f      	mov	r7, r5
 8007d28:	42bb      	cmp	r3, r7
 8007d2a:	460d      	mov	r5, r1
 8007d2c:	d9f4      	bls.n	8007d18 <_printf_i+0x110>
 8007d2e:	2b08      	cmp	r3, #8
 8007d30:	d10b      	bne.n	8007d4a <_printf_i+0x142>
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	07df      	lsls	r7, r3, #31
 8007d36:	d508      	bpl.n	8007d4a <_printf_i+0x142>
 8007d38:	6923      	ldr	r3, [r4, #16]
 8007d3a:	6861      	ldr	r1, [r4, #4]
 8007d3c:	4299      	cmp	r1, r3
 8007d3e:	bfde      	ittt	le
 8007d40:	2330      	movle	r3, #48	@ 0x30
 8007d42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d4a:	1b92      	subs	r2, r2, r6
 8007d4c:	6122      	str	r2, [r4, #16]
 8007d4e:	f8cd a000 	str.w	sl, [sp]
 8007d52:	464b      	mov	r3, r9
 8007d54:	aa03      	add	r2, sp, #12
 8007d56:	4621      	mov	r1, r4
 8007d58:	4640      	mov	r0, r8
 8007d5a:	f7ff fee7 	bl	8007b2c <_printf_common>
 8007d5e:	3001      	adds	r0, #1
 8007d60:	d14a      	bne.n	8007df8 <_printf_i+0x1f0>
 8007d62:	f04f 30ff 	mov.w	r0, #4294967295
 8007d66:	b004      	add	sp, #16
 8007d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d6c:	6823      	ldr	r3, [r4, #0]
 8007d6e:	f043 0320 	orr.w	r3, r3, #32
 8007d72:	6023      	str	r3, [r4, #0]
 8007d74:	4832      	ldr	r0, [pc, #200]	@ (8007e40 <_printf_i+0x238>)
 8007d76:	2778      	movs	r7, #120	@ 0x78
 8007d78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007d7c:	6823      	ldr	r3, [r4, #0]
 8007d7e:	6831      	ldr	r1, [r6, #0]
 8007d80:	061f      	lsls	r7, r3, #24
 8007d82:	f851 5b04 	ldr.w	r5, [r1], #4
 8007d86:	d402      	bmi.n	8007d8e <_printf_i+0x186>
 8007d88:	065f      	lsls	r7, r3, #25
 8007d8a:	bf48      	it	mi
 8007d8c:	b2ad      	uxthmi	r5, r5
 8007d8e:	6031      	str	r1, [r6, #0]
 8007d90:	07d9      	lsls	r1, r3, #31
 8007d92:	bf44      	itt	mi
 8007d94:	f043 0320 	orrmi.w	r3, r3, #32
 8007d98:	6023      	strmi	r3, [r4, #0]
 8007d9a:	b11d      	cbz	r5, 8007da4 <_printf_i+0x19c>
 8007d9c:	2310      	movs	r3, #16
 8007d9e:	e7ad      	b.n	8007cfc <_printf_i+0xf4>
 8007da0:	4826      	ldr	r0, [pc, #152]	@ (8007e3c <_printf_i+0x234>)
 8007da2:	e7e9      	b.n	8007d78 <_printf_i+0x170>
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	f023 0320 	bic.w	r3, r3, #32
 8007daa:	6023      	str	r3, [r4, #0]
 8007dac:	e7f6      	b.n	8007d9c <_printf_i+0x194>
 8007dae:	4616      	mov	r6, r2
 8007db0:	e7bd      	b.n	8007d2e <_printf_i+0x126>
 8007db2:	6833      	ldr	r3, [r6, #0]
 8007db4:	6825      	ldr	r5, [r4, #0]
 8007db6:	6961      	ldr	r1, [r4, #20]
 8007db8:	1d18      	adds	r0, r3, #4
 8007dba:	6030      	str	r0, [r6, #0]
 8007dbc:	062e      	lsls	r6, r5, #24
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	d501      	bpl.n	8007dc6 <_printf_i+0x1be>
 8007dc2:	6019      	str	r1, [r3, #0]
 8007dc4:	e002      	b.n	8007dcc <_printf_i+0x1c4>
 8007dc6:	0668      	lsls	r0, r5, #25
 8007dc8:	d5fb      	bpl.n	8007dc2 <_printf_i+0x1ba>
 8007dca:	8019      	strh	r1, [r3, #0]
 8007dcc:	2300      	movs	r3, #0
 8007dce:	6123      	str	r3, [r4, #16]
 8007dd0:	4616      	mov	r6, r2
 8007dd2:	e7bc      	b.n	8007d4e <_printf_i+0x146>
 8007dd4:	6833      	ldr	r3, [r6, #0]
 8007dd6:	1d1a      	adds	r2, r3, #4
 8007dd8:	6032      	str	r2, [r6, #0]
 8007dda:	681e      	ldr	r6, [r3, #0]
 8007ddc:	6862      	ldr	r2, [r4, #4]
 8007dde:	2100      	movs	r1, #0
 8007de0:	4630      	mov	r0, r6
 8007de2:	f7f8 fa2d 	bl	8000240 <memchr>
 8007de6:	b108      	cbz	r0, 8007dec <_printf_i+0x1e4>
 8007de8:	1b80      	subs	r0, r0, r6
 8007dea:	6060      	str	r0, [r4, #4]
 8007dec:	6863      	ldr	r3, [r4, #4]
 8007dee:	6123      	str	r3, [r4, #16]
 8007df0:	2300      	movs	r3, #0
 8007df2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007df6:	e7aa      	b.n	8007d4e <_printf_i+0x146>
 8007df8:	6923      	ldr	r3, [r4, #16]
 8007dfa:	4632      	mov	r2, r6
 8007dfc:	4649      	mov	r1, r9
 8007dfe:	4640      	mov	r0, r8
 8007e00:	47d0      	blx	sl
 8007e02:	3001      	adds	r0, #1
 8007e04:	d0ad      	beq.n	8007d62 <_printf_i+0x15a>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	079b      	lsls	r3, r3, #30
 8007e0a:	d413      	bmi.n	8007e34 <_printf_i+0x22c>
 8007e0c:	68e0      	ldr	r0, [r4, #12]
 8007e0e:	9b03      	ldr	r3, [sp, #12]
 8007e10:	4298      	cmp	r0, r3
 8007e12:	bfb8      	it	lt
 8007e14:	4618      	movlt	r0, r3
 8007e16:	e7a6      	b.n	8007d66 <_printf_i+0x15e>
 8007e18:	2301      	movs	r3, #1
 8007e1a:	4632      	mov	r2, r6
 8007e1c:	4649      	mov	r1, r9
 8007e1e:	4640      	mov	r0, r8
 8007e20:	47d0      	blx	sl
 8007e22:	3001      	adds	r0, #1
 8007e24:	d09d      	beq.n	8007d62 <_printf_i+0x15a>
 8007e26:	3501      	adds	r5, #1
 8007e28:	68e3      	ldr	r3, [r4, #12]
 8007e2a:	9903      	ldr	r1, [sp, #12]
 8007e2c:	1a5b      	subs	r3, r3, r1
 8007e2e:	42ab      	cmp	r3, r5
 8007e30:	dcf2      	bgt.n	8007e18 <_printf_i+0x210>
 8007e32:	e7eb      	b.n	8007e0c <_printf_i+0x204>
 8007e34:	2500      	movs	r5, #0
 8007e36:	f104 0619 	add.w	r6, r4, #25
 8007e3a:	e7f5      	b.n	8007e28 <_printf_i+0x220>
 8007e3c:	0800aae0 	.word	0x0800aae0
 8007e40:	0800aaf1 	.word	0x0800aaf1

08007e44 <std>:
 8007e44:	2300      	movs	r3, #0
 8007e46:	b510      	push	{r4, lr}
 8007e48:	4604      	mov	r4, r0
 8007e4a:	e9c0 3300 	strd	r3, r3, [r0]
 8007e4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e52:	6083      	str	r3, [r0, #8]
 8007e54:	8181      	strh	r1, [r0, #12]
 8007e56:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e58:	81c2      	strh	r2, [r0, #14]
 8007e5a:	6183      	str	r3, [r0, #24]
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	2208      	movs	r2, #8
 8007e60:	305c      	adds	r0, #92	@ 0x5c
 8007e62:	f000 f928 	bl	80080b6 <memset>
 8007e66:	4b0d      	ldr	r3, [pc, #52]	@ (8007e9c <std+0x58>)
 8007e68:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea0 <std+0x5c>)
 8007e6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea4 <std+0x60>)
 8007e70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e72:	4b0d      	ldr	r3, [pc, #52]	@ (8007ea8 <std+0x64>)
 8007e74:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e76:	4b0d      	ldr	r3, [pc, #52]	@ (8007eac <std+0x68>)
 8007e78:	6224      	str	r4, [r4, #32]
 8007e7a:	429c      	cmp	r4, r3
 8007e7c:	d006      	beq.n	8007e8c <std+0x48>
 8007e7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e82:	4294      	cmp	r4, r2
 8007e84:	d002      	beq.n	8007e8c <std+0x48>
 8007e86:	33d0      	adds	r3, #208	@ 0xd0
 8007e88:	429c      	cmp	r4, r3
 8007e8a:	d105      	bne.n	8007e98 <std+0x54>
 8007e8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e94:	f000 b99e 	b.w	80081d4 <__retarget_lock_init_recursive>
 8007e98:	bd10      	pop	{r4, pc}
 8007e9a:	bf00      	nop
 8007e9c:	08008031 	.word	0x08008031
 8007ea0:	08008053 	.word	0x08008053
 8007ea4:	0800808b 	.word	0x0800808b
 8007ea8:	080080af 	.word	0x080080af
 8007eac:	20000490 	.word	0x20000490

08007eb0 <stdio_exit_handler>:
 8007eb0:	4a02      	ldr	r2, [pc, #8]	@ (8007ebc <stdio_exit_handler+0xc>)
 8007eb2:	4903      	ldr	r1, [pc, #12]	@ (8007ec0 <stdio_exit_handler+0x10>)
 8007eb4:	4803      	ldr	r0, [pc, #12]	@ (8007ec4 <stdio_exit_handler+0x14>)
 8007eb6:	f000 b869 	b.w	8007f8c <_fwalk_sglue>
 8007eba:	bf00      	nop
 8007ebc:	2000003c 	.word	0x2000003c
 8007ec0:	0800a611 	.word	0x0800a611
 8007ec4:	200001b8 	.word	0x200001b8

08007ec8 <cleanup_stdio>:
 8007ec8:	6841      	ldr	r1, [r0, #4]
 8007eca:	4b0c      	ldr	r3, [pc, #48]	@ (8007efc <cleanup_stdio+0x34>)
 8007ecc:	4299      	cmp	r1, r3
 8007ece:	b510      	push	{r4, lr}
 8007ed0:	4604      	mov	r4, r0
 8007ed2:	d001      	beq.n	8007ed8 <cleanup_stdio+0x10>
 8007ed4:	f002 fb9c 	bl	800a610 <_fflush_r>
 8007ed8:	68a1      	ldr	r1, [r4, #8]
 8007eda:	4b09      	ldr	r3, [pc, #36]	@ (8007f00 <cleanup_stdio+0x38>)
 8007edc:	4299      	cmp	r1, r3
 8007ede:	d002      	beq.n	8007ee6 <cleanup_stdio+0x1e>
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	f002 fb95 	bl	800a610 <_fflush_r>
 8007ee6:	68e1      	ldr	r1, [r4, #12]
 8007ee8:	4b06      	ldr	r3, [pc, #24]	@ (8007f04 <cleanup_stdio+0x3c>)
 8007eea:	4299      	cmp	r1, r3
 8007eec:	d004      	beq.n	8007ef8 <cleanup_stdio+0x30>
 8007eee:	4620      	mov	r0, r4
 8007ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ef4:	f002 bb8c 	b.w	800a610 <_fflush_r>
 8007ef8:	bd10      	pop	{r4, pc}
 8007efa:	bf00      	nop
 8007efc:	20000490 	.word	0x20000490
 8007f00:	200004f8 	.word	0x200004f8
 8007f04:	20000560 	.word	0x20000560

08007f08 <global_stdio_init.part.0>:
 8007f08:	b510      	push	{r4, lr}
 8007f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f38 <global_stdio_init.part.0+0x30>)
 8007f0c:	4c0b      	ldr	r4, [pc, #44]	@ (8007f3c <global_stdio_init.part.0+0x34>)
 8007f0e:	4a0c      	ldr	r2, [pc, #48]	@ (8007f40 <global_stdio_init.part.0+0x38>)
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	4620      	mov	r0, r4
 8007f14:	2200      	movs	r2, #0
 8007f16:	2104      	movs	r1, #4
 8007f18:	f7ff ff94 	bl	8007e44 <std>
 8007f1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f20:	2201      	movs	r2, #1
 8007f22:	2109      	movs	r1, #9
 8007f24:	f7ff ff8e 	bl	8007e44 <std>
 8007f28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f32:	2112      	movs	r1, #18
 8007f34:	f7ff bf86 	b.w	8007e44 <std>
 8007f38:	200005c8 	.word	0x200005c8
 8007f3c:	20000490 	.word	0x20000490
 8007f40:	08007eb1 	.word	0x08007eb1

08007f44 <__sfp_lock_acquire>:
 8007f44:	4801      	ldr	r0, [pc, #4]	@ (8007f4c <__sfp_lock_acquire+0x8>)
 8007f46:	f000 b946 	b.w	80081d6 <__retarget_lock_acquire_recursive>
 8007f4a:	bf00      	nop
 8007f4c:	200005d1 	.word	0x200005d1

08007f50 <__sfp_lock_release>:
 8007f50:	4801      	ldr	r0, [pc, #4]	@ (8007f58 <__sfp_lock_release+0x8>)
 8007f52:	f000 b941 	b.w	80081d8 <__retarget_lock_release_recursive>
 8007f56:	bf00      	nop
 8007f58:	200005d1 	.word	0x200005d1

08007f5c <__sinit>:
 8007f5c:	b510      	push	{r4, lr}
 8007f5e:	4604      	mov	r4, r0
 8007f60:	f7ff fff0 	bl	8007f44 <__sfp_lock_acquire>
 8007f64:	6a23      	ldr	r3, [r4, #32]
 8007f66:	b11b      	cbz	r3, 8007f70 <__sinit+0x14>
 8007f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f6c:	f7ff bff0 	b.w	8007f50 <__sfp_lock_release>
 8007f70:	4b04      	ldr	r3, [pc, #16]	@ (8007f84 <__sinit+0x28>)
 8007f72:	6223      	str	r3, [r4, #32]
 8007f74:	4b04      	ldr	r3, [pc, #16]	@ (8007f88 <__sinit+0x2c>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1f5      	bne.n	8007f68 <__sinit+0xc>
 8007f7c:	f7ff ffc4 	bl	8007f08 <global_stdio_init.part.0>
 8007f80:	e7f2      	b.n	8007f68 <__sinit+0xc>
 8007f82:	bf00      	nop
 8007f84:	08007ec9 	.word	0x08007ec9
 8007f88:	200005c8 	.word	0x200005c8

08007f8c <_fwalk_sglue>:
 8007f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f90:	4607      	mov	r7, r0
 8007f92:	4688      	mov	r8, r1
 8007f94:	4614      	mov	r4, r2
 8007f96:	2600      	movs	r6, #0
 8007f98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f9c:	f1b9 0901 	subs.w	r9, r9, #1
 8007fa0:	d505      	bpl.n	8007fae <_fwalk_sglue+0x22>
 8007fa2:	6824      	ldr	r4, [r4, #0]
 8007fa4:	2c00      	cmp	r4, #0
 8007fa6:	d1f7      	bne.n	8007f98 <_fwalk_sglue+0xc>
 8007fa8:	4630      	mov	r0, r6
 8007faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fae:	89ab      	ldrh	r3, [r5, #12]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d907      	bls.n	8007fc4 <_fwalk_sglue+0x38>
 8007fb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	d003      	beq.n	8007fc4 <_fwalk_sglue+0x38>
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	47c0      	blx	r8
 8007fc2:	4306      	orrs	r6, r0
 8007fc4:	3568      	adds	r5, #104	@ 0x68
 8007fc6:	e7e9      	b.n	8007f9c <_fwalk_sglue+0x10>

08007fc8 <iprintf>:
 8007fc8:	b40f      	push	{r0, r1, r2, r3}
 8007fca:	b507      	push	{r0, r1, r2, lr}
 8007fcc:	4906      	ldr	r1, [pc, #24]	@ (8007fe8 <iprintf+0x20>)
 8007fce:	ab04      	add	r3, sp, #16
 8007fd0:	6808      	ldr	r0, [r1, #0]
 8007fd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fd6:	6881      	ldr	r1, [r0, #8]
 8007fd8:	9301      	str	r3, [sp, #4]
 8007fda:	f002 f97d 	bl	800a2d8 <_vfiprintf_r>
 8007fde:	b003      	add	sp, #12
 8007fe0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007fe4:	b004      	add	sp, #16
 8007fe6:	4770      	bx	lr
 8007fe8:	200001b4 	.word	0x200001b4

08007fec <siprintf>:
 8007fec:	b40e      	push	{r1, r2, r3}
 8007fee:	b510      	push	{r4, lr}
 8007ff0:	b09d      	sub	sp, #116	@ 0x74
 8007ff2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007ff4:	9002      	str	r0, [sp, #8]
 8007ff6:	9006      	str	r0, [sp, #24]
 8007ff8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ffc:	480a      	ldr	r0, [pc, #40]	@ (8008028 <siprintf+0x3c>)
 8007ffe:	9107      	str	r1, [sp, #28]
 8008000:	9104      	str	r1, [sp, #16]
 8008002:	490a      	ldr	r1, [pc, #40]	@ (800802c <siprintf+0x40>)
 8008004:	f853 2b04 	ldr.w	r2, [r3], #4
 8008008:	9105      	str	r1, [sp, #20]
 800800a:	2400      	movs	r4, #0
 800800c:	a902      	add	r1, sp, #8
 800800e:	6800      	ldr	r0, [r0, #0]
 8008010:	9301      	str	r3, [sp, #4]
 8008012:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008014:	f002 f83a 	bl	800a08c <_svfiprintf_r>
 8008018:	9b02      	ldr	r3, [sp, #8]
 800801a:	701c      	strb	r4, [r3, #0]
 800801c:	b01d      	add	sp, #116	@ 0x74
 800801e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008022:	b003      	add	sp, #12
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	200001b4 	.word	0x200001b4
 800802c:	ffff0208 	.word	0xffff0208

08008030 <__sread>:
 8008030:	b510      	push	{r4, lr}
 8008032:	460c      	mov	r4, r1
 8008034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008038:	f000 f87e 	bl	8008138 <_read_r>
 800803c:	2800      	cmp	r0, #0
 800803e:	bfab      	itete	ge
 8008040:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008042:	89a3      	ldrhlt	r3, [r4, #12]
 8008044:	181b      	addge	r3, r3, r0
 8008046:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800804a:	bfac      	ite	ge
 800804c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800804e:	81a3      	strhlt	r3, [r4, #12]
 8008050:	bd10      	pop	{r4, pc}

08008052 <__swrite>:
 8008052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008056:	461f      	mov	r7, r3
 8008058:	898b      	ldrh	r3, [r1, #12]
 800805a:	05db      	lsls	r3, r3, #23
 800805c:	4605      	mov	r5, r0
 800805e:	460c      	mov	r4, r1
 8008060:	4616      	mov	r6, r2
 8008062:	d505      	bpl.n	8008070 <__swrite+0x1e>
 8008064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008068:	2302      	movs	r3, #2
 800806a:	2200      	movs	r2, #0
 800806c:	f000 f852 	bl	8008114 <_lseek_r>
 8008070:	89a3      	ldrh	r3, [r4, #12]
 8008072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008076:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	4632      	mov	r2, r6
 800807e:	463b      	mov	r3, r7
 8008080:	4628      	mov	r0, r5
 8008082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008086:	f000 b869 	b.w	800815c <_write_r>

0800808a <__sseek>:
 800808a:	b510      	push	{r4, lr}
 800808c:	460c      	mov	r4, r1
 800808e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008092:	f000 f83f 	bl	8008114 <_lseek_r>
 8008096:	1c43      	adds	r3, r0, #1
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	bf15      	itete	ne
 800809c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800809e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080a6:	81a3      	strheq	r3, [r4, #12]
 80080a8:	bf18      	it	ne
 80080aa:	81a3      	strhne	r3, [r4, #12]
 80080ac:	bd10      	pop	{r4, pc}

080080ae <__sclose>:
 80080ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b2:	f000 b81f 	b.w	80080f4 <_close_r>

080080b6 <memset>:
 80080b6:	4402      	add	r2, r0
 80080b8:	4603      	mov	r3, r0
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d100      	bne.n	80080c0 <memset+0xa>
 80080be:	4770      	bx	lr
 80080c0:	f803 1b01 	strb.w	r1, [r3], #1
 80080c4:	e7f9      	b.n	80080ba <memset+0x4>

080080c6 <strncmp>:
 80080c6:	b510      	push	{r4, lr}
 80080c8:	b16a      	cbz	r2, 80080e6 <strncmp+0x20>
 80080ca:	3901      	subs	r1, #1
 80080cc:	1884      	adds	r4, r0, r2
 80080ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080d2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d103      	bne.n	80080e2 <strncmp+0x1c>
 80080da:	42a0      	cmp	r0, r4
 80080dc:	d001      	beq.n	80080e2 <strncmp+0x1c>
 80080de:	2a00      	cmp	r2, #0
 80080e0:	d1f5      	bne.n	80080ce <strncmp+0x8>
 80080e2:	1ad0      	subs	r0, r2, r3
 80080e4:	bd10      	pop	{r4, pc}
 80080e6:	4610      	mov	r0, r2
 80080e8:	e7fc      	b.n	80080e4 <strncmp+0x1e>
	...

080080ec <_localeconv_r>:
 80080ec:	4800      	ldr	r0, [pc, #0]	@ (80080f0 <_localeconv_r+0x4>)
 80080ee:	4770      	bx	lr
 80080f0:	20000138 	.word	0x20000138

080080f4 <_close_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4d06      	ldr	r5, [pc, #24]	@ (8008110 <_close_r+0x1c>)
 80080f8:	2300      	movs	r3, #0
 80080fa:	4604      	mov	r4, r0
 80080fc:	4608      	mov	r0, r1
 80080fe:	602b      	str	r3, [r5, #0]
 8008100:	f7f9 fb6d 	bl	80017de <_close>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d102      	bne.n	800810e <_close_r+0x1a>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	b103      	cbz	r3, 800810e <_close_r+0x1a>
 800810c:	6023      	str	r3, [r4, #0]
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	200005cc 	.word	0x200005cc

08008114 <_lseek_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4d07      	ldr	r5, [pc, #28]	@ (8008134 <_lseek_r+0x20>)
 8008118:	4604      	mov	r4, r0
 800811a:	4608      	mov	r0, r1
 800811c:	4611      	mov	r1, r2
 800811e:	2200      	movs	r2, #0
 8008120:	602a      	str	r2, [r5, #0]
 8008122:	461a      	mov	r2, r3
 8008124:	f7f9 fb82 	bl	800182c <_lseek>
 8008128:	1c43      	adds	r3, r0, #1
 800812a:	d102      	bne.n	8008132 <_lseek_r+0x1e>
 800812c:	682b      	ldr	r3, [r5, #0]
 800812e:	b103      	cbz	r3, 8008132 <_lseek_r+0x1e>
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	bd38      	pop	{r3, r4, r5, pc}
 8008134:	200005cc 	.word	0x200005cc

08008138 <_read_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	4d07      	ldr	r5, [pc, #28]	@ (8008158 <_read_r+0x20>)
 800813c:	4604      	mov	r4, r0
 800813e:	4608      	mov	r0, r1
 8008140:	4611      	mov	r1, r2
 8008142:	2200      	movs	r2, #0
 8008144:	602a      	str	r2, [r5, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	f7f8 ff52 	bl	8000ff0 <_read>
 800814c:	1c43      	adds	r3, r0, #1
 800814e:	d102      	bne.n	8008156 <_read_r+0x1e>
 8008150:	682b      	ldr	r3, [r5, #0]
 8008152:	b103      	cbz	r3, 8008156 <_read_r+0x1e>
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	bd38      	pop	{r3, r4, r5, pc}
 8008158:	200005cc 	.word	0x200005cc

0800815c <_write_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d07      	ldr	r5, [pc, #28]	@ (800817c <_write_r+0x20>)
 8008160:	4604      	mov	r4, r0
 8008162:	4608      	mov	r0, r1
 8008164:	4611      	mov	r1, r2
 8008166:	2200      	movs	r2, #0
 8008168:	602a      	str	r2, [r5, #0]
 800816a:	461a      	mov	r2, r3
 800816c:	f7f8 ff24 	bl	8000fb8 <_write>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_write_r+0x1e>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_write_r+0x1e>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	200005cc 	.word	0x200005cc

08008180 <__errno>:
 8008180:	4b01      	ldr	r3, [pc, #4]	@ (8008188 <__errno+0x8>)
 8008182:	6818      	ldr	r0, [r3, #0]
 8008184:	4770      	bx	lr
 8008186:	bf00      	nop
 8008188:	200001b4 	.word	0x200001b4

0800818c <__libc_init_array>:
 800818c:	b570      	push	{r4, r5, r6, lr}
 800818e:	4d0d      	ldr	r5, [pc, #52]	@ (80081c4 <__libc_init_array+0x38>)
 8008190:	4c0d      	ldr	r4, [pc, #52]	@ (80081c8 <__libc_init_array+0x3c>)
 8008192:	1b64      	subs	r4, r4, r5
 8008194:	10a4      	asrs	r4, r4, #2
 8008196:	2600      	movs	r6, #0
 8008198:	42a6      	cmp	r6, r4
 800819a:	d109      	bne.n	80081b0 <__libc_init_array+0x24>
 800819c:	4d0b      	ldr	r5, [pc, #44]	@ (80081cc <__libc_init_array+0x40>)
 800819e:	4c0c      	ldr	r4, [pc, #48]	@ (80081d0 <__libc_init_array+0x44>)
 80081a0:	f002 fc66 	bl	800aa70 <_init>
 80081a4:	1b64      	subs	r4, r4, r5
 80081a6:	10a4      	asrs	r4, r4, #2
 80081a8:	2600      	movs	r6, #0
 80081aa:	42a6      	cmp	r6, r4
 80081ac:	d105      	bne.n	80081ba <__libc_init_array+0x2e>
 80081ae:	bd70      	pop	{r4, r5, r6, pc}
 80081b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80081b4:	4798      	blx	r3
 80081b6:	3601      	adds	r6, #1
 80081b8:	e7ee      	b.n	8008198 <__libc_init_array+0xc>
 80081ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80081be:	4798      	blx	r3
 80081c0:	3601      	adds	r6, #1
 80081c2:	e7f2      	b.n	80081aa <__libc_init_array+0x1e>
 80081c4:	0800aefc 	.word	0x0800aefc
 80081c8:	0800aefc 	.word	0x0800aefc
 80081cc:	0800aefc 	.word	0x0800aefc
 80081d0:	0800af00 	.word	0x0800af00

080081d4 <__retarget_lock_init_recursive>:
 80081d4:	4770      	bx	lr

080081d6 <__retarget_lock_acquire_recursive>:
 80081d6:	4770      	bx	lr

080081d8 <__retarget_lock_release_recursive>:
 80081d8:	4770      	bx	lr

080081da <memcpy>:
 80081da:	440a      	add	r2, r1
 80081dc:	4291      	cmp	r1, r2
 80081de:	f100 33ff 	add.w	r3, r0, #4294967295
 80081e2:	d100      	bne.n	80081e6 <memcpy+0xc>
 80081e4:	4770      	bx	lr
 80081e6:	b510      	push	{r4, lr}
 80081e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081f0:	4291      	cmp	r1, r2
 80081f2:	d1f9      	bne.n	80081e8 <memcpy+0xe>
 80081f4:	bd10      	pop	{r4, pc}
	...

080081f8 <nan>:
 80081f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008200 <nan+0x8>
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	00000000 	.word	0x00000000
 8008204:	7ff80000 	.word	0x7ff80000

08008208 <quorem>:
 8008208:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820c:	6903      	ldr	r3, [r0, #16]
 800820e:	690c      	ldr	r4, [r1, #16]
 8008210:	42a3      	cmp	r3, r4
 8008212:	4607      	mov	r7, r0
 8008214:	db7e      	blt.n	8008314 <quorem+0x10c>
 8008216:	3c01      	subs	r4, #1
 8008218:	f101 0814 	add.w	r8, r1, #20
 800821c:	00a3      	lsls	r3, r4, #2
 800821e:	f100 0514 	add.w	r5, r0, #20
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008228:	9301      	str	r3, [sp, #4]
 800822a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800822e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008232:	3301      	adds	r3, #1
 8008234:	429a      	cmp	r2, r3
 8008236:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800823a:	fbb2 f6f3 	udiv	r6, r2, r3
 800823e:	d32e      	bcc.n	800829e <quorem+0x96>
 8008240:	f04f 0a00 	mov.w	sl, #0
 8008244:	46c4      	mov	ip, r8
 8008246:	46ae      	mov	lr, r5
 8008248:	46d3      	mov	fp, sl
 800824a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800824e:	b298      	uxth	r0, r3
 8008250:	fb06 a000 	mla	r0, r6, r0, sl
 8008254:	0c02      	lsrs	r2, r0, #16
 8008256:	0c1b      	lsrs	r3, r3, #16
 8008258:	fb06 2303 	mla	r3, r6, r3, r2
 800825c:	f8de 2000 	ldr.w	r2, [lr]
 8008260:	b280      	uxth	r0, r0
 8008262:	b292      	uxth	r2, r2
 8008264:	1a12      	subs	r2, r2, r0
 8008266:	445a      	add	r2, fp
 8008268:	f8de 0000 	ldr.w	r0, [lr]
 800826c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008270:	b29b      	uxth	r3, r3
 8008272:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008276:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800827a:	b292      	uxth	r2, r2
 800827c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008280:	45e1      	cmp	r9, ip
 8008282:	f84e 2b04 	str.w	r2, [lr], #4
 8008286:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800828a:	d2de      	bcs.n	800824a <quorem+0x42>
 800828c:	9b00      	ldr	r3, [sp, #0]
 800828e:	58eb      	ldr	r3, [r5, r3]
 8008290:	b92b      	cbnz	r3, 800829e <quorem+0x96>
 8008292:	9b01      	ldr	r3, [sp, #4]
 8008294:	3b04      	subs	r3, #4
 8008296:	429d      	cmp	r5, r3
 8008298:	461a      	mov	r2, r3
 800829a:	d32f      	bcc.n	80082fc <quorem+0xf4>
 800829c:	613c      	str	r4, [r7, #16]
 800829e:	4638      	mov	r0, r7
 80082a0:	f001 fca0 	bl	8009be4 <__mcmp>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	db25      	blt.n	80082f4 <quorem+0xec>
 80082a8:	4629      	mov	r1, r5
 80082aa:	2000      	movs	r0, #0
 80082ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80082b0:	f8d1 c000 	ldr.w	ip, [r1]
 80082b4:	fa1f fe82 	uxth.w	lr, r2
 80082b8:	fa1f f38c 	uxth.w	r3, ip
 80082bc:	eba3 030e 	sub.w	r3, r3, lr
 80082c0:	4403      	add	r3, r0
 80082c2:	0c12      	lsrs	r2, r2, #16
 80082c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80082c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082d2:	45c1      	cmp	r9, r8
 80082d4:	f841 3b04 	str.w	r3, [r1], #4
 80082d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80082dc:	d2e6      	bcs.n	80082ac <quorem+0xa4>
 80082de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082e6:	b922      	cbnz	r2, 80082f2 <quorem+0xea>
 80082e8:	3b04      	subs	r3, #4
 80082ea:	429d      	cmp	r5, r3
 80082ec:	461a      	mov	r2, r3
 80082ee:	d30b      	bcc.n	8008308 <quorem+0x100>
 80082f0:	613c      	str	r4, [r7, #16]
 80082f2:	3601      	adds	r6, #1
 80082f4:	4630      	mov	r0, r6
 80082f6:	b003      	add	sp, #12
 80082f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082fc:	6812      	ldr	r2, [r2, #0]
 80082fe:	3b04      	subs	r3, #4
 8008300:	2a00      	cmp	r2, #0
 8008302:	d1cb      	bne.n	800829c <quorem+0x94>
 8008304:	3c01      	subs	r4, #1
 8008306:	e7c6      	b.n	8008296 <quorem+0x8e>
 8008308:	6812      	ldr	r2, [r2, #0]
 800830a:	3b04      	subs	r3, #4
 800830c:	2a00      	cmp	r2, #0
 800830e:	d1ef      	bne.n	80082f0 <quorem+0xe8>
 8008310:	3c01      	subs	r4, #1
 8008312:	e7ea      	b.n	80082ea <quorem+0xe2>
 8008314:	2000      	movs	r0, #0
 8008316:	e7ee      	b.n	80082f6 <quorem+0xee>

08008318 <_dtoa_r>:
 8008318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831c:	ed2d 8b02 	vpush	{d8}
 8008320:	69c7      	ldr	r7, [r0, #28]
 8008322:	b091      	sub	sp, #68	@ 0x44
 8008324:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008328:	ec55 4b10 	vmov	r4, r5, d0
 800832c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800832e:	9107      	str	r1, [sp, #28]
 8008330:	4681      	mov	r9, r0
 8008332:	9209      	str	r2, [sp, #36]	@ 0x24
 8008334:	930d      	str	r3, [sp, #52]	@ 0x34
 8008336:	b97f      	cbnz	r7, 8008358 <_dtoa_r+0x40>
 8008338:	2010      	movs	r0, #16
 800833a:	f001 f8cf 	bl	80094dc <malloc>
 800833e:	4602      	mov	r2, r0
 8008340:	f8c9 001c 	str.w	r0, [r9, #28]
 8008344:	b920      	cbnz	r0, 8008350 <_dtoa_r+0x38>
 8008346:	4ba0      	ldr	r3, [pc, #640]	@ (80085c8 <_dtoa_r+0x2b0>)
 8008348:	21ef      	movs	r1, #239	@ 0xef
 800834a:	48a0      	ldr	r0, [pc, #640]	@ (80085cc <_dtoa_r+0x2b4>)
 800834c:	f002 fa46 	bl	800a7dc <__assert_func>
 8008350:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008354:	6007      	str	r7, [r0, #0]
 8008356:	60c7      	str	r7, [r0, #12]
 8008358:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800835c:	6819      	ldr	r1, [r3, #0]
 800835e:	b159      	cbz	r1, 8008378 <_dtoa_r+0x60>
 8008360:	685a      	ldr	r2, [r3, #4]
 8008362:	604a      	str	r2, [r1, #4]
 8008364:	2301      	movs	r3, #1
 8008366:	4093      	lsls	r3, r2
 8008368:	608b      	str	r3, [r1, #8]
 800836a:	4648      	mov	r0, r9
 800836c:	f001 f9be 	bl	80096ec <_Bfree>
 8008370:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008374:	2200      	movs	r2, #0
 8008376:	601a      	str	r2, [r3, #0]
 8008378:	1e2b      	subs	r3, r5, #0
 800837a:	bfbb      	ittet	lt
 800837c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008380:	9303      	strlt	r3, [sp, #12]
 8008382:	2300      	movge	r3, #0
 8008384:	2201      	movlt	r2, #1
 8008386:	bfac      	ite	ge
 8008388:	6033      	strge	r3, [r6, #0]
 800838a:	6032      	strlt	r2, [r6, #0]
 800838c:	4b90      	ldr	r3, [pc, #576]	@ (80085d0 <_dtoa_r+0x2b8>)
 800838e:	9e03      	ldr	r6, [sp, #12]
 8008390:	43b3      	bics	r3, r6
 8008392:	d110      	bne.n	80083b6 <_dtoa_r+0x9e>
 8008394:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008396:	f242 730f 	movw	r3, #9999	@ 0x270f
 800839a:	6013      	str	r3, [r2, #0]
 800839c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80083a0:	4323      	orrs	r3, r4
 80083a2:	f000 84e6 	beq.w	8008d72 <_dtoa_r+0xa5a>
 80083a6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80083a8:	4f8a      	ldr	r7, [pc, #552]	@ (80085d4 <_dtoa_r+0x2bc>)
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	f000 84e8 	beq.w	8008d80 <_dtoa_r+0xa68>
 80083b0:	1cfb      	adds	r3, r7, #3
 80083b2:	f000 bce3 	b.w	8008d7c <_dtoa_r+0xa64>
 80083b6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80083ba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80083be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083c2:	d10a      	bne.n	80083da <_dtoa_r+0xc2>
 80083c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083c6:	2301      	movs	r3, #1
 80083c8:	6013      	str	r3, [r2, #0]
 80083ca:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80083cc:	b113      	cbz	r3, 80083d4 <_dtoa_r+0xbc>
 80083ce:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80083d0:	4b81      	ldr	r3, [pc, #516]	@ (80085d8 <_dtoa_r+0x2c0>)
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	4f81      	ldr	r7, [pc, #516]	@ (80085dc <_dtoa_r+0x2c4>)
 80083d6:	f000 bcd3 	b.w	8008d80 <_dtoa_r+0xa68>
 80083da:	aa0e      	add	r2, sp, #56	@ 0x38
 80083dc:	a90f      	add	r1, sp, #60	@ 0x3c
 80083de:	4648      	mov	r0, r9
 80083e0:	eeb0 0b48 	vmov.f64	d0, d8
 80083e4:	f001 fd1e 	bl	8009e24 <__d2b>
 80083e8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80083ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083ee:	9001      	str	r0, [sp, #4]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d045      	beq.n	8008480 <_dtoa_r+0x168>
 80083f4:	eeb0 7b48 	vmov.f64	d7, d8
 80083f8:	ee18 1a90 	vmov	r1, s17
 80083fc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008400:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008404:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008408:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800840c:	2500      	movs	r5, #0
 800840e:	ee07 1a90 	vmov	s15, r1
 8008412:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008416:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80085b0 <_dtoa_r+0x298>
 800841a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800841e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80085b8 <_dtoa_r+0x2a0>
 8008422:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008426:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80085c0 <_dtoa_r+0x2a8>
 800842a:	ee07 3a90 	vmov	s15, r3
 800842e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008432:	eeb0 7b46 	vmov.f64	d7, d6
 8008436:	eea4 7b05 	vfma.f64	d7, d4, d5
 800843a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800843e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008446:	ee16 8a90 	vmov	r8, s13
 800844a:	d508      	bpl.n	800845e <_dtoa_r+0x146>
 800844c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008450:	eeb4 6b47 	vcmp.f64	d6, d7
 8008454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008458:	bf18      	it	ne
 800845a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800845e:	f1b8 0f16 	cmp.w	r8, #22
 8008462:	d82b      	bhi.n	80084bc <_dtoa_r+0x1a4>
 8008464:	495e      	ldr	r1, [pc, #376]	@ (80085e0 <_dtoa_r+0x2c8>)
 8008466:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800846a:	ed91 7b00 	vldr	d7, [r1]
 800846e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008476:	d501      	bpl.n	800847c <_dtoa_r+0x164>
 8008478:	f108 38ff 	add.w	r8, r8, #4294967295
 800847c:	2100      	movs	r1, #0
 800847e:	e01e      	b.n	80084be <_dtoa_r+0x1a6>
 8008480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008482:	4413      	add	r3, r2
 8008484:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008488:	2920      	cmp	r1, #32
 800848a:	bfc1      	itttt	gt
 800848c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008490:	408e      	lslgt	r6, r1
 8008492:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008496:	fa24 f101 	lsrgt.w	r1, r4, r1
 800849a:	bfd6      	itet	le
 800849c:	f1c1 0120 	rsble	r1, r1, #32
 80084a0:	4331      	orrgt	r1, r6
 80084a2:	fa04 f101 	lslle.w	r1, r4, r1
 80084a6:	ee07 1a90 	vmov	s15, r1
 80084aa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80084ae:	3b01      	subs	r3, #1
 80084b0:	ee17 1a90 	vmov	r1, s15
 80084b4:	2501      	movs	r5, #1
 80084b6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80084ba:	e7a8      	b.n	800840e <_dtoa_r+0xf6>
 80084bc:	2101      	movs	r1, #1
 80084be:	1ad2      	subs	r2, r2, r3
 80084c0:	1e53      	subs	r3, r2, #1
 80084c2:	9306      	str	r3, [sp, #24]
 80084c4:	bf45      	ittet	mi
 80084c6:	f1c2 0301 	rsbmi	r3, r2, #1
 80084ca:	9304      	strmi	r3, [sp, #16]
 80084cc:	2300      	movpl	r3, #0
 80084ce:	2300      	movmi	r3, #0
 80084d0:	bf4c      	ite	mi
 80084d2:	9306      	strmi	r3, [sp, #24]
 80084d4:	9304      	strpl	r3, [sp, #16]
 80084d6:	f1b8 0f00 	cmp.w	r8, #0
 80084da:	910c      	str	r1, [sp, #48]	@ 0x30
 80084dc:	db18      	blt.n	8008510 <_dtoa_r+0x1f8>
 80084de:	9b06      	ldr	r3, [sp, #24]
 80084e0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80084e4:	4443      	add	r3, r8
 80084e6:	9306      	str	r3, [sp, #24]
 80084e8:	2300      	movs	r3, #0
 80084ea:	9a07      	ldr	r2, [sp, #28]
 80084ec:	2a09      	cmp	r2, #9
 80084ee:	d845      	bhi.n	800857c <_dtoa_r+0x264>
 80084f0:	2a05      	cmp	r2, #5
 80084f2:	bfc4      	itt	gt
 80084f4:	3a04      	subgt	r2, #4
 80084f6:	9207      	strgt	r2, [sp, #28]
 80084f8:	9a07      	ldr	r2, [sp, #28]
 80084fa:	f1a2 0202 	sub.w	r2, r2, #2
 80084fe:	bfcc      	ite	gt
 8008500:	2400      	movgt	r4, #0
 8008502:	2401      	movle	r4, #1
 8008504:	2a03      	cmp	r2, #3
 8008506:	d844      	bhi.n	8008592 <_dtoa_r+0x27a>
 8008508:	e8df f002 	tbb	[pc, r2]
 800850c:	0b173634 	.word	0x0b173634
 8008510:	9b04      	ldr	r3, [sp, #16]
 8008512:	2200      	movs	r2, #0
 8008514:	eba3 0308 	sub.w	r3, r3, r8
 8008518:	9304      	str	r3, [sp, #16]
 800851a:	920a      	str	r2, [sp, #40]	@ 0x28
 800851c:	f1c8 0300 	rsb	r3, r8, #0
 8008520:	e7e3      	b.n	80084ea <_dtoa_r+0x1d2>
 8008522:	2201      	movs	r2, #1
 8008524:	9208      	str	r2, [sp, #32]
 8008526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008528:	eb08 0b02 	add.w	fp, r8, r2
 800852c:	f10b 0a01 	add.w	sl, fp, #1
 8008530:	4652      	mov	r2, sl
 8008532:	2a01      	cmp	r2, #1
 8008534:	bfb8      	it	lt
 8008536:	2201      	movlt	r2, #1
 8008538:	e006      	b.n	8008548 <_dtoa_r+0x230>
 800853a:	2201      	movs	r2, #1
 800853c:	9208      	str	r2, [sp, #32]
 800853e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008540:	2a00      	cmp	r2, #0
 8008542:	dd29      	ble.n	8008598 <_dtoa_r+0x280>
 8008544:	4693      	mov	fp, r2
 8008546:	4692      	mov	sl, r2
 8008548:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800854c:	2100      	movs	r1, #0
 800854e:	2004      	movs	r0, #4
 8008550:	f100 0614 	add.w	r6, r0, #20
 8008554:	4296      	cmp	r6, r2
 8008556:	d926      	bls.n	80085a6 <_dtoa_r+0x28e>
 8008558:	6079      	str	r1, [r7, #4]
 800855a:	4648      	mov	r0, r9
 800855c:	9305      	str	r3, [sp, #20]
 800855e:	f001 f885 	bl	800966c <_Balloc>
 8008562:	9b05      	ldr	r3, [sp, #20]
 8008564:	4607      	mov	r7, r0
 8008566:	2800      	cmp	r0, #0
 8008568:	d13e      	bne.n	80085e8 <_dtoa_r+0x2d0>
 800856a:	4b1e      	ldr	r3, [pc, #120]	@ (80085e4 <_dtoa_r+0x2cc>)
 800856c:	4602      	mov	r2, r0
 800856e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008572:	e6ea      	b.n	800834a <_dtoa_r+0x32>
 8008574:	2200      	movs	r2, #0
 8008576:	e7e1      	b.n	800853c <_dtoa_r+0x224>
 8008578:	2200      	movs	r2, #0
 800857a:	e7d3      	b.n	8008524 <_dtoa_r+0x20c>
 800857c:	2401      	movs	r4, #1
 800857e:	2200      	movs	r2, #0
 8008580:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008584:	f04f 3bff 	mov.w	fp, #4294967295
 8008588:	2100      	movs	r1, #0
 800858a:	46da      	mov	sl, fp
 800858c:	2212      	movs	r2, #18
 800858e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008590:	e7da      	b.n	8008548 <_dtoa_r+0x230>
 8008592:	2201      	movs	r2, #1
 8008594:	9208      	str	r2, [sp, #32]
 8008596:	e7f5      	b.n	8008584 <_dtoa_r+0x26c>
 8008598:	f04f 0b01 	mov.w	fp, #1
 800859c:	46da      	mov	sl, fp
 800859e:	465a      	mov	r2, fp
 80085a0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80085a4:	e7d0      	b.n	8008548 <_dtoa_r+0x230>
 80085a6:	3101      	adds	r1, #1
 80085a8:	0040      	lsls	r0, r0, #1
 80085aa:	e7d1      	b.n	8008550 <_dtoa_r+0x238>
 80085ac:	f3af 8000 	nop.w
 80085b0:	636f4361 	.word	0x636f4361
 80085b4:	3fd287a7 	.word	0x3fd287a7
 80085b8:	8b60c8b3 	.word	0x8b60c8b3
 80085bc:	3fc68a28 	.word	0x3fc68a28
 80085c0:	509f79fb 	.word	0x509f79fb
 80085c4:	3fd34413 	.word	0x3fd34413
 80085c8:	0800ab17 	.word	0x0800ab17
 80085cc:	0800ab2e 	.word	0x0800ab2e
 80085d0:	7ff00000 	.word	0x7ff00000
 80085d4:	0800ab13 	.word	0x0800ab13
 80085d8:	0800aadf 	.word	0x0800aadf
 80085dc:	0800aade 	.word	0x0800aade
 80085e0:	0800ad28 	.word	0x0800ad28
 80085e4:	0800ab86 	.word	0x0800ab86
 80085e8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80085ec:	f1ba 0f0e 	cmp.w	sl, #14
 80085f0:	6010      	str	r0, [r2, #0]
 80085f2:	d86e      	bhi.n	80086d2 <_dtoa_r+0x3ba>
 80085f4:	2c00      	cmp	r4, #0
 80085f6:	d06c      	beq.n	80086d2 <_dtoa_r+0x3ba>
 80085f8:	f1b8 0f00 	cmp.w	r8, #0
 80085fc:	f340 80b4 	ble.w	8008768 <_dtoa_r+0x450>
 8008600:	4ac8      	ldr	r2, [pc, #800]	@ (8008924 <_dtoa_r+0x60c>)
 8008602:	f008 010f 	and.w	r1, r8, #15
 8008606:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800860a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800860e:	ed92 7b00 	vldr	d7, [r2]
 8008612:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008616:	f000 809b 	beq.w	8008750 <_dtoa_r+0x438>
 800861a:	4ac3      	ldr	r2, [pc, #780]	@ (8008928 <_dtoa_r+0x610>)
 800861c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008620:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008624:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008628:	f001 010f 	and.w	r1, r1, #15
 800862c:	2203      	movs	r2, #3
 800862e:	48be      	ldr	r0, [pc, #760]	@ (8008928 <_dtoa_r+0x610>)
 8008630:	2900      	cmp	r1, #0
 8008632:	f040 808f 	bne.w	8008754 <_dtoa_r+0x43c>
 8008636:	ed9d 6b02 	vldr	d6, [sp, #8]
 800863a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800863e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008642:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008644:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008648:	2900      	cmp	r1, #0
 800864a:	f000 80b3 	beq.w	80087b4 <_dtoa_r+0x49c>
 800864e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8008652:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800865a:	f140 80ab 	bpl.w	80087b4 <_dtoa_r+0x49c>
 800865e:	f1ba 0f00 	cmp.w	sl, #0
 8008662:	f000 80a7 	beq.w	80087b4 <_dtoa_r+0x49c>
 8008666:	f1bb 0f00 	cmp.w	fp, #0
 800866a:	dd30      	ble.n	80086ce <_dtoa_r+0x3b6>
 800866c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008670:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008674:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008678:	f108 31ff 	add.w	r1, r8, #4294967295
 800867c:	9105      	str	r1, [sp, #20]
 800867e:	3201      	adds	r2, #1
 8008680:	465c      	mov	r4, fp
 8008682:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008686:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800868a:	ee07 2a90 	vmov	s15, r2
 800868e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008692:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008696:	ee15 2a90 	vmov	r2, s11
 800869a:	ec51 0b15 	vmov	r0, r1, d5
 800869e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80086a2:	2c00      	cmp	r4, #0
 80086a4:	f040 808a 	bne.w	80087bc <_dtoa_r+0x4a4>
 80086a8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80086ac:	ee36 6b47 	vsub.f64	d6, d6, d7
 80086b0:	ec41 0b17 	vmov	d7, r0, r1
 80086b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80086b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086bc:	f300 826a 	bgt.w	8008b94 <_dtoa_r+0x87c>
 80086c0:	eeb1 7b47 	vneg.f64	d7, d7
 80086c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80086c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086cc:	d423      	bmi.n	8008716 <_dtoa_r+0x3fe>
 80086ce:	ed8d 8b02 	vstr	d8, [sp, #8]
 80086d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80086d4:	2a00      	cmp	r2, #0
 80086d6:	f2c0 8129 	blt.w	800892c <_dtoa_r+0x614>
 80086da:	f1b8 0f0e 	cmp.w	r8, #14
 80086de:	f300 8125 	bgt.w	800892c <_dtoa_r+0x614>
 80086e2:	4b90      	ldr	r3, [pc, #576]	@ (8008924 <_dtoa_r+0x60c>)
 80086e4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80086e8:	ed93 6b00 	vldr	d6, [r3]
 80086ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	f280 80c8 	bge.w	8008884 <_dtoa_r+0x56c>
 80086f4:	f1ba 0f00 	cmp.w	sl, #0
 80086f8:	f300 80c4 	bgt.w	8008884 <_dtoa_r+0x56c>
 80086fc:	d10b      	bne.n	8008716 <_dtoa_r+0x3fe>
 80086fe:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008702:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008706:	ed9d 7b02 	vldr	d7, [sp, #8]
 800870a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800870e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008712:	f2c0 823c 	blt.w	8008b8e <_dtoa_r+0x876>
 8008716:	2400      	movs	r4, #0
 8008718:	4625      	mov	r5, r4
 800871a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800871c:	43db      	mvns	r3, r3
 800871e:	9305      	str	r3, [sp, #20]
 8008720:	463e      	mov	r6, r7
 8008722:	f04f 0800 	mov.w	r8, #0
 8008726:	4621      	mov	r1, r4
 8008728:	4648      	mov	r0, r9
 800872a:	f000 ffdf 	bl	80096ec <_Bfree>
 800872e:	2d00      	cmp	r5, #0
 8008730:	f000 80a2 	beq.w	8008878 <_dtoa_r+0x560>
 8008734:	f1b8 0f00 	cmp.w	r8, #0
 8008738:	d005      	beq.n	8008746 <_dtoa_r+0x42e>
 800873a:	45a8      	cmp	r8, r5
 800873c:	d003      	beq.n	8008746 <_dtoa_r+0x42e>
 800873e:	4641      	mov	r1, r8
 8008740:	4648      	mov	r0, r9
 8008742:	f000 ffd3 	bl	80096ec <_Bfree>
 8008746:	4629      	mov	r1, r5
 8008748:	4648      	mov	r0, r9
 800874a:	f000 ffcf 	bl	80096ec <_Bfree>
 800874e:	e093      	b.n	8008878 <_dtoa_r+0x560>
 8008750:	2202      	movs	r2, #2
 8008752:	e76c      	b.n	800862e <_dtoa_r+0x316>
 8008754:	07cc      	lsls	r4, r1, #31
 8008756:	d504      	bpl.n	8008762 <_dtoa_r+0x44a>
 8008758:	ed90 6b00 	vldr	d6, [r0]
 800875c:	3201      	adds	r2, #1
 800875e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008762:	1049      	asrs	r1, r1, #1
 8008764:	3008      	adds	r0, #8
 8008766:	e763      	b.n	8008630 <_dtoa_r+0x318>
 8008768:	d022      	beq.n	80087b0 <_dtoa_r+0x498>
 800876a:	f1c8 0100 	rsb	r1, r8, #0
 800876e:	4a6d      	ldr	r2, [pc, #436]	@ (8008924 <_dtoa_r+0x60c>)
 8008770:	f001 000f 	and.w	r0, r1, #15
 8008774:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008778:	ed92 7b00 	vldr	d7, [r2]
 800877c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008780:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008784:	4868      	ldr	r0, [pc, #416]	@ (8008928 <_dtoa_r+0x610>)
 8008786:	1109      	asrs	r1, r1, #4
 8008788:	2400      	movs	r4, #0
 800878a:	2202      	movs	r2, #2
 800878c:	b929      	cbnz	r1, 800879a <_dtoa_r+0x482>
 800878e:	2c00      	cmp	r4, #0
 8008790:	f43f af57 	beq.w	8008642 <_dtoa_r+0x32a>
 8008794:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008798:	e753      	b.n	8008642 <_dtoa_r+0x32a>
 800879a:	07ce      	lsls	r6, r1, #31
 800879c:	d505      	bpl.n	80087aa <_dtoa_r+0x492>
 800879e:	ed90 6b00 	vldr	d6, [r0]
 80087a2:	3201      	adds	r2, #1
 80087a4:	2401      	movs	r4, #1
 80087a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80087aa:	1049      	asrs	r1, r1, #1
 80087ac:	3008      	adds	r0, #8
 80087ae:	e7ed      	b.n	800878c <_dtoa_r+0x474>
 80087b0:	2202      	movs	r2, #2
 80087b2:	e746      	b.n	8008642 <_dtoa_r+0x32a>
 80087b4:	f8cd 8014 	str.w	r8, [sp, #20]
 80087b8:	4654      	mov	r4, sl
 80087ba:	e762      	b.n	8008682 <_dtoa_r+0x36a>
 80087bc:	4a59      	ldr	r2, [pc, #356]	@ (8008924 <_dtoa_r+0x60c>)
 80087be:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80087c2:	ed12 4b02 	vldr	d4, [r2, #-8]
 80087c6:	9a08      	ldr	r2, [sp, #32]
 80087c8:	ec41 0b17 	vmov	d7, r0, r1
 80087cc:	443c      	add	r4, r7
 80087ce:	b34a      	cbz	r2, 8008824 <_dtoa_r+0x50c>
 80087d0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80087d4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80087d8:	463e      	mov	r6, r7
 80087da:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80087de:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80087e2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80087e6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80087ea:	ee14 2a90 	vmov	r2, s9
 80087ee:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80087f2:	3230      	adds	r2, #48	@ 0x30
 80087f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80087f8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80087fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008800:	f806 2b01 	strb.w	r2, [r6], #1
 8008804:	d438      	bmi.n	8008878 <_dtoa_r+0x560>
 8008806:	ee32 5b46 	vsub.f64	d5, d2, d6
 800880a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800880e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008812:	d46e      	bmi.n	80088f2 <_dtoa_r+0x5da>
 8008814:	42a6      	cmp	r6, r4
 8008816:	f43f af5a 	beq.w	80086ce <_dtoa_r+0x3b6>
 800881a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800881e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008822:	e7e0      	b.n	80087e6 <_dtoa_r+0x4ce>
 8008824:	4621      	mov	r1, r4
 8008826:	463e      	mov	r6, r7
 8008828:	ee27 7b04 	vmul.f64	d7, d7, d4
 800882c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008830:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008834:	ee14 2a90 	vmov	r2, s9
 8008838:	3230      	adds	r2, #48	@ 0x30
 800883a:	f806 2b01 	strb.w	r2, [r6], #1
 800883e:	42a6      	cmp	r6, r4
 8008840:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008844:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008848:	d119      	bne.n	800887e <_dtoa_r+0x566>
 800884a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800884e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008852:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885a:	dc4a      	bgt.n	80088f2 <_dtoa_r+0x5da>
 800885c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008860:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008868:	f57f af31 	bpl.w	80086ce <_dtoa_r+0x3b6>
 800886c:	460e      	mov	r6, r1
 800886e:	3901      	subs	r1, #1
 8008870:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008874:	2b30      	cmp	r3, #48	@ 0x30
 8008876:	d0f9      	beq.n	800886c <_dtoa_r+0x554>
 8008878:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800887c:	e027      	b.n	80088ce <_dtoa_r+0x5b6>
 800887e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008882:	e7d5      	b.n	8008830 <_dtoa_r+0x518>
 8008884:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008888:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800888c:	463e      	mov	r6, r7
 800888e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008892:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008896:	ee15 3a10 	vmov	r3, s10
 800889a:	3330      	adds	r3, #48	@ 0x30
 800889c:	f806 3b01 	strb.w	r3, [r6], #1
 80088a0:	1bf3      	subs	r3, r6, r7
 80088a2:	459a      	cmp	sl, r3
 80088a4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80088a8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80088ac:	d132      	bne.n	8008914 <_dtoa_r+0x5fc>
 80088ae:	ee37 7b07 	vadd.f64	d7, d7, d7
 80088b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80088b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ba:	dc18      	bgt.n	80088ee <_dtoa_r+0x5d6>
 80088bc:	eeb4 7b46 	vcmp.f64	d7, d6
 80088c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088c4:	d103      	bne.n	80088ce <_dtoa_r+0x5b6>
 80088c6:	ee15 3a10 	vmov	r3, s10
 80088ca:	07db      	lsls	r3, r3, #31
 80088cc:	d40f      	bmi.n	80088ee <_dtoa_r+0x5d6>
 80088ce:	9901      	ldr	r1, [sp, #4]
 80088d0:	4648      	mov	r0, r9
 80088d2:	f000 ff0b 	bl	80096ec <_Bfree>
 80088d6:	2300      	movs	r3, #0
 80088d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80088da:	7033      	strb	r3, [r6, #0]
 80088dc:	f108 0301 	add.w	r3, r8, #1
 80088e0:	6013      	str	r3, [r2, #0]
 80088e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f000 824b 	beq.w	8008d80 <_dtoa_r+0xa68>
 80088ea:	601e      	str	r6, [r3, #0]
 80088ec:	e248      	b.n	8008d80 <_dtoa_r+0xa68>
 80088ee:	f8cd 8014 	str.w	r8, [sp, #20]
 80088f2:	4633      	mov	r3, r6
 80088f4:	461e      	mov	r6, r3
 80088f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088fa:	2a39      	cmp	r2, #57	@ 0x39
 80088fc:	d106      	bne.n	800890c <_dtoa_r+0x5f4>
 80088fe:	429f      	cmp	r7, r3
 8008900:	d1f8      	bne.n	80088f4 <_dtoa_r+0x5dc>
 8008902:	9a05      	ldr	r2, [sp, #20]
 8008904:	3201      	adds	r2, #1
 8008906:	9205      	str	r2, [sp, #20]
 8008908:	2230      	movs	r2, #48	@ 0x30
 800890a:	703a      	strb	r2, [r7, #0]
 800890c:	781a      	ldrb	r2, [r3, #0]
 800890e:	3201      	adds	r2, #1
 8008910:	701a      	strb	r2, [r3, #0]
 8008912:	e7b1      	b.n	8008878 <_dtoa_r+0x560>
 8008914:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008918:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800891c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008920:	d1b5      	bne.n	800888e <_dtoa_r+0x576>
 8008922:	e7d4      	b.n	80088ce <_dtoa_r+0x5b6>
 8008924:	0800ad28 	.word	0x0800ad28
 8008928:	0800ad00 	.word	0x0800ad00
 800892c:	9908      	ldr	r1, [sp, #32]
 800892e:	2900      	cmp	r1, #0
 8008930:	f000 80e9 	beq.w	8008b06 <_dtoa_r+0x7ee>
 8008934:	9907      	ldr	r1, [sp, #28]
 8008936:	2901      	cmp	r1, #1
 8008938:	f300 80cb 	bgt.w	8008ad2 <_dtoa_r+0x7ba>
 800893c:	2d00      	cmp	r5, #0
 800893e:	f000 80c4 	beq.w	8008aca <_dtoa_r+0x7b2>
 8008942:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008946:	9e04      	ldr	r6, [sp, #16]
 8008948:	461c      	mov	r4, r3
 800894a:	9305      	str	r3, [sp, #20]
 800894c:	9b04      	ldr	r3, [sp, #16]
 800894e:	4413      	add	r3, r2
 8008950:	9304      	str	r3, [sp, #16]
 8008952:	9b06      	ldr	r3, [sp, #24]
 8008954:	2101      	movs	r1, #1
 8008956:	4413      	add	r3, r2
 8008958:	4648      	mov	r0, r9
 800895a:	9306      	str	r3, [sp, #24]
 800895c:	f000 ffc4 	bl	80098e8 <__i2b>
 8008960:	9b05      	ldr	r3, [sp, #20]
 8008962:	4605      	mov	r5, r0
 8008964:	b166      	cbz	r6, 8008980 <_dtoa_r+0x668>
 8008966:	9a06      	ldr	r2, [sp, #24]
 8008968:	2a00      	cmp	r2, #0
 800896a:	dd09      	ble.n	8008980 <_dtoa_r+0x668>
 800896c:	42b2      	cmp	r2, r6
 800896e:	9904      	ldr	r1, [sp, #16]
 8008970:	bfa8      	it	ge
 8008972:	4632      	movge	r2, r6
 8008974:	1a89      	subs	r1, r1, r2
 8008976:	9104      	str	r1, [sp, #16]
 8008978:	9906      	ldr	r1, [sp, #24]
 800897a:	1ab6      	subs	r6, r6, r2
 800897c:	1a8a      	subs	r2, r1, r2
 800897e:	9206      	str	r2, [sp, #24]
 8008980:	b30b      	cbz	r3, 80089c6 <_dtoa_r+0x6ae>
 8008982:	9a08      	ldr	r2, [sp, #32]
 8008984:	2a00      	cmp	r2, #0
 8008986:	f000 80c5 	beq.w	8008b14 <_dtoa_r+0x7fc>
 800898a:	2c00      	cmp	r4, #0
 800898c:	f000 80bf 	beq.w	8008b0e <_dtoa_r+0x7f6>
 8008990:	4629      	mov	r1, r5
 8008992:	4622      	mov	r2, r4
 8008994:	4648      	mov	r0, r9
 8008996:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008998:	f001 f85e 	bl	8009a58 <__pow5mult>
 800899c:	9a01      	ldr	r2, [sp, #4]
 800899e:	4601      	mov	r1, r0
 80089a0:	4605      	mov	r5, r0
 80089a2:	4648      	mov	r0, r9
 80089a4:	f000 ffb6 	bl	8009914 <__multiply>
 80089a8:	9901      	ldr	r1, [sp, #4]
 80089aa:	9005      	str	r0, [sp, #20]
 80089ac:	4648      	mov	r0, r9
 80089ae:	f000 fe9d 	bl	80096ec <_Bfree>
 80089b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80089b4:	1b1b      	subs	r3, r3, r4
 80089b6:	f000 80b0 	beq.w	8008b1a <_dtoa_r+0x802>
 80089ba:	9905      	ldr	r1, [sp, #20]
 80089bc:	461a      	mov	r2, r3
 80089be:	4648      	mov	r0, r9
 80089c0:	f001 f84a 	bl	8009a58 <__pow5mult>
 80089c4:	9001      	str	r0, [sp, #4]
 80089c6:	2101      	movs	r1, #1
 80089c8:	4648      	mov	r0, r9
 80089ca:	f000 ff8d 	bl	80098e8 <__i2b>
 80089ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089d0:	4604      	mov	r4, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	f000 81da 	beq.w	8008d8c <_dtoa_r+0xa74>
 80089d8:	461a      	mov	r2, r3
 80089da:	4601      	mov	r1, r0
 80089dc:	4648      	mov	r0, r9
 80089de:	f001 f83b 	bl	8009a58 <__pow5mult>
 80089e2:	9b07      	ldr	r3, [sp, #28]
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	4604      	mov	r4, r0
 80089e8:	f300 80a0 	bgt.w	8008b2c <_dtoa_r+0x814>
 80089ec:	9b02      	ldr	r3, [sp, #8]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f040 8096 	bne.w	8008b20 <_dtoa_r+0x808>
 80089f4:	9b03      	ldr	r3, [sp, #12]
 80089f6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80089fa:	2a00      	cmp	r2, #0
 80089fc:	f040 8092 	bne.w	8008b24 <_dtoa_r+0x80c>
 8008a00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008a04:	0d12      	lsrs	r2, r2, #20
 8008a06:	0512      	lsls	r2, r2, #20
 8008a08:	2a00      	cmp	r2, #0
 8008a0a:	f000 808d 	beq.w	8008b28 <_dtoa_r+0x810>
 8008a0e:	9b04      	ldr	r3, [sp, #16]
 8008a10:	3301      	adds	r3, #1
 8008a12:	9304      	str	r3, [sp, #16]
 8008a14:	9b06      	ldr	r3, [sp, #24]
 8008a16:	3301      	adds	r3, #1
 8008a18:	9306      	str	r3, [sp, #24]
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 81b9 	beq.w	8008d98 <_dtoa_r+0xa80>
 8008a26:	6922      	ldr	r2, [r4, #16]
 8008a28:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008a2c:	6910      	ldr	r0, [r2, #16]
 8008a2e:	f000 ff0f 	bl	8009850 <__hi0bits>
 8008a32:	f1c0 0020 	rsb	r0, r0, #32
 8008a36:	9b06      	ldr	r3, [sp, #24]
 8008a38:	4418      	add	r0, r3
 8008a3a:	f010 001f 	ands.w	r0, r0, #31
 8008a3e:	f000 8081 	beq.w	8008b44 <_dtoa_r+0x82c>
 8008a42:	f1c0 0220 	rsb	r2, r0, #32
 8008a46:	2a04      	cmp	r2, #4
 8008a48:	dd73      	ble.n	8008b32 <_dtoa_r+0x81a>
 8008a4a:	9b04      	ldr	r3, [sp, #16]
 8008a4c:	f1c0 001c 	rsb	r0, r0, #28
 8008a50:	4403      	add	r3, r0
 8008a52:	9304      	str	r3, [sp, #16]
 8008a54:	9b06      	ldr	r3, [sp, #24]
 8008a56:	4406      	add	r6, r0
 8008a58:	4403      	add	r3, r0
 8008a5a:	9306      	str	r3, [sp, #24]
 8008a5c:	9b04      	ldr	r3, [sp, #16]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	dd05      	ble.n	8008a6e <_dtoa_r+0x756>
 8008a62:	9901      	ldr	r1, [sp, #4]
 8008a64:	461a      	mov	r2, r3
 8008a66:	4648      	mov	r0, r9
 8008a68:	f001 f850 	bl	8009b0c <__lshift>
 8008a6c:	9001      	str	r0, [sp, #4]
 8008a6e:	9b06      	ldr	r3, [sp, #24]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	dd05      	ble.n	8008a80 <_dtoa_r+0x768>
 8008a74:	4621      	mov	r1, r4
 8008a76:	461a      	mov	r2, r3
 8008a78:	4648      	mov	r0, r9
 8008a7a:	f001 f847 	bl	8009b0c <__lshift>
 8008a7e:	4604      	mov	r4, r0
 8008a80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d060      	beq.n	8008b48 <_dtoa_r+0x830>
 8008a86:	9801      	ldr	r0, [sp, #4]
 8008a88:	4621      	mov	r1, r4
 8008a8a:	f001 f8ab 	bl	8009be4 <__mcmp>
 8008a8e:	2800      	cmp	r0, #0
 8008a90:	da5a      	bge.n	8008b48 <_dtoa_r+0x830>
 8008a92:	f108 33ff 	add.w	r3, r8, #4294967295
 8008a96:	9305      	str	r3, [sp, #20]
 8008a98:	9901      	ldr	r1, [sp, #4]
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	220a      	movs	r2, #10
 8008a9e:	4648      	mov	r0, r9
 8008aa0:	f000 fe46 	bl	8009730 <__multadd>
 8008aa4:	9b08      	ldr	r3, [sp, #32]
 8008aa6:	9001      	str	r0, [sp, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f000 8177 	beq.w	8008d9c <_dtoa_r+0xa84>
 8008aae:	4629      	mov	r1, r5
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	220a      	movs	r2, #10
 8008ab4:	4648      	mov	r0, r9
 8008ab6:	f000 fe3b 	bl	8009730 <__multadd>
 8008aba:	f1bb 0f00 	cmp.w	fp, #0
 8008abe:	4605      	mov	r5, r0
 8008ac0:	dc6e      	bgt.n	8008ba0 <_dtoa_r+0x888>
 8008ac2:	9b07      	ldr	r3, [sp, #28]
 8008ac4:	2b02      	cmp	r3, #2
 8008ac6:	dc48      	bgt.n	8008b5a <_dtoa_r+0x842>
 8008ac8:	e06a      	b.n	8008ba0 <_dtoa_r+0x888>
 8008aca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008acc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008ad0:	e739      	b.n	8008946 <_dtoa_r+0x62e>
 8008ad2:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008ad6:	42a3      	cmp	r3, r4
 8008ad8:	db07      	blt.n	8008aea <_dtoa_r+0x7d2>
 8008ada:	f1ba 0f00 	cmp.w	sl, #0
 8008ade:	eba3 0404 	sub.w	r4, r3, r4
 8008ae2:	db0b      	blt.n	8008afc <_dtoa_r+0x7e4>
 8008ae4:	9e04      	ldr	r6, [sp, #16]
 8008ae6:	4652      	mov	r2, sl
 8008ae8:	e72f      	b.n	800894a <_dtoa_r+0x632>
 8008aea:	1ae2      	subs	r2, r4, r3
 8008aec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aee:	9e04      	ldr	r6, [sp, #16]
 8008af0:	4413      	add	r3, r2
 8008af2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008af4:	4652      	mov	r2, sl
 8008af6:	4623      	mov	r3, r4
 8008af8:	2400      	movs	r4, #0
 8008afa:	e726      	b.n	800894a <_dtoa_r+0x632>
 8008afc:	9a04      	ldr	r2, [sp, #16]
 8008afe:	eba2 060a 	sub.w	r6, r2, sl
 8008b02:	2200      	movs	r2, #0
 8008b04:	e721      	b.n	800894a <_dtoa_r+0x632>
 8008b06:	9e04      	ldr	r6, [sp, #16]
 8008b08:	9d08      	ldr	r5, [sp, #32]
 8008b0a:	461c      	mov	r4, r3
 8008b0c:	e72a      	b.n	8008964 <_dtoa_r+0x64c>
 8008b0e:	9a01      	ldr	r2, [sp, #4]
 8008b10:	9205      	str	r2, [sp, #20]
 8008b12:	e752      	b.n	80089ba <_dtoa_r+0x6a2>
 8008b14:	9901      	ldr	r1, [sp, #4]
 8008b16:	461a      	mov	r2, r3
 8008b18:	e751      	b.n	80089be <_dtoa_r+0x6a6>
 8008b1a:	9b05      	ldr	r3, [sp, #20]
 8008b1c:	9301      	str	r3, [sp, #4]
 8008b1e:	e752      	b.n	80089c6 <_dtoa_r+0x6ae>
 8008b20:	2300      	movs	r3, #0
 8008b22:	e77b      	b.n	8008a1c <_dtoa_r+0x704>
 8008b24:	9b02      	ldr	r3, [sp, #8]
 8008b26:	e779      	b.n	8008a1c <_dtoa_r+0x704>
 8008b28:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008b2a:	e778      	b.n	8008a1e <_dtoa_r+0x706>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b30:	e779      	b.n	8008a26 <_dtoa_r+0x70e>
 8008b32:	d093      	beq.n	8008a5c <_dtoa_r+0x744>
 8008b34:	9b04      	ldr	r3, [sp, #16]
 8008b36:	321c      	adds	r2, #28
 8008b38:	4413      	add	r3, r2
 8008b3a:	9304      	str	r3, [sp, #16]
 8008b3c:	9b06      	ldr	r3, [sp, #24]
 8008b3e:	4416      	add	r6, r2
 8008b40:	4413      	add	r3, r2
 8008b42:	e78a      	b.n	8008a5a <_dtoa_r+0x742>
 8008b44:	4602      	mov	r2, r0
 8008b46:	e7f5      	b.n	8008b34 <_dtoa_r+0x81c>
 8008b48:	f1ba 0f00 	cmp.w	sl, #0
 8008b4c:	f8cd 8014 	str.w	r8, [sp, #20]
 8008b50:	46d3      	mov	fp, sl
 8008b52:	dc21      	bgt.n	8008b98 <_dtoa_r+0x880>
 8008b54:	9b07      	ldr	r3, [sp, #28]
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	dd1e      	ble.n	8008b98 <_dtoa_r+0x880>
 8008b5a:	f1bb 0f00 	cmp.w	fp, #0
 8008b5e:	f47f addc 	bne.w	800871a <_dtoa_r+0x402>
 8008b62:	4621      	mov	r1, r4
 8008b64:	465b      	mov	r3, fp
 8008b66:	2205      	movs	r2, #5
 8008b68:	4648      	mov	r0, r9
 8008b6a:	f000 fde1 	bl	8009730 <__multadd>
 8008b6e:	4601      	mov	r1, r0
 8008b70:	4604      	mov	r4, r0
 8008b72:	9801      	ldr	r0, [sp, #4]
 8008b74:	f001 f836 	bl	8009be4 <__mcmp>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	f77f adce 	ble.w	800871a <_dtoa_r+0x402>
 8008b7e:	463e      	mov	r6, r7
 8008b80:	2331      	movs	r3, #49	@ 0x31
 8008b82:	f806 3b01 	strb.w	r3, [r6], #1
 8008b86:	9b05      	ldr	r3, [sp, #20]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	9305      	str	r3, [sp, #20]
 8008b8c:	e5c9      	b.n	8008722 <_dtoa_r+0x40a>
 8008b8e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008b92:	4654      	mov	r4, sl
 8008b94:	4625      	mov	r5, r4
 8008b96:	e7f2      	b.n	8008b7e <_dtoa_r+0x866>
 8008b98:	9b08      	ldr	r3, [sp, #32]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	f000 8102 	beq.w	8008da4 <_dtoa_r+0xa8c>
 8008ba0:	2e00      	cmp	r6, #0
 8008ba2:	dd05      	ble.n	8008bb0 <_dtoa_r+0x898>
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	4632      	mov	r2, r6
 8008ba8:	4648      	mov	r0, r9
 8008baa:	f000 ffaf 	bl	8009b0c <__lshift>
 8008bae:	4605      	mov	r5, r0
 8008bb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d058      	beq.n	8008c68 <_dtoa_r+0x950>
 8008bb6:	6869      	ldr	r1, [r5, #4]
 8008bb8:	4648      	mov	r0, r9
 8008bba:	f000 fd57 	bl	800966c <_Balloc>
 8008bbe:	4606      	mov	r6, r0
 8008bc0:	b928      	cbnz	r0, 8008bce <_dtoa_r+0x8b6>
 8008bc2:	4b82      	ldr	r3, [pc, #520]	@ (8008dcc <_dtoa_r+0xab4>)
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008bca:	f7ff bbbe 	b.w	800834a <_dtoa_r+0x32>
 8008bce:	692a      	ldr	r2, [r5, #16]
 8008bd0:	3202      	adds	r2, #2
 8008bd2:	0092      	lsls	r2, r2, #2
 8008bd4:	f105 010c 	add.w	r1, r5, #12
 8008bd8:	300c      	adds	r0, #12
 8008bda:	f7ff fafe 	bl	80081da <memcpy>
 8008bde:	2201      	movs	r2, #1
 8008be0:	4631      	mov	r1, r6
 8008be2:	4648      	mov	r0, r9
 8008be4:	f000 ff92 	bl	8009b0c <__lshift>
 8008be8:	1c7b      	adds	r3, r7, #1
 8008bea:	9304      	str	r3, [sp, #16]
 8008bec:	eb07 030b 	add.w	r3, r7, fp
 8008bf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bf2:	9b02      	ldr	r3, [sp, #8]
 8008bf4:	f003 0301 	and.w	r3, r3, #1
 8008bf8:	46a8      	mov	r8, r5
 8008bfa:	9308      	str	r3, [sp, #32]
 8008bfc:	4605      	mov	r5, r0
 8008bfe:	9b04      	ldr	r3, [sp, #16]
 8008c00:	9801      	ldr	r0, [sp, #4]
 8008c02:	4621      	mov	r1, r4
 8008c04:	f103 3bff 	add.w	fp, r3, #4294967295
 8008c08:	f7ff fafe 	bl	8008208 <quorem>
 8008c0c:	4641      	mov	r1, r8
 8008c0e:	9002      	str	r0, [sp, #8]
 8008c10:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008c14:	9801      	ldr	r0, [sp, #4]
 8008c16:	f000 ffe5 	bl	8009be4 <__mcmp>
 8008c1a:	462a      	mov	r2, r5
 8008c1c:	9006      	str	r0, [sp, #24]
 8008c1e:	4621      	mov	r1, r4
 8008c20:	4648      	mov	r0, r9
 8008c22:	f000 fffb 	bl	8009c1c <__mdiff>
 8008c26:	68c2      	ldr	r2, [r0, #12]
 8008c28:	4606      	mov	r6, r0
 8008c2a:	b9fa      	cbnz	r2, 8008c6c <_dtoa_r+0x954>
 8008c2c:	4601      	mov	r1, r0
 8008c2e:	9801      	ldr	r0, [sp, #4]
 8008c30:	f000 ffd8 	bl	8009be4 <__mcmp>
 8008c34:	4602      	mov	r2, r0
 8008c36:	4631      	mov	r1, r6
 8008c38:	4648      	mov	r0, r9
 8008c3a:	920a      	str	r2, [sp, #40]	@ 0x28
 8008c3c:	f000 fd56 	bl	80096ec <_Bfree>
 8008c40:	9b07      	ldr	r3, [sp, #28]
 8008c42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008c44:	9e04      	ldr	r6, [sp, #16]
 8008c46:	ea42 0103 	orr.w	r1, r2, r3
 8008c4a:	9b08      	ldr	r3, [sp, #32]
 8008c4c:	4319      	orrs	r1, r3
 8008c4e:	d10f      	bne.n	8008c70 <_dtoa_r+0x958>
 8008c50:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008c54:	d028      	beq.n	8008ca8 <_dtoa_r+0x990>
 8008c56:	9b06      	ldr	r3, [sp, #24]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	dd02      	ble.n	8008c62 <_dtoa_r+0x94a>
 8008c5c:	9b02      	ldr	r3, [sp, #8]
 8008c5e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008c62:	f88b a000 	strb.w	sl, [fp]
 8008c66:	e55e      	b.n	8008726 <_dtoa_r+0x40e>
 8008c68:	4628      	mov	r0, r5
 8008c6a:	e7bd      	b.n	8008be8 <_dtoa_r+0x8d0>
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	e7e2      	b.n	8008c36 <_dtoa_r+0x91e>
 8008c70:	9b06      	ldr	r3, [sp, #24]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	db04      	blt.n	8008c80 <_dtoa_r+0x968>
 8008c76:	9907      	ldr	r1, [sp, #28]
 8008c78:	430b      	orrs	r3, r1
 8008c7a:	9908      	ldr	r1, [sp, #32]
 8008c7c:	430b      	orrs	r3, r1
 8008c7e:	d120      	bne.n	8008cc2 <_dtoa_r+0x9aa>
 8008c80:	2a00      	cmp	r2, #0
 8008c82:	ddee      	ble.n	8008c62 <_dtoa_r+0x94a>
 8008c84:	9901      	ldr	r1, [sp, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	4648      	mov	r0, r9
 8008c8a:	f000 ff3f 	bl	8009b0c <__lshift>
 8008c8e:	4621      	mov	r1, r4
 8008c90:	9001      	str	r0, [sp, #4]
 8008c92:	f000 ffa7 	bl	8009be4 <__mcmp>
 8008c96:	2800      	cmp	r0, #0
 8008c98:	dc03      	bgt.n	8008ca2 <_dtoa_r+0x98a>
 8008c9a:	d1e2      	bne.n	8008c62 <_dtoa_r+0x94a>
 8008c9c:	f01a 0f01 	tst.w	sl, #1
 8008ca0:	d0df      	beq.n	8008c62 <_dtoa_r+0x94a>
 8008ca2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008ca6:	d1d9      	bne.n	8008c5c <_dtoa_r+0x944>
 8008ca8:	2339      	movs	r3, #57	@ 0x39
 8008caa:	f88b 3000 	strb.w	r3, [fp]
 8008cae:	4633      	mov	r3, r6
 8008cb0:	461e      	mov	r6, r3
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008cb8:	2a39      	cmp	r2, #57	@ 0x39
 8008cba:	d052      	beq.n	8008d62 <_dtoa_r+0xa4a>
 8008cbc:	3201      	adds	r2, #1
 8008cbe:	701a      	strb	r2, [r3, #0]
 8008cc0:	e531      	b.n	8008726 <_dtoa_r+0x40e>
 8008cc2:	2a00      	cmp	r2, #0
 8008cc4:	dd07      	ble.n	8008cd6 <_dtoa_r+0x9be>
 8008cc6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008cca:	d0ed      	beq.n	8008ca8 <_dtoa_r+0x990>
 8008ccc:	f10a 0301 	add.w	r3, sl, #1
 8008cd0:	f88b 3000 	strb.w	r3, [fp]
 8008cd4:	e527      	b.n	8008726 <_dtoa_r+0x40e>
 8008cd6:	9b04      	ldr	r3, [sp, #16]
 8008cd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cda:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d029      	beq.n	8008d36 <_dtoa_r+0xa1e>
 8008ce2:	9901      	ldr	r1, [sp, #4]
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	220a      	movs	r2, #10
 8008ce8:	4648      	mov	r0, r9
 8008cea:	f000 fd21 	bl	8009730 <__multadd>
 8008cee:	45a8      	cmp	r8, r5
 8008cf0:	9001      	str	r0, [sp, #4]
 8008cf2:	f04f 0300 	mov.w	r3, #0
 8008cf6:	f04f 020a 	mov.w	r2, #10
 8008cfa:	4641      	mov	r1, r8
 8008cfc:	4648      	mov	r0, r9
 8008cfe:	d107      	bne.n	8008d10 <_dtoa_r+0x9f8>
 8008d00:	f000 fd16 	bl	8009730 <__multadd>
 8008d04:	4680      	mov	r8, r0
 8008d06:	4605      	mov	r5, r0
 8008d08:	9b04      	ldr	r3, [sp, #16]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	9304      	str	r3, [sp, #16]
 8008d0e:	e776      	b.n	8008bfe <_dtoa_r+0x8e6>
 8008d10:	f000 fd0e 	bl	8009730 <__multadd>
 8008d14:	4629      	mov	r1, r5
 8008d16:	4680      	mov	r8, r0
 8008d18:	2300      	movs	r3, #0
 8008d1a:	220a      	movs	r2, #10
 8008d1c:	4648      	mov	r0, r9
 8008d1e:	f000 fd07 	bl	8009730 <__multadd>
 8008d22:	4605      	mov	r5, r0
 8008d24:	e7f0      	b.n	8008d08 <_dtoa_r+0x9f0>
 8008d26:	f1bb 0f00 	cmp.w	fp, #0
 8008d2a:	bfcc      	ite	gt
 8008d2c:	465e      	movgt	r6, fp
 8008d2e:	2601      	movle	r6, #1
 8008d30:	443e      	add	r6, r7
 8008d32:	f04f 0800 	mov.w	r8, #0
 8008d36:	9901      	ldr	r1, [sp, #4]
 8008d38:	2201      	movs	r2, #1
 8008d3a:	4648      	mov	r0, r9
 8008d3c:	f000 fee6 	bl	8009b0c <__lshift>
 8008d40:	4621      	mov	r1, r4
 8008d42:	9001      	str	r0, [sp, #4]
 8008d44:	f000 ff4e 	bl	8009be4 <__mcmp>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	dcb0      	bgt.n	8008cae <_dtoa_r+0x996>
 8008d4c:	d102      	bne.n	8008d54 <_dtoa_r+0xa3c>
 8008d4e:	f01a 0f01 	tst.w	sl, #1
 8008d52:	d1ac      	bne.n	8008cae <_dtoa_r+0x996>
 8008d54:	4633      	mov	r3, r6
 8008d56:	461e      	mov	r6, r3
 8008d58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d5c:	2a30      	cmp	r2, #48	@ 0x30
 8008d5e:	d0fa      	beq.n	8008d56 <_dtoa_r+0xa3e>
 8008d60:	e4e1      	b.n	8008726 <_dtoa_r+0x40e>
 8008d62:	429f      	cmp	r7, r3
 8008d64:	d1a4      	bne.n	8008cb0 <_dtoa_r+0x998>
 8008d66:	9b05      	ldr	r3, [sp, #20]
 8008d68:	3301      	adds	r3, #1
 8008d6a:	9305      	str	r3, [sp, #20]
 8008d6c:	2331      	movs	r3, #49	@ 0x31
 8008d6e:	703b      	strb	r3, [r7, #0]
 8008d70:	e4d9      	b.n	8008726 <_dtoa_r+0x40e>
 8008d72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d74:	4f16      	ldr	r7, [pc, #88]	@ (8008dd0 <_dtoa_r+0xab8>)
 8008d76:	b11b      	cbz	r3, 8008d80 <_dtoa_r+0xa68>
 8008d78:	f107 0308 	add.w	r3, r7, #8
 8008d7c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008d7e:	6013      	str	r3, [r2, #0]
 8008d80:	4638      	mov	r0, r7
 8008d82:	b011      	add	sp, #68	@ 0x44
 8008d84:	ecbd 8b02 	vpop	{d8}
 8008d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8c:	9b07      	ldr	r3, [sp, #28]
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	f77f ae2c 	ble.w	80089ec <_dtoa_r+0x6d4>
 8008d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d98:	2001      	movs	r0, #1
 8008d9a:	e64c      	b.n	8008a36 <_dtoa_r+0x71e>
 8008d9c:	f1bb 0f00 	cmp.w	fp, #0
 8008da0:	f77f aed8 	ble.w	8008b54 <_dtoa_r+0x83c>
 8008da4:	463e      	mov	r6, r7
 8008da6:	9801      	ldr	r0, [sp, #4]
 8008da8:	4621      	mov	r1, r4
 8008daa:	f7ff fa2d 	bl	8008208 <quorem>
 8008dae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008db2:	f806 ab01 	strb.w	sl, [r6], #1
 8008db6:	1bf2      	subs	r2, r6, r7
 8008db8:	4593      	cmp	fp, r2
 8008dba:	ddb4      	ble.n	8008d26 <_dtoa_r+0xa0e>
 8008dbc:	9901      	ldr	r1, [sp, #4]
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	220a      	movs	r2, #10
 8008dc2:	4648      	mov	r0, r9
 8008dc4:	f000 fcb4 	bl	8009730 <__multadd>
 8008dc8:	9001      	str	r0, [sp, #4]
 8008dca:	e7ec      	b.n	8008da6 <_dtoa_r+0xa8e>
 8008dcc:	0800ab86 	.word	0x0800ab86
 8008dd0:	0800ab0a 	.word	0x0800ab0a

08008dd4 <_free_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	4605      	mov	r5, r0
 8008dd8:	2900      	cmp	r1, #0
 8008dda:	d041      	beq.n	8008e60 <_free_r+0x8c>
 8008ddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de0:	1f0c      	subs	r4, r1, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	bfb8      	it	lt
 8008de6:	18e4      	addlt	r4, r4, r3
 8008de8:	f000 fc34 	bl	8009654 <__malloc_lock>
 8008dec:	4a1d      	ldr	r2, [pc, #116]	@ (8008e64 <_free_r+0x90>)
 8008dee:	6813      	ldr	r3, [r2, #0]
 8008df0:	b933      	cbnz	r3, 8008e00 <_free_r+0x2c>
 8008df2:	6063      	str	r3, [r4, #4]
 8008df4:	6014      	str	r4, [r2, #0]
 8008df6:	4628      	mov	r0, r5
 8008df8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dfc:	f000 bc30 	b.w	8009660 <__malloc_unlock>
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	d908      	bls.n	8008e16 <_free_r+0x42>
 8008e04:	6820      	ldr	r0, [r4, #0]
 8008e06:	1821      	adds	r1, r4, r0
 8008e08:	428b      	cmp	r3, r1
 8008e0a:	bf01      	itttt	eq
 8008e0c:	6819      	ldreq	r1, [r3, #0]
 8008e0e:	685b      	ldreq	r3, [r3, #4]
 8008e10:	1809      	addeq	r1, r1, r0
 8008e12:	6021      	streq	r1, [r4, #0]
 8008e14:	e7ed      	b.n	8008df2 <_free_r+0x1e>
 8008e16:	461a      	mov	r2, r3
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	b10b      	cbz	r3, 8008e20 <_free_r+0x4c>
 8008e1c:	42a3      	cmp	r3, r4
 8008e1e:	d9fa      	bls.n	8008e16 <_free_r+0x42>
 8008e20:	6811      	ldr	r1, [r2, #0]
 8008e22:	1850      	adds	r0, r2, r1
 8008e24:	42a0      	cmp	r0, r4
 8008e26:	d10b      	bne.n	8008e40 <_free_r+0x6c>
 8008e28:	6820      	ldr	r0, [r4, #0]
 8008e2a:	4401      	add	r1, r0
 8008e2c:	1850      	adds	r0, r2, r1
 8008e2e:	4283      	cmp	r3, r0
 8008e30:	6011      	str	r1, [r2, #0]
 8008e32:	d1e0      	bne.n	8008df6 <_free_r+0x22>
 8008e34:	6818      	ldr	r0, [r3, #0]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	6053      	str	r3, [r2, #4]
 8008e3a:	4408      	add	r0, r1
 8008e3c:	6010      	str	r0, [r2, #0]
 8008e3e:	e7da      	b.n	8008df6 <_free_r+0x22>
 8008e40:	d902      	bls.n	8008e48 <_free_r+0x74>
 8008e42:	230c      	movs	r3, #12
 8008e44:	602b      	str	r3, [r5, #0]
 8008e46:	e7d6      	b.n	8008df6 <_free_r+0x22>
 8008e48:	6820      	ldr	r0, [r4, #0]
 8008e4a:	1821      	adds	r1, r4, r0
 8008e4c:	428b      	cmp	r3, r1
 8008e4e:	bf04      	itt	eq
 8008e50:	6819      	ldreq	r1, [r3, #0]
 8008e52:	685b      	ldreq	r3, [r3, #4]
 8008e54:	6063      	str	r3, [r4, #4]
 8008e56:	bf04      	itt	eq
 8008e58:	1809      	addeq	r1, r1, r0
 8008e5a:	6021      	streq	r1, [r4, #0]
 8008e5c:	6054      	str	r4, [r2, #4]
 8008e5e:	e7ca      	b.n	8008df6 <_free_r+0x22>
 8008e60:	bd38      	pop	{r3, r4, r5, pc}
 8008e62:	bf00      	nop
 8008e64:	200005d8 	.word	0x200005d8

08008e68 <rshift>:
 8008e68:	6903      	ldr	r3, [r0, #16]
 8008e6a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e6e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e72:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e76:	f100 0414 	add.w	r4, r0, #20
 8008e7a:	dd45      	ble.n	8008f08 <rshift+0xa0>
 8008e7c:	f011 011f 	ands.w	r1, r1, #31
 8008e80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e88:	d10c      	bne.n	8008ea4 <rshift+0x3c>
 8008e8a:	f100 0710 	add.w	r7, r0, #16
 8008e8e:	4629      	mov	r1, r5
 8008e90:	42b1      	cmp	r1, r6
 8008e92:	d334      	bcc.n	8008efe <rshift+0x96>
 8008e94:	1a9b      	subs	r3, r3, r2
 8008e96:	009b      	lsls	r3, r3, #2
 8008e98:	1eea      	subs	r2, r5, #3
 8008e9a:	4296      	cmp	r6, r2
 8008e9c:	bf38      	it	cc
 8008e9e:	2300      	movcc	r3, #0
 8008ea0:	4423      	add	r3, r4
 8008ea2:	e015      	b.n	8008ed0 <rshift+0x68>
 8008ea4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008ea8:	f1c1 0820 	rsb	r8, r1, #32
 8008eac:	40cf      	lsrs	r7, r1
 8008eae:	f105 0e04 	add.w	lr, r5, #4
 8008eb2:	46a1      	mov	r9, r4
 8008eb4:	4576      	cmp	r6, lr
 8008eb6:	46f4      	mov	ip, lr
 8008eb8:	d815      	bhi.n	8008ee6 <rshift+0x7e>
 8008eba:	1a9a      	subs	r2, r3, r2
 8008ebc:	0092      	lsls	r2, r2, #2
 8008ebe:	3a04      	subs	r2, #4
 8008ec0:	3501      	adds	r5, #1
 8008ec2:	42ae      	cmp	r6, r5
 8008ec4:	bf38      	it	cc
 8008ec6:	2200      	movcc	r2, #0
 8008ec8:	18a3      	adds	r3, r4, r2
 8008eca:	50a7      	str	r7, [r4, r2]
 8008ecc:	b107      	cbz	r7, 8008ed0 <rshift+0x68>
 8008ece:	3304      	adds	r3, #4
 8008ed0:	1b1a      	subs	r2, r3, r4
 8008ed2:	42a3      	cmp	r3, r4
 8008ed4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008ed8:	bf08      	it	eq
 8008eda:	2300      	moveq	r3, #0
 8008edc:	6102      	str	r2, [r0, #16]
 8008ede:	bf08      	it	eq
 8008ee0:	6143      	streq	r3, [r0, #20]
 8008ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ee6:	f8dc c000 	ldr.w	ip, [ip]
 8008eea:	fa0c fc08 	lsl.w	ip, ip, r8
 8008eee:	ea4c 0707 	orr.w	r7, ip, r7
 8008ef2:	f849 7b04 	str.w	r7, [r9], #4
 8008ef6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008efa:	40cf      	lsrs	r7, r1
 8008efc:	e7da      	b.n	8008eb4 <rshift+0x4c>
 8008efe:	f851 cb04 	ldr.w	ip, [r1], #4
 8008f02:	f847 cf04 	str.w	ip, [r7, #4]!
 8008f06:	e7c3      	b.n	8008e90 <rshift+0x28>
 8008f08:	4623      	mov	r3, r4
 8008f0a:	e7e1      	b.n	8008ed0 <rshift+0x68>

08008f0c <__hexdig_fun>:
 8008f0c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008f10:	2b09      	cmp	r3, #9
 8008f12:	d802      	bhi.n	8008f1a <__hexdig_fun+0xe>
 8008f14:	3820      	subs	r0, #32
 8008f16:	b2c0      	uxtb	r0, r0
 8008f18:	4770      	bx	lr
 8008f1a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008f1e:	2b05      	cmp	r3, #5
 8008f20:	d801      	bhi.n	8008f26 <__hexdig_fun+0x1a>
 8008f22:	3847      	subs	r0, #71	@ 0x47
 8008f24:	e7f7      	b.n	8008f16 <__hexdig_fun+0xa>
 8008f26:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008f2a:	2b05      	cmp	r3, #5
 8008f2c:	d801      	bhi.n	8008f32 <__hexdig_fun+0x26>
 8008f2e:	3827      	subs	r0, #39	@ 0x27
 8008f30:	e7f1      	b.n	8008f16 <__hexdig_fun+0xa>
 8008f32:	2000      	movs	r0, #0
 8008f34:	4770      	bx	lr
	...

08008f38 <__gethex>:
 8008f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f3c:	b085      	sub	sp, #20
 8008f3e:	468a      	mov	sl, r1
 8008f40:	9302      	str	r3, [sp, #8]
 8008f42:	680b      	ldr	r3, [r1, #0]
 8008f44:	9001      	str	r0, [sp, #4]
 8008f46:	4690      	mov	r8, r2
 8008f48:	1c9c      	adds	r4, r3, #2
 8008f4a:	46a1      	mov	r9, r4
 8008f4c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008f50:	2830      	cmp	r0, #48	@ 0x30
 8008f52:	d0fa      	beq.n	8008f4a <__gethex+0x12>
 8008f54:	eba9 0303 	sub.w	r3, r9, r3
 8008f58:	f1a3 0b02 	sub.w	fp, r3, #2
 8008f5c:	f7ff ffd6 	bl	8008f0c <__hexdig_fun>
 8008f60:	4605      	mov	r5, r0
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d168      	bne.n	8009038 <__gethex+0x100>
 8008f66:	49a0      	ldr	r1, [pc, #640]	@ (80091e8 <__gethex+0x2b0>)
 8008f68:	2201      	movs	r2, #1
 8008f6a:	4648      	mov	r0, r9
 8008f6c:	f7ff f8ab 	bl	80080c6 <strncmp>
 8008f70:	4607      	mov	r7, r0
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d167      	bne.n	8009046 <__gethex+0x10e>
 8008f76:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008f7a:	4626      	mov	r6, r4
 8008f7c:	f7ff ffc6 	bl	8008f0c <__hexdig_fun>
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d062      	beq.n	800904a <__gethex+0x112>
 8008f84:	4623      	mov	r3, r4
 8008f86:	7818      	ldrb	r0, [r3, #0]
 8008f88:	2830      	cmp	r0, #48	@ 0x30
 8008f8a:	4699      	mov	r9, r3
 8008f8c:	f103 0301 	add.w	r3, r3, #1
 8008f90:	d0f9      	beq.n	8008f86 <__gethex+0x4e>
 8008f92:	f7ff ffbb 	bl	8008f0c <__hexdig_fun>
 8008f96:	fab0 f580 	clz	r5, r0
 8008f9a:	096d      	lsrs	r5, r5, #5
 8008f9c:	f04f 0b01 	mov.w	fp, #1
 8008fa0:	464a      	mov	r2, r9
 8008fa2:	4616      	mov	r6, r2
 8008fa4:	3201      	adds	r2, #1
 8008fa6:	7830      	ldrb	r0, [r6, #0]
 8008fa8:	f7ff ffb0 	bl	8008f0c <__hexdig_fun>
 8008fac:	2800      	cmp	r0, #0
 8008fae:	d1f8      	bne.n	8008fa2 <__gethex+0x6a>
 8008fb0:	498d      	ldr	r1, [pc, #564]	@ (80091e8 <__gethex+0x2b0>)
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	f7ff f886 	bl	80080c6 <strncmp>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d13f      	bne.n	800903e <__gethex+0x106>
 8008fbe:	b944      	cbnz	r4, 8008fd2 <__gethex+0x9a>
 8008fc0:	1c74      	adds	r4, r6, #1
 8008fc2:	4622      	mov	r2, r4
 8008fc4:	4616      	mov	r6, r2
 8008fc6:	3201      	adds	r2, #1
 8008fc8:	7830      	ldrb	r0, [r6, #0]
 8008fca:	f7ff ff9f 	bl	8008f0c <__hexdig_fun>
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	d1f8      	bne.n	8008fc4 <__gethex+0x8c>
 8008fd2:	1ba4      	subs	r4, r4, r6
 8008fd4:	00a7      	lsls	r7, r4, #2
 8008fd6:	7833      	ldrb	r3, [r6, #0]
 8008fd8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008fdc:	2b50      	cmp	r3, #80	@ 0x50
 8008fde:	d13e      	bne.n	800905e <__gethex+0x126>
 8008fe0:	7873      	ldrb	r3, [r6, #1]
 8008fe2:	2b2b      	cmp	r3, #43	@ 0x2b
 8008fe4:	d033      	beq.n	800904e <__gethex+0x116>
 8008fe6:	2b2d      	cmp	r3, #45	@ 0x2d
 8008fe8:	d034      	beq.n	8009054 <__gethex+0x11c>
 8008fea:	1c71      	adds	r1, r6, #1
 8008fec:	2400      	movs	r4, #0
 8008fee:	7808      	ldrb	r0, [r1, #0]
 8008ff0:	f7ff ff8c 	bl	8008f0c <__hexdig_fun>
 8008ff4:	1e43      	subs	r3, r0, #1
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b18      	cmp	r3, #24
 8008ffa:	d830      	bhi.n	800905e <__gethex+0x126>
 8008ffc:	f1a0 0210 	sub.w	r2, r0, #16
 8009000:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009004:	f7ff ff82 	bl	8008f0c <__hexdig_fun>
 8009008:	f100 3cff 	add.w	ip, r0, #4294967295
 800900c:	fa5f fc8c 	uxtb.w	ip, ip
 8009010:	f1bc 0f18 	cmp.w	ip, #24
 8009014:	f04f 030a 	mov.w	r3, #10
 8009018:	d91e      	bls.n	8009058 <__gethex+0x120>
 800901a:	b104      	cbz	r4, 800901e <__gethex+0xe6>
 800901c:	4252      	negs	r2, r2
 800901e:	4417      	add	r7, r2
 8009020:	f8ca 1000 	str.w	r1, [sl]
 8009024:	b1ed      	cbz	r5, 8009062 <__gethex+0x12a>
 8009026:	f1bb 0f00 	cmp.w	fp, #0
 800902a:	bf0c      	ite	eq
 800902c:	2506      	moveq	r5, #6
 800902e:	2500      	movne	r5, #0
 8009030:	4628      	mov	r0, r5
 8009032:	b005      	add	sp, #20
 8009034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009038:	2500      	movs	r5, #0
 800903a:	462c      	mov	r4, r5
 800903c:	e7b0      	b.n	8008fa0 <__gethex+0x68>
 800903e:	2c00      	cmp	r4, #0
 8009040:	d1c7      	bne.n	8008fd2 <__gethex+0x9a>
 8009042:	4627      	mov	r7, r4
 8009044:	e7c7      	b.n	8008fd6 <__gethex+0x9e>
 8009046:	464e      	mov	r6, r9
 8009048:	462f      	mov	r7, r5
 800904a:	2501      	movs	r5, #1
 800904c:	e7c3      	b.n	8008fd6 <__gethex+0x9e>
 800904e:	2400      	movs	r4, #0
 8009050:	1cb1      	adds	r1, r6, #2
 8009052:	e7cc      	b.n	8008fee <__gethex+0xb6>
 8009054:	2401      	movs	r4, #1
 8009056:	e7fb      	b.n	8009050 <__gethex+0x118>
 8009058:	fb03 0002 	mla	r0, r3, r2, r0
 800905c:	e7ce      	b.n	8008ffc <__gethex+0xc4>
 800905e:	4631      	mov	r1, r6
 8009060:	e7de      	b.n	8009020 <__gethex+0xe8>
 8009062:	eba6 0309 	sub.w	r3, r6, r9
 8009066:	3b01      	subs	r3, #1
 8009068:	4629      	mov	r1, r5
 800906a:	2b07      	cmp	r3, #7
 800906c:	dc0a      	bgt.n	8009084 <__gethex+0x14c>
 800906e:	9801      	ldr	r0, [sp, #4]
 8009070:	f000 fafc 	bl	800966c <_Balloc>
 8009074:	4604      	mov	r4, r0
 8009076:	b940      	cbnz	r0, 800908a <__gethex+0x152>
 8009078:	4b5c      	ldr	r3, [pc, #368]	@ (80091ec <__gethex+0x2b4>)
 800907a:	4602      	mov	r2, r0
 800907c:	21e4      	movs	r1, #228	@ 0xe4
 800907e:	485c      	ldr	r0, [pc, #368]	@ (80091f0 <__gethex+0x2b8>)
 8009080:	f001 fbac 	bl	800a7dc <__assert_func>
 8009084:	3101      	adds	r1, #1
 8009086:	105b      	asrs	r3, r3, #1
 8009088:	e7ef      	b.n	800906a <__gethex+0x132>
 800908a:	f100 0a14 	add.w	sl, r0, #20
 800908e:	2300      	movs	r3, #0
 8009090:	4655      	mov	r5, sl
 8009092:	469b      	mov	fp, r3
 8009094:	45b1      	cmp	r9, r6
 8009096:	d337      	bcc.n	8009108 <__gethex+0x1d0>
 8009098:	f845 bb04 	str.w	fp, [r5], #4
 800909c:	eba5 050a 	sub.w	r5, r5, sl
 80090a0:	10ad      	asrs	r5, r5, #2
 80090a2:	6125      	str	r5, [r4, #16]
 80090a4:	4658      	mov	r0, fp
 80090a6:	f000 fbd3 	bl	8009850 <__hi0bits>
 80090aa:	016d      	lsls	r5, r5, #5
 80090ac:	f8d8 6000 	ldr.w	r6, [r8]
 80090b0:	1a2d      	subs	r5, r5, r0
 80090b2:	42b5      	cmp	r5, r6
 80090b4:	dd54      	ble.n	8009160 <__gethex+0x228>
 80090b6:	1bad      	subs	r5, r5, r6
 80090b8:	4629      	mov	r1, r5
 80090ba:	4620      	mov	r0, r4
 80090bc:	f000 ff5c 	bl	8009f78 <__any_on>
 80090c0:	4681      	mov	r9, r0
 80090c2:	b178      	cbz	r0, 80090e4 <__gethex+0x1ac>
 80090c4:	1e6b      	subs	r3, r5, #1
 80090c6:	1159      	asrs	r1, r3, #5
 80090c8:	f003 021f 	and.w	r2, r3, #31
 80090cc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80090d0:	f04f 0901 	mov.w	r9, #1
 80090d4:	fa09 f202 	lsl.w	r2, r9, r2
 80090d8:	420a      	tst	r2, r1
 80090da:	d003      	beq.n	80090e4 <__gethex+0x1ac>
 80090dc:	454b      	cmp	r3, r9
 80090de:	dc36      	bgt.n	800914e <__gethex+0x216>
 80090e0:	f04f 0902 	mov.w	r9, #2
 80090e4:	4629      	mov	r1, r5
 80090e6:	4620      	mov	r0, r4
 80090e8:	f7ff febe 	bl	8008e68 <rshift>
 80090ec:	442f      	add	r7, r5
 80090ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80090f2:	42bb      	cmp	r3, r7
 80090f4:	da42      	bge.n	800917c <__gethex+0x244>
 80090f6:	9801      	ldr	r0, [sp, #4]
 80090f8:	4621      	mov	r1, r4
 80090fa:	f000 faf7 	bl	80096ec <_Bfree>
 80090fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009100:	2300      	movs	r3, #0
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	25a3      	movs	r5, #163	@ 0xa3
 8009106:	e793      	b.n	8009030 <__gethex+0xf8>
 8009108:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800910c:	2a2e      	cmp	r2, #46	@ 0x2e
 800910e:	d012      	beq.n	8009136 <__gethex+0x1fe>
 8009110:	2b20      	cmp	r3, #32
 8009112:	d104      	bne.n	800911e <__gethex+0x1e6>
 8009114:	f845 bb04 	str.w	fp, [r5], #4
 8009118:	f04f 0b00 	mov.w	fp, #0
 800911c:	465b      	mov	r3, fp
 800911e:	7830      	ldrb	r0, [r6, #0]
 8009120:	9303      	str	r3, [sp, #12]
 8009122:	f7ff fef3 	bl	8008f0c <__hexdig_fun>
 8009126:	9b03      	ldr	r3, [sp, #12]
 8009128:	f000 000f 	and.w	r0, r0, #15
 800912c:	4098      	lsls	r0, r3
 800912e:	ea4b 0b00 	orr.w	fp, fp, r0
 8009132:	3304      	adds	r3, #4
 8009134:	e7ae      	b.n	8009094 <__gethex+0x15c>
 8009136:	45b1      	cmp	r9, r6
 8009138:	d8ea      	bhi.n	8009110 <__gethex+0x1d8>
 800913a:	492b      	ldr	r1, [pc, #172]	@ (80091e8 <__gethex+0x2b0>)
 800913c:	9303      	str	r3, [sp, #12]
 800913e:	2201      	movs	r2, #1
 8009140:	4630      	mov	r0, r6
 8009142:	f7fe ffc0 	bl	80080c6 <strncmp>
 8009146:	9b03      	ldr	r3, [sp, #12]
 8009148:	2800      	cmp	r0, #0
 800914a:	d1e1      	bne.n	8009110 <__gethex+0x1d8>
 800914c:	e7a2      	b.n	8009094 <__gethex+0x15c>
 800914e:	1ea9      	subs	r1, r5, #2
 8009150:	4620      	mov	r0, r4
 8009152:	f000 ff11 	bl	8009f78 <__any_on>
 8009156:	2800      	cmp	r0, #0
 8009158:	d0c2      	beq.n	80090e0 <__gethex+0x1a8>
 800915a:	f04f 0903 	mov.w	r9, #3
 800915e:	e7c1      	b.n	80090e4 <__gethex+0x1ac>
 8009160:	da09      	bge.n	8009176 <__gethex+0x23e>
 8009162:	1b75      	subs	r5, r6, r5
 8009164:	4621      	mov	r1, r4
 8009166:	9801      	ldr	r0, [sp, #4]
 8009168:	462a      	mov	r2, r5
 800916a:	f000 fccf 	bl	8009b0c <__lshift>
 800916e:	1b7f      	subs	r7, r7, r5
 8009170:	4604      	mov	r4, r0
 8009172:	f100 0a14 	add.w	sl, r0, #20
 8009176:	f04f 0900 	mov.w	r9, #0
 800917a:	e7b8      	b.n	80090ee <__gethex+0x1b6>
 800917c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009180:	42bd      	cmp	r5, r7
 8009182:	dd6f      	ble.n	8009264 <__gethex+0x32c>
 8009184:	1bed      	subs	r5, r5, r7
 8009186:	42ae      	cmp	r6, r5
 8009188:	dc34      	bgt.n	80091f4 <__gethex+0x2bc>
 800918a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800918e:	2b02      	cmp	r3, #2
 8009190:	d022      	beq.n	80091d8 <__gethex+0x2a0>
 8009192:	2b03      	cmp	r3, #3
 8009194:	d024      	beq.n	80091e0 <__gethex+0x2a8>
 8009196:	2b01      	cmp	r3, #1
 8009198:	d115      	bne.n	80091c6 <__gethex+0x28e>
 800919a:	42ae      	cmp	r6, r5
 800919c:	d113      	bne.n	80091c6 <__gethex+0x28e>
 800919e:	2e01      	cmp	r6, #1
 80091a0:	d10b      	bne.n	80091ba <__gethex+0x282>
 80091a2:	9a02      	ldr	r2, [sp, #8]
 80091a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80091a8:	6013      	str	r3, [r2, #0]
 80091aa:	2301      	movs	r3, #1
 80091ac:	6123      	str	r3, [r4, #16]
 80091ae:	f8ca 3000 	str.w	r3, [sl]
 80091b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091b4:	2562      	movs	r5, #98	@ 0x62
 80091b6:	601c      	str	r4, [r3, #0]
 80091b8:	e73a      	b.n	8009030 <__gethex+0xf8>
 80091ba:	1e71      	subs	r1, r6, #1
 80091bc:	4620      	mov	r0, r4
 80091be:	f000 fedb 	bl	8009f78 <__any_on>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	d1ed      	bne.n	80091a2 <__gethex+0x26a>
 80091c6:	9801      	ldr	r0, [sp, #4]
 80091c8:	4621      	mov	r1, r4
 80091ca:	f000 fa8f 	bl	80096ec <_Bfree>
 80091ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091d0:	2300      	movs	r3, #0
 80091d2:	6013      	str	r3, [r2, #0]
 80091d4:	2550      	movs	r5, #80	@ 0x50
 80091d6:	e72b      	b.n	8009030 <__gethex+0xf8>
 80091d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d1f3      	bne.n	80091c6 <__gethex+0x28e>
 80091de:	e7e0      	b.n	80091a2 <__gethex+0x26a>
 80091e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1dd      	bne.n	80091a2 <__gethex+0x26a>
 80091e6:	e7ee      	b.n	80091c6 <__gethex+0x28e>
 80091e8:	0800aacc 	.word	0x0800aacc
 80091ec:	0800ab86 	.word	0x0800ab86
 80091f0:	0800ab97 	.word	0x0800ab97
 80091f4:	1e6f      	subs	r7, r5, #1
 80091f6:	f1b9 0f00 	cmp.w	r9, #0
 80091fa:	d130      	bne.n	800925e <__gethex+0x326>
 80091fc:	b127      	cbz	r7, 8009208 <__gethex+0x2d0>
 80091fe:	4639      	mov	r1, r7
 8009200:	4620      	mov	r0, r4
 8009202:	f000 feb9 	bl	8009f78 <__any_on>
 8009206:	4681      	mov	r9, r0
 8009208:	117a      	asrs	r2, r7, #5
 800920a:	2301      	movs	r3, #1
 800920c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009210:	f007 071f 	and.w	r7, r7, #31
 8009214:	40bb      	lsls	r3, r7
 8009216:	4213      	tst	r3, r2
 8009218:	4629      	mov	r1, r5
 800921a:	4620      	mov	r0, r4
 800921c:	bf18      	it	ne
 800921e:	f049 0902 	orrne.w	r9, r9, #2
 8009222:	f7ff fe21 	bl	8008e68 <rshift>
 8009226:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800922a:	1b76      	subs	r6, r6, r5
 800922c:	2502      	movs	r5, #2
 800922e:	f1b9 0f00 	cmp.w	r9, #0
 8009232:	d047      	beq.n	80092c4 <__gethex+0x38c>
 8009234:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009238:	2b02      	cmp	r3, #2
 800923a:	d015      	beq.n	8009268 <__gethex+0x330>
 800923c:	2b03      	cmp	r3, #3
 800923e:	d017      	beq.n	8009270 <__gethex+0x338>
 8009240:	2b01      	cmp	r3, #1
 8009242:	d109      	bne.n	8009258 <__gethex+0x320>
 8009244:	f019 0f02 	tst.w	r9, #2
 8009248:	d006      	beq.n	8009258 <__gethex+0x320>
 800924a:	f8da 3000 	ldr.w	r3, [sl]
 800924e:	ea49 0903 	orr.w	r9, r9, r3
 8009252:	f019 0f01 	tst.w	r9, #1
 8009256:	d10e      	bne.n	8009276 <__gethex+0x33e>
 8009258:	f045 0510 	orr.w	r5, r5, #16
 800925c:	e032      	b.n	80092c4 <__gethex+0x38c>
 800925e:	f04f 0901 	mov.w	r9, #1
 8009262:	e7d1      	b.n	8009208 <__gethex+0x2d0>
 8009264:	2501      	movs	r5, #1
 8009266:	e7e2      	b.n	800922e <__gethex+0x2f6>
 8009268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800926a:	f1c3 0301 	rsb	r3, r3, #1
 800926e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009272:	2b00      	cmp	r3, #0
 8009274:	d0f0      	beq.n	8009258 <__gethex+0x320>
 8009276:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800927a:	f104 0314 	add.w	r3, r4, #20
 800927e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009282:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009286:	f04f 0c00 	mov.w	ip, #0
 800928a:	4618      	mov	r0, r3
 800928c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009290:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009294:	d01b      	beq.n	80092ce <__gethex+0x396>
 8009296:	3201      	adds	r2, #1
 8009298:	6002      	str	r2, [r0, #0]
 800929a:	2d02      	cmp	r5, #2
 800929c:	f104 0314 	add.w	r3, r4, #20
 80092a0:	d13c      	bne.n	800931c <__gethex+0x3e4>
 80092a2:	f8d8 2000 	ldr.w	r2, [r8]
 80092a6:	3a01      	subs	r2, #1
 80092a8:	42b2      	cmp	r2, r6
 80092aa:	d109      	bne.n	80092c0 <__gethex+0x388>
 80092ac:	1171      	asrs	r1, r6, #5
 80092ae:	2201      	movs	r2, #1
 80092b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80092b4:	f006 061f 	and.w	r6, r6, #31
 80092b8:	fa02 f606 	lsl.w	r6, r2, r6
 80092bc:	421e      	tst	r6, r3
 80092be:	d13a      	bne.n	8009336 <__gethex+0x3fe>
 80092c0:	f045 0520 	orr.w	r5, r5, #32
 80092c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092c6:	601c      	str	r4, [r3, #0]
 80092c8:	9b02      	ldr	r3, [sp, #8]
 80092ca:	601f      	str	r7, [r3, #0]
 80092cc:	e6b0      	b.n	8009030 <__gethex+0xf8>
 80092ce:	4299      	cmp	r1, r3
 80092d0:	f843 cc04 	str.w	ip, [r3, #-4]
 80092d4:	d8d9      	bhi.n	800928a <__gethex+0x352>
 80092d6:	68a3      	ldr	r3, [r4, #8]
 80092d8:	459b      	cmp	fp, r3
 80092da:	db17      	blt.n	800930c <__gethex+0x3d4>
 80092dc:	6861      	ldr	r1, [r4, #4]
 80092de:	9801      	ldr	r0, [sp, #4]
 80092e0:	3101      	adds	r1, #1
 80092e2:	f000 f9c3 	bl	800966c <_Balloc>
 80092e6:	4681      	mov	r9, r0
 80092e8:	b918      	cbnz	r0, 80092f2 <__gethex+0x3ba>
 80092ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009354 <__gethex+0x41c>)
 80092ec:	4602      	mov	r2, r0
 80092ee:	2184      	movs	r1, #132	@ 0x84
 80092f0:	e6c5      	b.n	800907e <__gethex+0x146>
 80092f2:	6922      	ldr	r2, [r4, #16]
 80092f4:	3202      	adds	r2, #2
 80092f6:	f104 010c 	add.w	r1, r4, #12
 80092fa:	0092      	lsls	r2, r2, #2
 80092fc:	300c      	adds	r0, #12
 80092fe:	f7fe ff6c 	bl	80081da <memcpy>
 8009302:	4621      	mov	r1, r4
 8009304:	9801      	ldr	r0, [sp, #4]
 8009306:	f000 f9f1 	bl	80096ec <_Bfree>
 800930a:	464c      	mov	r4, r9
 800930c:	6923      	ldr	r3, [r4, #16]
 800930e:	1c5a      	adds	r2, r3, #1
 8009310:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009314:	6122      	str	r2, [r4, #16]
 8009316:	2201      	movs	r2, #1
 8009318:	615a      	str	r2, [r3, #20]
 800931a:	e7be      	b.n	800929a <__gethex+0x362>
 800931c:	6922      	ldr	r2, [r4, #16]
 800931e:	455a      	cmp	r2, fp
 8009320:	dd0b      	ble.n	800933a <__gethex+0x402>
 8009322:	2101      	movs	r1, #1
 8009324:	4620      	mov	r0, r4
 8009326:	f7ff fd9f 	bl	8008e68 <rshift>
 800932a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800932e:	3701      	adds	r7, #1
 8009330:	42bb      	cmp	r3, r7
 8009332:	f6ff aee0 	blt.w	80090f6 <__gethex+0x1be>
 8009336:	2501      	movs	r5, #1
 8009338:	e7c2      	b.n	80092c0 <__gethex+0x388>
 800933a:	f016 061f 	ands.w	r6, r6, #31
 800933e:	d0fa      	beq.n	8009336 <__gethex+0x3fe>
 8009340:	4453      	add	r3, sl
 8009342:	f1c6 0620 	rsb	r6, r6, #32
 8009346:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800934a:	f000 fa81 	bl	8009850 <__hi0bits>
 800934e:	42b0      	cmp	r0, r6
 8009350:	dbe7      	blt.n	8009322 <__gethex+0x3ea>
 8009352:	e7f0      	b.n	8009336 <__gethex+0x3fe>
 8009354:	0800ab86 	.word	0x0800ab86

08009358 <L_shift>:
 8009358:	f1c2 0208 	rsb	r2, r2, #8
 800935c:	0092      	lsls	r2, r2, #2
 800935e:	b570      	push	{r4, r5, r6, lr}
 8009360:	f1c2 0620 	rsb	r6, r2, #32
 8009364:	6843      	ldr	r3, [r0, #4]
 8009366:	6804      	ldr	r4, [r0, #0]
 8009368:	fa03 f506 	lsl.w	r5, r3, r6
 800936c:	432c      	orrs	r4, r5
 800936e:	40d3      	lsrs	r3, r2
 8009370:	6004      	str	r4, [r0, #0]
 8009372:	f840 3f04 	str.w	r3, [r0, #4]!
 8009376:	4288      	cmp	r0, r1
 8009378:	d3f4      	bcc.n	8009364 <L_shift+0xc>
 800937a:	bd70      	pop	{r4, r5, r6, pc}

0800937c <__match>:
 800937c:	b530      	push	{r4, r5, lr}
 800937e:	6803      	ldr	r3, [r0, #0]
 8009380:	3301      	adds	r3, #1
 8009382:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009386:	b914      	cbnz	r4, 800938e <__match+0x12>
 8009388:	6003      	str	r3, [r0, #0]
 800938a:	2001      	movs	r0, #1
 800938c:	bd30      	pop	{r4, r5, pc}
 800938e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009392:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009396:	2d19      	cmp	r5, #25
 8009398:	bf98      	it	ls
 800939a:	3220      	addls	r2, #32
 800939c:	42a2      	cmp	r2, r4
 800939e:	d0f0      	beq.n	8009382 <__match+0x6>
 80093a0:	2000      	movs	r0, #0
 80093a2:	e7f3      	b.n	800938c <__match+0x10>

080093a4 <__hexnan>:
 80093a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a8:	680b      	ldr	r3, [r1, #0]
 80093aa:	6801      	ldr	r1, [r0, #0]
 80093ac:	115e      	asrs	r6, r3, #5
 80093ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80093b2:	f013 031f 	ands.w	r3, r3, #31
 80093b6:	b087      	sub	sp, #28
 80093b8:	bf18      	it	ne
 80093ba:	3604      	addne	r6, #4
 80093bc:	2500      	movs	r5, #0
 80093be:	1f37      	subs	r7, r6, #4
 80093c0:	4682      	mov	sl, r0
 80093c2:	4690      	mov	r8, r2
 80093c4:	9301      	str	r3, [sp, #4]
 80093c6:	f846 5c04 	str.w	r5, [r6, #-4]
 80093ca:	46b9      	mov	r9, r7
 80093cc:	463c      	mov	r4, r7
 80093ce:	9502      	str	r5, [sp, #8]
 80093d0:	46ab      	mov	fp, r5
 80093d2:	784a      	ldrb	r2, [r1, #1]
 80093d4:	1c4b      	adds	r3, r1, #1
 80093d6:	9303      	str	r3, [sp, #12]
 80093d8:	b342      	cbz	r2, 800942c <__hexnan+0x88>
 80093da:	4610      	mov	r0, r2
 80093dc:	9105      	str	r1, [sp, #20]
 80093de:	9204      	str	r2, [sp, #16]
 80093e0:	f7ff fd94 	bl	8008f0c <__hexdig_fun>
 80093e4:	2800      	cmp	r0, #0
 80093e6:	d151      	bne.n	800948c <__hexnan+0xe8>
 80093e8:	9a04      	ldr	r2, [sp, #16]
 80093ea:	9905      	ldr	r1, [sp, #20]
 80093ec:	2a20      	cmp	r2, #32
 80093ee:	d818      	bhi.n	8009422 <__hexnan+0x7e>
 80093f0:	9b02      	ldr	r3, [sp, #8]
 80093f2:	459b      	cmp	fp, r3
 80093f4:	dd13      	ble.n	800941e <__hexnan+0x7a>
 80093f6:	454c      	cmp	r4, r9
 80093f8:	d206      	bcs.n	8009408 <__hexnan+0x64>
 80093fa:	2d07      	cmp	r5, #7
 80093fc:	dc04      	bgt.n	8009408 <__hexnan+0x64>
 80093fe:	462a      	mov	r2, r5
 8009400:	4649      	mov	r1, r9
 8009402:	4620      	mov	r0, r4
 8009404:	f7ff ffa8 	bl	8009358 <L_shift>
 8009408:	4544      	cmp	r4, r8
 800940a:	d952      	bls.n	80094b2 <__hexnan+0x10e>
 800940c:	2300      	movs	r3, #0
 800940e:	f1a4 0904 	sub.w	r9, r4, #4
 8009412:	f844 3c04 	str.w	r3, [r4, #-4]
 8009416:	f8cd b008 	str.w	fp, [sp, #8]
 800941a:	464c      	mov	r4, r9
 800941c:	461d      	mov	r5, r3
 800941e:	9903      	ldr	r1, [sp, #12]
 8009420:	e7d7      	b.n	80093d2 <__hexnan+0x2e>
 8009422:	2a29      	cmp	r2, #41	@ 0x29
 8009424:	d157      	bne.n	80094d6 <__hexnan+0x132>
 8009426:	3102      	adds	r1, #2
 8009428:	f8ca 1000 	str.w	r1, [sl]
 800942c:	f1bb 0f00 	cmp.w	fp, #0
 8009430:	d051      	beq.n	80094d6 <__hexnan+0x132>
 8009432:	454c      	cmp	r4, r9
 8009434:	d206      	bcs.n	8009444 <__hexnan+0xa0>
 8009436:	2d07      	cmp	r5, #7
 8009438:	dc04      	bgt.n	8009444 <__hexnan+0xa0>
 800943a:	462a      	mov	r2, r5
 800943c:	4649      	mov	r1, r9
 800943e:	4620      	mov	r0, r4
 8009440:	f7ff ff8a 	bl	8009358 <L_shift>
 8009444:	4544      	cmp	r4, r8
 8009446:	d936      	bls.n	80094b6 <__hexnan+0x112>
 8009448:	f1a8 0204 	sub.w	r2, r8, #4
 800944c:	4623      	mov	r3, r4
 800944e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009452:	f842 1f04 	str.w	r1, [r2, #4]!
 8009456:	429f      	cmp	r7, r3
 8009458:	d2f9      	bcs.n	800944e <__hexnan+0xaa>
 800945a:	1b3b      	subs	r3, r7, r4
 800945c:	f023 0303 	bic.w	r3, r3, #3
 8009460:	3304      	adds	r3, #4
 8009462:	3401      	adds	r4, #1
 8009464:	3e03      	subs	r6, #3
 8009466:	42b4      	cmp	r4, r6
 8009468:	bf88      	it	hi
 800946a:	2304      	movhi	r3, #4
 800946c:	4443      	add	r3, r8
 800946e:	2200      	movs	r2, #0
 8009470:	f843 2b04 	str.w	r2, [r3], #4
 8009474:	429f      	cmp	r7, r3
 8009476:	d2fb      	bcs.n	8009470 <__hexnan+0xcc>
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	b91b      	cbnz	r3, 8009484 <__hexnan+0xe0>
 800947c:	4547      	cmp	r7, r8
 800947e:	d128      	bne.n	80094d2 <__hexnan+0x12e>
 8009480:	2301      	movs	r3, #1
 8009482:	603b      	str	r3, [r7, #0]
 8009484:	2005      	movs	r0, #5
 8009486:	b007      	add	sp, #28
 8009488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948c:	3501      	adds	r5, #1
 800948e:	2d08      	cmp	r5, #8
 8009490:	f10b 0b01 	add.w	fp, fp, #1
 8009494:	dd06      	ble.n	80094a4 <__hexnan+0x100>
 8009496:	4544      	cmp	r4, r8
 8009498:	d9c1      	bls.n	800941e <__hexnan+0x7a>
 800949a:	2300      	movs	r3, #0
 800949c:	f844 3c04 	str.w	r3, [r4, #-4]
 80094a0:	2501      	movs	r5, #1
 80094a2:	3c04      	subs	r4, #4
 80094a4:	6822      	ldr	r2, [r4, #0]
 80094a6:	f000 000f 	and.w	r0, r0, #15
 80094aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80094ae:	6020      	str	r0, [r4, #0]
 80094b0:	e7b5      	b.n	800941e <__hexnan+0x7a>
 80094b2:	2508      	movs	r5, #8
 80094b4:	e7b3      	b.n	800941e <__hexnan+0x7a>
 80094b6:	9b01      	ldr	r3, [sp, #4]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d0dd      	beq.n	8009478 <__hexnan+0xd4>
 80094bc:	f1c3 0320 	rsb	r3, r3, #32
 80094c0:	f04f 32ff 	mov.w	r2, #4294967295
 80094c4:	40da      	lsrs	r2, r3
 80094c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80094ca:	4013      	ands	r3, r2
 80094cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80094d0:	e7d2      	b.n	8009478 <__hexnan+0xd4>
 80094d2:	3f04      	subs	r7, #4
 80094d4:	e7d0      	b.n	8009478 <__hexnan+0xd4>
 80094d6:	2004      	movs	r0, #4
 80094d8:	e7d5      	b.n	8009486 <__hexnan+0xe2>
	...

080094dc <malloc>:
 80094dc:	4b02      	ldr	r3, [pc, #8]	@ (80094e8 <malloc+0xc>)
 80094de:	4601      	mov	r1, r0
 80094e0:	6818      	ldr	r0, [r3, #0]
 80094e2:	f000 b825 	b.w	8009530 <_malloc_r>
 80094e6:	bf00      	nop
 80094e8:	200001b4 	.word	0x200001b4

080094ec <sbrk_aligned>:
 80094ec:	b570      	push	{r4, r5, r6, lr}
 80094ee:	4e0f      	ldr	r6, [pc, #60]	@ (800952c <sbrk_aligned+0x40>)
 80094f0:	460c      	mov	r4, r1
 80094f2:	6831      	ldr	r1, [r6, #0]
 80094f4:	4605      	mov	r5, r0
 80094f6:	b911      	cbnz	r1, 80094fe <sbrk_aligned+0x12>
 80094f8:	f001 f960 	bl	800a7bc <_sbrk_r>
 80094fc:	6030      	str	r0, [r6, #0]
 80094fe:	4621      	mov	r1, r4
 8009500:	4628      	mov	r0, r5
 8009502:	f001 f95b 	bl	800a7bc <_sbrk_r>
 8009506:	1c43      	adds	r3, r0, #1
 8009508:	d103      	bne.n	8009512 <sbrk_aligned+0x26>
 800950a:	f04f 34ff 	mov.w	r4, #4294967295
 800950e:	4620      	mov	r0, r4
 8009510:	bd70      	pop	{r4, r5, r6, pc}
 8009512:	1cc4      	adds	r4, r0, #3
 8009514:	f024 0403 	bic.w	r4, r4, #3
 8009518:	42a0      	cmp	r0, r4
 800951a:	d0f8      	beq.n	800950e <sbrk_aligned+0x22>
 800951c:	1a21      	subs	r1, r4, r0
 800951e:	4628      	mov	r0, r5
 8009520:	f001 f94c 	bl	800a7bc <_sbrk_r>
 8009524:	3001      	adds	r0, #1
 8009526:	d1f2      	bne.n	800950e <sbrk_aligned+0x22>
 8009528:	e7ef      	b.n	800950a <sbrk_aligned+0x1e>
 800952a:	bf00      	nop
 800952c:	200005d4 	.word	0x200005d4

08009530 <_malloc_r>:
 8009530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009534:	1ccd      	adds	r5, r1, #3
 8009536:	f025 0503 	bic.w	r5, r5, #3
 800953a:	3508      	adds	r5, #8
 800953c:	2d0c      	cmp	r5, #12
 800953e:	bf38      	it	cc
 8009540:	250c      	movcc	r5, #12
 8009542:	2d00      	cmp	r5, #0
 8009544:	4606      	mov	r6, r0
 8009546:	db01      	blt.n	800954c <_malloc_r+0x1c>
 8009548:	42a9      	cmp	r1, r5
 800954a:	d904      	bls.n	8009556 <_malloc_r+0x26>
 800954c:	230c      	movs	r3, #12
 800954e:	6033      	str	r3, [r6, #0]
 8009550:	2000      	movs	r0, #0
 8009552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009556:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800962c <_malloc_r+0xfc>
 800955a:	f000 f87b 	bl	8009654 <__malloc_lock>
 800955e:	f8d8 3000 	ldr.w	r3, [r8]
 8009562:	461c      	mov	r4, r3
 8009564:	bb44      	cbnz	r4, 80095b8 <_malloc_r+0x88>
 8009566:	4629      	mov	r1, r5
 8009568:	4630      	mov	r0, r6
 800956a:	f7ff ffbf 	bl	80094ec <sbrk_aligned>
 800956e:	1c43      	adds	r3, r0, #1
 8009570:	4604      	mov	r4, r0
 8009572:	d158      	bne.n	8009626 <_malloc_r+0xf6>
 8009574:	f8d8 4000 	ldr.w	r4, [r8]
 8009578:	4627      	mov	r7, r4
 800957a:	2f00      	cmp	r7, #0
 800957c:	d143      	bne.n	8009606 <_malloc_r+0xd6>
 800957e:	2c00      	cmp	r4, #0
 8009580:	d04b      	beq.n	800961a <_malloc_r+0xea>
 8009582:	6823      	ldr	r3, [r4, #0]
 8009584:	4639      	mov	r1, r7
 8009586:	4630      	mov	r0, r6
 8009588:	eb04 0903 	add.w	r9, r4, r3
 800958c:	f001 f916 	bl	800a7bc <_sbrk_r>
 8009590:	4581      	cmp	r9, r0
 8009592:	d142      	bne.n	800961a <_malloc_r+0xea>
 8009594:	6821      	ldr	r1, [r4, #0]
 8009596:	1a6d      	subs	r5, r5, r1
 8009598:	4629      	mov	r1, r5
 800959a:	4630      	mov	r0, r6
 800959c:	f7ff ffa6 	bl	80094ec <sbrk_aligned>
 80095a0:	3001      	adds	r0, #1
 80095a2:	d03a      	beq.n	800961a <_malloc_r+0xea>
 80095a4:	6823      	ldr	r3, [r4, #0]
 80095a6:	442b      	add	r3, r5
 80095a8:	6023      	str	r3, [r4, #0]
 80095aa:	f8d8 3000 	ldr.w	r3, [r8]
 80095ae:	685a      	ldr	r2, [r3, #4]
 80095b0:	bb62      	cbnz	r2, 800960c <_malloc_r+0xdc>
 80095b2:	f8c8 7000 	str.w	r7, [r8]
 80095b6:	e00f      	b.n	80095d8 <_malloc_r+0xa8>
 80095b8:	6822      	ldr	r2, [r4, #0]
 80095ba:	1b52      	subs	r2, r2, r5
 80095bc:	d420      	bmi.n	8009600 <_malloc_r+0xd0>
 80095be:	2a0b      	cmp	r2, #11
 80095c0:	d917      	bls.n	80095f2 <_malloc_r+0xc2>
 80095c2:	1961      	adds	r1, r4, r5
 80095c4:	42a3      	cmp	r3, r4
 80095c6:	6025      	str	r5, [r4, #0]
 80095c8:	bf18      	it	ne
 80095ca:	6059      	strne	r1, [r3, #4]
 80095cc:	6863      	ldr	r3, [r4, #4]
 80095ce:	bf08      	it	eq
 80095d0:	f8c8 1000 	streq.w	r1, [r8]
 80095d4:	5162      	str	r2, [r4, r5]
 80095d6:	604b      	str	r3, [r1, #4]
 80095d8:	4630      	mov	r0, r6
 80095da:	f000 f841 	bl	8009660 <__malloc_unlock>
 80095de:	f104 000b 	add.w	r0, r4, #11
 80095e2:	1d23      	adds	r3, r4, #4
 80095e4:	f020 0007 	bic.w	r0, r0, #7
 80095e8:	1ac2      	subs	r2, r0, r3
 80095ea:	bf1c      	itt	ne
 80095ec:	1a1b      	subne	r3, r3, r0
 80095ee:	50a3      	strne	r3, [r4, r2]
 80095f0:	e7af      	b.n	8009552 <_malloc_r+0x22>
 80095f2:	6862      	ldr	r2, [r4, #4]
 80095f4:	42a3      	cmp	r3, r4
 80095f6:	bf0c      	ite	eq
 80095f8:	f8c8 2000 	streq.w	r2, [r8]
 80095fc:	605a      	strne	r2, [r3, #4]
 80095fe:	e7eb      	b.n	80095d8 <_malloc_r+0xa8>
 8009600:	4623      	mov	r3, r4
 8009602:	6864      	ldr	r4, [r4, #4]
 8009604:	e7ae      	b.n	8009564 <_malloc_r+0x34>
 8009606:	463c      	mov	r4, r7
 8009608:	687f      	ldr	r7, [r7, #4]
 800960a:	e7b6      	b.n	800957a <_malloc_r+0x4a>
 800960c:	461a      	mov	r2, r3
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	42a3      	cmp	r3, r4
 8009612:	d1fb      	bne.n	800960c <_malloc_r+0xdc>
 8009614:	2300      	movs	r3, #0
 8009616:	6053      	str	r3, [r2, #4]
 8009618:	e7de      	b.n	80095d8 <_malloc_r+0xa8>
 800961a:	230c      	movs	r3, #12
 800961c:	6033      	str	r3, [r6, #0]
 800961e:	4630      	mov	r0, r6
 8009620:	f000 f81e 	bl	8009660 <__malloc_unlock>
 8009624:	e794      	b.n	8009550 <_malloc_r+0x20>
 8009626:	6005      	str	r5, [r0, #0]
 8009628:	e7d6      	b.n	80095d8 <_malloc_r+0xa8>
 800962a:	bf00      	nop
 800962c:	200005d8 	.word	0x200005d8

08009630 <__ascii_mbtowc>:
 8009630:	b082      	sub	sp, #8
 8009632:	b901      	cbnz	r1, 8009636 <__ascii_mbtowc+0x6>
 8009634:	a901      	add	r1, sp, #4
 8009636:	b142      	cbz	r2, 800964a <__ascii_mbtowc+0x1a>
 8009638:	b14b      	cbz	r3, 800964e <__ascii_mbtowc+0x1e>
 800963a:	7813      	ldrb	r3, [r2, #0]
 800963c:	600b      	str	r3, [r1, #0]
 800963e:	7812      	ldrb	r2, [r2, #0]
 8009640:	1e10      	subs	r0, r2, #0
 8009642:	bf18      	it	ne
 8009644:	2001      	movne	r0, #1
 8009646:	b002      	add	sp, #8
 8009648:	4770      	bx	lr
 800964a:	4610      	mov	r0, r2
 800964c:	e7fb      	b.n	8009646 <__ascii_mbtowc+0x16>
 800964e:	f06f 0001 	mvn.w	r0, #1
 8009652:	e7f8      	b.n	8009646 <__ascii_mbtowc+0x16>

08009654 <__malloc_lock>:
 8009654:	4801      	ldr	r0, [pc, #4]	@ (800965c <__malloc_lock+0x8>)
 8009656:	f7fe bdbe 	b.w	80081d6 <__retarget_lock_acquire_recursive>
 800965a:	bf00      	nop
 800965c:	200005d0 	.word	0x200005d0

08009660 <__malloc_unlock>:
 8009660:	4801      	ldr	r0, [pc, #4]	@ (8009668 <__malloc_unlock+0x8>)
 8009662:	f7fe bdb9 	b.w	80081d8 <__retarget_lock_release_recursive>
 8009666:	bf00      	nop
 8009668:	200005d0 	.word	0x200005d0

0800966c <_Balloc>:
 800966c:	b570      	push	{r4, r5, r6, lr}
 800966e:	69c6      	ldr	r6, [r0, #28]
 8009670:	4604      	mov	r4, r0
 8009672:	460d      	mov	r5, r1
 8009674:	b976      	cbnz	r6, 8009694 <_Balloc+0x28>
 8009676:	2010      	movs	r0, #16
 8009678:	f7ff ff30 	bl	80094dc <malloc>
 800967c:	4602      	mov	r2, r0
 800967e:	61e0      	str	r0, [r4, #28]
 8009680:	b920      	cbnz	r0, 800968c <_Balloc+0x20>
 8009682:	4b18      	ldr	r3, [pc, #96]	@ (80096e4 <_Balloc+0x78>)
 8009684:	4818      	ldr	r0, [pc, #96]	@ (80096e8 <_Balloc+0x7c>)
 8009686:	216b      	movs	r1, #107	@ 0x6b
 8009688:	f001 f8a8 	bl	800a7dc <__assert_func>
 800968c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009690:	6006      	str	r6, [r0, #0]
 8009692:	60c6      	str	r6, [r0, #12]
 8009694:	69e6      	ldr	r6, [r4, #28]
 8009696:	68f3      	ldr	r3, [r6, #12]
 8009698:	b183      	cbz	r3, 80096bc <_Balloc+0x50>
 800969a:	69e3      	ldr	r3, [r4, #28]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096a2:	b9b8      	cbnz	r0, 80096d4 <_Balloc+0x68>
 80096a4:	2101      	movs	r1, #1
 80096a6:	fa01 f605 	lsl.w	r6, r1, r5
 80096aa:	1d72      	adds	r2, r6, #5
 80096ac:	0092      	lsls	r2, r2, #2
 80096ae:	4620      	mov	r0, r4
 80096b0:	f001 f8b2 	bl	800a818 <_calloc_r>
 80096b4:	b160      	cbz	r0, 80096d0 <_Balloc+0x64>
 80096b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096ba:	e00e      	b.n	80096da <_Balloc+0x6e>
 80096bc:	2221      	movs	r2, #33	@ 0x21
 80096be:	2104      	movs	r1, #4
 80096c0:	4620      	mov	r0, r4
 80096c2:	f001 f8a9 	bl	800a818 <_calloc_r>
 80096c6:	69e3      	ldr	r3, [r4, #28]
 80096c8:	60f0      	str	r0, [r6, #12]
 80096ca:	68db      	ldr	r3, [r3, #12]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1e4      	bne.n	800969a <_Balloc+0x2e>
 80096d0:	2000      	movs	r0, #0
 80096d2:	bd70      	pop	{r4, r5, r6, pc}
 80096d4:	6802      	ldr	r2, [r0, #0]
 80096d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096da:	2300      	movs	r3, #0
 80096dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096e0:	e7f7      	b.n	80096d2 <_Balloc+0x66>
 80096e2:	bf00      	nop
 80096e4:	0800ab17 	.word	0x0800ab17
 80096e8:	0800abf7 	.word	0x0800abf7

080096ec <_Bfree>:
 80096ec:	b570      	push	{r4, r5, r6, lr}
 80096ee:	69c6      	ldr	r6, [r0, #28]
 80096f0:	4605      	mov	r5, r0
 80096f2:	460c      	mov	r4, r1
 80096f4:	b976      	cbnz	r6, 8009714 <_Bfree+0x28>
 80096f6:	2010      	movs	r0, #16
 80096f8:	f7ff fef0 	bl	80094dc <malloc>
 80096fc:	4602      	mov	r2, r0
 80096fe:	61e8      	str	r0, [r5, #28]
 8009700:	b920      	cbnz	r0, 800970c <_Bfree+0x20>
 8009702:	4b09      	ldr	r3, [pc, #36]	@ (8009728 <_Bfree+0x3c>)
 8009704:	4809      	ldr	r0, [pc, #36]	@ (800972c <_Bfree+0x40>)
 8009706:	218f      	movs	r1, #143	@ 0x8f
 8009708:	f001 f868 	bl	800a7dc <__assert_func>
 800970c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009710:	6006      	str	r6, [r0, #0]
 8009712:	60c6      	str	r6, [r0, #12]
 8009714:	b13c      	cbz	r4, 8009726 <_Bfree+0x3a>
 8009716:	69eb      	ldr	r3, [r5, #28]
 8009718:	6862      	ldr	r2, [r4, #4]
 800971a:	68db      	ldr	r3, [r3, #12]
 800971c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009720:	6021      	str	r1, [r4, #0]
 8009722:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009726:	bd70      	pop	{r4, r5, r6, pc}
 8009728:	0800ab17 	.word	0x0800ab17
 800972c:	0800abf7 	.word	0x0800abf7

08009730 <__multadd>:
 8009730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009734:	690d      	ldr	r5, [r1, #16]
 8009736:	4607      	mov	r7, r0
 8009738:	460c      	mov	r4, r1
 800973a:	461e      	mov	r6, r3
 800973c:	f101 0c14 	add.w	ip, r1, #20
 8009740:	2000      	movs	r0, #0
 8009742:	f8dc 3000 	ldr.w	r3, [ip]
 8009746:	b299      	uxth	r1, r3
 8009748:	fb02 6101 	mla	r1, r2, r1, r6
 800974c:	0c1e      	lsrs	r6, r3, #16
 800974e:	0c0b      	lsrs	r3, r1, #16
 8009750:	fb02 3306 	mla	r3, r2, r6, r3
 8009754:	b289      	uxth	r1, r1
 8009756:	3001      	adds	r0, #1
 8009758:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800975c:	4285      	cmp	r5, r0
 800975e:	f84c 1b04 	str.w	r1, [ip], #4
 8009762:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009766:	dcec      	bgt.n	8009742 <__multadd+0x12>
 8009768:	b30e      	cbz	r6, 80097ae <__multadd+0x7e>
 800976a:	68a3      	ldr	r3, [r4, #8]
 800976c:	42ab      	cmp	r3, r5
 800976e:	dc19      	bgt.n	80097a4 <__multadd+0x74>
 8009770:	6861      	ldr	r1, [r4, #4]
 8009772:	4638      	mov	r0, r7
 8009774:	3101      	adds	r1, #1
 8009776:	f7ff ff79 	bl	800966c <_Balloc>
 800977a:	4680      	mov	r8, r0
 800977c:	b928      	cbnz	r0, 800978a <__multadd+0x5a>
 800977e:	4602      	mov	r2, r0
 8009780:	4b0c      	ldr	r3, [pc, #48]	@ (80097b4 <__multadd+0x84>)
 8009782:	480d      	ldr	r0, [pc, #52]	@ (80097b8 <__multadd+0x88>)
 8009784:	21ba      	movs	r1, #186	@ 0xba
 8009786:	f001 f829 	bl	800a7dc <__assert_func>
 800978a:	6922      	ldr	r2, [r4, #16]
 800978c:	3202      	adds	r2, #2
 800978e:	f104 010c 	add.w	r1, r4, #12
 8009792:	0092      	lsls	r2, r2, #2
 8009794:	300c      	adds	r0, #12
 8009796:	f7fe fd20 	bl	80081da <memcpy>
 800979a:	4621      	mov	r1, r4
 800979c:	4638      	mov	r0, r7
 800979e:	f7ff ffa5 	bl	80096ec <_Bfree>
 80097a2:	4644      	mov	r4, r8
 80097a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80097a8:	3501      	adds	r5, #1
 80097aa:	615e      	str	r6, [r3, #20]
 80097ac:	6125      	str	r5, [r4, #16]
 80097ae:	4620      	mov	r0, r4
 80097b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097b4:	0800ab86 	.word	0x0800ab86
 80097b8:	0800abf7 	.word	0x0800abf7

080097bc <__s2b>:
 80097bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097c0:	460c      	mov	r4, r1
 80097c2:	4615      	mov	r5, r2
 80097c4:	461f      	mov	r7, r3
 80097c6:	2209      	movs	r2, #9
 80097c8:	3308      	adds	r3, #8
 80097ca:	4606      	mov	r6, r0
 80097cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80097d0:	2100      	movs	r1, #0
 80097d2:	2201      	movs	r2, #1
 80097d4:	429a      	cmp	r2, r3
 80097d6:	db09      	blt.n	80097ec <__s2b+0x30>
 80097d8:	4630      	mov	r0, r6
 80097da:	f7ff ff47 	bl	800966c <_Balloc>
 80097de:	b940      	cbnz	r0, 80097f2 <__s2b+0x36>
 80097e0:	4602      	mov	r2, r0
 80097e2:	4b19      	ldr	r3, [pc, #100]	@ (8009848 <__s2b+0x8c>)
 80097e4:	4819      	ldr	r0, [pc, #100]	@ (800984c <__s2b+0x90>)
 80097e6:	21d3      	movs	r1, #211	@ 0xd3
 80097e8:	f000 fff8 	bl	800a7dc <__assert_func>
 80097ec:	0052      	lsls	r2, r2, #1
 80097ee:	3101      	adds	r1, #1
 80097f0:	e7f0      	b.n	80097d4 <__s2b+0x18>
 80097f2:	9b08      	ldr	r3, [sp, #32]
 80097f4:	6143      	str	r3, [r0, #20]
 80097f6:	2d09      	cmp	r5, #9
 80097f8:	f04f 0301 	mov.w	r3, #1
 80097fc:	6103      	str	r3, [r0, #16]
 80097fe:	dd16      	ble.n	800982e <__s2b+0x72>
 8009800:	f104 0909 	add.w	r9, r4, #9
 8009804:	46c8      	mov	r8, r9
 8009806:	442c      	add	r4, r5
 8009808:	f818 3b01 	ldrb.w	r3, [r8], #1
 800980c:	4601      	mov	r1, r0
 800980e:	3b30      	subs	r3, #48	@ 0x30
 8009810:	220a      	movs	r2, #10
 8009812:	4630      	mov	r0, r6
 8009814:	f7ff ff8c 	bl	8009730 <__multadd>
 8009818:	45a0      	cmp	r8, r4
 800981a:	d1f5      	bne.n	8009808 <__s2b+0x4c>
 800981c:	f1a5 0408 	sub.w	r4, r5, #8
 8009820:	444c      	add	r4, r9
 8009822:	1b2d      	subs	r5, r5, r4
 8009824:	1963      	adds	r3, r4, r5
 8009826:	42bb      	cmp	r3, r7
 8009828:	db04      	blt.n	8009834 <__s2b+0x78>
 800982a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800982e:	340a      	adds	r4, #10
 8009830:	2509      	movs	r5, #9
 8009832:	e7f6      	b.n	8009822 <__s2b+0x66>
 8009834:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009838:	4601      	mov	r1, r0
 800983a:	3b30      	subs	r3, #48	@ 0x30
 800983c:	220a      	movs	r2, #10
 800983e:	4630      	mov	r0, r6
 8009840:	f7ff ff76 	bl	8009730 <__multadd>
 8009844:	e7ee      	b.n	8009824 <__s2b+0x68>
 8009846:	bf00      	nop
 8009848:	0800ab86 	.word	0x0800ab86
 800984c:	0800abf7 	.word	0x0800abf7

08009850 <__hi0bits>:
 8009850:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009854:	4603      	mov	r3, r0
 8009856:	bf36      	itet	cc
 8009858:	0403      	lslcc	r3, r0, #16
 800985a:	2000      	movcs	r0, #0
 800985c:	2010      	movcc	r0, #16
 800985e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009862:	bf3c      	itt	cc
 8009864:	021b      	lslcc	r3, r3, #8
 8009866:	3008      	addcc	r0, #8
 8009868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800986c:	bf3c      	itt	cc
 800986e:	011b      	lslcc	r3, r3, #4
 8009870:	3004      	addcc	r0, #4
 8009872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009876:	bf3c      	itt	cc
 8009878:	009b      	lslcc	r3, r3, #2
 800987a:	3002      	addcc	r0, #2
 800987c:	2b00      	cmp	r3, #0
 800987e:	db05      	blt.n	800988c <__hi0bits+0x3c>
 8009880:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009884:	f100 0001 	add.w	r0, r0, #1
 8009888:	bf08      	it	eq
 800988a:	2020      	moveq	r0, #32
 800988c:	4770      	bx	lr

0800988e <__lo0bits>:
 800988e:	6803      	ldr	r3, [r0, #0]
 8009890:	4602      	mov	r2, r0
 8009892:	f013 0007 	ands.w	r0, r3, #7
 8009896:	d00b      	beq.n	80098b0 <__lo0bits+0x22>
 8009898:	07d9      	lsls	r1, r3, #31
 800989a:	d421      	bmi.n	80098e0 <__lo0bits+0x52>
 800989c:	0798      	lsls	r0, r3, #30
 800989e:	bf49      	itett	mi
 80098a0:	085b      	lsrmi	r3, r3, #1
 80098a2:	089b      	lsrpl	r3, r3, #2
 80098a4:	2001      	movmi	r0, #1
 80098a6:	6013      	strmi	r3, [r2, #0]
 80098a8:	bf5c      	itt	pl
 80098aa:	6013      	strpl	r3, [r2, #0]
 80098ac:	2002      	movpl	r0, #2
 80098ae:	4770      	bx	lr
 80098b0:	b299      	uxth	r1, r3
 80098b2:	b909      	cbnz	r1, 80098b8 <__lo0bits+0x2a>
 80098b4:	0c1b      	lsrs	r3, r3, #16
 80098b6:	2010      	movs	r0, #16
 80098b8:	b2d9      	uxtb	r1, r3
 80098ba:	b909      	cbnz	r1, 80098c0 <__lo0bits+0x32>
 80098bc:	3008      	adds	r0, #8
 80098be:	0a1b      	lsrs	r3, r3, #8
 80098c0:	0719      	lsls	r1, r3, #28
 80098c2:	bf04      	itt	eq
 80098c4:	091b      	lsreq	r3, r3, #4
 80098c6:	3004      	addeq	r0, #4
 80098c8:	0799      	lsls	r1, r3, #30
 80098ca:	bf04      	itt	eq
 80098cc:	089b      	lsreq	r3, r3, #2
 80098ce:	3002      	addeq	r0, #2
 80098d0:	07d9      	lsls	r1, r3, #31
 80098d2:	d403      	bmi.n	80098dc <__lo0bits+0x4e>
 80098d4:	085b      	lsrs	r3, r3, #1
 80098d6:	f100 0001 	add.w	r0, r0, #1
 80098da:	d003      	beq.n	80098e4 <__lo0bits+0x56>
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	4770      	bx	lr
 80098e0:	2000      	movs	r0, #0
 80098e2:	4770      	bx	lr
 80098e4:	2020      	movs	r0, #32
 80098e6:	4770      	bx	lr

080098e8 <__i2b>:
 80098e8:	b510      	push	{r4, lr}
 80098ea:	460c      	mov	r4, r1
 80098ec:	2101      	movs	r1, #1
 80098ee:	f7ff febd 	bl	800966c <_Balloc>
 80098f2:	4602      	mov	r2, r0
 80098f4:	b928      	cbnz	r0, 8009902 <__i2b+0x1a>
 80098f6:	4b05      	ldr	r3, [pc, #20]	@ (800990c <__i2b+0x24>)
 80098f8:	4805      	ldr	r0, [pc, #20]	@ (8009910 <__i2b+0x28>)
 80098fa:	f240 1145 	movw	r1, #325	@ 0x145
 80098fe:	f000 ff6d 	bl	800a7dc <__assert_func>
 8009902:	2301      	movs	r3, #1
 8009904:	6144      	str	r4, [r0, #20]
 8009906:	6103      	str	r3, [r0, #16]
 8009908:	bd10      	pop	{r4, pc}
 800990a:	bf00      	nop
 800990c:	0800ab86 	.word	0x0800ab86
 8009910:	0800abf7 	.word	0x0800abf7

08009914 <__multiply>:
 8009914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009918:	4617      	mov	r7, r2
 800991a:	690a      	ldr	r2, [r1, #16]
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	429a      	cmp	r2, r3
 8009920:	bfa8      	it	ge
 8009922:	463b      	movge	r3, r7
 8009924:	4689      	mov	r9, r1
 8009926:	bfa4      	itt	ge
 8009928:	460f      	movge	r7, r1
 800992a:	4699      	movge	r9, r3
 800992c:	693d      	ldr	r5, [r7, #16]
 800992e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	6879      	ldr	r1, [r7, #4]
 8009936:	eb05 060a 	add.w	r6, r5, sl
 800993a:	42b3      	cmp	r3, r6
 800993c:	b085      	sub	sp, #20
 800993e:	bfb8      	it	lt
 8009940:	3101      	addlt	r1, #1
 8009942:	f7ff fe93 	bl	800966c <_Balloc>
 8009946:	b930      	cbnz	r0, 8009956 <__multiply+0x42>
 8009948:	4602      	mov	r2, r0
 800994a:	4b41      	ldr	r3, [pc, #260]	@ (8009a50 <__multiply+0x13c>)
 800994c:	4841      	ldr	r0, [pc, #260]	@ (8009a54 <__multiply+0x140>)
 800994e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009952:	f000 ff43 	bl	800a7dc <__assert_func>
 8009956:	f100 0414 	add.w	r4, r0, #20
 800995a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800995e:	4623      	mov	r3, r4
 8009960:	2200      	movs	r2, #0
 8009962:	4573      	cmp	r3, lr
 8009964:	d320      	bcc.n	80099a8 <__multiply+0x94>
 8009966:	f107 0814 	add.w	r8, r7, #20
 800996a:	f109 0114 	add.w	r1, r9, #20
 800996e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009972:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009976:	9302      	str	r3, [sp, #8]
 8009978:	1beb      	subs	r3, r5, r7
 800997a:	3b15      	subs	r3, #21
 800997c:	f023 0303 	bic.w	r3, r3, #3
 8009980:	3304      	adds	r3, #4
 8009982:	3715      	adds	r7, #21
 8009984:	42bd      	cmp	r5, r7
 8009986:	bf38      	it	cc
 8009988:	2304      	movcc	r3, #4
 800998a:	9301      	str	r3, [sp, #4]
 800998c:	9b02      	ldr	r3, [sp, #8]
 800998e:	9103      	str	r1, [sp, #12]
 8009990:	428b      	cmp	r3, r1
 8009992:	d80c      	bhi.n	80099ae <__multiply+0x9a>
 8009994:	2e00      	cmp	r6, #0
 8009996:	dd03      	ble.n	80099a0 <__multiply+0x8c>
 8009998:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800999c:	2b00      	cmp	r3, #0
 800999e:	d055      	beq.n	8009a4c <__multiply+0x138>
 80099a0:	6106      	str	r6, [r0, #16]
 80099a2:	b005      	add	sp, #20
 80099a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099a8:	f843 2b04 	str.w	r2, [r3], #4
 80099ac:	e7d9      	b.n	8009962 <__multiply+0x4e>
 80099ae:	f8b1 a000 	ldrh.w	sl, [r1]
 80099b2:	f1ba 0f00 	cmp.w	sl, #0
 80099b6:	d01f      	beq.n	80099f8 <__multiply+0xe4>
 80099b8:	46c4      	mov	ip, r8
 80099ba:	46a1      	mov	r9, r4
 80099bc:	2700      	movs	r7, #0
 80099be:	f85c 2b04 	ldr.w	r2, [ip], #4
 80099c2:	f8d9 3000 	ldr.w	r3, [r9]
 80099c6:	fa1f fb82 	uxth.w	fp, r2
 80099ca:	b29b      	uxth	r3, r3
 80099cc:	fb0a 330b 	mla	r3, sl, fp, r3
 80099d0:	443b      	add	r3, r7
 80099d2:	f8d9 7000 	ldr.w	r7, [r9]
 80099d6:	0c12      	lsrs	r2, r2, #16
 80099d8:	0c3f      	lsrs	r7, r7, #16
 80099da:	fb0a 7202 	mla	r2, sl, r2, r7
 80099de:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099e8:	4565      	cmp	r5, ip
 80099ea:	f849 3b04 	str.w	r3, [r9], #4
 80099ee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80099f2:	d8e4      	bhi.n	80099be <__multiply+0xaa>
 80099f4:	9b01      	ldr	r3, [sp, #4]
 80099f6:	50e7      	str	r7, [r4, r3]
 80099f8:	9b03      	ldr	r3, [sp, #12]
 80099fa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80099fe:	3104      	adds	r1, #4
 8009a00:	f1b9 0f00 	cmp.w	r9, #0
 8009a04:	d020      	beq.n	8009a48 <__multiply+0x134>
 8009a06:	6823      	ldr	r3, [r4, #0]
 8009a08:	4647      	mov	r7, r8
 8009a0a:	46a4      	mov	ip, r4
 8009a0c:	f04f 0a00 	mov.w	sl, #0
 8009a10:	f8b7 b000 	ldrh.w	fp, [r7]
 8009a14:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009a18:	fb09 220b 	mla	r2, r9, fp, r2
 8009a1c:	4452      	add	r2, sl
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a24:	f84c 3b04 	str.w	r3, [ip], #4
 8009a28:	f857 3b04 	ldr.w	r3, [r7], #4
 8009a2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a30:	f8bc 3000 	ldrh.w	r3, [ip]
 8009a34:	fb09 330a 	mla	r3, r9, sl, r3
 8009a38:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009a3c:	42bd      	cmp	r5, r7
 8009a3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009a42:	d8e5      	bhi.n	8009a10 <__multiply+0xfc>
 8009a44:	9a01      	ldr	r2, [sp, #4]
 8009a46:	50a3      	str	r3, [r4, r2]
 8009a48:	3404      	adds	r4, #4
 8009a4a:	e79f      	b.n	800998c <__multiply+0x78>
 8009a4c:	3e01      	subs	r6, #1
 8009a4e:	e7a1      	b.n	8009994 <__multiply+0x80>
 8009a50:	0800ab86 	.word	0x0800ab86
 8009a54:	0800abf7 	.word	0x0800abf7

08009a58 <__pow5mult>:
 8009a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a5c:	4615      	mov	r5, r2
 8009a5e:	f012 0203 	ands.w	r2, r2, #3
 8009a62:	4607      	mov	r7, r0
 8009a64:	460e      	mov	r6, r1
 8009a66:	d007      	beq.n	8009a78 <__pow5mult+0x20>
 8009a68:	4c25      	ldr	r4, [pc, #148]	@ (8009b00 <__pow5mult+0xa8>)
 8009a6a:	3a01      	subs	r2, #1
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a72:	f7ff fe5d 	bl	8009730 <__multadd>
 8009a76:	4606      	mov	r6, r0
 8009a78:	10ad      	asrs	r5, r5, #2
 8009a7a:	d03d      	beq.n	8009af8 <__pow5mult+0xa0>
 8009a7c:	69fc      	ldr	r4, [r7, #28]
 8009a7e:	b97c      	cbnz	r4, 8009aa0 <__pow5mult+0x48>
 8009a80:	2010      	movs	r0, #16
 8009a82:	f7ff fd2b 	bl	80094dc <malloc>
 8009a86:	4602      	mov	r2, r0
 8009a88:	61f8      	str	r0, [r7, #28]
 8009a8a:	b928      	cbnz	r0, 8009a98 <__pow5mult+0x40>
 8009a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8009b04 <__pow5mult+0xac>)
 8009a8e:	481e      	ldr	r0, [pc, #120]	@ (8009b08 <__pow5mult+0xb0>)
 8009a90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009a94:	f000 fea2 	bl	800a7dc <__assert_func>
 8009a98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a9c:	6004      	str	r4, [r0, #0]
 8009a9e:	60c4      	str	r4, [r0, #12]
 8009aa0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009aa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009aa8:	b94c      	cbnz	r4, 8009abe <__pow5mult+0x66>
 8009aaa:	f240 2171 	movw	r1, #625	@ 0x271
 8009aae:	4638      	mov	r0, r7
 8009ab0:	f7ff ff1a 	bl	80098e8 <__i2b>
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009aba:	4604      	mov	r4, r0
 8009abc:	6003      	str	r3, [r0, #0]
 8009abe:	f04f 0900 	mov.w	r9, #0
 8009ac2:	07eb      	lsls	r3, r5, #31
 8009ac4:	d50a      	bpl.n	8009adc <__pow5mult+0x84>
 8009ac6:	4631      	mov	r1, r6
 8009ac8:	4622      	mov	r2, r4
 8009aca:	4638      	mov	r0, r7
 8009acc:	f7ff ff22 	bl	8009914 <__multiply>
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4680      	mov	r8, r0
 8009ad4:	4638      	mov	r0, r7
 8009ad6:	f7ff fe09 	bl	80096ec <_Bfree>
 8009ada:	4646      	mov	r6, r8
 8009adc:	106d      	asrs	r5, r5, #1
 8009ade:	d00b      	beq.n	8009af8 <__pow5mult+0xa0>
 8009ae0:	6820      	ldr	r0, [r4, #0]
 8009ae2:	b938      	cbnz	r0, 8009af4 <__pow5mult+0x9c>
 8009ae4:	4622      	mov	r2, r4
 8009ae6:	4621      	mov	r1, r4
 8009ae8:	4638      	mov	r0, r7
 8009aea:	f7ff ff13 	bl	8009914 <__multiply>
 8009aee:	6020      	str	r0, [r4, #0]
 8009af0:	f8c0 9000 	str.w	r9, [r0]
 8009af4:	4604      	mov	r4, r0
 8009af6:	e7e4      	b.n	8009ac2 <__pow5mult+0x6a>
 8009af8:	4630      	mov	r0, r6
 8009afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009afe:	bf00      	nop
 8009b00:	0800acf0 	.word	0x0800acf0
 8009b04:	0800ab17 	.word	0x0800ab17
 8009b08:	0800abf7 	.word	0x0800abf7

08009b0c <__lshift>:
 8009b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b10:	460c      	mov	r4, r1
 8009b12:	6849      	ldr	r1, [r1, #4]
 8009b14:	6923      	ldr	r3, [r4, #16]
 8009b16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b1a:	68a3      	ldr	r3, [r4, #8]
 8009b1c:	4607      	mov	r7, r0
 8009b1e:	4691      	mov	r9, r2
 8009b20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b24:	f108 0601 	add.w	r6, r8, #1
 8009b28:	42b3      	cmp	r3, r6
 8009b2a:	db0b      	blt.n	8009b44 <__lshift+0x38>
 8009b2c:	4638      	mov	r0, r7
 8009b2e:	f7ff fd9d 	bl	800966c <_Balloc>
 8009b32:	4605      	mov	r5, r0
 8009b34:	b948      	cbnz	r0, 8009b4a <__lshift+0x3e>
 8009b36:	4602      	mov	r2, r0
 8009b38:	4b28      	ldr	r3, [pc, #160]	@ (8009bdc <__lshift+0xd0>)
 8009b3a:	4829      	ldr	r0, [pc, #164]	@ (8009be0 <__lshift+0xd4>)
 8009b3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009b40:	f000 fe4c 	bl	800a7dc <__assert_func>
 8009b44:	3101      	adds	r1, #1
 8009b46:	005b      	lsls	r3, r3, #1
 8009b48:	e7ee      	b.n	8009b28 <__lshift+0x1c>
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	f100 0114 	add.w	r1, r0, #20
 8009b50:	f100 0210 	add.w	r2, r0, #16
 8009b54:	4618      	mov	r0, r3
 8009b56:	4553      	cmp	r3, sl
 8009b58:	db33      	blt.n	8009bc2 <__lshift+0xb6>
 8009b5a:	6920      	ldr	r0, [r4, #16]
 8009b5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b60:	f104 0314 	add.w	r3, r4, #20
 8009b64:	f019 091f 	ands.w	r9, r9, #31
 8009b68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009b70:	d02b      	beq.n	8009bca <__lshift+0xbe>
 8009b72:	f1c9 0e20 	rsb	lr, r9, #32
 8009b76:	468a      	mov	sl, r1
 8009b78:	2200      	movs	r2, #0
 8009b7a:	6818      	ldr	r0, [r3, #0]
 8009b7c:	fa00 f009 	lsl.w	r0, r0, r9
 8009b80:	4310      	orrs	r0, r2
 8009b82:	f84a 0b04 	str.w	r0, [sl], #4
 8009b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b8a:	459c      	cmp	ip, r3
 8009b8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009b90:	d8f3      	bhi.n	8009b7a <__lshift+0x6e>
 8009b92:	ebac 0304 	sub.w	r3, ip, r4
 8009b96:	3b15      	subs	r3, #21
 8009b98:	f023 0303 	bic.w	r3, r3, #3
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	f104 0015 	add.w	r0, r4, #21
 8009ba2:	4560      	cmp	r0, ip
 8009ba4:	bf88      	it	hi
 8009ba6:	2304      	movhi	r3, #4
 8009ba8:	50ca      	str	r2, [r1, r3]
 8009baa:	b10a      	cbz	r2, 8009bb0 <__lshift+0xa4>
 8009bac:	f108 0602 	add.w	r6, r8, #2
 8009bb0:	3e01      	subs	r6, #1
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	612e      	str	r6, [r5, #16]
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	f7ff fd98 	bl	80096ec <_Bfree>
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bc2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	e7c5      	b.n	8009b56 <__lshift+0x4a>
 8009bca:	3904      	subs	r1, #4
 8009bcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bd0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bd4:	459c      	cmp	ip, r3
 8009bd6:	d8f9      	bhi.n	8009bcc <__lshift+0xc0>
 8009bd8:	e7ea      	b.n	8009bb0 <__lshift+0xa4>
 8009bda:	bf00      	nop
 8009bdc:	0800ab86 	.word	0x0800ab86
 8009be0:	0800abf7 	.word	0x0800abf7

08009be4 <__mcmp>:
 8009be4:	690a      	ldr	r2, [r1, #16]
 8009be6:	4603      	mov	r3, r0
 8009be8:	6900      	ldr	r0, [r0, #16]
 8009bea:	1a80      	subs	r0, r0, r2
 8009bec:	b530      	push	{r4, r5, lr}
 8009bee:	d10e      	bne.n	8009c0e <__mcmp+0x2a>
 8009bf0:	3314      	adds	r3, #20
 8009bf2:	3114      	adds	r1, #20
 8009bf4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009bf8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009bfc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c04:	4295      	cmp	r5, r2
 8009c06:	d003      	beq.n	8009c10 <__mcmp+0x2c>
 8009c08:	d205      	bcs.n	8009c16 <__mcmp+0x32>
 8009c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c0e:	bd30      	pop	{r4, r5, pc}
 8009c10:	42a3      	cmp	r3, r4
 8009c12:	d3f3      	bcc.n	8009bfc <__mcmp+0x18>
 8009c14:	e7fb      	b.n	8009c0e <__mcmp+0x2a>
 8009c16:	2001      	movs	r0, #1
 8009c18:	e7f9      	b.n	8009c0e <__mcmp+0x2a>
	...

08009c1c <__mdiff>:
 8009c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c20:	4689      	mov	r9, r1
 8009c22:	4606      	mov	r6, r0
 8009c24:	4611      	mov	r1, r2
 8009c26:	4648      	mov	r0, r9
 8009c28:	4614      	mov	r4, r2
 8009c2a:	f7ff ffdb 	bl	8009be4 <__mcmp>
 8009c2e:	1e05      	subs	r5, r0, #0
 8009c30:	d112      	bne.n	8009c58 <__mdiff+0x3c>
 8009c32:	4629      	mov	r1, r5
 8009c34:	4630      	mov	r0, r6
 8009c36:	f7ff fd19 	bl	800966c <_Balloc>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	b928      	cbnz	r0, 8009c4a <__mdiff+0x2e>
 8009c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8009d3c <__mdiff+0x120>)
 8009c40:	f240 2137 	movw	r1, #567	@ 0x237
 8009c44:	483e      	ldr	r0, [pc, #248]	@ (8009d40 <__mdiff+0x124>)
 8009c46:	f000 fdc9 	bl	800a7dc <__assert_func>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c50:	4610      	mov	r0, r2
 8009c52:	b003      	add	sp, #12
 8009c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c58:	bfbc      	itt	lt
 8009c5a:	464b      	movlt	r3, r9
 8009c5c:	46a1      	movlt	r9, r4
 8009c5e:	4630      	mov	r0, r6
 8009c60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009c64:	bfba      	itte	lt
 8009c66:	461c      	movlt	r4, r3
 8009c68:	2501      	movlt	r5, #1
 8009c6a:	2500      	movge	r5, #0
 8009c6c:	f7ff fcfe 	bl	800966c <_Balloc>
 8009c70:	4602      	mov	r2, r0
 8009c72:	b918      	cbnz	r0, 8009c7c <__mdiff+0x60>
 8009c74:	4b31      	ldr	r3, [pc, #196]	@ (8009d3c <__mdiff+0x120>)
 8009c76:	f240 2145 	movw	r1, #581	@ 0x245
 8009c7a:	e7e3      	b.n	8009c44 <__mdiff+0x28>
 8009c7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009c80:	6926      	ldr	r6, [r4, #16]
 8009c82:	60c5      	str	r5, [r0, #12]
 8009c84:	f109 0310 	add.w	r3, r9, #16
 8009c88:	f109 0514 	add.w	r5, r9, #20
 8009c8c:	f104 0e14 	add.w	lr, r4, #20
 8009c90:	f100 0b14 	add.w	fp, r0, #20
 8009c94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009c98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009c9c:	9301      	str	r3, [sp, #4]
 8009c9e:	46d9      	mov	r9, fp
 8009ca0:	f04f 0c00 	mov.w	ip, #0
 8009ca4:	9b01      	ldr	r3, [sp, #4]
 8009ca6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009caa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009cae:	9301      	str	r3, [sp, #4]
 8009cb0:	fa1f f38a 	uxth.w	r3, sl
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	b283      	uxth	r3, r0
 8009cb8:	1acb      	subs	r3, r1, r3
 8009cba:	0c00      	lsrs	r0, r0, #16
 8009cbc:	4463      	add	r3, ip
 8009cbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009cc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009ccc:	4576      	cmp	r6, lr
 8009cce:	f849 3b04 	str.w	r3, [r9], #4
 8009cd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009cd6:	d8e5      	bhi.n	8009ca4 <__mdiff+0x88>
 8009cd8:	1b33      	subs	r3, r6, r4
 8009cda:	3b15      	subs	r3, #21
 8009cdc:	f023 0303 	bic.w	r3, r3, #3
 8009ce0:	3415      	adds	r4, #21
 8009ce2:	3304      	adds	r3, #4
 8009ce4:	42a6      	cmp	r6, r4
 8009ce6:	bf38      	it	cc
 8009ce8:	2304      	movcc	r3, #4
 8009cea:	441d      	add	r5, r3
 8009cec:	445b      	add	r3, fp
 8009cee:	461e      	mov	r6, r3
 8009cf0:	462c      	mov	r4, r5
 8009cf2:	4544      	cmp	r4, r8
 8009cf4:	d30e      	bcc.n	8009d14 <__mdiff+0xf8>
 8009cf6:	f108 0103 	add.w	r1, r8, #3
 8009cfa:	1b49      	subs	r1, r1, r5
 8009cfc:	f021 0103 	bic.w	r1, r1, #3
 8009d00:	3d03      	subs	r5, #3
 8009d02:	45a8      	cmp	r8, r5
 8009d04:	bf38      	it	cc
 8009d06:	2100      	movcc	r1, #0
 8009d08:	440b      	add	r3, r1
 8009d0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d0e:	b191      	cbz	r1, 8009d36 <__mdiff+0x11a>
 8009d10:	6117      	str	r7, [r2, #16]
 8009d12:	e79d      	b.n	8009c50 <__mdiff+0x34>
 8009d14:	f854 1b04 	ldr.w	r1, [r4], #4
 8009d18:	46e6      	mov	lr, ip
 8009d1a:	0c08      	lsrs	r0, r1, #16
 8009d1c:	fa1c fc81 	uxtah	ip, ip, r1
 8009d20:	4471      	add	r1, lr
 8009d22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009d26:	b289      	uxth	r1, r1
 8009d28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009d2c:	f846 1b04 	str.w	r1, [r6], #4
 8009d30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009d34:	e7dd      	b.n	8009cf2 <__mdiff+0xd6>
 8009d36:	3f01      	subs	r7, #1
 8009d38:	e7e7      	b.n	8009d0a <__mdiff+0xee>
 8009d3a:	bf00      	nop
 8009d3c:	0800ab86 	.word	0x0800ab86
 8009d40:	0800abf7 	.word	0x0800abf7

08009d44 <__ulp>:
 8009d44:	b082      	sub	sp, #8
 8009d46:	ed8d 0b00 	vstr	d0, [sp]
 8009d4a:	9a01      	ldr	r2, [sp, #4]
 8009d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8009d8c <__ulp+0x48>)
 8009d4e:	4013      	ands	r3, r2
 8009d50:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	dc08      	bgt.n	8009d6a <__ulp+0x26>
 8009d58:	425b      	negs	r3, r3
 8009d5a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009d5e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009d62:	da04      	bge.n	8009d6e <__ulp+0x2a>
 8009d64:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009d68:	4113      	asrs	r3, r2
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	e008      	b.n	8009d80 <__ulp+0x3c>
 8009d6e:	f1a2 0314 	sub.w	r3, r2, #20
 8009d72:	2b1e      	cmp	r3, #30
 8009d74:	bfda      	itte	le
 8009d76:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009d7a:	40da      	lsrle	r2, r3
 8009d7c:	2201      	movgt	r2, #1
 8009d7e:	2300      	movs	r3, #0
 8009d80:	4619      	mov	r1, r3
 8009d82:	4610      	mov	r0, r2
 8009d84:	ec41 0b10 	vmov	d0, r0, r1
 8009d88:	b002      	add	sp, #8
 8009d8a:	4770      	bx	lr
 8009d8c:	7ff00000 	.word	0x7ff00000

08009d90 <__b2d>:
 8009d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d94:	6906      	ldr	r6, [r0, #16]
 8009d96:	f100 0814 	add.w	r8, r0, #20
 8009d9a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009d9e:	1f37      	subs	r7, r6, #4
 8009da0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009da4:	4610      	mov	r0, r2
 8009da6:	f7ff fd53 	bl	8009850 <__hi0bits>
 8009daa:	f1c0 0320 	rsb	r3, r0, #32
 8009dae:	280a      	cmp	r0, #10
 8009db0:	600b      	str	r3, [r1, #0]
 8009db2:	491b      	ldr	r1, [pc, #108]	@ (8009e20 <__b2d+0x90>)
 8009db4:	dc15      	bgt.n	8009de2 <__b2d+0x52>
 8009db6:	f1c0 0c0b 	rsb	ip, r0, #11
 8009dba:	fa22 f30c 	lsr.w	r3, r2, ip
 8009dbe:	45b8      	cmp	r8, r7
 8009dc0:	ea43 0501 	orr.w	r5, r3, r1
 8009dc4:	bf34      	ite	cc
 8009dc6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dca:	2300      	movcs	r3, #0
 8009dcc:	3015      	adds	r0, #21
 8009dce:	fa02 f000 	lsl.w	r0, r2, r0
 8009dd2:	fa23 f30c 	lsr.w	r3, r3, ip
 8009dd6:	4303      	orrs	r3, r0
 8009dd8:	461c      	mov	r4, r3
 8009dda:	ec45 4b10 	vmov	d0, r4, r5
 8009dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009de2:	45b8      	cmp	r8, r7
 8009de4:	bf3a      	itte	cc
 8009de6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009dea:	f1a6 0708 	subcc.w	r7, r6, #8
 8009dee:	2300      	movcs	r3, #0
 8009df0:	380b      	subs	r0, #11
 8009df2:	d012      	beq.n	8009e1a <__b2d+0x8a>
 8009df4:	f1c0 0120 	rsb	r1, r0, #32
 8009df8:	fa23 f401 	lsr.w	r4, r3, r1
 8009dfc:	4082      	lsls	r2, r0
 8009dfe:	4322      	orrs	r2, r4
 8009e00:	4547      	cmp	r7, r8
 8009e02:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009e06:	bf8c      	ite	hi
 8009e08:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009e0c:	2200      	movls	r2, #0
 8009e0e:	4083      	lsls	r3, r0
 8009e10:	40ca      	lsrs	r2, r1
 8009e12:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009e16:	4313      	orrs	r3, r2
 8009e18:	e7de      	b.n	8009dd8 <__b2d+0x48>
 8009e1a:	ea42 0501 	orr.w	r5, r2, r1
 8009e1e:	e7db      	b.n	8009dd8 <__b2d+0x48>
 8009e20:	3ff00000 	.word	0x3ff00000

08009e24 <__d2b>:
 8009e24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e28:	460f      	mov	r7, r1
 8009e2a:	2101      	movs	r1, #1
 8009e2c:	ec59 8b10 	vmov	r8, r9, d0
 8009e30:	4616      	mov	r6, r2
 8009e32:	f7ff fc1b 	bl	800966c <_Balloc>
 8009e36:	4604      	mov	r4, r0
 8009e38:	b930      	cbnz	r0, 8009e48 <__d2b+0x24>
 8009e3a:	4602      	mov	r2, r0
 8009e3c:	4b23      	ldr	r3, [pc, #140]	@ (8009ecc <__d2b+0xa8>)
 8009e3e:	4824      	ldr	r0, [pc, #144]	@ (8009ed0 <__d2b+0xac>)
 8009e40:	f240 310f 	movw	r1, #783	@ 0x30f
 8009e44:	f000 fcca 	bl	800a7dc <__assert_func>
 8009e48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009e4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e50:	b10d      	cbz	r5, 8009e56 <__d2b+0x32>
 8009e52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e56:	9301      	str	r3, [sp, #4]
 8009e58:	f1b8 0300 	subs.w	r3, r8, #0
 8009e5c:	d023      	beq.n	8009ea6 <__d2b+0x82>
 8009e5e:	4668      	mov	r0, sp
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	f7ff fd14 	bl	800988e <__lo0bits>
 8009e66:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009e6a:	b1d0      	cbz	r0, 8009ea2 <__d2b+0x7e>
 8009e6c:	f1c0 0320 	rsb	r3, r0, #32
 8009e70:	fa02 f303 	lsl.w	r3, r2, r3
 8009e74:	430b      	orrs	r3, r1
 8009e76:	40c2      	lsrs	r2, r0
 8009e78:	6163      	str	r3, [r4, #20]
 8009e7a:	9201      	str	r2, [sp, #4]
 8009e7c:	9b01      	ldr	r3, [sp, #4]
 8009e7e:	61a3      	str	r3, [r4, #24]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	bf0c      	ite	eq
 8009e84:	2201      	moveq	r2, #1
 8009e86:	2202      	movne	r2, #2
 8009e88:	6122      	str	r2, [r4, #16]
 8009e8a:	b1a5      	cbz	r5, 8009eb6 <__d2b+0x92>
 8009e8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009e90:	4405      	add	r5, r0
 8009e92:	603d      	str	r5, [r7, #0]
 8009e94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009e98:	6030      	str	r0, [r6, #0]
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	b003      	add	sp, #12
 8009e9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ea2:	6161      	str	r1, [r4, #20]
 8009ea4:	e7ea      	b.n	8009e7c <__d2b+0x58>
 8009ea6:	a801      	add	r0, sp, #4
 8009ea8:	f7ff fcf1 	bl	800988e <__lo0bits>
 8009eac:	9b01      	ldr	r3, [sp, #4]
 8009eae:	6163      	str	r3, [r4, #20]
 8009eb0:	3020      	adds	r0, #32
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	e7e8      	b.n	8009e88 <__d2b+0x64>
 8009eb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009eba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009ebe:	6038      	str	r0, [r7, #0]
 8009ec0:	6918      	ldr	r0, [r3, #16]
 8009ec2:	f7ff fcc5 	bl	8009850 <__hi0bits>
 8009ec6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009eca:	e7e5      	b.n	8009e98 <__d2b+0x74>
 8009ecc:	0800ab86 	.word	0x0800ab86
 8009ed0:	0800abf7 	.word	0x0800abf7

08009ed4 <__ratio>:
 8009ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed8:	4688      	mov	r8, r1
 8009eda:	4669      	mov	r1, sp
 8009edc:	4681      	mov	r9, r0
 8009ede:	f7ff ff57 	bl	8009d90 <__b2d>
 8009ee2:	a901      	add	r1, sp, #4
 8009ee4:	4640      	mov	r0, r8
 8009ee6:	ec55 4b10 	vmov	r4, r5, d0
 8009eea:	f7ff ff51 	bl	8009d90 <__b2d>
 8009eee:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009ef2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8009ef6:	1ad2      	subs	r2, r2, r3
 8009ef8:	e9dd 3100 	ldrd	r3, r1, [sp]
 8009efc:	1a5b      	subs	r3, r3, r1
 8009efe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009f02:	ec57 6b10 	vmov	r6, r7, d0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	bfd6      	itet	le
 8009f0a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f0e:	462a      	movgt	r2, r5
 8009f10:	463a      	movle	r2, r7
 8009f12:	46ab      	mov	fp, r5
 8009f14:	46a2      	mov	sl, r4
 8009f16:	bfce      	itee	gt
 8009f18:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009f1c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8009f20:	ee00 3a90 	vmovle	s1, r3
 8009f24:	ec4b ab17 	vmov	d7, sl, fp
 8009f28:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8009f2c:	b003      	add	sp, #12
 8009f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f32 <__copybits>:
 8009f32:	3901      	subs	r1, #1
 8009f34:	b570      	push	{r4, r5, r6, lr}
 8009f36:	1149      	asrs	r1, r1, #5
 8009f38:	6914      	ldr	r4, [r2, #16]
 8009f3a:	3101      	adds	r1, #1
 8009f3c:	f102 0314 	add.w	r3, r2, #20
 8009f40:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f44:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f48:	1f05      	subs	r5, r0, #4
 8009f4a:	42a3      	cmp	r3, r4
 8009f4c:	d30c      	bcc.n	8009f68 <__copybits+0x36>
 8009f4e:	1aa3      	subs	r3, r4, r2
 8009f50:	3b11      	subs	r3, #17
 8009f52:	f023 0303 	bic.w	r3, r3, #3
 8009f56:	3211      	adds	r2, #17
 8009f58:	42a2      	cmp	r2, r4
 8009f5a:	bf88      	it	hi
 8009f5c:	2300      	movhi	r3, #0
 8009f5e:	4418      	add	r0, r3
 8009f60:	2300      	movs	r3, #0
 8009f62:	4288      	cmp	r0, r1
 8009f64:	d305      	bcc.n	8009f72 <__copybits+0x40>
 8009f66:	bd70      	pop	{r4, r5, r6, pc}
 8009f68:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f6c:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f70:	e7eb      	b.n	8009f4a <__copybits+0x18>
 8009f72:	f840 3b04 	str.w	r3, [r0], #4
 8009f76:	e7f4      	b.n	8009f62 <__copybits+0x30>

08009f78 <__any_on>:
 8009f78:	f100 0214 	add.w	r2, r0, #20
 8009f7c:	6900      	ldr	r0, [r0, #16]
 8009f7e:	114b      	asrs	r3, r1, #5
 8009f80:	4298      	cmp	r0, r3
 8009f82:	b510      	push	{r4, lr}
 8009f84:	db11      	blt.n	8009faa <__any_on+0x32>
 8009f86:	dd0a      	ble.n	8009f9e <__any_on+0x26>
 8009f88:	f011 011f 	ands.w	r1, r1, #31
 8009f8c:	d007      	beq.n	8009f9e <__any_on+0x26>
 8009f8e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f92:	fa24 f001 	lsr.w	r0, r4, r1
 8009f96:	fa00 f101 	lsl.w	r1, r0, r1
 8009f9a:	428c      	cmp	r4, r1
 8009f9c:	d10b      	bne.n	8009fb6 <__any_on+0x3e>
 8009f9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d803      	bhi.n	8009fae <__any_on+0x36>
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	bd10      	pop	{r4, pc}
 8009faa:	4603      	mov	r3, r0
 8009fac:	e7f7      	b.n	8009f9e <__any_on+0x26>
 8009fae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fb2:	2900      	cmp	r1, #0
 8009fb4:	d0f5      	beq.n	8009fa2 <__any_on+0x2a>
 8009fb6:	2001      	movs	r0, #1
 8009fb8:	e7f6      	b.n	8009fa8 <__any_on+0x30>

08009fba <__ascii_wctomb>:
 8009fba:	4603      	mov	r3, r0
 8009fbc:	4608      	mov	r0, r1
 8009fbe:	b141      	cbz	r1, 8009fd2 <__ascii_wctomb+0x18>
 8009fc0:	2aff      	cmp	r2, #255	@ 0xff
 8009fc2:	d904      	bls.n	8009fce <__ascii_wctomb+0x14>
 8009fc4:	228a      	movs	r2, #138	@ 0x8a
 8009fc6:	601a      	str	r2, [r3, #0]
 8009fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fcc:	4770      	bx	lr
 8009fce:	700a      	strb	r2, [r1, #0]
 8009fd0:	2001      	movs	r0, #1
 8009fd2:	4770      	bx	lr

08009fd4 <__ssputs_r>:
 8009fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd8:	688e      	ldr	r6, [r1, #8]
 8009fda:	461f      	mov	r7, r3
 8009fdc:	42be      	cmp	r6, r7
 8009fde:	680b      	ldr	r3, [r1, #0]
 8009fe0:	4682      	mov	sl, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	4690      	mov	r8, r2
 8009fe6:	d82d      	bhi.n	800a044 <__ssputs_r+0x70>
 8009fe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ff0:	d026      	beq.n	800a040 <__ssputs_r+0x6c>
 8009ff2:	6965      	ldr	r5, [r4, #20]
 8009ff4:	6909      	ldr	r1, [r1, #16]
 8009ff6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ffa:	eba3 0901 	sub.w	r9, r3, r1
 8009ffe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a002:	1c7b      	adds	r3, r7, #1
 800a004:	444b      	add	r3, r9
 800a006:	106d      	asrs	r5, r5, #1
 800a008:	429d      	cmp	r5, r3
 800a00a:	bf38      	it	cc
 800a00c:	461d      	movcc	r5, r3
 800a00e:	0553      	lsls	r3, r2, #21
 800a010:	d527      	bpl.n	800a062 <__ssputs_r+0x8e>
 800a012:	4629      	mov	r1, r5
 800a014:	f7ff fa8c 	bl	8009530 <_malloc_r>
 800a018:	4606      	mov	r6, r0
 800a01a:	b360      	cbz	r0, 800a076 <__ssputs_r+0xa2>
 800a01c:	6921      	ldr	r1, [r4, #16]
 800a01e:	464a      	mov	r2, r9
 800a020:	f7fe f8db 	bl	80081da <memcpy>
 800a024:	89a3      	ldrh	r3, [r4, #12]
 800a026:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a02a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a02e:	81a3      	strh	r3, [r4, #12]
 800a030:	6126      	str	r6, [r4, #16]
 800a032:	6165      	str	r5, [r4, #20]
 800a034:	444e      	add	r6, r9
 800a036:	eba5 0509 	sub.w	r5, r5, r9
 800a03a:	6026      	str	r6, [r4, #0]
 800a03c:	60a5      	str	r5, [r4, #8]
 800a03e:	463e      	mov	r6, r7
 800a040:	42be      	cmp	r6, r7
 800a042:	d900      	bls.n	800a046 <__ssputs_r+0x72>
 800a044:	463e      	mov	r6, r7
 800a046:	6820      	ldr	r0, [r4, #0]
 800a048:	4632      	mov	r2, r6
 800a04a:	4641      	mov	r1, r8
 800a04c:	f000 fb9c 	bl	800a788 <memmove>
 800a050:	68a3      	ldr	r3, [r4, #8]
 800a052:	1b9b      	subs	r3, r3, r6
 800a054:	60a3      	str	r3, [r4, #8]
 800a056:	6823      	ldr	r3, [r4, #0]
 800a058:	4433      	add	r3, r6
 800a05a:	6023      	str	r3, [r4, #0]
 800a05c:	2000      	movs	r0, #0
 800a05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a062:	462a      	mov	r2, r5
 800a064:	f000 fbec 	bl	800a840 <_realloc_r>
 800a068:	4606      	mov	r6, r0
 800a06a:	2800      	cmp	r0, #0
 800a06c:	d1e0      	bne.n	800a030 <__ssputs_r+0x5c>
 800a06e:	6921      	ldr	r1, [r4, #16]
 800a070:	4650      	mov	r0, sl
 800a072:	f7fe feaf 	bl	8008dd4 <_free_r>
 800a076:	230c      	movs	r3, #12
 800a078:	f8ca 3000 	str.w	r3, [sl]
 800a07c:	89a3      	ldrh	r3, [r4, #12]
 800a07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a082:	81a3      	strh	r3, [r4, #12]
 800a084:	f04f 30ff 	mov.w	r0, #4294967295
 800a088:	e7e9      	b.n	800a05e <__ssputs_r+0x8a>
	...

0800a08c <_svfiprintf_r>:
 800a08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a090:	4698      	mov	r8, r3
 800a092:	898b      	ldrh	r3, [r1, #12]
 800a094:	061b      	lsls	r3, r3, #24
 800a096:	b09d      	sub	sp, #116	@ 0x74
 800a098:	4607      	mov	r7, r0
 800a09a:	460d      	mov	r5, r1
 800a09c:	4614      	mov	r4, r2
 800a09e:	d510      	bpl.n	800a0c2 <_svfiprintf_r+0x36>
 800a0a0:	690b      	ldr	r3, [r1, #16]
 800a0a2:	b973      	cbnz	r3, 800a0c2 <_svfiprintf_r+0x36>
 800a0a4:	2140      	movs	r1, #64	@ 0x40
 800a0a6:	f7ff fa43 	bl	8009530 <_malloc_r>
 800a0aa:	6028      	str	r0, [r5, #0]
 800a0ac:	6128      	str	r0, [r5, #16]
 800a0ae:	b930      	cbnz	r0, 800a0be <_svfiprintf_r+0x32>
 800a0b0:	230c      	movs	r3, #12
 800a0b2:	603b      	str	r3, [r7, #0]
 800a0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b8:	b01d      	add	sp, #116	@ 0x74
 800a0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0be:	2340      	movs	r3, #64	@ 0x40
 800a0c0:	616b      	str	r3, [r5, #20]
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0c6:	2320      	movs	r3, #32
 800a0c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0d0:	2330      	movs	r3, #48	@ 0x30
 800a0d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a270 <_svfiprintf_r+0x1e4>
 800a0d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0da:	f04f 0901 	mov.w	r9, #1
 800a0de:	4623      	mov	r3, r4
 800a0e0:	469a      	mov	sl, r3
 800a0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0e6:	b10a      	cbz	r2, 800a0ec <_svfiprintf_r+0x60>
 800a0e8:	2a25      	cmp	r2, #37	@ 0x25
 800a0ea:	d1f9      	bne.n	800a0e0 <_svfiprintf_r+0x54>
 800a0ec:	ebba 0b04 	subs.w	fp, sl, r4
 800a0f0:	d00b      	beq.n	800a10a <_svfiprintf_r+0x7e>
 800a0f2:	465b      	mov	r3, fp
 800a0f4:	4622      	mov	r2, r4
 800a0f6:	4629      	mov	r1, r5
 800a0f8:	4638      	mov	r0, r7
 800a0fa:	f7ff ff6b 	bl	8009fd4 <__ssputs_r>
 800a0fe:	3001      	adds	r0, #1
 800a100:	f000 80a7 	beq.w	800a252 <_svfiprintf_r+0x1c6>
 800a104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a106:	445a      	add	r2, fp
 800a108:	9209      	str	r2, [sp, #36]	@ 0x24
 800a10a:	f89a 3000 	ldrb.w	r3, [sl]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	f000 809f 	beq.w	800a252 <_svfiprintf_r+0x1c6>
 800a114:	2300      	movs	r3, #0
 800a116:	f04f 32ff 	mov.w	r2, #4294967295
 800a11a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a11e:	f10a 0a01 	add.w	sl, sl, #1
 800a122:	9304      	str	r3, [sp, #16]
 800a124:	9307      	str	r3, [sp, #28]
 800a126:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a12a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a12c:	4654      	mov	r4, sl
 800a12e:	2205      	movs	r2, #5
 800a130:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a134:	484e      	ldr	r0, [pc, #312]	@ (800a270 <_svfiprintf_r+0x1e4>)
 800a136:	f7f6 f883 	bl	8000240 <memchr>
 800a13a:	9a04      	ldr	r2, [sp, #16]
 800a13c:	b9d8      	cbnz	r0, 800a176 <_svfiprintf_r+0xea>
 800a13e:	06d0      	lsls	r0, r2, #27
 800a140:	bf44      	itt	mi
 800a142:	2320      	movmi	r3, #32
 800a144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a148:	0711      	lsls	r1, r2, #28
 800a14a:	bf44      	itt	mi
 800a14c:	232b      	movmi	r3, #43	@ 0x2b
 800a14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a152:	f89a 3000 	ldrb.w	r3, [sl]
 800a156:	2b2a      	cmp	r3, #42	@ 0x2a
 800a158:	d015      	beq.n	800a186 <_svfiprintf_r+0xfa>
 800a15a:	9a07      	ldr	r2, [sp, #28]
 800a15c:	4654      	mov	r4, sl
 800a15e:	2000      	movs	r0, #0
 800a160:	f04f 0c0a 	mov.w	ip, #10
 800a164:	4621      	mov	r1, r4
 800a166:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a16a:	3b30      	subs	r3, #48	@ 0x30
 800a16c:	2b09      	cmp	r3, #9
 800a16e:	d94b      	bls.n	800a208 <_svfiprintf_r+0x17c>
 800a170:	b1b0      	cbz	r0, 800a1a0 <_svfiprintf_r+0x114>
 800a172:	9207      	str	r2, [sp, #28]
 800a174:	e014      	b.n	800a1a0 <_svfiprintf_r+0x114>
 800a176:	eba0 0308 	sub.w	r3, r0, r8
 800a17a:	fa09 f303 	lsl.w	r3, r9, r3
 800a17e:	4313      	orrs	r3, r2
 800a180:	9304      	str	r3, [sp, #16]
 800a182:	46a2      	mov	sl, r4
 800a184:	e7d2      	b.n	800a12c <_svfiprintf_r+0xa0>
 800a186:	9b03      	ldr	r3, [sp, #12]
 800a188:	1d19      	adds	r1, r3, #4
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	9103      	str	r1, [sp, #12]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	bfbb      	ittet	lt
 800a192:	425b      	neglt	r3, r3
 800a194:	f042 0202 	orrlt.w	r2, r2, #2
 800a198:	9307      	strge	r3, [sp, #28]
 800a19a:	9307      	strlt	r3, [sp, #28]
 800a19c:	bfb8      	it	lt
 800a19e:	9204      	strlt	r2, [sp, #16]
 800a1a0:	7823      	ldrb	r3, [r4, #0]
 800a1a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1a4:	d10a      	bne.n	800a1bc <_svfiprintf_r+0x130>
 800a1a6:	7863      	ldrb	r3, [r4, #1]
 800a1a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1aa:	d132      	bne.n	800a212 <_svfiprintf_r+0x186>
 800a1ac:	9b03      	ldr	r3, [sp, #12]
 800a1ae:	1d1a      	adds	r2, r3, #4
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	9203      	str	r2, [sp, #12]
 800a1b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1b8:	3402      	adds	r4, #2
 800a1ba:	9305      	str	r3, [sp, #20]
 800a1bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a280 <_svfiprintf_r+0x1f4>
 800a1c0:	7821      	ldrb	r1, [r4, #0]
 800a1c2:	2203      	movs	r2, #3
 800a1c4:	4650      	mov	r0, sl
 800a1c6:	f7f6 f83b 	bl	8000240 <memchr>
 800a1ca:	b138      	cbz	r0, 800a1dc <_svfiprintf_r+0x150>
 800a1cc:	9b04      	ldr	r3, [sp, #16]
 800a1ce:	eba0 000a 	sub.w	r0, r0, sl
 800a1d2:	2240      	movs	r2, #64	@ 0x40
 800a1d4:	4082      	lsls	r2, r0
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	3401      	adds	r4, #1
 800a1da:	9304      	str	r3, [sp, #16]
 800a1dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1e0:	4824      	ldr	r0, [pc, #144]	@ (800a274 <_svfiprintf_r+0x1e8>)
 800a1e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1e6:	2206      	movs	r2, #6
 800a1e8:	f7f6 f82a 	bl	8000240 <memchr>
 800a1ec:	2800      	cmp	r0, #0
 800a1ee:	d036      	beq.n	800a25e <_svfiprintf_r+0x1d2>
 800a1f0:	4b21      	ldr	r3, [pc, #132]	@ (800a278 <_svfiprintf_r+0x1ec>)
 800a1f2:	bb1b      	cbnz	r3, 800a23c <_svfiprintf_r+0x1b0>
 800a1f4:	9b03      	ldr	r3, [sp, #12]
 800a1f6:	3307      	adds	r3, #7
 800a1f8:	f023 0307 	bic.w	r3, r3, #7
 800a1fc:	3308      	adds	r3, #8
 800a1fe:	9303      	str	r3, [sp, #12]
 800a200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a202:	4433      	add	r3, r6
 800a204:	9309      	str	r3, [sp, #36]	@ 0x24
 800a206:	e76a      	b.n	800a0de <_svfiprintf_r+0x52>
 800a208:	fb0c 3202 	mla	r2, ip, r2, r3
 800a20c:	460c      	mov	r4, r1
 800a20e:	2001      	movs	r0, #1
 800a210:	e7a8      	b.n	800a164 <_svfiprintf_r+0xd8>
 800a212:	2300      	movs	r3, #0
 800a214:	3401      	adds	r4, #1
 800a216:	9305      	str	r3, [sp, #20]
 800a218:	4619      	mov	r1, r3
 800a21a:	f04f 0c0a 	mov.w	ip, #10
 800a21e:	4620      	mov	r0, r4
 800a220:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a224:	3a30      	subs	r2, #48	@ 0x30
 800a226:	2a09      	cmp	r2, #9
 800a228:	d903      	bls.n	800a232 <_svfiprintf_r+0x1a6>
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d0c6      	beq.n	800a1bc <_svfiprintf_r+0x130>
 800a22e:	9105      	str	r1, [sp, #20]
 800a230:	e7c4      	b.n	800a1bc <_svfiprintf_r+0x130>
 800a232:	fb0c 2101 	mla	r1, ip, r1, r2
 800a236:	4604      	mov	r4, r0
 800a238:	2301      	movs	r3, #1
 800a23a:	e7f0      	b.n	800a21e <_svfiprintf_r+0x192>
 800a23c:	ab03      	add	r3, sp, #12
 800a23e:	9300      	str	r3, [sp, #0]
 800a240:	462a      	mov	r2, r5
 800a242:	4b0e      	ldr	r3, [pc, #56]	@ (800a27c <_svfiprintf_r+0x1f0>)
 800a244:	a904      	add	r1, sp, #16
 800a246:	4638      	mov	r0, r7
 800a248:	f7fd fa56 	bl	80076f8 <_printf_float>
 800a24c:	1c42      	adds	r2, r0, #1
 800a24e:	4606      	mov	r6, r0
 800a250:	d1d6      	bne.n	800a200 <_svfiprintf_r+0x174>
 800a252:	89ab      	ldrh	r3, [r5, #12]
 800a254:	065b      	lsls	r3, r3, #25
 800a256:	f53f af2d 	bmi.w	800a0b4 <_svfiprintf_r+0x28>
 800a25a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a25c:	e72c      	b.n	800a0b8 <_svfiprintf_r+0x2c>
 800a25e:	ab03      	add	r3, sp, #12
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	462a      	mov	r2, r5
 800a264:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <_svfiprintf_r+0x1f0>)
 800a266:	a904      	add	r1, sp, #16
 800a268:	4638      	mov	r0, r7
 800a26a:	f7fd fccd 	bl	8007c08 <_printf_i>
 800a26e:	e7ed      	b.n	800a24c <_svfiprintf_r+0x1c0>
 800a270:	0800ac50 	.word	0x0800ac50
 800a274:	0800ac5a 	.word	0x0800ac5a
 800a278:	080076f9 	.word	0x080076f9
 800a27c:	08009fd5 	.word	0x08009fd5
 800a280:	0800ac56 	.word	0x0800ac56

0800a284 <__sfputc_r>:
 800a284:	6893      	ldr	r3, [r2, #8]
 800a286:	3b01      	subs	r3, #1
 800a288:	2b00      	cmp	r3, #0
 800a28a:	b410      	push	{r4}
 800a28c:	6093      	str	r3, [r2, #8]
 800a28e:	da08      	bge.n	800a2a2 <__sfputc_r+0x1e>
 800a290:	6994      	ldr	r4, [r2, #24]
 800a292:	42a3      	cmp	r3, r4
 800a294:	db01      	blt.n	800a29a <__sfputc_r+0x16>
 800a296:	290a      	cmp	r1, #10
 800a298:	d103      	bne.n	800a2a2 <__sfputc_r+0x1e>
 800a29a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a29e:	f000 b9df 	b.w	800a660 <__swbuf_r>
 800a2a2:	6813      	ldr	r3, [r2, #0]
 800a2a4:	1c58      	adds	r0, r3, #1
 800a2a6:	6010      	str	r0, [r2, #0]
 800a2a8:	7019      	strb	r1, [r3, #0]
 800a2aa:	4608      	mov	r0, r1
 800a2ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2b0:	4770      	bx	lr

0800a2b2 <__sfputs_r>:
 800a2b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2b4:	4606      	mov	r6, r0
 800a2b6:	460f      	mov	r7, r1
 800a2b8:	4614      	mov	r4, r2
 800a2ba:	18d5      	adds	r5, r2, r3
 800a2bc:	42ac      	cmp	r4, r5
 800a2be:	d101      	bne.n	800a2c4 <__sfputs_r+0x12>
 800a2c0:	2000      	movs	r0, #0
 800a2c2:	e007      	b.n	800a2d4 <__sfputs_r+0x22>
 800a2c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2c8:	463a      	mov	r2, r7
 800a2ca:	4630      	mov	r0, r6
 800a2cc:	f7ff ffda 	bl	800a284 <__sfputc_r>
 800a2d0:	1c43      	adds	r3, r0, #1
 800a2d2:	d1f3      	bne.n	800a2bc <__sfputs_r+0xa>
 800a2d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a2d8 <_vfiprintf_r>:
 800a2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2dc:	460d      	mov	r5, r1
 800a2de:	b09d      	sub	sp, #116	@ 0x74
 800a2e0:	4614      	mov	r4, r2
 800a2e2:	4698      	mov	r8, r3
 800a2e4:	4606      	mov	r6, r0
 800a2e6:	b118      	cbz	r0, 800a2f0 <_vfiprintf_r+0x18>
 800a2e8:	6a03      	ldr	r3, [r0, #32]
 800a2ea:	b90b      	cbnz	r3, 800a2f0 <_vfiprintf_r+0x18>
 800a2ec:	f7fd fe36 	bl	8007f5c <__sinit>
 800a2f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2f2:	07d9      	lsls	r1, r3, #31
 800a2f4:	d405      	bmi.n	800a302 <_vfiprintf_r+0x2a>
 800a2f6:	89ab      	ldrh	r3, [r5, #12]
 800a2f8:	059a      	lsls	r2, r3, #22
 800a2fa:	d402      	bmi.n	800a302 <_vfiprintf_r+0x2a>
 800a2fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2fe:	f7fd ff6a 	bl	80081d6 <__retarget_lock_acquire_recursive>
 800a302:	89ab      	ldrh	r3, [r5, #12]
 800a304:	071b      	lsls	r3, r3, #28
 800a306:	d501      	bpl.n	800a30c <_vfiprintf_r+0x34>
 800a308:	692b      	ldr	r3, [r5, #16]
 800a30a:	b99b      	cbnz	r3, 800a334 <_vfiprintf_r+0x5c>
 800a30c:	4629      	mov	r1, r5
 800a30e:	4630      	mov	r0, r6
 800a310:	f000 f9e4 	bl	800a6dc <__swsetup_r>
 800a314:	b170      	cbz	r0, 800a334 <_vfiprintf_r+0x5c>
 800a316:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a318:	07dc      	lsls	r4, r3, #31
 800a31a:	d504      	bpl.n	800a326 <_vfiprintf_r+0x4e>
 800a31c:	f04f 30ff 	mov.w	r0, #4294967295
 800a320:	b01d      	add	sp, #116	@ 0x74
 800a322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a326:	89ab      	ldrh	r3, [r5, #12]
 800a328:	0598      	lsls	r0, r3, #22
 800a32a:	d4f7      	bmi.n	800a31c <_vfiprintf_r+0x44>
 800a32c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a32e:	f7fd ff53 	bl	80081d8 <__retarget_lock_release_recursive>
 800a332:	e7f3      	b.n	800a31c <_vfiprintf_r+0x44>
 800a334:	2300      	movs	r3, #0
 800a336:	9309      	str	r3, [sp, #36]	@ 0x24
 800a338:	2320      	movs	r3, #32
 800a33a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a33e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a342:	2330      	movs	r3, #48	@ 0x30
 800a344:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a4f4 <_vfiprintf_r+0x21c>
 800a348:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a34c:	f04f 0901 	mov.w	r9, #1
 800a350:	4623      	mov	r3, r4
 800a352:	469a      	mov	sl, r3
 800a354:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a358:	b10a      	cbz	r2, 800a35e <_vfiprintf_r+0x86>
 800a35a:	2a25      	cmp	r2, #37	@ 0x25
 800a35c:	d1f9      	bne.n	800a352 <_vfiprintf_r+0x7a>
 800a35e:	ebba 0b04 	subs.w	fp, sl, r4
 800a362:	d00b      	beq.n	800a37c <_vfiprintf_r+0xa4>
 800a364:	465b      	mov	r3, fp
 800a366:	4622      	mov	r2, r4
 800a368:	4629      	mov	r1, r5
 800a36a:	4630      	mov	r0, r6
 800a36c:	f7ff ffa1 	bl	800a2b2 <__sfputs_r>
 800a370:	3001      	adds	r0, #1
 800a372:	f000 80a7 	beq.w	800a4c4 <_vfiprintf_r+0x1ec>
 800a376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a378:	445a      	add	r2, fp
 800a37a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a37c:	f89a 3000 	ldrb.w	r3, [sl]
 800a380:	2b00      	cmp	r3, #0
 800a382:	f000 809f 	beq.w	800a4c4 <_vfiprintf_r+0x1ec>
 800a386:	2300      	movs	r3, #0
 800a388:	f04f 32ff 	mov.w	r2, #4294967295
 800a38c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a390:	f10a 0a01 	add.w	sl, sl, #1
 800a394:	9304      	str	r3, [sp, #16]
 800a396:	9307      	str	r3, [sp, #28]
 800a398:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a39c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a39e:	4654      	mov	r4, sl
 800a3a0:	2205      	movs	r2, #5
 800a3a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a6:	4853      	ldr	r0, [pc, #332]	@ (800a4f4 <_vfiprintf_r+0x21c>)
 800a3a8:	f7f5 ff4a 	bl	8000240 <memchr>
 800a3ac:	9a04      	ldr	r2, [sp, #16]
 800a3ae:	b9d8      	cbnz	r0, 800a3e8 <_vfiprintf_r+0x110>
 800a3b0:	06d1      	lsls	r1, r2, #27
 800a3b2:	bf44      	itt	mi
 800a3b4:	2320      	movmi	r3, #32
 800a3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3ba:	0713      	lsls	r3, r2, #28
 800a3bc:	bf44      	itt	mi
 800a3be:	232b      	movmi	r3, #43	@ 0x2b
 800a3c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3c4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3ca:	d015      	beq.n	800a3f8 <_vfiprintf_r+0x120>
 800a3cc:	9a07      	ldr	r2, [sp, #28]
 800a3ce:	4654      	mov	r4, sl
 800a3d0:	2000      	movs	r0, #0
 800a3d2:	f04f 0c0a 	mov.w	ip, #10
 800a3d6:	4621      	mov	r1, r4
 800a3d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a3dc:	3b30      	subs	r3, #48	@ 0x30
 800a3de:	2b09      	cmp	r3, #9
 800a3e0:	d94b      	bls.n	800a47a <_vfiprintf_r+0x1a2>
 800a3e2:	b1b0      	cbz	r0, 800a412 <_vfiprintf_r+0x13a>
 800a3e4:	9207      	str	r2, [sp, #28]
 800a3e6:	e014      	b.n	800a412 <_vfiprintf_r+0x13a>
 800a3e8:	eba0 0308 	sub.w	r3, r0, r8
 800a3ec:	fa09 f303 	lsl.w	r3, r9, r3
 800a3f0:	4313      	orrs	r3, r2
 800a3f2:	9304      	str	r3, [sp, #16]
 800a3f4:	46a2      	mov	sl, r4
 800a3f6:	e7d2      	b.n	800a39e <_vfiprintf_r+0xc6>
 800a3f8:	9b03      	ldr	r3, [sp, #12]
 800a3fa:	1d19      	adds	r1, r3, #4
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	9103      	str	r1, [sp, #12]
 800a400:	2b00      	cmp	r3, #0
 800a402:	bfbb      	ittet	lt
 800a404:	425b      	neglt	r3, r3
 800a406:	f042 0202 	orrlt.w	r2, r2, #2
 800a40a:	9307      	strge	r3, [sp, #28]
 800a40c:	9307      	strlt	r3, [sp, #28]
 800a40e:	bfb8      	it	lt
 800a410:	9204      	strlt	r2, [sp, #16]
 800a412:	7823      	ldrb	r3, [r4, #0]
 800a414:	2b2e      	cmp	r3, #46	@ 0x2e
 800a416:	d10a      	bne.n	800a42e <_vfiprintf_r+0x156>
 800a418:	7863      	ldrb	r3, [r4, #1]
 800a41a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a41c:	d132      	bne.n	800a484 <_vfiprintf_r+0x1ac>
 800a41e:	9b03      	ldr	r3, [sp, #12]
 800a420:	1d1a      	adds	r2, r3, #4
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	9203      	str	r2, [sp, #12]
 800a426:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a42a:	3402      	adds	r4, #2
 800a42c:	9305      	str	r3, [sp, #20]
 800a42e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a504 <_vfiprintf_r+0x22c>
 800a432:	7821      	ldrb	r1, [r4, #0]
 800a434:	2203      	movs	r2, #3
 800a436:	4650      	mov	r0, sl
 800a438:	f7f5 ff02 	bl	8000240 <memchr>
 800a43c:	b138      	cbz	r0, 800a44e <_vfiprintf_r+0x176>
 800a43e:	9b04      	ldr	r3, [sp, #16]
 800a440:	eba0 000a 	sub.w	r0, r0, sl
 800a444:	2240      	movs	r2, #64	@ 0x40
 800a446:	4082      	lsls	r2, r0
 800a448:	4313      	orrs	r3, r2
 800a44a:	3401      	adds	r4, #1
 800a44c:	9304      	str	r3, [sp, #16]
 800a44e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a452:	4829      	ldr	r0, [pc, #164]	@ (800a4f8 <_vfiprintf_r+0x220>)
 800a454:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a458:	2206      	movs	r2, #6
 800a45a:	f7f5 fef1 	bl	8000240 <memchr>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d03f      	beq.n	800a4e2 <_vfiprintf_r+0x20a>
 800a462:	4b26      	ldr	r3, [pc, #152]	@ (800a4fc <_vfiprintf_r+0x224>)
 800a464:	bb1b      	cbnz	r3, 800a4ae <_vfiprintf_r+0x1d6>
 800a466:	9b03      	ldr	r3, [sp, #12]
 800a468:	3307      	adds	r3, #7
 800a46a:	f023 0307 	bic.w	r3, r3, #7
 800a46e:	3308      	adds	r3, #8
 800a470:	9303      	str	r3, [sp, #12]
 800a472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a474:	443b      	add	r3, r7
 800a476:	9309      	str	r3, [sp, #36]	@ 0x24
 800a478:	e76a      	b.n	800a350 <_vfiprintf_r+0x78>
 800a47a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a47e:	460c      	mov	r4, r1
 800a480:	2001      	movs	r0, #1
 800a482:	e7a8      	b.n	800a3d6 <_vfiprintf_r+0xfe>
 800a484:	2300      	movs	r3, #0
 800a486:	3401      	adds	r4, #1
 800a488:	9305      	str	r3, [sp, #20]
 800a48a:	4619      	mov	r1, r3
 800a48c:	f04f 0c0a 	mov.w	ip, #10
 800a490:	4620      	mov	r0, r4
 800a492:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a496:	3a30      	subs	r2, #48	@ 0x30
 800a498:	2a09      	cmp	r2, #9
 800a49a:	d903      	bls.n	800a4a4 <_vfiprintf_r+0x1cc>
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d0c6      	beq.n	800a42e <_vfiprintf_r+0x156>
 800a4a0:	9105      	str	r1, [sp, #20]
 800a4a2:	e7c4      	b.n	800a42e <_vfiprintf_r+0x156>
 800a4a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	e7f0      	b.n	800a490 <_vfiprintf_r+0x1b8>
 800a4ae:	ab03      	add	r3, sp, #12
 800a4b0:	9300      	str	r3, [sp, #0]
 800a4b2:	462a      	mov	r2, r5
 800a4b4:	4b12      	ldr	r3, [pc, #72]	@ (800a500 <_vfiprintf_r+0x228>)
 800a4b6:	a904      	add	r1, sp, #16
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	f7fd f91d 	bl	80076f8 <_printf_float>
 800a4be:	4607      	mov	r7, r0
 800a4c0:	1c78      	adds	r0, r7, #1
 800a4c2:	d1d6      	bne.n	800a472 <_vfiprintf_r+0x19a>
 800a4c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4c6:	07d9      	lsls	r1, r3, #31
 800a4c8:	d405      	bmi.n	800a4d6 <_vfiprintf_r+0x1fe>
 800a4ca:	89ab      	ldrh	r3, [r5, #12]
 800a4cc:	059a      	lsls	r2, r3, #22
 800a4ce:	d402      	bmi.n	800a4d6 <_vfiprintf_r+0x1fe>
 800a4d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a4d2:	f7fd fe81 	bl	80081d8 <__retarget_lock_release_recursive>
 800a4d6:	89ab      	ldrh	r3, [r5, #12]
 800a4d8:	065b      	lsls	r3, r3, #25
 800a4da:	f53f af1f 	bmi.w	800a31c <_vfiprintf_r+0x44>
 800a4de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4e0:	e71e      	b.n	800a320 <_vfiprintf_r+0x48>
 800a4e2:	ab03      	add	r3, sp, #12
 800a4e4:	9300      	str	r3, [sp, #0]
 800a4e6:	462a      	mov	r2, r5
 800a4e8:	4b05      	ldr	r3, [pc, #20]	@ (800a500 <_vfiprintf_r+0x228>)
 800a4ea:	a904      	add	r1, sp, #16
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	f7fd fb8b 	bl	8007c08 <_printf_i>
 800a4f2:	e7e4      	b.n	800a4be <_vfiprintf_r+0x1e6>
 800a4f4:	0800ac50 	.word	0x0800ac50
 800a4f8:	0800ac5a 	.word	0x0800ac5a
 800a4fc:	080076f9 	.word	0x080076f9
 800a500:	0800a2b3 	.word	0x0800a2b3
 800a504:	0800ac56 	.word	0x0800ac56

0800a508 <__sflush_r>:
 800a508:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a50c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a510:	0716      	lsls	r6, r2, #28
 800a512:	4605      	mov	r5, r0
 800a514:	460c      	mov	r4, r1
 800a516:	d454      	bmi.n	800a5c2 <__sflush_r+0xba>
 800a518:	684b      	ldr	r3, [r1, #4]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	dc02      	bgt.n	800a524 <__sflush_r+0x1c>
 800a51e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a520:	2b00      	cmp	r3, #0
 800a522:	dd48      	ble.n	800a5b6 <__sflush_r+0xae>
 800a524:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a526:	2e00      	cmp	r6, #0
 800a528:	d045      	beq.n	800a5b6 <__sflush_r+0xae>
 800a52a:	2300      	movs	r3, #0
 800a52c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a530:	682f      	ldr	r7, [r5, #0]
 800a532:	6a21      	ldr	r1, [r4, #32]
 800a534:	602b      	str	r3, [r5, #0]
 800a536:	d030      	beq.n	800a59a <__sflush_r+0x92>
 800a538:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a53a:	89a3      	ldrh	r3, [r4, #12]
 800a53c:	0759      	lsls	r1, r3, #29
 800a53e:	d505      	bpl.n	800a54c <__sflush_r+0x44>
 800a540:	6863      	ldr	r3, [r4, #4]
 800a542:	1ad2      	subs	r2, r2, r3
 800a544:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a546:	b10b      	cbz	r3, 800a54c <__sflush_r+0x44>
 800a548:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a54a:	1ad2      	subs	r2, r2, r3
 800a54c:	2300      	movs	r3, #0
 800a54e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a550:	6a21      	ldr	r1, [r4, #32]
 800a552:	4628      	mov	r0, r5
 800a554:	47b0      	blx	r6
 800a556:	1c43      	adds	r3, r0, #1
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	d106      	bne.n	800a56a <__sflush_r+0x62>
 800a55c:	6829      	ldr	r1, [r5, #0]
 800a55e:	291d      	cmp	r1, #29
 800a560:	d82b      	bhi.n	800a5ba <__sflush_r+0xb2>
 800a562:	4a2a      	ldr	r2, [pc, #168]	@ (800a60c <__sflush_r+0x104>)
 800a564:	40ca      	lsrs	r2, r1
 800a566:	07d6      	lsls	r6, r2, #31
 800a568:	d527      	bpl.n	800a5ba <__sflush_r+0xb2>
 800a56a:	2200      	movs	r2, #0
 800a56c:	6062      	str	r2, [r4, #4]
 800a56e:	04d9      	lsls	r1, r3, #19
 800a570:	6922      	ldr	r2, [r4, #16]
 800a572:	6022      	str	r2, [r4, #0]
 800a574:	d504      	bpl.n	800a580 <__sflush_r+0x78>
 800a576:	1c42      	adds	r2, r0, #1
 800a578:	d101      	bne.n	800a57e <__sflush_r+0x76>
 800a57a:	682b      	ldr	r3, [r5, #0]
 800a57c:	b903      	cbnz	r3, 800a580 <__sflush_r+0x78>
 800a57e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a582:	602f      	str	r7, [r5, #0]
 800a584:	b1b9      	cbz	r1, 800a5b6 <__sflush_r+0xae>
 800a586:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a58a:	4299      	cmp	r1, r3
 800a58c:	d002      	beq.n	800a594 <__sflush_r+0x8c>
 800a58e:	4628      	mov	r0, r5
 800a590:	f7fe fc20 	bl	8008dd4 <_free_r>
 800a594:	2300      	movs	r3, #0
 800a596:	6363      	str	r3, [r4, #52]	@ 0x34
 800a598:	e00d      	b.n	800a5b6 <__sflush_r+0xae>
 800a59a:	2301      	movs	r3, #1
 800a59c:	4628      	mov	r0, r5
 800a59e:	47b0      	blx	r6
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	1c50      	adds	r0, r2, #1
 800a5a4:	d1c9      	bne.n	800a53a <__sflush_r+0x32>
 800a5a6:	682b      	ldr	r3, [r5, #0]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d0c6      	beq.n	800a53a <__sflush_r+0x32>
 800a5ac:	2b1d      	cmp	r3, #29
 800a5ae:	d001      	beq.n	800a5b4 <__sflush_r+0xac>
 800a5b0:	2b16      	cmp	r3, #22
 800a5b2:	d11e      	bne.n	800a5f2 <__sflush_r+0xea>
 800a5b4:	602f      	str	r7, [r5, #0]
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	e022      	b.n	800a600 <__sflush_r+0xf8>
 800a5ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5be:	b21b      	sxth	r3, r3
 800a5c0:	e01b      	b.n	800a5fa <__sflush_r+0xf2>
 800a5c2:	690f      	ldr	r7, [r1, #16]
 800a5c4:	2f00      	cmp	r7, #0
 800a5c6:	d0f6      	beq.n	800a5b6 <__sflush_r+0xae>
 800a5c8:	0793      	lsls	r3, r2, #30
 800a5ca:	680e      	ldr	r6, [r1, #0]
 800a5cc:	bf08      	it	eq
 800a5ce:	694b      	ldreq	r3, [r1, #20]
 800a5d0:	600f      	str	r7, [r1, #0]
 800a5d2:	bf18      	it	ne
 800a5d4:	2300      	movne	r3, #0
 800a5d6:	eba6 0807 	sub.w	r8, r6, r7
 800a5da:	608b      	str	r3, [r1, #8]
 800a5dc:	f1b8 0f00 	cmp.w	r8, #0
 800a5e0:	dde9      	ble.n	800a5b6 <__sflush_r+0xae>
 800a5e2:	6a21      	ldr	r1, [r4, #32]
 800a5e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a5e6:	4643      	mov	r3, r8
 800a5e8:	463a      	mov	r2, r7
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	47b0      	blx	r6
 800a5ee:	2800      	cmp	r0, #0
 800a5f0:	dc08      	bgt.n	800a604 <__sflush_r+0xfc>
 800a5f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5fa:	81a3      	strh	r3, [r4, #12]
 800a5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a604:	4407      	add	r7, r0
 800a606:	eba8 0800 	sub.w	r8, r8, r0
 800a60a:	e7e7      	b.n	800a5dc <__sflush_r+0xd4>
 800a60c:	20400001 	.word	0x20400001

0800a610 <_fflush_r>:
 800a610:	b538      	push	{r3, r4, r5, lr}
 800a612:	690b      	ldr	r3, [r1, #16]
 800a614:	4605      	mov	r5, r0
 800a616:	460c      	mov	r4, r1
 800a618:	b913      	cbnz	r3, 800a620 <_fflush_r+0x10>
 800a61a:	2500      	movs	r5, #0
 800a61c:	4628      	mov	r0, r5
 800a61e:	bd38      	pop	{r3, r4, r5, pc}
 800a620:	b118      	cbz	r0, 800a62a <_fflush_r+0x1a>
 800a622:	6a03      	ldr	r3, [r0, #32]
 800a624:	b90b      	cbnz	r3, 800a62a <_fflush_r+0x1a>
 800a626:	f7fd fc99 	bl	8007f5c <__sinit>
 800a62a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d0f3      	beq.n	800a61a <_fflush_r+0xa>
 800a632:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a634:	07d0      	lsls	r0, r2, #31
 800a636:	d404      	bmi.n	800a642 <_fflush_r+0x32>
 800a638:	0599      	lsls	r1, r3, #22
 800a63a:	d402      	bmi.n	800a642 <_fflush_r+0x32>
 800a63c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a63e:	f7fd fdca 	bl	80081d6 <__retarget_lock_acquire_recursive>
 800a642:	4628      	mov	r0, r5
 800a644:	4621      	mov	r1, r4
 800a646:	f7ff ff5f 	bl	800a508 <__sflush_r>
 800a64a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a64c:	07da      	lsls	r2, r3, #31
 800a64e:	4605      	mov	r5, r0
 800a650:	d4e4      	bmi.n	800a61c <_fflush_r+0xc>
 800a652:	89a3      	ldrh	r3, [r4, #12]
 800a654:	059b      	lsls	r3, r3, #22
 800a656:	d4e1      	bmi.n	800a61c <_fflush_r+0xc>
 800a658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a65a:	f7fd fdbd 	bl	80081d8 <__retarget_lock_release_recursive>
 800a65e:	e7dd      	b.n	800a61c <_fflush_r+0xc>

0800a660 <__swbuf_r>:
 800a660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a662:	460e      	mov	r6, r1
 800a664:	4614      	mov	r4, r2
 800a666:	4605      	mov	r5, r0
 800a668:	b118      	cbz	r0, 800a672 <__swbuf_r+0x12>
 800a66a:	6a03      	ldr	r3, [r0, #32]
 800a66c:	b90b      	cbnz	r3, 800a672 <__swbuf_r+0x12>
 800a66e:	f7fd fc75 	bl	8007f5c <__sinit>
 800a672:	69a3      	ldr	r3, [r4, #24]
 800a674:	60a3      	str	r3, [r4, #8]
 800a676:	89a3      	ldrh	r3, [r4, #12]
 800a678:	071a      	lsls	r2, r3, #28
 800a67a:	d501      	bpl.n	800a680 <__swbuf_r+0x20>
 800a67c:	6923      	ldr	r3, [r4, #16]
 800a67e:	b943      	cbnz	r3, 800a692 <__swbuf_r+0x32>
 800a680:	4621      	mov	r1, r4
 800a682:	4628      	mov	r0, r5
 800a684:	f000 f82a 	bl	800a6dc <__swsetup_r>
 800a688:	b118      	cbz	r0, 800a692 <__swbuf_r+0x32>
 800a68a:	f04f 37ff 	mov.w	r7, #4294967295
 800a68e:	4638      	mov	r0, r7
 800a690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a692:	6823      	ldr	r3, [r4, #0]
 800a694:	6922      	ldr	r2, [r4, #16]
 800a696:	1a98      	subs	r0, r3, r2
 800a698:	6963      	ldr	r3, [r4, #20]
 800a69a:	b2f6      	uxtb	r6, r6
 800a69c:	4283      	cmp	r3, r0
 800a69e:	4637      	mov	r7, r6
 800a6a0:	dc05      	bgt.n	800a6ae <__swbuf_r+0x4e>
 800a6a2:	4621      	mov	r1, r4
 800a6a4:	4628      	mov	r0, r5
 800a6a6:	f7ff ffb3 	bl	800a610 <_fflush_r>
 800a6aa:	2800      	cmp	r0, #0
 800a6ac:	d1ed      	bne.n	800a68a <__swbuf_r+0x2a>
 800a6ae:	68a3      	ldr	r3, [r4, #8]
 800a6b0:	3b01      	subs	r3, #1
 800a6b2:	60a3      	str	r3, [r4, #8]
 800a6b4:	6823      	ldr	r3, [r4, #0]
 800a6b6:	1c5a      	adds	r2, r3, #1
 800a6b8:	6022      	str	r2, [r4, #0]
 800a6ba:	701e      	strb	r6, [r3, #0]
 800a6bc:	6962      	ldr	r2, [r4, #20]
 800a6be:	1c43      	adds	r3, r0, #1
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d004      	beq.n	800a6ce <__swbuf_r+0x6e>
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	07db      	lsls	r3, r3, #31
 800a6c8:	d5e1      	bpl.n	800a68e <__swbuf_r+0x2e>
 800a6ca:	2e0a      	cmp	r6, #10
 800a6cc:	d1df      	bne.n	800a68e <__swbuf_r+0x2e>
 800a6ce:	4621      	mov	r1, r4
 800a6d0:	4628      	mov	r0, r5
 800a6d2:	f7ff ff9d 	bl	800a610 <_fflush_r>
 800a6d6:	2800      	cmp	r0, #0
 800a6d8:	d0d9      	beq.n	800a68e <__swbuf_r+0x2e>
 800a6da:	e7d6      	b.n	800a68a <__swbuf_r+0x2a>

0800a6dc <__swsetup_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	4b29      	ldr	r3, [pc, #164]	@ (800a784 <__swsetup_r+0xa8>)
 800a6e0:	4605      	mov	r5, r0
 800a6e2:	6818      	ldr	r0, [r3, #0]
 800a6e4:	460c      	mov	r4, r1
 800a6e6:	b118      	cbz	r0, 800a6f0 <__swsetup_r+0x14>
 800a6e8:	6a03      	ldr	r3, [r0, #32]
 800a6ea:	b90b      	cbnz	r3, 800a6f0 <__swsetup_r+0x14>
 800a6ec:	f7fd fc36 	bl	8007f5c <__sinit>
 800a6f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6f4:	0719      	lsls	r1, r3, #28
 800a6f6:	d422      	bmi.n	800a73e <__swsetup_r+0x62>
 800a6f8:	06da      	lsls	r2, r3, #27
 800a6fa:	d407      	bmi.n	800a70c <__swsetup_r+0x30>
 800a6fc:	2209      	movs	r2, #9
 800a6fe:	602a      	str	r2, [r5, #0]
 800a700:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a704:	81a3      	strh	r3, [r4, #12]
 800a706:	f04f 30ff 	mov.w	r0, #4294967295
 800a70a:	e033      	b.n	800a774 <__swsetup_r+0x98>
 800a70c:	0758      	lsls	r0, r3, #29
 800a70e:	d512      	bpl.n	800a736 <__swsetup_r+0x5a>
 800a710:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a712:	b141      	cbz	r1, 800a726 <__swsetup_r+0x4a>
 800a714:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a718:	4299      	cmp	r1, r3
 800a71a:	d002      	beq.n	800a722 <__swsetup_r+0x46>
 800a71c:	4628      	mov	r0, r5
 800a71e:	f7fe fb59 	bl	8008dd4 <_free_r>
 800a722:	2300      	movs	r3, #0
 800a724:	6363      	str	r3, [r4, #52]	@ 0x34
 800a726:	89a3      	ldrh	r3, [r4, #12]
 800a728:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a72c:	81a3      	strh	r3, [r4, #12]
 800a72e:	2300      	movs	r3, #0
 800a730:	6063      	str	r3, [r4, #4]
 800a732:	6923      	ldr	r3, [r4, #16]
 800a734:	6023      	str	r3, [r4, #0]
 800a736:	89a3      	ldrh	r3, [r4, #12]
 800a738:	f043 0308 	orr.w	r3, r3, #8
 800a73c:	81a3      	strh	r3, [r4, #12]
 800a73e:	6923      	ldr	r3, [r4, #16]
 800a740:	b94b      	cbnz	r3, 800a756 <__swsetup_r+0x7a>
 800a742:	89a3      	ldrh	r3, [r4, #12]
 800a744:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a748:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a74c:	d003      	beq.n	800a756 <__swsetup_r+0x7a>
 800a74e:	4621      	mov	r1, r4
 800a750:	4628      	mov	r0, r5
 800a752:	f000 f8db 	bl	800a90c <__smakebuf_r>
 800a756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a75a:	f013 0201 	ands.w	r2, r3, #1
 800a75e:	d00a      	beq.n	800a776 <__swsetup_r+0x9a>
 800a760:	2200      	movs	r2, #0
 800a762:	60a2      	str	r2, [r4, #8]
 800a764:	6962      	ldr	r2, [r4, #20]
 800a766:	4252      	negs	r2, r2
 800a768:	61a2      	str	r2, [r4, #24]
 800a76a:	6922      	ldr	r2, [r4, #16]
 800a76c:	b942      	cbnz	r2, 800a780 <__swsetup_r+0xa4>
 800a76e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a772:	d1c5      	bne.n	800a700 <__swsetup_r+0x24>
 800a774:	bd38      	pop	{r3, r4, r5, pc}
 800a776:	0799      	lsls	r1, r3, #30
 800a778:	bf58      	it	pl
 800a77a:	6962      	ldrpl	r2, [r4, #20]
 800a77c:	60a2      	str	r2, [r4, #8]
 800a77e:	e7f4      	b.n	800a76a <__swsetup_r+0x8e>
 800a780:	2000      	movs	r0, #0
 800a782:	e7f7      	b.n	800a774 <__swsetup_r+0x98>
 800a784:	200001b4 	.word	0x200001b4

0800a788 <memmove>:
 800a788:	4288      	cmp	r0, r1
 800a78a:	b510      	push	{r4, lr}
 800a78c:	eb01 0402 	add.w	r4, r1, r2
 800a790:	d902      	bls.n	800a798 <memmove+0x10>
 800a792:	4284      	cmp	r4, r0
 800a794:	4623      	mov	r3, r4
 800a796:	d807      	bhi.n	800a7a8 <memmove+0x20>
 800a798:	1e43      	subs	r3, r0, #1
 800a79a:	42a1      	cmp	r1, r4
 800a79c:	d008      	beq.n	800a7b0 <memmove+0x28>
 800a79e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a7a6:	e7f8      	b.n	800a79a <memmove+0x12>
 800a7a8:	4402      	add	r2, r0
 800a7aa:	4601      	mov	r1, r0
 800a7ac:	428a      	cmp	r2, r1
 800a7ae:	d100      	bne.n	800a7b2 <memmove+0x2a>
 800a7b0:	bd10      	pop	{r4, pc}
 800a7b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a7b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a7ba:	e7f7      	b.n	800a7ac <memmove+0x24>

0800a7bc <_sbrk_r>:
 800a7bc:	b538      	push	{r3, r4, r5, lr}
 800a7be:	4d06      	ldr	r5, [pc, #24]	@ (800a7d8 <_sbrk_r+0x1c>)
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	4608      	mov	r0, r1
 800a7c6:	602b      	str	r3, [r5, #0]
 800a7c8:	f7f7 f83e 	bl	8001848 <_sbrk>
 800a7cc:	1c43      	adds	r3, r0, #1
 800a7ce:	d102      	bne.n	800a7d6 <_sbrk_r+0x1a>
 800a7d0:	682b      	ldr	r3, [r5, #0]
 800a7d2:	b103      	cbz	r3, 800a7d6 <_sbrk_r+0x1a>
 800a7d4:	6023      	str	r3, [r4, #0]
 800a7d6:	bd38      	pop	{r3, r4, r5, pc}
 800a7d8:	200005cc 	.word	0x200005cc

0800a7dc <__assert_func>:
 800a7dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a7de:	4614      	mov	r4, r2
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	4b09      	ldr	r3, [pc, #36]	@ (800a808 <__assert_func+0x2c>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4605      	mov	r5, r0
 800a7e8:	68d8      	ldr	r0, [r3, #12]
 800a7ea:	b14c      	cbz	r4, 800a800 <__assert_func+0x24>
 800a7ec:	4b07      	ldr	r3, [pc, #28]	@ (800a80c <__assert_func+0x30>)
 800a7ee:	9100      	str	r1, [sp, #0]
 800a7f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7f4:	4906      	ldr	r1, [pc, #24]	@ (800a810 <__assert_func+0x34>)
 800a7f6:	462b      	mov	r3, r5
 800a7f8:	f000 f850 	bl	800a89c <fiprintf>
 800a7fc:	f000 f8e4 	bl	800a9c8 <abort>
 800a800:	4b04      	ldr	r3, [pc, #16]	@ (800a814 <__assert_func+0x38>)
 800a802:	461c      	mov	r4, r3
 800a804:	e7f3      	b.n	800a7ee <__assert_func+0x12>
 800a806:	bf00      	nop
 800a808:	200001b4 	.word	0x200001b4
 800a80c:	0800ac61 	.word	0x0800ac61
 800a810:	0800ac6e 	.word	0x0800ac6e
 800a814:	0800ac9c 	.word	0x0800ac9c

0800a818 <_calloc_r>:
 800a818:	b570      	push	{r4, r5, r6, lr}
 800a81a:	fba1 5402 	umull	r5, r4, r1, r2
 800a81e:	b934      	cbnz	r4, 800a82e <_calloc_r+0x16>
 800a820:	4629      	mov	r1, r5
 800a822:	f7fe fe85 	bl	8009530 <_malloc_r>
 800a826:	4606      	mov	r6, r0
 800a828:	b928      	cbnz	r0, 800a836 <_calloc_r+0x1e>
 800a82a:	4630      	mov	r0, r6
 800a82c:	bd70      	pop	{r4, r5, r6, pc}
 800a82e:	220c      	movs	r2, #12
 800a830:	6002      	str	r2, [r0, #0]
 800a832:	2600      	movs	r6, #0
 800a834:	e7f9      	b.n	800a82a <_calloc_r+0x12>
 800a836:	462a      	mov	r2, r5
 800a838:	4621      	mov	r1, r4
 800a83a:	f7fd fc3c 	bl	80080b6 <memset>
 800a83e:	e7f4      	b.n	800a82a <_calloc_r+0x12>

0800a840 <_realloc_r>:
 800a840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a844:	4607      	mov	r7, r0
 800a846:	4614      	mov	r4, r2
 800a848:	460d      	mov	r5, r1
 800a84a:	b921      	cbnz	r1, 800a856 <_realloc_r+0x16>
 800a84c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a850:	4611      	mov	r1, r2
 800a852:	f7fe be6d 	b.w	8009530 <_malloc_r>
 800a856:	b92a      	cbnz	r2, 800a864 <_realloc_r+0x24>
 800a858:	f7fe fabc 	bl	8008dd4 <_free_r>
 800a85c:	4625      	mov	r5, r4
 800a85e:	4628      	mov	r0, r5
 800a860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a864:	f000 f8b7 	bl	800a9d6 <_malloc_usable_size_r>
 800a868:	4284      	cmp	r4, r0
 800a86a:	4606      	mov	r6, r0
 800a86c:	d802      	bhi.n	800a874 <_realloc_r+0x34>
 800a86e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a872:	d8f4      	bhi.n	800a85e <_realloc_r+0x1e>
 800a874:	4621      	mov	r1, r4
 800a876:	4638      	mov	r0, r7
 800a878:	f7fe fe5a 	bl	8009530 <_malloc_r>
 800a87c:	4680      	mov	r8, r0
 800a87e:	b908      	cbnz	r0, 800a884 <_realloc_r+0x44>
 800a880:	4645      	mov	r5, r8
 800a882:	e7ec      	b.n	800a85e <_realloc_r+0x1e>
 800a884:	42b4      	cmp	r4, r6
 800a886:	4622      	mov	r2, r4
 800a888:	4629      	mov	r1, r5
 800a88a:	bf28      	it	cs
 800a88c:	4632      	movcs	r2, r6
 800a88e:	f7fd fca4 	bl	80081da <memcpy>
 800a892:	4629      	mov	r1, r5
 800a894:	4638      	mov	r0, r7
 800a896:	f7fe fa9d 	bl	8008dd4 <_free_r>
 800a89a:	e7f1      	b.n	800a880 <_realloc_r+0x40>

0800a89c <fiprintf>:
 800a89c:	b40e      	push	{r1, r2, r3}
 800a89e:	b503      	push	{r0, r1, lr}
 800a8a0:	4601      	mov	r1, r0
 800a8a2:	ab03      	add	r3, sp, #12
 800a8a4:	4805      	ldr	r0, [pc, #20]	@ (800a8bc <fiprintf+0x20>)
 800a8a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8aa:	6800      	ldr	r0, [r0, #0]
 800a8ac:	9301      	str	r3, [sp, #4]
 800a8ae:	f7ff fd13 	bl	800a2d8 <_vfiprintf_r>
 800a8b2:	b002      	add	sp, #8
 800a8b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8b8:	b003      	add	sp, #12
 800a8ba:	4770      	bx	lr
 800a8bc:	200001b4 	.word	0x200001b4

0800a8c0 <__swhatbuf_r>:
 800a8c0:	b570      	push	{r4, r5, r6, lr}
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8c8:	2900      	cmp	r1, #0
 800a8ca:	b096      	sub	sp, #88	@ 0x58
 800a8cc:	4615      	mov	r5, r2
 800a8ce:	461e      	mov	r6, r3
 800a8d0:	da0d      	bge.n	800a8ee <__swhatbuf_r+0x2e>
 800a8d2:	89a3      	ldrh	r3, [r4, #12]
 800a8d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a8d8:	f04f 0100 	mov.w	r1, #0
 800a8dc:	bf14      	ite	ne
 800a8de:	2340      	movne	r3, #64	@ 0x40
 800a8e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a8e4:	2000      	movs	r0, #0
 800a8e6:	6031      	str	r1, [r6, #0]
 800a8e8:	602b      	str	r3, [r5, #0]
 800a8ea:	b016      	add	sp, #88	@ 0x58
 800a8ec:	bd70      	pop	{r4, r5, r6, pc}
 800a8ee:	466a      	mov	r2, sp
 800a8f0:	f000 f848 	bl	800a984 <_fstat_r>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	dbec      	blt.n	800a8d2 <__swhatbuf_r+0x12>
 800a8f8:	9901      	ldr	r1, [sp, #4]
 800a8fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a8fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a902:	4259      	negs	r1, r3
 800a904:	4159      	adcs	r1, r3
 800a906:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a90a:	e7eb      	b.n	800a8e4 <__swhatbuf_r+0x24>

0800a90c <__smakebuf_r>:
 800a90c:	898b      	ldrh	r3, [r1, #12]
 800a90e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a910:	079d      	lsls	r5, r3, #30
 800a912:	4606      	mov	r6, r0
 800a914:	460c      	mov	r4, r1
 800a916:	d507      	bpl.n	800a928 <__smakebuf_r+0x1c>
 800a918:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a91c:	6023      	str	r3, [r4, #0]
 800a91e:	6123      	str	r3, [r4, #16]
 800a920:	2301      	movs	r3, #1
 800a922:	6163      	str	r3, [r4, #20]
 800a924:	b003      	add	sp, #12
 800a926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a928:	ab01      	add	r3, sp, #4
 800a92a:	466a      	mov	r2, sp
 800a92c:	f7ff ffc8 	bl	800a8c0 <__swhatbuf_r>
 800a930:	9f00      	ldr	r7, [sp, #0]
 800a932:	4605      	mov	r5, r0
 800a934:	4639      	mov	r1, r7
 800a936:	4630      	mov	r0, r6
 800a938:	f7fe fdfa 	bl	8009530 <_malloc_r>
 800a93c:	b948      	cbnz	r0, 800a952 <__smakebuf_r+0x46>
 800a93e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a942:	059a      	lsls	r2, r3, #22
 800a944:	d4ee      	bmi.n	800a924 <__smakebuf_r+0x18>
 800a946:	f023 0303 	bic.w	r3, r3, #3
 800a94a:	f043 0302 	orr.w	r3, r3, #2
 800a94e:	81a3      	strh	r3, [r4, #12]
 800a950:	e7e2      	b.n	800a918 <__smakebuf_r+0xc>
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	6020      	str	r0, [r4, #0]
 800a956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a95a:	81a3      	strh	r3, [r4, #12]
 800a95c:	9b01      	ldr	r3, [sp, #4]
 800a95e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a962:	b15b      	cbz	r3, 800a97c <__smakebuf_r+0x70>
 800a964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a968:	4630      	mov	r0, r6
 800a96a:	f000 f81d 	bl	800a9a8 <_isatty_r>
 800a96e:	b128      	cbz	r0, 800a97c <__smakebuf_r+0x70>
 800a970:	89a3      	ldrh	r3, [r4, #12]
 800a972:	f023 0303 	bic.w	r3, r3, #3
 800a976:	f043 0301 	orr.w	r3, r3, #1
 800a97a:	81a3      	strh	r3, [r4, #12]
 800a97c:	89a3      	ldrh	r3, [r4, #12]
 800a97e:	431d      	orrs	r5, r3
 800a980:	81a5      	strh	r5, [r4, #12]
 800a982:	e7cf      	b.n	800a924 <__smakebuf_r+0x18>

0800a984 <_fstat_r>:
 800a984:	b538      	push	{r3, r4, r5, lr}
 800a986:	4d07      	ldr	r5, [pc, #28]	@ (800a9a4 <_fstat_r+0x20>)
 800a988:	2300      	movs	r3, #0
 800a98a:	4604      	mov	r4, r0
 800a98c:	4608      	mov	r0, r1
 800a98e:	4611      	mov	r1, r2
 800a990:	602b      	str	r3, [r5, #0]
 800a992:	f7f6 ff30 	bl	80017f6 <_fstat>
 800a996:	1c43      	adds	r3, r0, #1
 800a998:	d102      	bne.n	800a9a0 <_fstat_r+0x1c>
 800a99a:	682b      	ldr	r3, [r5, #0]
 800a99c:	b103      	cbz	r3, 800a9a0 <_fstat_r+0x1c>
 800a99e:	6023      	str	r3, [r4, #0]
 800a9a0:	bd38      	pop	{r3, r4, r5, pc}
 800a9a2:	bf00      	nop
 800a9a4:	200005cc 	.word	0x200005cc

0800a9a8 <_isatty_r>:
 800a9a8:	b538      	push	{r3, r4, r5, lr}
 800a9aa:	4d06      	ldr	r5, [pc, #24]	@ (800a9c4 <_isatty_r+0x1c>)
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	4604      	mov	r4, r0
 800a9b0:	4608      	mov	r0, r1
 800a9b2:	602b      	str	r3, [r5, #0]
 800a9b4:	f7f6 ff2f 	bl	8001816 <_isatty>
 800a9b8:	1c43      	adds	r3, r0, #1
 800a9ba:	d102      	bne.n	800a9c2 <_isatty_r+0x1a>
 800a9bc:	682b      	ldr	r3, [r5, #0]
 800a9be:	b103      	cbz	r3, 800a9c2 <_isatty_r+0x1a>
 800a9c0:	6023      	str	r3, [r4, #0]
 800a9c2:	bd38      	pop	{r3, r4, r5, pc}
 800a9c4:	200005cc 	.word	0x200005cc

0800a9c8 <abort>:
 800a9c8:	b508      	push	{r3, lr}
 800a9ca:	2006      	movs	r0, #6
 800a9cc:	f000 f834 	bl	800aa38 <raise>
 800a9d0:	2001      	movs	r0, #1
 800a9d2:	f7f6 fef9 	bl	80017c8 <_exit>

0800a9d6 <_malloc_usable_size_r>:
 800a9d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9da:	1f18      	subs	r0, r3, #4
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	bfbc      	itt	lt
 800a9e0:	580b      	ldrlt	r3, [r1, r0]
 800a9e2:	18c0      	addlt	r0, r0, r3
 800a9e4:	4770      	bx	lr

0800a9e6 <_raise_r>:
 800a9e6:	291f      	cmp	r1, #31
 800a9e8:	b538      	push	{r3, r4, r5, lr}
 800a9ea:	4605      	mov	r5, r0
 800a9ec:	460c      	mov	r4, r1
 800a9ee:	d904      	bls.n	800a9fa <_raise_r+0x14>
 800a9f0:	2316      	movs	r3, #22
 800a9f2:	6003      	str	r3, [r0, #0]
 800a9f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9f8:	bd38      	pop	{r3, r4, r5, pc}
 800a9fa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a9fc:	b112      	cbz	r2, 800aa04 <_raise_r+0x1e>
 800a9fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa02:	b94b      	cbnz	r3, 800aa18 <_raise_r+0x32>
 800aa04:	4628      	mov	r0, r5
 800aa06:	f000 f831 	bl	800aa6c <_getpid_r>
 800aa0a:	4622      	mov	r2, r4
 800aa0c:	4601      	mov	r1, r0
 800aa0e:	4628      	mov	r0, r5
 800aa10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa14:	f000 b818 	b.w	800aa48 <_kill_r>
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d00a      	beq.n	800aa32 <_raise_r+0x4c>
 800aa1c:	1c59      	adds	r1, r3, #1
 800aa1e:	d103      	bne.n	800aa28 <_raise_r+0x42>
 800aa20:	2316      	movs	r3, #22
 800aa22:	6003      	str	r3, [r0, #0]
 800aa24:	2001      	movs	r0, #1
 800aa26:	e7e7      	b.n	800a9f8 <_raise_r+0x12>
 800aa28:	2100      	movs	r1, #0
 800aa2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800aa2e:	4620      	mov	r0, r4
 800aa30:	4798      	blx	r3
 800aa32:	2000      	movs	r0, #0
 800aa34:	e7e0      	b.n	800a9f8 <_raise_r+0x12>
	...

0800aa38 <raise>:
 800aa38:	4b02      	ldr	r3, [pc, #8]	@ (800aa44 <raise+0xc>)
 800aa3a:	4601      	mov	r1, r0
 800aa3c:	6818      	ldr	r0, [r3, #0]
 800aa3e:	f7ff bfd2 	b.w	800a9e6 <_raise_r>
 800aa42:	bf00      	nop
 800aa44:	200001b4 	.word	0x200001b4

0800aa48 <_kill_r>:
 800aa48:	b538      	push	{r3, r4, r5, lr}
 800aa4a:	4d07      	ldr	r5, [pc, #28]	@ (800aa68 <_kill_r+0x20>)
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	4604      	mov	r4, r0
 800aa50:	4608      	mov	r0, r1
 800aa52:	4611      	mov	r1, r2
 800aa54:	602b      	str	r3, [r5, #0]
 800aa56:	f7f6 fea7 	bl	80017a8 <_kill>
 800aa5a:	1c43      	adds	r3, r0, #1
 800aa5c:	d102      	bne.n	800aa64 <_kill_r+0x1c>
 800aa5e:	682b      	ldr	r3, [r5, #0]
 800aa60:	b103      	cbz	r3, 800aa64 <_kill_r+0x1c>
 800aa62:	6023      	str	r3, [r4, #0]
 800aa64:	bd38      	pop	{r3, r4, r5, pc}
 800aa66:	bf00      	nop
 800aa68:	200005cc 	.word	0x200005cc

0800aa6c <_getpid_r>:
 800aa6c:	f7f6 be94 	b.w	8001798 <_getpid>

0800aa70 <_init>:
 800aa70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa72:	bf00      	nop
 800aa74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa76:	bc08      	pop	{r3}
 800aa78:	469e      	mov	lr, r3
 800aa7a:	4770      	bx	lr

0800aa7c <_fini>:
 800aa7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa7e:	bf00      	nop
 800aa80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa82:	bc08      	pop	{r3}
 800aa84:	469e      	mov	lr, r3
 800aa86:	4770      	bx	lr
