module regfile(
    input  wire        clk,
    input  wire        we,
    input  wire [4:0]  rs1,
    input  wire [4:0]  rs2,
    input  wire [4:0]  rd,
    input  wire [31:0] wd,
    output wire [31:0] rd1,
    output wire [31:0] rd2
);
    reg [31:0] rf[0:31];

    assign rd1 = (rs1 == 5'd0) ? 32'h0 : rf[rs1];
    assign rd2 = (rs2 == 5'd0) ? 32'h0 : rf[rs2];

    always @(posedge clk) begin
        if (we && (rd != 5'd0)) rf[rd] <= wd;
    end
endmodule