<stg><name>findEdge</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:2  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:4  %cubieColor_V_load_85 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_85"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:2  %cubieColor_V_load = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 7), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:4  %cubieColor_V_load_85 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 28), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_85"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:12  %cubieColor_V_load_86 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_86"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:14  %cubieColor_V_load_87 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_87"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %sEC_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %sEC_V)

]]></Node>
<StgValue><ssdm name="sEC_V_read"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1  %fEC_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %fEC_V)

]]></Node>
<StgValue><ssdm name="fEC_V_read"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:3  %tmp = icmp eq i3 %cubieColor_V_load, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:5  %tmp_s = icmp eq i3 %cubieColor_V_load_85, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %or_cond_11 = and i1 %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond_11"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:7  %tmp_85 = icmp eq i3 %cubieColor_V_load, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:8  %tmp_86 = icmp eq i3 %cubieColor_V_load_85, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %or_cond2_12 = and i1 %tmp_85, %tmp_86

]]></Node>
<StgValue><ssdm name="or_cond2_12"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %sel_tmp = or i1 %or_cond_11, %or_cond2_12

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:11  %agg_result_V_cast = zext i1 %sel_tmp to i2

]]></Node>
<StgValue><ssdm name="agg_result_V_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:12  %cubieColor_V_load_86 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 3), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_86"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:13  %tmp_87 = icmp eq i3 %cubieColor_V_load_86, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:14  %cubieColor_V_load_87 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 37), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_87"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:15  %tmp_88 = icmp eq i3 %cubieColor_V_load_87, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_cond3_13 = and i1 %tmp_87, %tmp_88

]]></Node>
<StgValue><ssdm name="or_cond3_13"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:17  %tmp_89 = icmp eq i3 %cubieColor_V_load_86, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:18  %tmp_90 = icmp eq i3 %cubieColor_V_load_87, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond4_14 = and i1 %tmp_89, %tmp_90

]]></Node>
<StgValue><ssdm name="or_cond4_14"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %sel_tmp2 = or i1 %or_cond3_13, %or_cond4_14

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:21  %cubieColor_V_load_88 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_88"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:23  %cubieColor_V_load_89 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_89"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:121  %newSel4 = select i1 %sel_tmp2, i2 -2, i2 %agg_result_V_cast

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:21  %cubieColor_V_load_88 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 1), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_88"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:22  %tmp_91 = icmp eq i3 %cubieColor_V_load_88, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:23  %cubieColor_V_load_89 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 19), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_89"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:24  %tmp_92 = icmp eq i3 %cubieColor_V_load_89, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:26  %tmp_93 = icmp eq i3 %cubieColor_V_load_88, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:27  %tmp_94 = icmp eq i3 %cubieColor_V_load_89, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:30  %cubieColor_V_load_90 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_90"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:32  %cubieColor_V_load_91 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_91"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %or_cond5_15 = and i1 %tmp_91, %tmp_92

]]></Node>
<StgValue><ssdm name="or_cond5_15"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %or_cond6_16 = and i1 %tmp_93, %tmp_94

]]></Node>
<StgValue><ssdm name="or_cond6_16"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %sel_tmp4 = or i1 %or_cond5_15, %or_cond6_16

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:30  %cubieColor_V_load_90 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 5), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_90"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:31  %tmp_95 = icmp eq i3 %cubieColor_V_load_90, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:32  %cubieColor_V_load_91 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 46), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_91"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:33  %tmp_96 = icmp eq i3 %cubieColor_V_load_91, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %or_cond7_17 = and i1 %tmp_95, %tmp_96

]]></Node>
<StgValue><ssdm name="or_cond7_17"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:35  %tmp_97 = icmp eq i3 %cubieColor_V_load_90, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:36  %tmp_98 = icmp eq i3 %cubieColor_V_load_91, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %or_cond8 = and i1 %tmp_97, %tmp_98

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp6 = or i1 %or_cond7_17, %or_cond8

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:39  %cubieColor_V_load_92 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_92"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:41  %cubieColor_V_load_93 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_93"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:119  %newSel3 = select i1 %sel_tmp6, i3 -4, i3 3

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %or_cond4 = or i1 %sel_tmp6, %sel_tmp4

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:122  %newSel32_cast = zext i2 %newSel4 to i3

]]></Node>
<StgValue><ssdm name="newSel32_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:127  %newSel7 = select i1 %or_cond4, i3 %newSel3, i3 %newSel32_cast

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:39  %cubieColor_V_load_92 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 30), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_92"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:40  %tmp_99 = icmp eq i3 %cubieColor_V_load_92, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:41  %cubieColor_V_load_93 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 41), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_93"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:42  %tmp_100 = icmp eq i3 %cubieColor_V_load_93, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:44  %tmp_101 = icmp eq i3 %cubieColor_V_load_92, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:45  %tmp_102 = icmp eq i3 %cubieColor_V_load_93, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:48  %cubieColor_V_load_94 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_94"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:50  %cubieColor_V_load_95 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_95"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:48  %cubieColor_V_load_94 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 39), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_94"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:49  %tmp_103 = icmp eq i3 %cubieColor_V_load_94, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:50  %cubieColor_V_load_95 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 23), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_95"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:51  %tmp_104 = icmp eq i3 %cubieColor_V_load_95, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %or_cond10 = and i1 %tmp_103, %tmp_104

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:53  %tmp_105 = icmp eq i3 %cubieColor_V_load_94, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:54  %tmp_106 = icmp eq i3 %cubieColor_V_load_95, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %or_cond11 = and i1 %tmp_105, %tmp_106

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:56  %sel_tmp1 = or i1 %or_cond10, %or_cond11

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:57  %cubieColor_V_load_96 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_96"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:59  %cubieColor_V_load_97 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_97"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:57  %cubieColor_V_load_96 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 50), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_96"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:58  %tmp_107 = icmp eq i3 %cubieColor_V_load_96, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:59  %cubieColor_V_load_97 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 21), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_97"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:60  %tmp_108 = icmp eq i3 %cubieColor_V_load_97, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:62  %tmp_109 = icmp eq i3 %cubieColor_V_load_96, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:63  %tmp_110 = icmp eq i3 %cubieColor_V_load_97, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:66  %cubieColor_V_load_98 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_98"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:68  %cubieColor_V_load_99 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_99"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %or_cond9 = and i1 %tmp_99, %tmp_100

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %or_cond1_18 = and i1 %tmp_101, %tmp_102

]]></Node>
<StgValue><ssdm name="or_cond1_18"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %sel_tmp8 = or i1 %or_cond9, %or_cond1_18

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %or_cond12 = and i1 %tmp_107, %tmp_108

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %or_cond13 = and i1 %tmp_109, %tmp_110

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %sel_tmp3 = or i1 %or_cond12, %or_cond13

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:66  %cubieColor_V_load_98 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 32), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_98"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:67  %tmp_111 = icmp eq i3 %cubieColor_V_load_98, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:68  %cubieColor_V_load_99 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 48), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_99"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:69  %tmp_112 = icmp eq i3 %cubieColor_V_load_99, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %or_cond14 = and i1 %tmp_111, %tmp_112

]]></Node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:71  %tmp_113 = icmp eq i3 %cubieColor_V_load_98, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:72  %tmp_114 = icmp eq i3 %cubieColor_V_load_99, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %or_cond15 = and i1 %tmp_113, %tmp_114

]]></Node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %sel_tmp5 = or i1 %or_cond14, %or_cond15

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:75  %cubieColor_V_load_100 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_100"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:77  %cubieColor_V_load_101 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_101"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %or_cond2 = or i1 %sel_tmp5, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %or_cond3 = or i1 %sel_tmp1, %sel_tmp8

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %or_cond6 = or i1 %or_cond2, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:75  %cubieColor_V_load_100 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 10), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_100"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:76  %tmp_115 = icmp eq i3 %cubieColor_V_load_100, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:77  %cubieColor_V_load_101 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 34), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_101"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:78  %tmp_116 = icmp eq i3 %cubieColor_V_load_101, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:80  %tmp_117 = icmp eq i3 %cubieColor_V_load_100, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:81  %tmp_118 = icmp eq i3 %cubieColor_V_load_101, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:84  %cubieColor_V_load_102 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_102"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:86  %cubieColor_V_load_103 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_103"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:84  %cubieColor_V_load_102 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 12), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_102"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:85  %tmp_119 = icmp eq i3 %cubieColor_V_load_102, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:86  %cubieColor_V_load_103 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 43), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_103"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:87  %tmp_120 = icmp eq i3 %cubieColor_V_load_103, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %or_cond18 = and i1 %tmp_119, %tmp_120

]]></Node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:89  %tmp_121 = icmp eq i3 %cubieColor_V_load_102, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:90  %tmp_122 = icmp eq i3 %cubieColor_V_load_103, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %or_cond19 = and i1 %tmp_121, %tmp_122

]]></Node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %sel_tmp9 = or i1 %or_cond18, %or_cond19

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:93  %cubieColor_V_load_104 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_104"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:95  %cubieColor_V_load_105 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_105"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:93  %cubieColor_V_load_104 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_104"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:94  %tmp_123 = icmp eq i3 %cubieColor_V_load_104, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:95  %cubieColor_V_load_105 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 25), align 1

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_105"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:96  %tmp_124 = icmp eq i3 %cubieColor_V_load_105, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:98  %tmp_125 = icmp eq i3 %cubieColor_V_load_104, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:99  %tmp_126 = icmp eq i3 %cubieColor_V_load_105, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:102  %cubieColor_V_load_106 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_106"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:104  %cubieColor_V_load_107 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_107"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %or_cond16 = and i1 %tmp_115, %tmp_116

]]></Node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %or_cond17 = and i1 %tmp_117, %tmp_118

]]></Node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %sel_tmp7 = or i1 %or_cond16, %or_cond17

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %or_cond20 = and i1 %tmp_123, %tmp_124

]]></Node>
<StgValue><ssdm name="or_cond20"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %or_cond21 = and i1 %tmp_125, %tmp_126

]]></Node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %sel_tmp10 = or i1 %or_cond20, %or_cond21

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:102  %cubieColor_V_load_106 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 14), align 2

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_106"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:103  %tmp_127 = icmp eq i3 %cubieColor_V_load_106, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3">
<![CDATA[
_ifconv:104  %cubieColor_V_load_107 = load i3* getelementptr inbounds ([54 x i3]* @cubieColor_V, i64 0, i64 52), align 4

]]></Node>
<StgValue><ssdm name="cubieColor_V_load_107"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:105  %tmp_128 = icmp eq i3 %cubieColor_V_load_107, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %or_cond22 = and i1 %tmp_127, %tmp_128

]]></Node>
<StgValue><ssdm name="or_cond22"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:107  %tmp_129 = icmp eq i3 %cubieColor_V_load_106, %sEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:108  %tmp_130 = icmp eq i3 %cubieColor_V_load_107, %fEC_V_read

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %or_cond23 = and i1 %tmp_129, %tmp_130

]]></Node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %sel_tmp11 = or i1 %or_cond22, %or_cond23

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:111  %newSel = select i1 %sel_tmp11, i4 -4, i4 -5

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %or_cond = or i1 %sel_tmp11, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:113  %newSel1 = select i1 %sel_tmp9, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %or_cond1 = or i1 %sel_tmp9, %sel_tmp7

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:115  %newSel2 = select i1 %sel_tmp5, i4 -8, i4 7

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:117  %newSel28_cast_cast = select i1 %sel_tmp1, i4 6, i4 5

]]></Node>
<StgValue><ssdm name="newSel28_cast_cast"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:123  %newSel5 = select i1 %or_cond, i4 %newSel, i4 %newSel1

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %or_cond5 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:125  %newSel6 = select i1 %or_cond2, i4 %newSel2, i4 %newSel28_cast_cast

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:128  %newSel38_cast = zext i3 %newSel7 to i4

]]></Node>
<StgValue><ssdm name="newSel38_cast"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:129  %newSel8 = select i1 %or_cond5, i4 %newSel5, i4 %newSel6

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %or_cond7 = or i1 %or_cond5, %or_cond6

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:131  %newSel9 = select i1 %or_cond7, i4 %newSel8, i4 %newSel38_cast

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="4">
<![CDATA[
_ifconv:132  ret i4 %newSel9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
