// Quartus II Verilog Template
// One-bit wide, N-bit long shift register

module clkmaker

(
	input clk,
	
	output clk3HZ
);

	// Declare the shift register
	reg [35:0]q;

	// Shift everything over, load the incoming bit
	always @ (posedge clk)
	begin
		q <= q + 1;
		clk3HZ <= q[25];
	end

	// Catch the outgoing bit
	
endmodule
