
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.533234                       # Number of seconds simulated
sim_ticks                                2533233533000                       # Number of ticks simulated
final_tick                               2533233533000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1268505                       # Simulator instruction rate (inst/s)
host_op_rate                                  2082529                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3351333820                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668416                       # Number of bytes of host memory used
host_seconds                                   755.89                       # Real time elapsed on the host
sim_insts                                   958847818                       # Number of instructions simulated
sim_ops                                    1574158870                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109548800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109596224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1112384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1112384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1711700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1712441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           43244651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43263372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          439116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               439116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          439116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          43244651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43702488                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884774                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936372                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422379298                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5066467066                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   958847818                       # Number of instructions committed
system.cpu.committedOps                    1574158870                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1573650103                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585132                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1573650103                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          3044647801                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1600170724                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292093                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371026                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235493                       # number of memory refs
system.cpu.num_load_insts                   382884767                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 5066467066                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          58027655                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 996582271     63.31%     63.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      8.59%     71.93% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.16%     72.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::MemRead                382883795     24.32%     96.42% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.58%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1574158870                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.978831                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.345583                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.978831                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881600671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881600671                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379776048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379776048                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56329779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56329779                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     436105827                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436105827                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    436105827                       # number of overall hits
system.cpu.dcache.overall_hits::total       436105827                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108726                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20947                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20947                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3129673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3129673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3129673                       # number of overall misses
system.cpu.dcache.overall_misses::total       3129673                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 669353211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 669353211000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5277358000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5277358000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 674630569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 674630569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 674630569000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 674630569000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000372                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007125                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 215314.315575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 215314.315575                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 251938.606960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 251938.606960                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 215559.443111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 215559.443111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 215559.443111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 215559.443111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        21893                       # number of writebacks
system.cpu.dcache.writebacks::total             21893                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108726                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20947                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3129673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3129673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3129673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3129673                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 666244485000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 666244485000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5256411000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5256411000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 671500896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 671500896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 671500896000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 671500896000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007125                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 214314.315575                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 214314.315575                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 250938.606960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 250938.606960                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 214559.443111                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 214559.443111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 214559.443111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 214559.443111                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129159                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.939732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422379298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1881454.097884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   449.939732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.878789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844759352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844759352                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422378542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422378542                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422378542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422378542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422378542                       # number of overall hits
system.cpu.icache.overall_hits::total      1422378542                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118925500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118925500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118925500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118925500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118925500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118925500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422379298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422379298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422379298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422379298                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422379298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422379298                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 157308.862434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 157308.862434                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 157308.862434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 157308.862434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 157308.862434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 157308.862434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          756                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    118169500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118169500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    118169500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118169500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    118169500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118169500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 156308.862434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 156308.862434                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 156308.862434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 156308.862434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 156308.862434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 156308.862434                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.832631                       # Cycle average of tags in use
system.l2.tags.total_refs                     6259737                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.017636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.367515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2047.447480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51791658                       # Number of tag accesses
system.l2.tags.data_accesses                 51791658                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        21893                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21893                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data                 2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3584                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.inst             15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414233                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1417802                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1417817                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   15                       # number of overall hits
system.l2.overall_hits::cpu.data              1417802                       # number of overall hits
system.l2.overall_hits::total                 1417817                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17361                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1695249                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 741                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711869                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712610                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                741                       # number of overall misses
system.l2.overall_misses::cpu.data            1711869                       # number of overall misses
system.l2.overall_misses::total               1712610                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   5187337500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5187337500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst    116877000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 646732106000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 646848983000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  651919443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     652036320500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116877000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 651919443500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    652036320500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        21893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21893                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108726                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3109482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129671                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130427                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129671                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130427                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.828885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828885                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst     0.980159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545187                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.980159                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547085                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.980159                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547085                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 298792.552272                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 298792.552272                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 157728.744939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 381663.648682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 381565.765855                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 157728.744939                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 380823.207559                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 380726.680622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 157728.744939                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 380823.207559                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 380726.680622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17552                       # number of writebacks
system.l2.writebacks::total                     17552                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          142                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           142                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17361                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1695249                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712610                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5013727500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5013727500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst    109467000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 629787026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 629896493000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    109467000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 634800753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 634910220500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    109467000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 634800753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 634910220500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.828885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst     0.980159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545187                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.980159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.980159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547085                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 288792.552272                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 288792.552272                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 147728.744939                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 371663.648682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 371565.765855                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 147728.744939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 370823.207559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 370726.680622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 147728.744939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 370823.207559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 370726.680622                       # average overall mshr miss latency
system.l2.replacements                        1710578                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.959146                       # Cycle average of tags in use
system.l3.tags.total_refs                     1730163                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1729993                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.000098                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        8.825448                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.127362                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1015.006336                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.008619                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000124                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.991217                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999960                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          601                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  15421069                       # Number of tag accesses
system.l3.tags.data_accesses                 15421069                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17552                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17552                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data            166                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               166                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   169                       # number of demand (read+write) hits
system.l3.demand_hits::total                      169                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  169                       # number of overall hits
system.l3.overall_hits::total                     169                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17358                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17358                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          741                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1694342                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1695083                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 741                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1711700                       # number of demand (read+write) misses
system.l3.demand_misses::total                1712441                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                741                       # number of overall misses
system.l3.overall_misses::cpu.data            1711700                       # number of overall misses
system.l3.overall_misses::total               1712441                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   4822707000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    4822707000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    101316000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 611144699000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 611246015000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     101316000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  615967406000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     616068722000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    101316000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 615967406000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    616068722000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17552                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17552                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          741                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694508                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695249                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               741                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711869                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712610                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              741                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711869                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712610                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999827                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999827                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999902                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999902                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999901                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999901                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999901                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999901                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 277837.711718                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 277837.711718                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 136728.744939                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 360697.367474                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 360599.460321                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 136728.744939                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 359857.104633                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 359760.553502                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 136728.744939                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 359857.104633                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 359760.553502                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17381                       # number of writebacks
system.l3.writebacks::total                     17381                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1692606                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1692606                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17358                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17358                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          741                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1694342                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1695083                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            741                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1711700                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1712441                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           741                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1711700                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1712441                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   4544979000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   4544979000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     89460000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 584035227000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 584124687000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     89460000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 588580206000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 588669666000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     89460000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 588580206000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 588669666000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999827                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999827                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999902                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999902                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999901                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999901                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999901                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999901                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 261837.711718                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 261837.711718                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 120728.744939                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 344697.367474                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 344599.460321                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 120728.744939                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 343857.104633                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 343760.553502                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 120728.744939                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 343857.104633                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 343760.553502                       # average overall mshr miss latency
system.l3.replacements                        1728969                       # number of replacements
system.membus.snoop_filter.tot_requests       3422451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1710010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1695083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17381                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1692606                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17358                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1695083                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      5134869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      5134869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5134869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    110708608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    110708608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110708608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1712441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1712441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1712441                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3491977000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8562207000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6259880                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3129453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17607                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        17607                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39445                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6512171                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20945                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3109482                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9388505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9390309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    201700096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              201748480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3422165                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1123328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6552594                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002687                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6534986     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17608      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6552594                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3151833000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4694507500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3422769                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1710159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1711587                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1711587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2533233533000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695249                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        34933                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3404195                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695249                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5135379                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    110730368                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1728969                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1112384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3441579                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.497326                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.499993                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1729992     50.27%     50.27% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1711587     49.73%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3441579                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1728936500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568915000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
