INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Logic_Design_Lab/Lab3/Lab3-1/lab3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module lab3_1
