Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:52:28 2015
| Host              : xsjrdevl15 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : sv_chip1_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_10/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_2/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_3/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_4/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_6/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_7/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.166ns (62.019%)  route 0.102ns (37.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.175     0.175 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.406    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.432 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.231     0.663    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.767 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.102     0.869    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/lrexrre_reg[0]
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.062     0.931 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.931    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp0[1]
                         FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11673, unplaced)     0.243     0.859    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/clk
                                                                      r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp_reg[1]/C
                         clock pessimism             -0.183     0.676    
                         FDRE (Hold_fdre_C_D)         0.074     0.750    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_8/corr_out_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.181    




