// Seed: 390749631
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4,
    output uwire id_5,
    output uwire id_6
    , id_26,
    output tri id_7,
    input wire id_8,
    output supply1 id_9,
    input wor id_10
    , id_27,
    input tri0 id_11,
    output uwire id_12,
    input wand id_13,
    input supply1 id_14,
    output tri1 id_15,
    output supply0 id_16,
    output tri id_17,
    input tri0 id_18,
    input tri1 id_19,
    output tri0 id_20,
    input tri0 id_21,
    output supply1 id_22,
    input supply0 id_23,
    input supply1 id_24
);
  logic id_28;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd28,
    parameter id_6 = 32'd99
) (
    output supply0 id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    input uwire _id_4,
    input supply0 id_5,
    output supply0 _id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri1 id_9
);
  wire id_11[id_4 : id_6];
  assign id_3#(
      .id_7 ((-1)),
      .id_11(1 + -1),
      .id_8 (1),
      .id_4 (1),
      .id_4 (1 == -1 > -1),
      .id_5 (1),
      .id_5 (1)
  ) = 1 != id_4 || id_7 != -1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3,
      id_9,
      id_9,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_9,
      id_3,
      id_3,
      id_3,
      id_8,
      id_7,
      id_3,
      id_5,
      id_0,
      id_1,
      id_9
  );
endmodule
