[07/11 01:02:54      0s] 
[07/11 01:02:54      0s] Cadence Innovus(TM) Implementation System.
[07/11 01:02:54      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/11 01:02:54      0s] 
[07/11 01:02:54      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[07/11 01:02:54      0s] Options:	-stylus 
[07/11 01:02:54      0s] Date:		Thu Jul 11 01:02:54 2024
[07/11 01:02:54      0s] Host:		ip-10-3-90-108 (x86_64 w/Linux 3.10.0-1160.2.2.el7.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Platinum 8175M CPU @ 2.50GHz 33792KB)
[07/11 01:02:54      0s] OS:		Red Hat Enterprise Linux Workstation 7.9 (Maipo)
[07/11 01:02:54      0s] 
[07/11 01:02:54      0s] License:
[07/11 01:02:54      0s] 		[01:02:54.348001] Configured Lic search path (21.01-s002): 5280@af45ls01
[07/11 01:02:54      0s] 
[07/11 01:02:54      0s] 		invs	Innovus Implementation System	21.1	Denied
[07/11 01:02:54      0s] 		invsb	Innovus Implementation System Basic	21.1	Denied
[07/11 01:02:54      0s] 		fexl	First Encounter XL	21.1	Denied
[07/11 01:02:54      0s] 		vdixl	Virtuoso Digital Implementation XL	21.1	Denied
[07/11 01:02:54      0s] 		vdi	Virtuoso Digital Implementation	21.1	checkout succeeded
[07/11 01:02:54      0s] 		Maximum number of instances allowed (1 x 50000).
[07/11 01:03:05     10s] 
[07/11 01:03:05     10s] 
[07/11 01:03:11     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[07/11 01:03:14     17s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[07/11 01:03:14     17s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[07/11 01:03:14     17s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[07/11 01:03:14     17s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[07/11 01:03:14     17s] @(#)CDS: CPE v21.18-s053
[07/11 01:03:14     17s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[07/11 01:03:14     17s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[07/11 01:03:14     17s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/11 01:03:14     17s] @(#)CDS: RCDB 11.15.0
[07/11 01:03:14     17s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[07/11 01:03:14     17s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[07/11 01:03:14     17s] Create and set the environment variable TMPDIR to /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M.

[07/11 01:03:14     17s] Create and set the environment variable TMPDIR to /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M.
[07/11 01:03:14     17s] 
[07/11 01:03:14     17s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[07/11 01:03:16     20s] 
[07/11 01:03:16     20s] **INFO:  MMMC transition support version v31-84 
[07/11 01:03:16     20s] 
[07/11 01:03:19     23s] @innovus 1> set_db init_power_nets VDD
[07/11 01:04:24     29s] @innovus 2> set_db init_ground_nets VSS
[07/11 01:04:24     29s] @innovus 3> #################################
[07/11 01:04:24     29s] read_mmmc gpio.view
[07/11 01:04:24     29s] #################################
[07/11 01:04:24     29s] #@ Begin verbose source gpio.view (pre)
[07/11 01:04:24     29s] @file 1:
[07/11 01:04:24     29s] @@file 2: create_library_set -name max_timing\
[07/11 01:04:24     29s]    -timing ../lib/slow_vdd1v0_basicCells.lib
[07/11 01:04:24     29s] @file 4:
[07/11 01:04:24     29s] @@file 5: create_library_set -name min_timing\
[07/11 01:04:24     29s]    -timing ../lib/fast_vdd1v0_basicCells.lib
[07/11 01:04:24     29s] @file 7:
[07/11 01:04:24     29s] @@file 8: create_timing_condition -name default_mapping_tc_2\
[07/11 01:04:24     29s]    -library_sets min_timing
[07/11 01:04:24     29s] @@file 10: create_timing_condition -name default_mapping_tc_1\
[07/11 01:04:24     29s]    -library_sets max_timing
[07/11 01:04:24     29s] @file 12:
[07/11 01:04:24     29s] @@file 13: create_rc_corner -name rccorners\
[07/11 01:04:24     29s]    -cap_table ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
[07/11 01:04:24     29s]    -pre_route_res 1\
[07/11 01:04:24     29s]    -post_route_res 1\
[07/11 01:04:24     29s]    -pre_route_cap 1\
[07/11 01:04:24     29s]    -post_route_cap 1\
[07/11 01:04:24     29s]    -post_route_cross_cap 1\
[07/11 01:04:24     29s]    -pre_route_clock_res 0\
[07/11 01:04:24     29s]    -pre_route_clock_cap 0\
[07/11 01:04:24     29s]    -qrc_tech ../QRC_Tech/gpdk045.tch
[07/11 01:04:24     29s] @file 23:
[07/11 01:04:24     29s] @@file 24: create_delay_corner -name max_delay\
[07/11 01:04:24     29s]    -timing_condition {default_mapping_tc_1}\
[07/11 01:04:24     29s]    -rc_corner rccorners
[07/11 01:04:24     29s] @@file 27: create_delay_corner -name min_delay\
[07/11 01:04:24     29s]    -timing_condition {default_mapping_tc_2}\
[07/11 01:04:24     29s]    -rc_corner rccorners
[07/11 01:04:24     29s] @file 30:
[07/11 01:04:24     29s] @@file 31: create_constraint_mode -name sdc_cons\
[07/11 01:04:24     29s]    -sdc_files\
[07/11 01:04:24     29s]     gpio_sdc.sdc 
[07/11 01:04:24     29s] @file 34:
[07/11 01:04:24     29s] @@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
[07/11 01:04:24     29s] @@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
[07/11 01:04:24     29s] @file 37:
[07/11 01:04:24     29s] @@file 38: set_analysis_view -setup wc -hold bc
[07/11 01:04:25     29s] @file 39:
[07/11 01:04:25     29s] @file 40:
[07/11 01:04:25     29s] #@ End verbose source gpio.view
[07/11 01:04:25     29s] Reading max_timing timing library '/home/myanik/work/teknofest24/alaz/playground/gpio/lib/slow_vdd1v0_basicCells.lib' ...
[07/11 01:04:25     29s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/myanik/work/teknofest24/alaz/playground/gpio/lib/slow_vdd1v0_basicCells.lib)
[07/11 01:04:25     29s] Read 480 cells in library 'slow_vdd1v0' 
[07/11 01:04:25     29s] Reading min_timing timing library '/home/myanik/work/teknofest24/alaz/playground/gpio/lib/fast_vdd1v0_basicCells.lib' ...
[07/11 01:04:25     30s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/myanik/work/teknofest24/alaz/playground/gpio/lib/fast_vdd1v0_basicCells.lib)
[07/11 01:04:25     30s] Read 480 cells in library 'fast_vdd1v0' 
[07/11 01:04:26     30s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=897.2M, current mem=842.4M)
[07/11 01:04:26     30s] #################################
[07/11 01:04:26     30s] read_physical -lef {../../gsclib045/gsclib045/lef/gsclib045_tech.lef ../../gsclib045/gsclib045/lef/gsclib045_macro.lef}
[07/11 01:04:26     30s] #################################
[07/11 01:04:26     30s] 
[07/11 01:04:26     30s] Loading LEF file ../../gsclib045/gsclib045/lef/gsclib045_tech.lef ...
[07/11 01:04:26     30s] 
[07/11 01:04:26     30s] Loading LEF file ../../gsclib045/gsclib045/lef/gsclib045_macro.lef ...
[07/11 01:04:26     30s] Set DBUPerIGU to M2 pitch 400.
[07/11 01:04:26     30s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/11 01:04:26     30s] Type 'man IMPLF-200' for more detail.
[07/11 01:04:26     30s] 
[07/11 01:04:26     30s] ##  Check design process and node:  
[07/11 01:04:26     30s] ##  Both design process and tech node are not set.
[07/11 01:04:26     30s] 
[07/11 01:04:26     30s] #################################
[07/11 01:04:26     30s] read_netlist ../synthesis/outputs/gpio_netlist.v
[07/11 01:04:26     30s] #################################
[07/11 01:04:26     30s] #% Begin Load netlist data ... (date=07/11 01:04:26, mem=850.5M)
[07/11 01:04:26     30s] *** Begin netlist parsing (mem=972.8M) ***
[07/11 01:04:26     30s] Created 480 new cells from 2 timing libraries.
[07/11 01:04:26     30s] Reading netlist ...
[07/11 01:04:26     30s] Backslashed names will retain backslash and a trailing blank character.
[07/11 01:04:26     30s] Reading verilog netlist '../synthesis/outputs/gpio_netlist.v'
[07/11 01:04:26     30s] 
[07/11 01:04:26     30s] *** Memory Usage v#1 (Current mem = 974.781M, initial mem = 464.086M) ***
[07/11 01:04:26     30s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=974.8M) ***
[07/11 01:04:26     30s] #% End Load netlist data ... (date=07/11 01:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=860.8M, current mem=860.8M)
[07/11 01:04:26     30s] Top level cell is gpio_controller.
[07/11 01:04:26     30s] Hooked 960 DB cells to tlib cells.
[07/11 01:04:26     30s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=879.9M, current mem=879.9M)
[07/11 01:04:26     30s] Starting recursive module instantiation check.
[07/11 01:04:26     30s] No recursion found.
[07/11 01:04:26     30s] Building hierarchical netlist for Cell gpio_controller ...
[07/11 01:04:26     30s] *** Netlist is unique.
[07/11 01:04:26     30s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[07/11 01:04:26     30s] ** info: there are 1064 modules.
[07/11 01:04:26     30s] ** info: there are 90 stdCell insts.
[07/11 01:04:26     30s] 
[07/11 01:04:26     30s] *** Memory Usage v#1 (Current mem = 1042.254M, initial mem = 464.086M) ***
[07/11 01:04:26     30s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/11 01:04:26     30s] Type 'man IMPFP-3961' for more detail.
[07/11 01:04:26     30s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/11 01:04:26     30s] Type 'man IMPFP-3961' for more detail.
[07/11 01:04:26     30s] Start create_tracks
[07/11 01:04:26     31s] Extraction setup Started 
[07/11 01:04:26     31s] 
[07/11 01:04:26     31s] Trim Metal Layers:
[07/11 01:04:26     31s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/11 01:04:26     31s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
[07/11 01:04:26     31s] Type 'man IMPEXT-6202' for more detail.
[07/11 01:04:26     31s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[07/11 01:04:26     31s] Cap table was created using Encounter 10.10-b056_1.
[07/11 01:04:26     31s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[07/11 01:04:26     31s] Set Shrink Factor to 0.90000
[07/11 01:04:26     31s] Importing multi-corner RC tables ... 
[07/11 01:04:26     31s] Summary of Active RC-Corners : 
[07/11 01:04:26     31s]  
[07/11 01:04:26     31s]  Analysis View: wc
[07/11 01:04:26     31s]     RC-Corner Name        : rccorners
[07/11 01:04:26     31s]     RC-Corner Index       : 0
[07/11 01:04:26     31s]     RC-Corner Temperature : 25 Celsius
[07/11 01:04:26     31s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[07/11 01:04:26     31s]     RC-Corner PreRoute Res Factor         : 1
[07/11 01:04:26     31s]     RC-Corner PreRoute Cap Factor         : 1
[07/11 01:04:26     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/11 01:04:26     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/11 01:04:26     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/11 01:04:26     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/11 01:04:26     31s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[07/11 01:04:26     31s]  
[07/11 01:04:26     31s]  Analysis View: bc
[07/11 01:04:26     31s]     RC-Corner Name        : rccorners
[07/11 01:04:26     31s]     RC-Corner Index       : 0
[07/11 01:04:26     31s]     RC-Corner Temperature : 25 Celsius
[07/11 01:04:26     31s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[07/11 01:04:26     31s]     RC-Corner PreRoute Res Factor         : 1
[07/11 01:04:26     31s]     RC-Corner PreRoute Cap Factor         : 1
[07/11 01:04:26     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/11 01:04:26     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/11 01:04:26     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/11 01:04:26     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/11 01:04:26     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/11 01:04:26     31s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[07/11 01:04:26     31s] 
[07/11 01:04:26     31s] Trim Metal Layers:
[07/11 01:04:26     31s] LayerId::1 widthSet size::4
[07/11 01:04:26     31s] LayerId::2 widthSet size::4
[07/11 01:04:26     31s] LayerId::3 widthSet size::4
[07/11 01:04:26     31s] LayerId::4 widthSet size::4
[07/11 01:04:26     31s] LayerId::5 widthSet size::4
[07/11 01:04:26     31s] LayerId::6 widthSet size::4
[07/11 01:04:26     31s] LayerId::7 widthSet size::5
[07/11 01:04:26     31s] LayerId::8 widthSet size::5
[07/11 01:04:26     31s] LayerId::9 widthSet size::5
[07/11 01:04:26     31s] LayerId::10 widthSet size::4
[07/11 01:04:26     31s] LayerId::11 widthSet size::3
[07/11 01:04:26     31s] eee: pegSigSF::1.070000
[07/11 01:04:26     31s] Updating RC grid for preRoute extraction ...
[07/11 01:04:26     31s] Initializing multi-corner capacitance tables ... 
[07/11 01:04:26     31s] Initializing multi-corner resistance tables ...
[07/11 01:04:26     31s] Creating RPSQ from WeeR and WRes ...
[07/11 01:04:26     31s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:04:26     31s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:04:26     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 01:04:26     31s] *Info: initialize multi-corner CTS.
[07/11 01:04:27     31s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1165.4M, current mem=919.3M)
[07/11 01:04:27     31s] Reading timing constraints file 'gpio_sdc.sdc' ...
[07/11 01:04:27     31s] Current (total cpu=0:00:31.5, real=0:01:33, peak res=1188.2M, current mem=1188.2M)
[07/11 01:04:27     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File gpio_sdc.sdc, Line 9).
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File gpio_sdc.sdc, Line 10).
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] gpio_controller
[07/11 01:04:27     31s] INFO (CTE): Reading of timing constraints file gpio_sdc.sdc completed, with 2 WARNING
[07/11 01:04:27     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.1M, current mem=1209.1M)
[07/11 01:04:27     31s] Current (total cpu=0:00:31.6, real=0:01:33, peak res=1209.1M, current mem=1209.1M)
[07/11 01:04:27     31s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[07/11 01:04:27     31s] Summary for sequential cells identification: 
[07/11 01:04:27     31s]   Identified SBFF number: 104
[07/11 01:04:27     31s]   Identified MBFF number: 0
[07/11 01:04:27     31s]   Identified SB Latch number: 0
[07/11 01:04:27     31s]   Identified MB Latch number: 0
[07/11 01:04:27     31s]   Not identified SBFF number: 16
[07/11 01:04:27     31s]   Not identified MBFF number: 0
[07/11 01:04:27     31s]   Not identified SB Latch number: 0
[07/11 01:04:27     31s]   Not identified MB Latch number: 0
[07/11 01:04:27     31s]   Number of sequential cells which are not FFs: 32
[07/11 01:04:27     31s] Total number of combinational cells: 318
[07/11 01:04:27     31s] Total number of sequential cells: 152
[07/11 01:04:27     31s] Total number of tristate cells: 10
[07/11 01:04:27     31s] Total number of level shifter cells: 0
[07/11 01:04:27     31s] Total number of power gating cells: 0
[07/11 01:04:27     31s] Total number of isolation cells: 0
[07/11 01:04:27     31s] Total number of power switch cells: 0
[07/11 01:04:27     31s] Total number of pulse generator cells: 0
[07/11 01:04:27     31s] Total number of always on buffers: 0
[07/11 01:04:27     31s] Total number of retention cells: 0
[07/11 01:04:27     31s] Total number of physical cells: 0
[07/11 01:04:27     31s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[07/11 01:04:27     31s] Total number of usable buffers: 16
[07/11 01:04:27     31s] List of unusable buffers:
[07/11 01:04:27     31s] Total number of unusable buffers: 0
[07/11 01:04:27     31s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[07/11 01:04:27     31s] Total number of usable inverters: 19
[07/11 01:04:27     31s] List of unusable inverters:
[07/11 01:04:27     31s] Total number of unusable inverters: 0
[07/11 01:04:27     31s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[07/11 01:04:27     31s] Total number of identified usable delay cells: 8
[07/11 01:04:27     31s] List of identified unusable delay cells:
[07/11 01:04:27     31s] Total number of identified unusable delay cells: 0
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Deleting Cell Server End ...
[07/11 01:04:27     31s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.7M, current mem=1231.3M)
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[07/11 01:04:27     31s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[07/11 01:04:27     31s] Summary for sequential cells identification: 
[07/11 01:04:27     31s]   Identified SBFF number: 104
[07/11 01:04:27     31s]   Identified MBFF number: 0
[07/11 01:04:27     31s]   Identified SB Latch number: 0
[07/11 01:04:27     31s]   Identified MB Latch number: 0
[07/11 01:04:27     31s]   Not identified SBFF number: 16
[07/11 01:04:27     31s]   Not identified MBFF number: 0
[07/11 01:04:27     31s]   Not identified SB Latch number: 0
[07/11 01:04:27     31s]   Not identified MB Latch number: 0
[07/11 01:04:27     31s]   Number of sequential cells which are not FFs: 32
[07/11 01:04:27     31s]  Visiting view : wc
[07/11 01:04:27     31s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/11 01:04:27     31s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/11 01:04:27     31s]  Visiting view : bc
[07/11 01:04:27     31s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/11 01:04:27     31s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/11 01:04:27     31s] TLC MultiMap info (StdDelay):
[07/11 01:04:27     31s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:04:27     31s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 01:04:27     31s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:04:27     31s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 01:04:27     31s]  Setting StdDelay to: 36.8ps
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:04:27     31s] 
[07/11 01:04:27     31s] TimeStamp Deleting Cell Server End ...
[07/11 01:14:41     64s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.13
[07/11 01:14:41     64s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.13
[07/11 01:14:41     64s] Adjusting core size to PlacementGrid : width :24 height : 20.52
[07/11 01:14:41     64s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/11 01:14:41     64s] Type 'man IMPFP-3961' for more detail.
[07/11 01:14:41     64s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/11 01:14:41     64s] Type 'man IMPFP-3961' for more detail.
[07/11 01:14:41     64s] Start create_tracks
[07/11 01:14:42     64s] @innovus 3> write_io_file --help

[07/11 01:33:19    122s] Usage: write_io_file [-help] <out_file> [-include_cell_name] [-only_selected_bump]
[07/11 01:33:19    122s]                      [-relative_orient] [-version_2] [-template  [-io_order <string>]] [-locations  | -by_order ]
[07/11 01:33:19    122s] 
[07/11 01:33:19    122s] **ERROR: (IMPTCM-48):	"--help" is not a legal option for command "write_io_file". Either the current option or an option prior to it is not specified correctly.
[07/11 01:33:19    122s] 
[07/11 01:33:19    122s] 
[07/11 01:33:19    122s] @innovus 4> write_io_file -help

[07/11 01:33:28    122s] Usage: write_io_file [-help] <out_file> [-include_cell_name] [-only_selected_bump]
[07/11 01:33:28    122s]                      [-relative_orient] [-version_2] [-template  [-io_order <string>]] [-locations  | -by_order ]
[07/11 01:33:28    122s] 
[07/11 01:33:28    122s] -help                    # Prints out the command usage
[07/11 01:33:28    122s] <out_file>               # name of I/O constraint file (string, required)
[07/11 01:33:28    122s] -by_order                # save order (bool, optional)
[07/11 01:33:28    122s] -include_cell_name       # if you specify this option, IO file will include cell name of IO
[07/11 01:33:28    122s]                          # instance (bool, optional)
[07/11 01:33:28    122s] -io_order <string>       # order in template file: default | clockwise | counterclockwise
[07/11 01:33:28    122s]                          # (string, optional)
[07/11 01:33:28    122s] -locations               # save location (bool, optional)
[07/11 01:33:28    122s] -only_selected_bump      # only save selected bump to file (bool, optional)
[07/11 01:33:28    122s] -relative_orient         # save orientation relative to the bottom side (bool, optional)
[07/11 01:33:28    122s] -template                # save template file (bool, optional)
[07/11 01:33:28    122s] -version_2               # save in version 2 syntax (bool, optional)
[07/11 01:33:28    122s] 
[07/11 01:33:28    122s] 
[07/11 01:33:28    122s] @innovus 5> ls
[07/11 01:34:24    125s] @innovus 6> write_io_file ./pindeneme.io
Dumping FTerm of cell gpio_controller to file
[07/11 01:35:36    129s] @innovus 7> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
[07/11 01:41:45    149s] The ring targets are set to core/block ring wires.
[07/11 01:41:45    149s] add_rings command will disallow rings to go over rows.
[07/11 01:41:45    149s] add_rings command will consider rows while creating rings.
[07/11 01:41:45    149s] add_rings command will ignore shorts while creating rings.
[07/11 01:41:45    149s] @innovus 8> The ring targets are set to core/block ring wires.
[07/11 01:41:45    149s] add_rings command will consider rows while creating rings.
[07/11 01:41:45    149s] add_rings command will disallow rings to go over rows.
[07/11 01:41:45    149s] add_rings command will ignore shorts while creating rings.
[07/11 01:41:45    149s] add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[07/11 01:41:45    149s] #% Begin add_rings (date=07/11 01:41:45, mem=1461.2M)
[07/11 01:41:45    149s] 
[07/11 01:41:45    149s] 
[07/11 01:41:45    149s] viaInitial starts at Thu Jul 11 01:41:45 2024
[07/11 01:41:45    149s] viaInitial ends at Thu Jul 11 01:41:45 2024
[07/11 01:41:45    149s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1645.4M)
[07/11 01:41:45    149s] **WARN: (IMPPP-193):	The currently specified top spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:45    149s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:45    149s] **WARN: (IMPPP-193):	The currently specified left spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:45    149s] **WARN: (IMPPP-193):	The currently specified right spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:45    149s] Ring generation is complete.
[07/11 01:41:45    149s] vias are now being generated.
[07/11 01:41:45    149s] add_rings created 8 wires.
[07/11 01:41:45    149s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/11 01:41:45    149s] +--------+----------------+----------------+
[07/11 01:41:45    149s] |  Layer |     Created    |     Deleted    |
[07/11 01:41:45    149s] +--------+----------------+----------------+
[07/11 01:41:45    149s] | Metal10|        4       |       NA       |
[07/11 01:41:45    149s] |  Via10 |        8       |        0       |
[07/11 01:41:45    149s] | Metal11|        4       |       NA       |
[07/11 01:41:45    149s] +--------+----------------+----------------+
[07/11 01:41:45    149s] #% End add_rings (date=07/11 01:41:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.3M, current mem=1463.3M)
[07/11 01:41:45    149s] @innovus 9> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
[07/11 01:41:59    150s] The ring targets are set to core/block ring wires.
[07/11 01:41:59    150s] add_rings command will disallow rings to go over rows.
[07/11 01:41:59    150s] add_rings command will consider rows while creating rings.
[07/11 01:41:59    150s] add_rings command will ignore shorts while creating rings.
[07/11 01:41:59    150s] @innovus 10> The ring targets are set to core/block ring wires.
[07/11 01:41:59    150s] add_rings command will consider rows while creating rings.
[07/11 01:41:59    150s] add_rings command will disallow rings to go over rows.
[07/11 01:41:59    150s] add_rings command will ignore shorts while creating rings.
[07/11 01:41:59    150s] add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[07/11 01:41:59    150s] #% Begin add_rings (date=07/11 01:41:59, mem=1463.8M)
[07/11 01:41:59    150s] 
[07/11 01:41:59    150s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1650.5M)
[07/11 01:41:59    150s] **WARN: (IMPPP-193):	The currently specified top spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:59    150s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:59    150s] **WARN: (IMPPP-193):	The currently specified left spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:59    150s] **WARN: (IMPPP-193):	The currently specified right spacing 0.300000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/11 01:41:59    150s] Ring generation is complete.
[07/11 01:41:59    150s] #% End add_rings (date=07/11 01:41:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.8M, current mem=1463.8M)
[07/11 01:41:59    150s] @innovus 11> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[07/11 01:43:43    156s] When breaking rings, the power planner will consider the existence of blocks.
[07/11 01:43:43    156s] Stripes will not be created over regions without power planning wires.
[07/11 01:43:43    156s] Stripes will not extend to closest target.
[07/11 01:43:43    156s] Stripes will stop at the boundary of the specified area.
[07/11 01:43:43    156s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/11 01:43:43    156s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/11 01:43:43    156s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/11 01:43:43    156s] Offset for stripe breaking is set to 0.
[07/11 01:43:43    156s] add_stripes will allow jog to connect padcore ring and block ring.
[07/11 01:43:43    156s] 
[07/11 01:43:43    156s] @innovus 12> add_stripes will allow jog to connect padcore ring and block ring.
[07/11 01:43:44    156s] 
[07/11 01:43:44    156s] Stripes will stop at the boundary of the specified area.
[07/11 01:43:44    156s] When breaking rings, the power planner will consider the existence of blocks.
[07/11 01:43:44    156s] Stripes will not extend to closest target.
[07/11 01:43:44    156s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/11 01:43:44    156s] Stripes will not be created over regions without power planning wires.
[07/11 01:43:44    156s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/11 01:43:44    156s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/11 01:43:44    156s] Offset for stripe breaking is set to 0.
[07/11 01:43:44    156s] add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[07/11 01:43:44    156s] #% Begin add_stripes (date=07/11 01:43:44, mem=1476.7M)
[07/11 01:43:44    156s] 
[07/11 01:43:44    156s] Initialize fgc environment(mem: 1662.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:44    156s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:44    156s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:44    156s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:44    156s] Starting stripe generation ...
[07/11 01:43:44    156s] Non-Default Mode Option Settings :
[07/11 01:43:44    156s]   NONE
[07/11 01:43:44    156s] Stripe generation is complete.
[07/11 01:43:44    156s] vias are now being generated.
[07/11 01:43:44    156s] add_stripes created 10 wires.
[07/11 01:43:44    156s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[07/11 01:43:44    156s] +--------+----------------+----------------+
[07/11 01:43:44    156s] |  Layer |     Created    |     Deleted    |
[07/11 01:43:44    156s] +--------+----------------+----------------+
[07/11 01:43:44    156s] | Metal10|       10       |       NA       |
[07/11 01:43:44    156s] |  Via10 |       20       |        0       |
[07/11 01:43:44    156s] +--------+----------------+----------------+
[07/11 01:43:44    156s] #% End add_stripes (date=07/11 01:43:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.6M, current mem=1477.6M)
[07/11 01:43:44    156s] @innovus 13> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[07/11 01:43:50    157s] When breaking rings, the power planner will consider the existence of blocks.
[07/11 01:43:50    157s] Stripes will not be created over regions without power planning wires.
[07/11 01:43:50    157s] Stripes will not extend to closest target.
[07/11 01:43:50    157s] Stripes will stop at the boundary of the specified area.
[07/11 01:43:50    157s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/11 01:43:50    157s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/11 01:43:50    157s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/11 01:43:50    157s] Offset for stripe breaking is set to 0.
[07/11 01:43:50    157s] add_stripes will allow jog to connect padcore ring and block ring.
[07/11 01:43:50    157s] 
[07/11 01:43:50    157s] @innovus 14> add_stripes will allow jog to connect padcore ring and block ring.
[07/11 01:43:50    157s] 
[07/11 01:43:50    157s] Stripes will stop at the boundary of the specified area.
[07/11 01:43:50    157s] When breaking rings, the power planner will consider the existence of blocks.
[07/11 01:43:50    157s] Stripes will not extend to closest target.
[07/11 01:43:50    157s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/11 01:43:50    157s] Stripes will not be created over regions without power planning wires.
[07/11 01:43:50    157s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/11 01:43:50    157s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/11 01:43:50    157s] Offset for stripe breaking is set to 0.
[07/11 01:43:50    157s] add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[07/11 01:43:50    157s] #% Begin add_stripes (date=07/11 01:43:50, mem=1477.8M)
[07/11 01:43:50    157s] 
[07/11 01:43:50    157s] Initialize fgc environment(mem: 1662.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:50    157s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:50    157s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:50    157s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1662.6M)
[07/11 01:43:50    157s] Starting stripe generation ...
[07/11 01:43:50    157s] Non-Default Mode Option Settings :
[07/11 01:43:50    157s]   NONE
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.150000, 2.930000) (6.150000, 27.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.150000, 2.930000) (11.150000, 27.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (16.150000, 2.930000) (16.150000, 27.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.150000, 2.930000) (21.150000, 27.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (26.150000, 2.930000) (26.150000, 27.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.850000, 3.930000) (6.850000, 26.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.850000, 3.930000) (11.850000, 26.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (16.850000, 3.930000) (16.850000, 26.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (21.850000, 3.930000) (21.850000, 26.850000) because same wire already exists.
[07/11 01:43:50    157s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (26.850000, 3.930000) (26.850000, 26.850000) because same wire already exists.
[07/11 01:43:50    157s] Stripe generation is complete.
[07/11 01:43:50    157s] #% End add_stripes (date=07/11 01:43:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1477.9M, current mem=1477.9M)
[07/11 01:43:50    157s] @innovus 15> write_floorplan gpio_controller.fp
[07/11 01:44:39    161s] @innovus 16> connect_global_net VDD -type pg_pin -pin VDD -inst_base_name *
@innovus 17> connect_global_net VSS -type pg_pin -pin VSS -inst_base_name *
@innovus 18> set_db route_special_via_connect_to_shape { stripe }
[07/11 01:49:00    175s] @innovus 19> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[07/11 01:49:00    175s] #% Begin route_special (date=07/11 01:49:00, mem=1486.6M)
[07/11 01:49:00    175s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/11 01:49:00    175s] *** Begin SPECIAL ROUTE on Thu Jul 11 01:49:00 2024 ***
[07/11 01:49:00    175s] SPECIAL ROUTE ran on directory: /home/myanik/work/teknofest24/alaz/playground/gpio/gds
[07/11 01:49:00    175s] SPECIAL ROUTE ran on machine: ip-10-3-90-108 (Linux 3.10.0-1160.2.2.el7.x86_64 Xeon 2.50Ghz)
[07/11 01:49:00    175s] 
[07/11 01:49:00    175s] Begin option processing ...
[07/11 01:49:00    175s] srouteConnectPowerBump set to false
[07/11 01:49:00    175s] routeSelectNet set to "VDD VSS"
[07/11 01:49:00    175s] routeSpecial set to true
[07/11 01:49:00    175s] srouteBottomLayerLimit set to 1
[07/11 01:49:00    175s] srouteBottomTargetLayerLimit set to 1
[07/11 01:49:00    175s] srouteConnectBlockPin set to false
[07/11 01:49:00    175s] srouteConnectConverterPin set to false
[07/11 01:49:00    175s] srouteConnectPadPin set to false
[07/11 01:49:00    175s] srouteConnectStripe set to false
[07/11 01:49:00    175s] srouteCrossoverViaBottomLayer set to 1
[07/11 01:49:00    175s] srouteCrossoverViaTopLayer set to 11
[07/11 01:49:00    175s] srouteFollowCorePinEnd set to 3
[07/11 01:49:00    175s] srouteFollowPadPin set to false
[07/11 01:49:00    175s] srouteJogControl set to "preferWithChanges differentLayer"
[07/11 01:49:00    175s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/11 01:49:00    175s] sroutePadPinAllPorts set to true
[07/11 01:49:00    175s] sroutePreserveExistingRoutes set to true
[07/11 01:49:00    175s] srouteRoutePowerBarPortOnBothDir set to true
[07/11 01:49:00    175s] srouteStopBlockPin set to "nearestTarget"
[07/11 01:49:00    175s] srouteTopLayerLimit set to 11
[07/11 01:49:00    175s] srouteTopTargetLayerLimit set to 11
[07/11 01:49:00    175s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3115.00 megs.
[07/11 01:49:00    175s] 
[07/11 01:49:00    175s] Reading DB technology information...
[07/11 01:49:00    176s] Finished reading DB technology information.
[07/11 01:49:00    176s] Reading floorplan and netlist information...
[07/11 01:49:00    176s] Finished reading floorplan and netlist information.
[07/11 01:49:00    176s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[07/11 01:49:00    176s] Read in 24 layers, 11 routing layers, 1 overlap layer
[07/11 01:49:00    176s] Read in 2 nondefault rules, 0 used
[07/11 01:49:00    176s] Read in 583 macros, 14 used
[07/11 01:49:00    176s] Read in 14 components
[07/11 01:49:00    176s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[07/11 01:49:00    176s] Read in 134 logical pins
[07/11 01:49:00    176s] Read in 119 nets
[07/11 01:49:00    176s] Read in 2 special nets, 2 routed
[07/11 01:49:00    176s] Read in 28 terminals
[07/11 01:49:00    176s] 2 nets selected.
[07/11 01:49:00    176s] 
[07/11 01:49:00    176s] Begin power routing ...
[07/11 01:49:00    176s] CPU time for VDD FollowPin 0 seconds
[07/11 01:49:00    176s] CPU time for VSS FollowPin 0 seconds
[07/11 01:49:00    176s]   Number of Core ports routed: 26
[07/11 01:49:00    176s]   Number of Followpin connections: 13
[07/11 01:49:00    176s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.
[07/11 01:49:00    176s] 
[07/11 01:49:00    176s] 
[07/11 01:49:00    176s] 
[07/11 01:49:00    176s]  Begin updating DB with routing results ...
[07/11 01:49:00    176s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/11 01:49:00    176s] Pin and blockage extraction finished
[07/11 01:49:00    176s] 
[07/11 01:49:00    176s] route_special created 39 wires.
[07/11 01:49:00    176s] ViaGen created 819 vias, deleted 0 via to avoid violation.
[07/11 01:49:00    176s] +--------+----------------+----------------+
[07/11 01:49:00    176s] |  Layer |     Created    |     Deleted    |
[07/11 01:49:00    176s] +--------+----------------+----------------+
[07/11 01:49:00    176s] | Metal1 |       39       |       NA       |
[07/11 01:49:00    176s] |  Via1  |       91       |        0       |
[07/11 01:49:00    176s] |  Via2  |       91       |        0       |
[07/11 01:49:00    176s] |  Via3  |       91       |        0       |
[07/11 01:49:00    176s] |  Via4  |       91       |        0       |
[07/11 01:49:00    176s] |  Via5  |       91       |        0       |
[07/11 01:49:00    176s] |  Via6  |       91       |        0       |
[07/11 01:49:00    176s] |  Via7  |       91       |        0       |
[07/11 01:49:00    176s] |  Via8  |       91       |        0       |
[07/11 01:49:00    176s] |  Via9  |       91       |        0       |
[07/11 01:49:00    176s] +--------+----------------+----------------+
[07/11 01:49:00    176s] #% End route_special (date=07/11 01:49:00, total cpu=0:00:00.4, real=0:00:00.0, peak res=1509.0M, current mem=1496.0M)
[07/11 01:49:00    176s] @innovus 20> set_db route_special_via_connect_to_shape { stripe }
[07/11 01:49:03    176s] @innovus 21> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[07/11 01:49:03    176s] #% Begin route_special (date=07/11 01:49:03, mem=1494.2M)
[07/11 01:49:03    176s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/11 01:49:03    176s] *** Begin SPECIAL ROUTE on Thu Jul 11 01:49:03 2024 ***
[07/11 01:49:03    176s] SPECIAL ROUTE ran on directory: /home/myanik/work/teknofest24/alaz/playground/gpio/gds
[07/11 01:49:03    176s] SPECIAL ROUTE ran on machine: ip-10-3-90-108 (Linux 3.10.0-1160.2.2.el7.x86_64 Xeon 2.50Ghz)
[07/11 01:49:03    176s] 
[07/11 01:49:03    176s] Begin option processing ...
[07/11 01:49:03    176s] srouteConnectPowerBump set to false
[07/11 01:49:03    176s] routeSelectNet set to "VDD VSS"
[07/11 01:49:03    176s] routeSpecial set to true
[07/11 01:49:03    176s] srouteBottomLayerLimit set to 1
[07/11 01:49:03    176s] srouteBottomTargetLayerLimit set to 1
[07/11 01:49:03    176s] srouteConnectBlockPin set to false
[07/11 01:49:03    176s] srouteConnectConverterPin set to false
[07/11 01:49:03    176s] srouteConnectPadPin set to false
[07/11 01:49:03    176s] srouteConnectStripe set to false
[07/11 01:49:03    176s] srouteCrossoverViaBottomLayer set to 1
[07/11 01:49:03    176s] srouteCrossoverViaTopLayer set to 11
[07/11 01:49:03    176s] srouteFollowCorePinEnd set to 3
[07/11 01:49:03    176s] srouteFollowPadPin set to false
[07/11 01:49:03    176s] srouteJogControl set to "preferWithChanges differentLayer"
[07/11 01:49:03    176s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/11 01:49:03    176s] sroutePadPinAllPorts set to true
[07/11 01:49:03    176s] sroutePreserveExistingRoutes set to true
[07/11 01:49:03    176s] srouteRoutePowerBarPortOnBothDir set to true
[07/11 01:49:03    176s] srouteStopBlockPin set to "nearestTarget"
[07/11 01:49:03    176s] srouteTopLayerLimit set to 11
[07/11 01:49:03    176s] srouteTopTargetLayerLimit set to 11
[07/11 01:49:03    176s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.
[07/11 01:49:03    176s] 
[07/11 01:49:03    176s] Reading DB technology information...
[07/11 01:49:03    176s] Finished reading DB technology information.
[07/11 01:49:03    176s] Reading floorplan and netlist information...
[07/11 01:49:03    176s] Finished reading floorplan and netlist information.
[07/11 01:49:03    176s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[07/11 01:49:03    176s] Read in 24 layers, 11 routing layers, 1 overlap layer
[07/11 01:49:03    176s] Read in 2 nondefault rules, 0 used
[07/11 01:49:03    176s] Read in 583 macros, 14 used
[07/11 01:49:03    176s] Read in 14 components
[07/11 01:49:03    176s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[07/11 01:49:03    176s] Read in 134 logical pins
[07/11 01:49:03    176s] Read in 119 nets
[07/11 01:49:03    176s] Read in 2 special nets, 2 routed
[07/11 01:49:03    176s] Read in 28 terminals
[07/11 01:49:03    176s] 2 nets selected.
[07/11 01:49:03    176s] 
[07/11 01:49:03    176s] Begin power routing ...
[07/11 01:49:03    176s] CPU time for VDD FollowPin 0 seconds
[07/11 01:49:03    176s] CPU time for VSS FollowPin 0 seconds
[07/11 01:49:03    176s]   Number of Core ports routed: 0
[07/11 01:49:03    176s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3135.00 megs.
[07/11 01:49:03    176s] 
[07/11 01:49:03    176s] 
[07/11 01:49:03    176s] 
[07/11 01:49:03    176s]  Begin updating DB with routing results ...
[07/11 01:49:03    176s]  Updating DB with 0 via definition ...
[07/11 01:49:03    176s] route_special created 0 wire.
[07/11 01:49:03    176s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/11 01:49:03    176s] #% End route_special (date=07/11 01:49:03, total cpu=0:00:00.4, real=0:00:00.0, peak res=1496.1M, current mem=1496.1M)
[07/11 01:49:03    176s] @innovus 22> place_opt_design 
**INFO: User settings:
[07/11 01:53:53    202s] setDelayCalMode -engine                  aae
[07/11 01:53:53    202s] getDelayCalMode -engine                  aae
[07/11 01:53:53    202s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:22.3/0:50:57.9 (0.1), mem = 1692.4M
[07/11 01:53:53    202s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/11 01:53:53    202s] 'set_default_switching_activity' finished successfully.
[07/11 01:53:53    202s] *** Starting GigaPlace ***
[07/11 01:53:53    202s] #optDebug: fT-E <X 2 3 1 0>
[07/11 01:53:53    202s] #optDebug: fT-E <X 2 3 1 0>
[07/11 01:53:53    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:1692.4M, EPOCH TIME: 1720655633.945850
[07/11 01:53:53    202s] Processing tracks to init pin-track alignment.
[07/11 01:53:53    202s] z: 2, totalTracks: 1
[07/11 01:53:53    202s] z: 4, totalTracks: 1
[07/11 01:53:53    202s] z: 6, totalTracks: 1
[07/11 01:53:53    202s] z: 8, totalTracks: 1
[07/11 01:53:54    202s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:53:54    202s] All LLGs are deleted
[07/11 01:53:54    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1692.4M, EPOCH TIME: 1720655634.072119
[07/11 01:53:54    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1692.4M, EPOCH TIME: 1720655634.072348
[07/11 01:53:54    202s] # Building gpio_controller llgBox search-tree.
[07/11 01:53:54    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1692.4M, EPOCH TIME: 1720655634.072502
[07/11 01:53:54    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1692.4M, EPOCH TIME: 1720655634.073817
[07/11 01:53:54    202s] Max number of tech site patterns supported in site array is 256.
[07/11 01:53:54    202s] Core basic site is CoreSite
[07/11 01:53:54    202s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1692.4M, EPOCH TIME: 1720655634.098064
[07/11 01:53:54    202s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x2b5105f01dd8.
[07/11 01:53:54    202s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 01:53:54    202s] After signature check, allow fast init is false, keep pre-filter is false.
[07/11 01:53:54    202s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/11 01:53:54    202s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:1820.5M, EPOCH TIME: 1720655634.102428
[07/11 01:53:54    202s] Use non-trimmed site array because memory saving is not enough.
[07/11 01:53:54    202s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 01:53:54    202s] SiteArray: use 16,384 bytes
[07/11 01:53:54    202s] SiteArray: current memory after site array memory allocation 1820.5M
[07/11 01:53:54    202s] SiteArray: FP blocked sites are writable
[07/11 01:53:54    202s] Estimated cell power/ground rail width = 0.160 um
[07/11 01:53:54    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:53:54    202s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1820.5M, EPOCH TIME: 1720655634.103262
[07/11 01:53:54    202s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:1820.5M, EPOCH TIME: 1720655634.104340
[07/11 01:53:54    202s] OPERPROF:       Starting spInit2DPinPatten at level 4, MEM:1820.5M, EPOCH TIME: 1720655634.104892
[07/11 01:53:54    202s] OPERPROF:         Starting spInitPinAccessData at level 5, MEM:1820.5M, EPOCH TIME: 1720655634.105039
[07/11 01:53:54    202s] OPERPROF:         Finished spInitPinAccessData at level 5, CPU:0.000, REAL:0.000, MEM:1820.5M, EPOCH TIME: 1720655634.105102
[07/11 01:53:54    202s] OPERPROF:       Finished spInit2DPinPatten at level 4, CPU:0.000, REAL:0.000, MEM:1820.5M, EPOCH TIME: 1720655634.105175
[07/11 01:53:54    202s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 01:53:54    202s] Atter site array init, number of instance map data is 0.
[07/11 01:53:54    202s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1820.5M, EPOCH TIME: 1720655634.105249
[07/11 01:53:54    202s] 
[07/11 01:53:54    202s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:54    202s] OPERPROF:     Starting CMU at level 3, MEM:1820.5M, EPOCH TIME: 1720655634.105527
[07/11 01:53:54    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1820.5M, EPOCH TIME: 1720655634.105677
[07/11 01:53:54    202s] 
[07/11 01:53:54    202s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:53:54    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1820.5M, EPOCH TIME: 1720655634.105873
[07/11 01:53:54    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1820.5M, EPOCH TIME: 1720655634.105929
[07/11 01:53:54    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1836.5M, EPOCH TIME: 1720655634.107091
[07/11 01:53:54    202s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1836.5MB).
[07/11 01:53:54    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.162, MEM:1836.5M, EPOCH TIME: 1720655634.107806
[07/11 01:53:54    202s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1836.5M, EPOCH TIME: 1720655634.107860
[07/11 01:53:54    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] All LLGs are deleted
[07/11 01:53:54    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1836.5M, EPOCH TIME: 1720655634.108396
[07/11 01:53:54    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1836.5M, EPOCH TIME: 1720655634.108514
[07/11 01:53:54    202s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1836.5M, EPOCH TIME: 1720655634.110231
[07/11 01:53:54    202s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:22.4/0:50:58.1 (0.1), mem = 1836.5M
[07/11 01:53:54    202s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/11 01:53:54    202s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 16, number of sequential = 34, percentage of missing scan cell = 0.00% (0 / 34)
[07/11 01:53:54    202s] no activity file in design. spp won't run.
[07/11 01:53:54    202s] #Start colorize_geometry on Thu Jul 11 01:53:54 2024
[07/11 01:53:54    202s] #
[07/11 01:53:54    202s] ### Time Record (colorize_geometry) is installed.
[07/11 01:53:54    202s] ### Time Record (Pre Callback) is installed.
[07/11 01:53:54    202s] ### Time Record (Pre Callback) is uninstalled.
[07/11 01:53:54    202s] ### Time Record (DB Import) is installed.
[07/11 01:53:54    202s] #create default rule from bind_ndr_rule rule=0x2b510980aa00 0x2b5139142568
[07/11 01:53:54    202s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=990429192 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[07/11 01:53:54    202s] ### Time Record (DB Import) is uninstalled.
[07/11 01:53:54    202s] ### Time Record (DB Export) is installed.
[07/11 01:53:54    202s] Extracting standard cell pins and blockage ...... 
[07/11 01:53:54    202s] Pin and blockage extraction finished
[07/11 01:53:54    202s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=990429192 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[07/11 01:53:54    202s] ### Time Record (DB Export) is uninstalled.
[07/11 01:53:54    202s] ### Time Record (Post Callback) is installed.
[07/11 01:53:54    202s] ### Time Record (Post Callback) is uninstalled.
[07/11 01:53:54    202s] #
[07/11 01:53:54    202s] #colorize_geometry statistics:
[07/11 01:53:54    202s] #Cpu time = 00:00:00
[07/11 01:53:54    202s] #Elapsed time = 00:00:00
[07/11 01:53:54    202s] #Increased memory = 40.63 (MB)
[07/11 01:53:54    202s] #Total memory = 1549.95 (MB)
[07/11 01:53:54    202s] #Peak memory = 1550.86 (MB)
[07/11 01:53:54    202s] #Number of warnings = 0
[07/11 01:53:54    202s] #Total number of warnings = 0
[07/11 01:53:54    202s] #Number of fails = 0
[07/11 01:53:54    202s] #Total number of fails = 0
[07/11 01:53:54    202s] #Complete colorize_geometry on Thu Jul 11 01:53:54 2024
[07/11 01:53:54    202s] #
[07/11 01:53:54    202s] ### Time Record (colorize_geometry) is uninstalled.
[07/11 01:53:54    202s] ### 
[07/11 01:53:54    202s] ###   Scalability Statistics
[07/11 01:53:54    202s] ### 
[07/11 01:53:54    202s] ### ------------------------+----------------+----------------+----------------+
[07/11 01:53:54    202s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/11 01:53:54    202s] ### ------------------------+----------------+----------------+----------------+
[07/11 01:53:54    202s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/11 01:53:54    202s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/11 01:53:54    202s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/11 01:53:54    202s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/11 01:53:54    202s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/11 01:53:54    202s] ### ------------------------+----------------+----------------+----------------+
[07/11 01:53:54    202s] ### 
[07/11 01:53:54    202s] {MMLU 0 0 159}
[07/11 01:53:54    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=1871.5M
[07/11 01:53:54    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=1871.5M
[07/11 01:53:54    202s] *** Start delete_buffer_trees ***
[07/11 01:53:54    203s] Info: Detect buffers to remove automatically.
[07/11 01:53:54    203s] Analyzing netlist ...
[07/11 01:53:54    203s] Updating netlist
[07/11 01:53:54    203s] 
[07/11 01:53:54    203s] *summary: 0 instances (buffers/inverters) removed
[07/11 01:53:54    203s] *** Finish delete_buffer_trees (0:00:00.2) ***
[07/11 01:53:54    203s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/11 01:53:54    203s] Info: 1 threads available for lower-level modules during optimization.
[07/11 01:53:54    203s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1940.4M, EPOCH TIME: 1720655634.856750
[07/11 01:53:54    203s] Deleted 0 physical inst  (cell - / prefix -).
[07/11 01:53:54    203s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.856876
[07/11 01:53:54    203s] INFO: #ExclusiveGroups=0
[07/11 01:53:54    203s] INFO: There are no Exclusive Groups.
[07/11 01:53:54    203s] No user-set net weight.
[07/11 01:53:54    203s] Net fanout histogram:
[07/11 01:53:54    203s] no activity file in design. spp won't run.
[07/11 01:53:54    203s] 2		: 113 (71.1%) nets
[07/11 01:53:54    203s] 3		: 20 (12.6%) nets
[07/11 01:53:54    203s] 4     -	14	: 18 (11.3%) nets
[07/11 01:53:54    203s] 15    -	39	: 8 (5.0%) nets
[07/11 01:53:54    203s] 40    -	79	: 0 (0.0%) nets
[07/11 01:53:54    203s] 80    -	159	: 0 (0.0%) nets
[07/11 01:53:54    203s] 160   -	319	: 0 (0.0%) nets
[07/11 01:53:54    203s] 320   -	639	: 0 (0.0%) nets
[07/11 01:53:54    203s] 640   -	1279	: 0 (0.0%) nets
[07/11 01:53:54    203s] 1280  -	2559	: 0 (0.0%) nets
[07/11 01:53:54    203s] 2560  -	5119	: 0 (0.0%) nets
[07/11 01:53:54    203s] 5120+		: 0 (0.0%) nets
[07/11 01:53:54    203s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/11 01:53:54    203s] Scan chains were not defined.
[07/11 01:53:54    203s] Processing tracks to init pin-track alignment.
[07/11 01:53:54    203s] z: 2, totalTracks: 1
[07/11 01:53:54    203s] z: 4, totalTracks: 1
[07/11 01:53:54    203s] z: 6, totalTracks: 1
[07/11 01:53:54    203s] z: 8, totalTracks: 1
[07/11 01:53:54    203s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:53:54    203s] All LLGs are deleted
[07/11 01:53:54    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    203s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1940.4M, EPOCH TIME: 1720655634.860585
[07/11 01:53:54    203s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.860844
[07/11 01:53:54    203s] #std cell=90 (0 fixed + 90 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
[07/11 01:53:54    203s] #ioInst=0 #net=159 #term=534 #term/net=3.36, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=118
[07/11 01:53:54    203s] stdCell: 90 single + 0 double + 0 multi
[07/11 01:53:54    203s] Total standard cell length = 0.2000 (mm), area = 0.0003 (mm^2)
[07/11 01:53:54    203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1940.4M, EPOCH TIME: 1720655634.861031
[07/11 01:53:54    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:54    203s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1940.4M, EPOCH TIME: 1720655634.862363
[07/11 01:53:54    203s] Max number of tech site patterns supported in site array is 256.
[07/11 01:53:54    203s] Core basic site is CoreSite
[07/11 01:53:54    203s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1940.4M, EPOCH TIME: 1720655634.885592
[07/11 01:53:54    203s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 01:53:54    203s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/11 01:53:54    203s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.885918
[07/11 01:53:54    203s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 01:53:54    203s] SiteArray: use 16,384 bytes
[07/11 01:53:54    203s] SiteArray: current memory after site array memory allocation 1940.4M
[07/11 01:53:54    203s] SiteArray: FP blocked sites are writable
[07/11 01:53:54    203s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:53:54    203s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1940.4M, EPOCH TIME: 1720655634.886276
[07/11 01:53:54    203s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1940.4M, EPOCH TIME: 1720655634.887245
[07/11 01:53:54    203s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:1940.4M, EPOCH TIME: 1720655634.887306
[07/11 01:53:54    203s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:1940.4M, EPOCH TIME: 1720655634.887393
[07/11 01:53:54    203s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.887449
[07/11 01:53:54    203s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.887521
[07/11 01:53:54    203s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 01:53:54    203s] Atter site array init, number of instance map data is 0.
[07/11 01:53:54    203s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1940.4M, EPOCH TIME: 1720655634.887594
[07/11 01:53:54    203s] 
[07/11 01:53:54    203s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:54    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1940.4M, EPOCH TIME: 1720655634.887800
[07/11 01:53:54    203s] 
[07/11 01:53:54    203s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:54    203s] Average module density = 0.694.
[07/11 01:53:54    203s] Density for the design = 0.694.
[07/11 01:53:54    203s]        = stdcell_area 1000 sites (342 um^2) / alloc_area 1440 sites (492 um^2).
[07/11 01:53:54    203s] Pin Density = 0.3708.
[07/11 01:53:54    203s]             = total # of pins 534 / total area 1440.
[07/11 01:53:54    203s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1940.4M, EPOCH TIME: 1720655634.888052
[07/11 01:53:54    203s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.888156
[07/11 01:53:54    203s] OPERPROF: Starting pre-place ADS at level 1, MEM:1940.4M, EPOCH TIME: 1720655634.888218
[07/11 01:53:54    203s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1940.4M, EPOCH TIME: 1720655634.888345
[07/11 01:53:54    203s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1940.4M, EPOCH TIME: 1720655634.888397
[07/11 01:53:54    203s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.888466
[07/11 01:53:54    203s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1940.4M, EPOCH TIME: 1720655634.888518
[07/11 01:53:54    203s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1940.4M, EPOCH TIME: 1720655634.888567
[07/11 01:53:54    203s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.888734
[07/11 01:53:54    203s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1940.4M, EPOCH TIME: 1720655634.888785
[07/11 01:53:54    203s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.888859
[07/11 01:53:54    203s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1940.4M, EPOCH TIME: 1720655634.888909
[07/11 01:53:54    203s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1940.4M, EPOCH TIME: 1720655634.888973
[07/11 01:53:54    203s] ADSU 0.694 -> 0.785. site 1440.000 -> 1274.400. GS 13.680
[07/11 01:53:54    203s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1940.4M, EPOCH TIME: 1720655634.889155
[07/11 01:53:54    203s] OPERPROF: Starting spMPad at level 1, MEM:1930.4M, EPOCH TIME: 1720655634.889851
[07/11 01:53:54    203s] OPERPROF:   Starting spContextMPad at level 2, MEM:1930.4M, EPOCH TIME: 1720655634.889932
[07/11 01:53:54    203s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1930.4M, EPOCH TIME: 1720655634.889998
[07/11 01:53:54    203s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1930.4M, EPOCH TIME: 1720655634.890051
[07/11 01:53:54    203s] Initial padding reaches pin density 0.636 for top
[07/11 01:53:54    203s] InitPadU 0.785 -> 0.867 for top
[07/11 01:53:54    203s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1930.4M, EPOCH TIME: 1720655634.890450
[07/11 01:53:54    203s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1930.4M, EPOCH TIME: 1720655634.890531
[07/11 01:53:54    203s] === lastAutoLevel = 5 
[07/11 01:53:54    203s] OPERPROF: Starting spInitNetWt at level 1, MEM:1930.4M, EPOCH TIME: 1720655634.890702
[07/11 01:53:54    203s] no activity file in design. spp won't run.
[07/11 01:53:54    203s] [spp] 0
[07/11 01:53:54    203s] [adp] 0:1:1:3
[07/11 01:53:54    203s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1930.4M, EPOCH TIME: 1720655634.890827
[07/11 01:53:54    203s] no activity file in design. spp won't run.
[07/11 01:53:54    203s] no activity file in design. spp won't run.
[07/11 01:53:54    203s] Clock gating cells determined by native netlist tracing.
[07/11 01:53:54    203s] OPERPROF: Starting npMain at level 1, MEM:1930.4M, EPOCH TIME: 1720655634.890991
[07/11 01:53:55    203s] OPERPROF:   Starting npPlace at level 2, MEM:1930.4M, EPOCH TIME: 1720655635.894148
[07/11 01:53:55    203s] Iteration  1: Total net bbox = 6.803e-13 (2.55e-13 4.26e-13)
[07/11 01:53:55    203s]               Est.  stn bbox = 7.697e-13 (3.01e-13 4.69e-13)
[07/11 01:53:55    203s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
[07/11 01:53:55    203s] Iteration  2: Total net bbox = 6.803e-13 (2.55e-13 4.26e-13)
[07/11 01:53:55    203s]               Est.  stn bbox = 7.697e-13 (3.01e-13 4.69e-13)
[07/11 01:53:55    203s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1931.4M
[07/11 01:53:55    203s] OPERPROF:     Starting InitSKP at level 3, MEM:1931.4M, EPOCH TIME: 1720655635.896527
[07/11 01:53:55    203s] 
[07/11 01:53:55    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:53:55    203s] TLC MultiMap info (StdDelay):
[07/11 01:53:55    203s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:53:55    203s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 01:53:55    203s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:53:55    203s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 01:53:55    203s]  Setting StdDelay to: 36.8ps
[07/11 01:53:55    203s] 
[07/11 01:53:55    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:53:55    203s] 
[07/11 01:53:55    203s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:53:55    203s] 
[07/11 01:53:55    203s] TimeStamp Deleting Cell Server End ...
[07/11 01:53:55    203s] 
[07/11 01:53:55    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:53:55    203s] TLC MultiMap info (StdDelay):
[07/11 01:53:55    203s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:53:55    203s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 01:53:55    203s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:53:55    203s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 01:53:55    203s]  Setting StdDelay to: 36.8ps
[07/11 01:53:55    203s] 
[07/11 01:53:55    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:53:56    203s] 
[07/11 01:53:56    203s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:53:56    203s] 
[07/11 01:53:56    203s] TimeStamp Deleting Cell Server End ...
[07/11 01:53:56    203s] 
[07/11 01:53:56    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:53:56    203s] TLC MultiMap info (StdDelay):
[07/11 01:53:56    203s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:53:56    203s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 01:53:56    203s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:53:56    203s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 01:53:56    203s]  Setting StdDelay to: 36.8ps
[07/11 01:53:56    203s] 
[07/11 01:53:56    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:53:56    204s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[07/11 01:53:56    204s] OPERPROF:     Finished InitSKP at level 3, CPU:1.080, REAL:1.060, MEM:1984.8M, EPOCH TIME: 1720655636.956803
[07/11 01:53:56    204s] exp_mt_sequential is set from setPlaceMode option to 1
[07/11 01:53:56    204s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/11 01:53:56    204s] place_exp_mt_interval set to default 32
[07/11 01:53:56    204s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/11 01:53:57    204s] Iteration  3: Total net bbox = 1.964e+01 (9.95e+00 9.69e+00)
[07/11 01:53:57    204s]               Est.  stn bbox = 2.794e+01 (1.41e+01 1.39e+01)
[07/11 01:53:57    204s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 2018.2M
[07/11 01:53:57    204s] Iteration  4: Total net bbox = 2.640e+02 (1.35e+02 1.29e+02)
[07/11 01:53:57    204s]               Est.  stn bbox = 4.366e+02 (2.25e+02 2.12e+02)
[07/11 01:53:57    204s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2018.2M
[07/11 01:53:57    204s] Iteration  5: Total net bbox = 2.640e+02 (1.35e+02 1.29e+02)
[07/11 01:53:57    204s]               Est.  stn bbox = 4.366e+02 (2.25e+02 2.12e+02)
[07/11 01:53:57    204s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2018.2M
[07/11 01:53:57    204s] OPERPROF:   Finished npPlace at level 2, CPU:1.370, REAL:1.378, MEM:2018.2M, EPOCH TIME: 1720655637.271717
[07/11 01:53:57    204s] OPERPROF: Finished npMain at level 1, CPU:1.380, REAL:2.381, MEM:2018.2M, EPOCH TIME: 1720655637.272428
[07/11 01:53:57    204s] [adp] clock
[07/11 01:53:57    204s] [adp] weight, nr nets, wire length
[07/11 01:53:57    204s] [adp]      0        1  47.607000
[07/11 01:53:57    204s] [adp] data
[07/11 01:53:57    204s] [adp] weight, nr nets, wire length
[07/11 01:53:57    204s] [adp]      0      158  3582.910000
[07/11 01:53:57    204s] [adp] 0.000000|0.000000|0.000000
[07/11 01:53:57    204s] Iteration  6: Total net bbox = 3.631e+03 (1.73e+03 1.90e+03)
[07/11 01:53:57    204s]               Est.  stn bbox = 3.886e+03 (1.87e+03 2.02e+03)
[07/11 01:53:57    204s] Clear WL Bound Manager after Global Placement... 
[07/11 01:53:57    204s]               cpu = 0:00:01.4 real = 0:00:03.0 mem = 2018.2M
[07/11 01:53:57    204s] Finished Global Placement (cpu=0:00:01.4, real=0:00:03.0, mem=2018.2M)
[07/11 01:53:57    204s] Keep Tdgp Graph and DB for later use
[07/11 01:53:57    204s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[07/11 01:53:57    204s] Saved padding area to DB
[07/11 01:53:57    204s] All LLGs are deleted
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2018.2M, EPOCH TIME: 1720655637.273937
[07/11 01:53:57    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.274133
[07/11 01:53:57    204s] Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
[07/11 01:53:57    204s] Core Placement runtime cpu: 0:00:01.4 real: 0:00:03.0
[07/11 01:53:57    204s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/11 01:53:57    204s] Type 'man IMPSP-9025' for more detail.
[07/11 01:53:57    204s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2018.2M, EPOCH TIME: 1720655637.275810
[07/11 01:53:57    204s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2018.2M, EPOCH TIME: 1720655637.275940
[07/11 01:53:57    204s] Processing tracks to init pin-track alignment.
[07/11 01:53:57    204s] z: 2, totalTracks: 1
[07/11 01:53:57    204s] z: 4, totalTracks: 1
[07/11 01:53:57    204s] z: 6, totalTracks: 1
[07/11 01:53:57    204s] z: 8, totalTracks: 1
[07/11 01:53:57    204s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:53:57    204s] All LLGs are deleted
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2018.2M, EPOCH TIME: 1720655637.278925
[07/11 01:53:57    204s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.279118
[07/11 01:53:57    204s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2018.2M, EPOCH TIME: 1720655637.279205
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2018.2M, EPOCH TIME: 1720655637.280530
[07/11 01:53:57    204s] Max number of tech site patterns supported in site array is 256.
[07/11 01:53:57    204s] Core basic site is CoreSite
[07/11 01:53:57    204s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2018.2M, EPOCH TIME: 1720655637.304012
[07/11 01:53:57    204s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 01:53:57    204s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 01:53:57    204s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.304333
[07/11 01:53:57    204s] Fast DP-INIT is on for default
[07/11 01:53:57    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:53:57    204s] OPERPROF:         Starting spInit2DPinPatten at level 5, MEM:2018.2M, EPOCH TIME: 1720655637.304578
[07/11 01:53:57    204s] OPERPROF:           Starting spInitPinAccessData at level 6, MEM:2018.2M, EPOCH TIME: 1720655637.304675
[07/11 01:53:57    204s] OPERPROF:           Finished spInitPinAccessData at level 6, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.304728
[07/11 01:53:57    204s] OPERPROF:         Finished spInit2DPinPatten at level 5, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.304800
[07/11 01:53:57    204s] Atter site array init, number of instance map data is 0.
[07/11 01:53:57    204s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.024, MEM:2018.2M, EPOCH TIME: 1720655637.304857
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:57    204s] OPERPROF:       Starting CMU at level 4, MEM:2018.2M, EPOCH TIME: 1720655637.305058
[07/11 01:53:57    204s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.305488
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:53:57    204s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:2018.2M, EPOCH TIME: 1720655637.305585
[07/11 01:53:57    204s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2018.2M, EPOCH TIME: 1720655637.305637
[07/11 01:53:57    204s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.305939
[07/11 01:53:57    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2018.2MB).
[07/11 01:53:57    204s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.030, MEM:2018.2M, EPOCH TIME: 1720655637.306112
[07/11 01:53:57    204s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.030, MEM:2018.2M, EPOCH TIME: 1720655637.306174
[07/11 01:53:57    204s] TDRefine: refinePlace mode is spiral
[07/11 01:53:57    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.34755.1
[07/11 01:53:57    204s] OPERPROF: Starting RefinePlace at level 1, MEM:2018.2M, EPOCH TIME: 1720655637.306272
[07/11 01:53:57    204s] *** Starting place_detail (0:03:25 mem=2018.2M) ***
[07/11 01:53:57    204s] Total net bbox length = 3.631e+03 (1.733e+03 1.897e+03) (ext = 3.212e+03)
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:57    204s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 01:53:57    204s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:53:57    204s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:53:57    204s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2018.2M, EPOCH TIME: 1720655637.309037
[07/11 01:53:57    204s] Starting refinePlace ...
[07/11 01:53:57    204s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:53:57    204s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:53:57    204s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2018.2M, EPOCH TIME: 1720655637.311591
[07/11 01:53:57    204s] DDP initSite1 nrRow 12 nrJob 12
[07/11 01:53:57    204s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2018.2M, EPOCH TIME: 1720655637.311677
[07/11 01:53:57    204s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.311756
[07/11 01:53:57    204s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2018.2M, EPOCH TIME: 1720655637.311815
[07/11 01:53:57    204s] DDP markSite nrRow 12 nrJob 12
[07/11 01:53:57    204s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.311897
[07/11 01:53:57    204s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.311953
[07/11 01:53:57    204s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/11 01:53:57    204s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2018.2M, EPOCH TIME: 1720655637.312940
[07/11 01:53:57    204s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2018.2M, EPOCH TIME: 1720655637.313009
[07/11 01:53:57    204s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.313129
[07/11 01:53:57    204s] ** Cut row section cpu time 0:00:00.0.
[07/11 01:53:57    204s]  ** Cut row section real time 0:00:00.0.
[07/11 01:53:57    204s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2018.2M, EPOCH TIME: 1720655637.313208
[07/11 01:53:57    204s]   Spread Effort: high, standalone mode, useDDP on.
[07/11 01:53:57    204s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2018.2MB) @(0:03:25 - 0:03:25).
[07/11 01:53:57    204s] Move report: preRPlace moves 90 insts, mean move: 1.98 um, max move: 4.47 um 
[07/11 01:53:57    204s] 	Max move on inst (wb_dat_o_reg[9]): (23.76, 21.53) --> (22.00, 18.81)
[07/11 01:53:57    204s] 	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
[07/11 01:53:57    204s] wireLenOptFixPriorityInst 0 inst fixed
[07/11 01:53:57    204s] Placement tweakage begins.
[07/11 01:53:57    204s] wire length = 9.636e+02
[07/11 01:53:57    204s] wire length = 8.937e+02
[07/11 01:53:57    204s] Placement tweakage ends.
[07/11 01:53:57    204s] Move report: tweak moves 51 insts, mean move: 2.56 um, max move: 6.62 um 
[07/11 01:53:57    204s] 	Max move on inst (gpio_odr_reg[1]): (16.80, 20.52) --> (13.60, 23.94)
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/11 01:53:57    204s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x2b5105f01dd8.
[07/11 01:53:57    204s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 01:53:57    204s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 01:53:57    204s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:53:57    204s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:53:57    204s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1986.2MB) @(0:03:25 - 0:03:25).
[07/11 01:53:57    204s] Move report: Detail placement moves 90 insts, mean move: 2.10 um, max move: 5.61 um 
[07/11 01:53:57    204s] 	Max move on inst (g2257__7410): (18.27, 7.92) --> (15.00, 10.26)
[07/11 01:53:57    204s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1986.2MB
[07/11 01:53:57    204s] Statistics of distance of Instance movement in refine placement:
[07/11 01:53:57    204s]   maximum (X+Y) =         5.61 um
[07/11 01:53:57    204s]   inst (g2257__7410) with max move: (18.2745, 7.921) -> (15, 10.26)
[07/11 01:53:57    204s]   mean    (X+Y) =         2.10 um
[07/11 01:53:57    204s] Summary Report:
[07/11 01:53:57    204s] Instances move: 90 (out of 90 movable)
[07/11 01:53:57    204s] Instances flipped: 0
[07/11 01:53:57    204s] Total instances moved : 90
[07/11 01:53:57    204s] Mean displacement: 2.10 um
[07/11 01:53:57    204s] Max displacement: 5.61 um (Instance: g2257__7410) (18.2745, 7.921) -> (15, 10.26)
[07/11 01:53:57    204s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X1
[07/11 01:53:57    204s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.028, MEM:1986.2M, EPOCH TIME: 1720655637.336635
[07/11 01:53:57    204s] Total net bbox length = 3.690e+03 (1.696e+03 1.994e+03) (ext = 3.118e+03)
[07/11 01:53:57    204s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1986.2MB
[07/11 01:53:57    204s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1986.2MB) @(0:03:25 - 0:03:25).
[07/11 01:53:57    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.34755.1
[07/11 01:53:57    204s] *** Finished place_detail (0:03:25 mem=1986.2M) ***
[07/11 01:53:57    204s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.031, MEM:1986.2M, EPOCH TIME: 1720655637.337020
[07/11 01:53:57    204s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1986.2M, EPOCH TIME: 1720655637.337084
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:90).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] All LLGs are deleted
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1986.2M, EPOCH TIME: 1720655637.337577
[07/11 01:53:57    204s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1986.2M, EPOCH TIME: 1720655637.337717
[07/11 01:53:57    204s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1986.2M, EPOCH TIME: 1720655637.339049
[07/11 01:53:57    204s] *** Finished Initial Placement (cpu=0:00:01.5, real=0:00:03.0, mem=1986.2M) ***
[07/11 01:53:57    204s] Processing tracks to init pin-track alignment.
[07/11 01:53:57    204s] z: 2, totalTracks: 1
[07/11 01:53:57    204s] z: 4, totalTracks: 1
[07/11 01:53:57    204s] z: 6, totalTracks: 1
[07/11 01:53:57    204s] z: 8, totalTracks: 1
[07/11 01:53:57    204s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:53:57    204s] All LLGs are deleted
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1986.2M, EPOCH TIME: 1720655637.341709
[07/11 01:53:57    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1986.2M, EPOCH TIME: 1720655637.341850
[07/11 01:53:57    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1986.2M, EPOCH TIME: 1720655637.341925
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1986.2M, EPOCH TIME: 1720655637.343205
[07/11 01:53:57    204s] Max number of tech site patterns supported in site array is 256.
[07/11 01:53:57    204s] Core basic site is CoreSite
[07/11 01:53:57    204s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1986.2M, EPOCH TIME: 1720655637.366351
[07/11 01:53:57    204s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 01:53:57    204s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 01:53:57    204s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1986.2M, EPOCH TIME: 1720655637.366637
[07/11 01:53:57    204s] Fast DP-INIT is on for default
[07/11 01:53:57    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:53:57    204s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:1986.2M, EPOCH TIME: 1720655637.366894
[07/11 01:53:57    204s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:1986.2M, EPOCH TIME: 1720655637.367011
[07/11 01:53:57    204s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:1986.2M, EPOCH TIME: 1720655637.367069
[07/11 01:53:57    204s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:1986.2M, EPOCH TIME: 1720655637.367141
[07/11 01:53:57    204s] Atter site array init, number of instance map data is 0.
[07/11 01:53:57    204s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1986.2M, EPOCH TIME: 1720655637.367199
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:57    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1986.2M, EPOCH TIME: 1720655637.367424
[07/11 01:53:57    204s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1986.2M, EPOCH TIME: 1720655637.367511
[07/11 01:53:57    204s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1986.2M, EPOCH TIME: 1720655637.367590
[07/11 01:53:57    204s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:2002.2M, EPOCH TIME: 1720655637.368176
[07/11 01:53:57    204s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[07/11 01:53:57    204s] Density distribution unevenness ratio = 0.000%
[07/11 01:53:57    204s] Density distribution unevenness ratio (U70) = 0.000%
[07/11 01:53:57    204s] Density distribution unevenness ratio (U80) = 0.000%
[07/11 01:53:57    204s] Density distribution unevenness ratio (U90) = 0.000%
[07/11 01:53:57    204s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:2002.2M, EPOCH TIME: 1720655637.368272
[07/11 01:53:57    204s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2002.2M, EPOCH TIME: 1720655637.368322
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] All LLGs are deleted
[07/11 01:53:57    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:57    204s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2002.2M, EPOCH TIME: 1720655637.368633
[07/11 01:53:57    204s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2002.2M, EPOCH TIME: 1720655637.368738
[07/11 01:53:57    204s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2002.2M, EPOCH TIME: 1720655637.369526
[07/11 01:53:57    204s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 01:53:57    204s] UM:*                                                                   final
[07/11 01:53:57    204s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 01:53:57    204s] UM:*                                                                   global_place
[07/11 01:53:57    204s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/11 01:53:57    204s] User Input Parameters:
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s] *** Start incrementalPlace ***
[07/11 01:53:57    204s] - Congestion Driven    : On
[07/11 01:53:57    204s] - Timing Driven        : On
[07/11 01:53:57    204s] - Area-Violation Based : On
[07/11 01:53:57    204s] - Start Rollback Level : -5
[07/11 01:53:57    204s] - Legalized            : On
[07/11 01:53:57    204s] - Window Based         : Off
[07/11 01:53:57    204s] - eDen incr mode       : Off
[07/11 01:53:57    204s] - Small incr mode      : Off
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s] No Views given, use default active views for adaptive view pruning
[07/11 01:53:57    204s] SKP will enable view:
[07/11 01:53:57    204s]   wc
[07/11 01:53:57    204s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2004.2M, EPOCH TIME: 1720655637.443317
[07/11 01:53:57    204s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:2004.2M, EPOCH TIME: 1720655637.450795
[07/11 01:53:57    204s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2004.2M, EPOCH TIME: 1720655637.450886
[07/11 01:53:57    204s] Starting Early Global Route congestion estimation: mem = 2004.2M
[07/11 01:53:57    204s] (I)      ==================== Layers =====================
[07/11 01:53:57    204s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:53:57    204s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/11 01:53:57    204s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:53:57    204s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/11 01:53:57    204s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/11 01:53:57    204s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:53:57    204s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/11 01:53:57    204s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/11 01:53:57    204s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/11 01:53:57    204s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/11 01:53:57    204s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/11 01:53:57    204s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/11 01:53:57    204s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/11 01:53:57    204s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/11 01:53:57    204s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/11 01:53:57    204s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/11 01:53:57    204s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/11 01:53:57    204s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/11 01:53:57    204s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/11 01:53:57    204s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/11 01:53:57    204s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:53:57    204s] (I)      Started Import and model ( Curr Mem: 2004.17 MB )
[07/11 01:53:57    204s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:53:57    204s] (I)      == Non-default Options ==
[07/11 01:53:57    204s] (I)      Maximum routing layer                              : 11
[07/11 01:53:57    204s] (I)      Number of threads                                  : 1
[07/11 01:53:57    204s] (I)      Use non-blocking free Dbs wires                    : false
[07/11 01:53:57    204s] (I)      Method to set GCell size                           : row
[07/11 01:53:57    204s] (I)      Counted 904 PG shapes. We will not process PG shapes layer by layer.
[07/11 01:53:57    204s] (I)      Use row-based GCell size
[07/11 01:53:57    204s] (I)      Use row-based GCell align
[07/11 01:53:57    204s] (I)      layer 0 area = 80000
[07/11 01:53:57    204s] (I)      layer 1 area = 80000
[07/11 01:53:57    204s] (I)      layer 2 area = 80000
[07/11 01:53:57    204s] (I)      layer 3 area = 80000
[07/11 01:53:57    204s] (I)      layer 4 area = 80000
[07/11 01:53:57    204s] (I)      layer 5 area = 80000
[07/11 01:53:57    204s] (I)      layer 6 area = 80000
[07/11 01:53:57    204s] (I)      layer 7 area = 80000
[07/11 01:53:57    204s] (I)      layer 8 area = 80000
[07/11 01:53:57    204s] (I)      layer 9 area = 400000
[07/11 01:53:57    204s] (I)      layer 10 area = 400000
[07/11 01:53:57    204s] (I)      GCell unit size   : 3420
[07/11 01:53:57    204s] (I)      GCell multiplier  : 1
[07/11 01:53:57    204s] (I)      GCell row height  : 3420
[07/11 01:53:57    204s] (I)      Actual row height : 3420
[07/11 01:53:57    204s] (I)      GCell align ref   : 10000 10260
[07/11 01:53:57    204s] [NR-eGR] Track table information for default rule: 
[07/11 01:53:57    204s] [NR-eGR] Metal1 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal2 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal3 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal4 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal5 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal6 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal7 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal8 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal9 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal10 has single uniform track structure
[07/11 01:53:57    204s] [NR-eGR] Metal11 has single uniform track structure
[07/11 01:53:57    204s] (I)      ==================== Default via =====================
[07/11 01:53:57    204s] (I)      +----+------------------+----------------------------+
[07/11 01:53:57    204s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/11 01:53:57    204s] (I)      +----+------------------+----------------------------+
[07/11 01:53:57    204s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/11 01:53:57    204s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/11 01:53:57    204s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/11 01:53:57    204s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/11 01:53:57    204s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/11 01:53:57    204s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/11 01:53:57    204s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/11 01:53:57    204s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/11 01:53:57    204s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/11 01:53:57    204s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/11 01:53:57    204s] (I)      +----+------------------+----------------------------+
[07/11 01:53:57    204s] [NR-eGR] Read 1621 PG shapes
[07/11 01:53:57    204s] [NR-eGR] Read 0 clock shapes
[07/11 01:53:57    204s] [NR-eGR] Read 0 other shapes
[07/11 01:53:57    204s] [NR-eGR] #Routing Blockages  : 0
[07/11 01:53:57    204s] [NR-eGR] #Instance Blockages : 0
[07/11 01:53:57    204s] [NR-eGR] #PG Blockages       : 1621
[07/11 01:53:57    204s] [NR-eGR] #Halo Blockages     : 0
[07/11 01:53:57    204s] [NR-eGR] #Boundary Blockages : 0
[07/11 01:53:57    204s] [NR-eGR] #Clock Blockages    : 0
[07/11 01:53:57    204s] [NR-eGR] #Other Blockages    : 0
[07/11 01:53:57    204s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/11 01:53:57    204s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/11 01:53:57    204s] [NR-eGR] Read 93 nets ( ignored 0 )
[07/11 01:53:57    204s] (I)      early_global_route_priority property id does not exist.
[07/11 01:53:57    204s] (I)      Read Num Blocks=1621  Num Prerouted Wires=0  Num CS=0
[07/11 01:53:57    204s] (I)      Layer 1 (V) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 2 (H) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 3 (V) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 4 (H) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 5 (V) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 6 (H) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 7 (V) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 8 (H) : #blockages 182 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 9 (V) : #blockages 133 : #preroutes 0
[07/11 01:53:57    204s] (I)      Layer 10 (H) : #blockages 32 : #preroutes 0
[07/11 01:53:57    204s] (I)      Number of ignored nets                =      0
[07/11 01:53:57    204s] (I)      Number of connected nets              =      0
[07/11 01:53:57    204s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/11 01:53:57    204s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/11 01:53:57    204s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/11 01:53:57    204s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/11 01:53:57    204s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/11 01:53:57    204s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/11 01:53:57    204s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/11 01:53:57    204s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/11 01:53:57    204s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/11 01:53:57    204s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/11 01:53:57    204s] (I)      Ndr track 0 does not exist
[07/11 01:53:57    204s] (I)      ---------------------Grid Graph Info--------------------
[07/11 01:53:57    204s] (I)      Routing area        : (0, 0) - (68000, 61560)
[07/11 01:53:57    204s] (I)      Core area           : (10000, 10260) - (58000, 51300)
[07/11 01:53:57    204s] (I)      Site width          :   400  (dbu)
[07/11 01:53:57    204s] (I)      Row height          :  3420  (dbu)
[07/11 01:53:57    204s] (I)      GCell row height    :  3420  (dbu)
[07/11 01:53:57    204s] (I)      GCell width         :  3420  (dbu)
[07/11 01:53:57    204s] (I)      GCell height        :  3420  (dbu)
[07/11 01:53:57    204s] (I)      Grid                :    19    18    11
[07/11 01:53:57    204s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/11 01:53:57    204s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/11 01:53:57    204s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/11 01:53:57    204s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/11 01:53:57    204s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/11 01:53:57    204s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/11 01:53:57    204s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/11 01:53:57    204s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[07/11 01:53:57    204s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/11 01:53:57    204s] (I)      Total num of tracks :   162   170   162   170   162   170   162   170   162    67    64
[07/11 01:53:57    204s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/11 01:53:57    204s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/11 01:53:57    204s] (I)      --------------------------------------------------------
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s] [NR-eGR] ============ Routing rule table ============
[07/11 01:53:57    204s] [NR-eGR] Rule id: 0  Nets: 93
[07/11 01:53:57    204s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/11 01:53:57    204s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/11 01:53:57    204s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/11 01:53:57    204s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:53:57    204s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:53:57    204s] [NR-eGR] ========================================
[07/11 01:53:57    204s] [NR-eGR] 
[07/11 01:53:57    204s] (I)      =============== Blocked Tracks ===============
[07/11 01:53:57    204s] (I)      +-------+---------+----------+---------------+
[07/11 01:53:57    204s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/11 01:53:57    204s] (I)      +-------+---------+----------+---------------+
[07/11 01:53:57    204s] (I)      |     1 |       0 |        0 |         0.00% |
[07/11 01:53:57    204s] (I)      |     2 |    3060 |      650 |        21.24% |
[07/11 01:53:57    204s] (I)      |     3 |    3078 |      246 |         7.99% |
[07/11 01:53:57    204s] (I)      |     4 |    3060 |      650 |        21.24% |
[07/11 01:53:57    204s] (I)      |     5 |    3078 |      246 |         7.99% |
[07/11 01:53:57    204s] (I)      |     6 |    3060 |      650 |        21.24% |
[07/11 01:53:57    204s] (I)      |     7 |    3078 |      246 |         7.99% |
[07/11 01:53:57    204s] (I)      |     8 |    3060 |      650 |        21.24% |
[07/11 01:53:57    204s] (I)      |     9 |    3078 |      326 |        10.59% |
[07/11 01:53:57    204s] (I)      |    10 |    1206 |      366 |        30.35% |
[07/11 01:53:57    204s] (I)      |    11 |    1216 |      172 |        14.14% |
[07/11 01:53:57    204s] (I)      +-------+---------+----------+---------------+
[07/11 01:53:57    204s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 2004.17 MB )
[07/11 01:53:57    204s] (I)      Reset routing kernel
[07/11 01:53:57    204s] (I)      Started Global Routing ( Curr Mem: 2004.17 MB )
[07/11 01:53:57    204s] (I)      totalPins=350  totalGlobalPin=315 (90.00%)
[07/11 01:53:57    204s] (I)      total 2D Cap : 24984 = (12728 H, 12256 V)
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] [NR-eGR] Layer group 1: route 93 net(s) in layer range [2, 11]
[07/11 01:53:57    204s] (I)      ============  Phase 1a Route ============
[07/11 01:53:57    204s] (I)      Usage: 481 = (250 H, 231 V) = (1.96% H, 1.88% V) = (4.275e+02um H, 3.950e+02um V)
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] (I)      ============  Phase 1b Route ============
[07/11 01:53:57    204s] (I)      Usage: 481 = (250 H, 231 V) = (1.96% H, 1.88% V) = (4.275e+02um H, 3.950e+02um V)
[07/11 01:53:57    204s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.225100e+02um
[07/11 01:53:57    204s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/11 01:53:57    204s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] (I)      ============  Phase 1c Route ============
[07/11 01:53:57    204s] (I)      Usage: 481 = (250 H, 231 V) = (1.96% H, 1.88% V) = (4.275e+02um H, 3.950e+02um V)
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] (I)      ============  Phase 1d Route ============
[07/11 01:53:57    204s] (I)      Usage: 481 = (250 H, 231 V) = (1.96% H, 1.88% V) = (4.275e+02um H, 3.950e+02um V)
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] (I)      ============  Phase 1e Route ============
[07/11 01:53:57    204s] (I)      Usage: 481 = (250 H, 231 V) = (1.96% H, 1.88% V) = (4.275e+02um H, 3.950e+02um V)
[07/11 01:53:57    204s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.225100e+02um
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] (I)      ============  Phase 1l Route ============
[07/11 01:53:57    204s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/11 01:53:57    204s] (I)      Layer  2:       2715       338         0           0        2762    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  3:       2793       251         0           0        2916    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  4:       2715         4         0           0        2762    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  5:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  6:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  7:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  8:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer  9:       2763         0         0           0        2916    ( 0.00%) 
[07/11 01:53:57    204s] (I)      Layer 10:        779         0         0          48        1057    ( 4.33%) 
[07/11 01:53:57    204s] (I)      Layer 11:        982         0         0          58        1109    ( 4.94%) 
[07/11 01:53:57    204s] (I)      Total:         23763       593         0         104       24872    ( 0.42%) 
[07/11 01:53:57    204s] (I)      
[07/11 01:53:57    204s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/11 01:53:57    204s] [NR-eGR]                        OverCon            
[07/11 01:53:57    204s] [NR-eGR]                         #Gcell     %Gcell
[07/11 01:53:57    204s] [NR-eGR]        Layer             (1-0)    OverCon
[07/11 01:53:57    204s] [NR-eGR] ----------------------------------------------
[07/11 01:53:57    204s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR] ----------------------------------------------
[07/11 01:53:57    204s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/11 01:53:57    204s] [NR-eGR] 
[07/11 01:53:57    204s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2006.18 MB )
[07/11 01:53:57    204s] (I)      total 2D Cap : 25256 = (12838 H, 12418 V)
[07/11 01:53:57    204s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/11 01:53:57    204s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2006.2M
[07/11 01:53:57    204s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.041, MEM:2006.2M, EPOCH TIME: 1720655637.491623
[07/11 01:53:57    204s] OPERPROF: Starting HotSpotCal at level 1, MEM:2006.2M, EPOCH TIME: 1720655637.491689
[07/11 01:53:57    204s] [hotspot] +------------+---------------+---------------+
[07/11 01:53:57    204s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 01:53:57    204s] [hotspot] +------------+---------------+---------------+
[07/11 01:53:57    204s] [hotspot] | normalized |          0.00 |          0.00 |
[07/11 01:53:57    204s] [hotspot] +------------+---------------+---------------+
[07/11 01:53:57    204s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/11 01:53:57    204s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:53:57    204s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2006.2M, EPOCH TIME: 1720655637.492239
[07/11 01:53:57    204s] Skipped repairing congestion.
[07/11 01:53:57    204s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2006.2M, EPOCH TIME: 1720655637.492334
[07/11 01:53:57    204s] Starting Early Global Route wiring: mem = 2006.2M
[07/11 01:53:57    204s] (I)      ============= Track Assignment ============
[07/11 01:53:57    204s] (I)      Started Track Assignment (1T) ( Curr Mem: 2006.18 MB )
[07/11 01:53:57    204s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/11 01:53:57    204s] (I)      Run Multi-thread track assignment
[07/11 01:53:57    204s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2006.18 MB )
[07/11 01:53:57    204s] (I)      Started Export ( Curr Mem: 2006.18 MB )
[07/11 01:53:57    204s] [NR-eGR]                  Length (um)  Vias 
[07/11 01:53:57    204s] [NR-eGR] -----------------------------------
[07/11 01:53:57    204s] [NR-eGR]  Metal1   (1H)             0   350 
[07/11 01:53:57    204s] [NR-eGR]  Metal2   (2V)           440   532 
[07/11 01:53:57    204s] [NR-eGR]  Metal3   (3H)           453     7 
[07/11 01:53:57    204s] [NR-eGR]  Metal4   (4V)             7     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal5   (5H)             0     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal6   (6V)             0     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal7   (7H)             0     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal8   (8V)             0     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal9   (9H)             0     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal10  (10V)            0     0 
[07/11 01:53:57    204s] [NR-eGR]  Metal11  (11H)            0     0 
[07/11 01:53:57    204s] [NR-eGR] -----------------------------------
[07/11 01:53:57    204s] [NR-eGR]           Total          900   889 
[07/11 01:53:57    204s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:53:57    204s] [NR-eGR] Total half perimeter of net bounding box: 3690um
[07/11 01:53:57    204s] [NR-eGR] Total length: 900um, number of vias: 889
[07/11 01:53:57    204s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:53:57    204s] [NR-eGR] Total eGR-routed clock nets wire length: 102um, number of vias: 89
[07/11 01:53:57    204s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:53:57    204s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2006.18 MB )
[07/11 01:53:57    204s] Early Global Route wiring runtime: 0.01 seconds, mem = 2006.2M
[07/11 01:53:57    204s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.008, MEM:2006.2M, EPOCH TIME: 1720655637.500448
[07/11 01:53:57    204s] 0 delay mode for cte disabled.
[07/11 01:53:57    204s] SKP cleared!
[07/11 01:53:57    204s] 
[07/11 01:53:57    204s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[07/11 01:53:57    204s] ***** Total cpu  0:0:2
[07/11 01:53:57    204s] ***** Total real time  0:0:3
[07/11 01:53:57    204s] Tdgp not successfully inited but do clear! skip clearing
[07/11 01:53:57    204s] **place_design ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 2006.2M **
[07/11 01:53:58    205s] AAE DB initialization (MEM=2031.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 01:53:58    205s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/11 01:53:58    205s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 01:53:58    205s] UM:*                                                                   final
[07/11 01:53:58    205s] UM: Running design category ...
[07/11 01:53:58    205s] All LLGs are deleted
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.1M, EPOCH TIME: 1720655638.185028
[07/11 01:53:58    205s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.185265
[07/11 01:53:58    205s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2031.1M, EPOCH TIME: 1720655638.185335
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2031.1M, EPOCH TIME: 1720655638.186695
[07/11 01:53:58    205s] Max number of tech site patterns supported in site array is 256.
[07/11 01:53:58    205s] Core basic site is CoreSite
[07/11 01:53:58    205s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2031.1M, EPOCH TIME: 1720655638.210396
[07/11 01:53:58    205s] After signature check, allow fast init is false, keep pre-filter is true.
[07/11 01:53:58    205s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/11 01:53:58    205s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.210698
[07/11 01:53:58    205s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 01:53:58    205s] SiteArray: use 16,384 bytes
[07/11 01:53:58    205s] SiteArray: current memory after site array memory allocation 2031.1M
[07/11 01:53:58    205s] SiteArray: FP blocked sites are writable
[07/11 01:53:58    205s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2031.1M, EPOCH TIME: 1720655638.211075
[07/11 01:53:58    205s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:2031.1M, EPOCH TIME: 1720655638.212085
[07/11 01:53:58    205s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2031.1M, EPOCH TIME: 1720655638.212150
[07/11 01:53:58    205s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2031.1M, EPOCH TIME: 1720655638.212242
[07/11 01:53:58    205s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.212295
[07/11 01:53:58    205s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.212365
[07/11 01:53:58    205s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 01:53:58    205s] Atter site array init, number of instance map data is 0.
[07/11 01:53:58    205s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2031.1M, EPOCH TIME: 1720655638.212438
[07/11 01:53:58    205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:2031.1M, EPOCH TIME: 1720655638.212560
[07/11 01:53:58    205s] All LLGs are deleted
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.1M, EPOCH TIME: 1720655638.212952
[07/11 01:53:58    205s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.213080
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] 	Current design flip-flop statistics
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] Single-Bit FF Count          :           34
[07/11 01:53:58    205s] Multi-Bit FF Count           :            0
[07/11 01:53:58    205s] Total Bit Count              :           34
[07/11 01:53:58    205s] Total FF Count               :           34
[07/11 01:53:58    205s] Bits Per Flop                :        1.000
[07/11 01:53:58    205s] Total Clock Pin Cap(FF)      :        7.072
[07/11 01:53:58    205s] Multibit Conversion Ratio(%) :         0.00
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s]             Multi-bit cell usage statistics
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] ============================================================
[07/11 01:53:58    205s] Sequential Multibit cells usage statistics
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] -FlipFlops               34                    0        0.00                    1.00
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] Seq_Mbit libcell              Bitwidth        Count
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] Total 0
[07/11 01:53:58    205s] ============================================================
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] Category            Num of Insts Rejected     Reasons
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s] ------------------------------------------------------------
[07/11 01:53:58    205s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 01:53:58    205s] UM:         205.57           3064                                      place_design
[07/11 01:53:58    205s] VSMManager cleared!
[07/11 01:53:58    205s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:04.2 (0.8), totSession cpu/real = 0:03:25.6/0:51:02.3 (0.1), mem = 2031.1M
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] =============================================================================================
[07/11 01:53:58    205s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[07/11 01:53:58    205s] =============================================================================================
[07/11 01:53:58    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:53:58    205s] ---------------------------------------------------------------------------------------------
[07/11 01:53:58    205s] [ CellServerInit         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 01:53:58    205s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:53:58    205s] [ TimingUpdate           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:53:58    205s] [ MISC                   ]          0:00:04.2  (  98.8 % )     0:00:04.2 /  0:00:03.1    0.7
[07/11 01:53:58    205s] ---------------------------------------------------------------------------------------------
[07/11 01:53:58    205s]  GlobalPlace #1 TOTAL               0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:03.2    0.8
[07/11 01:53:58    205s] ---------------------------------------------------------------------------------------------
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] Enable CTE adjustment.
[07/11 01:53:58    205s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1661.0M, totSessionCpu=0:03:26 **
[07/11 01:53:58    205s] **WARN: (IMPOPT-576):	103 nets have unplaced terms. 
[07/11 01:53:58    205s] GigaOpt running with 1 threads.
[07/11 01:53:58    205s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:25.6/0:51:02.3 (0.1), mem = 2031.1M
[07/11 01:53:58    205s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[07/11 01:53:58    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:2031.1M, EPOCH TIME: 1720655638.335344
[07/11 01:53:58    205s] Processing tracks to init pin-track alignment.
[07/11 01:53:58    205s] z: 2, totalTracks: 1
[07/11 01:53:58    205s] z: 4, totalTracks: 1
[07/11 01:53:58    205s] z: 6, totalTracks: 1
[07/11 01:53:58    205s] z: 8, totalTracks: 1
[07/11 01:53:58    205s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:53:58    205s] All LLGs are deleted
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2031.1M, EPOCH TIME: 1720655638.338023
[07/11 01:53:58    205s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.338250
[07/11 01:53:58    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2031.1M, EPOCH TIME: 1720655638.338339
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2031.1M, EPOCH TIME: 1720655638.339654
[07/11 01:53:58    205s] Max number of tech site patterns supported in site array is 256.
[07/11 01:53:58    205s] Core basic site is CoreSite
[07/11 01:53:58    205s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2031.1M, EPOCH TIME: 1720655638.362981
[07/11 01:53:58    205s] After signature check, allow fast init is false, keep pre-filter is true.
[07/11 01:53:58    205s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/11 01:53:58    205s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.363298
[07/11 01:53:58    205s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 01:53:58    205s] SiteArray: use 16,384 bytes
[07/11 01:53:58    205s] SiteArray: current memory after site array memory allocation 2031.1M
[07/11 01:53:58    205s] SiteArray: FP blocked sites are writable
[07/11 01:53:58    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:53:58    205s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2031.1M, EPOCH TIME: 1720655638.363675
[07/11 01:53:58    205s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.001, MEM:2031.1M, EPOCH TIME: 1720655638.364684
[07/11 01:53:58    205s] OPERPROF:       Starting spInit2DPinPatten at level 4, MEM:2031.1M, EPOCH TIME: 1720655638.364744
[07/11 01:53:58    205s] OPERPROF:         Starting spInitPinAccessData at level 5, MEM:2031.1M, EPOCH TIME: 1720655638.364834
[07/11 01:53:58    205s] OPERPROF:         Finished spInitPinAccessData at level 5, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.364886
[07/11 01:53:58    205s] OPERPROF:       Finished spInit2DPinPatten at level 4, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.364958
[07/11 01:53:58    205s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 01:53:58    205s] Atter site array init, number of instance map data is 0.
[07/11 01:53:58    205s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:2031.1M, EPOCH TIME: 1720655638.365044
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:53:58    205s] OPERPROF:     Starting CMU at level 3, MEM:2031.1M, EPOCH TIME: 1720655638.365251
[07/11 01:53:58    205s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.365393
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:53:58    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2031.1M, EPOCH TIME: 1720655638.365472
[07/11 01:53:58    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2031.1M, EPOCH TIME: 1720655638.365522
[07/11 01:53:58    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1720655638.365841
[07/11 01:53:58    205s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2031.1MB).
[07/11 01:53:58    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2031.1M, EPOCH TIME: 1720655638.366031
[07/11 01:53:58    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2031.1M, EPOCH TIME: 1720655638.366193
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:53:58    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2031.1M, EPOCH TIME: 1720655638.367636
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] Trim Metal Layers:
[07/11 01:53:58    205s] LayerId::1 widthSet size::4
[07/11 01:53:58    205s] LayerId::2 widthSet size::4
[07/11 01:53:58    205s] LayerId::3 widthSet size::4
[07/11 01:53:58    205s] LayerId::4 widthSet size::4
[07/11 01:53:58    205s] LayerId::5 widthSet size::4
[07/11 01:53:58    205s] LayerId::6 widthSet size::4
[07/11 01:53:58    205s] LayerId::7 widthSet size::5
[07/11 01:53:58    205s] LayerId::8 widthSet size::5
[07/11 01:53:58    205s] LayerId::9 widthSet size::5
[07/11 01:53:58    205s] LayerId::10 widthSet size::4
[07/11 01:53:58    205s] LayerId::11 widthSet size::3
[07/11 01:53:58    205s] eee: pegSigSF::1.070000
[07/11 01:53:58    205s] Updating RC grid for preRoute extraction ...
[07/11 01:53:58    205s] Initializing multi-corner capacitance tables ... 
[07/11 01:53:58    205s] Initializing multi-corner resistance tables ...
[07/11 01:53:58    205s] Creating RPSQ from WeeR and WRes ...
[07/11 01:53:58    205s] eee: l::1 avDens::0.062313 usedTrk::22.432749 availTrk::360.000000 sigTrk::22.432749
[07/11 01:53:58    205s] eee: l::2 avDens::0.075203 usedTrk::25.719298 availTrk::342.000000 sigTrk::25.719298
[07/11 01:53:58    205s] eee: l::3 avDens::0.073554 usedTrk::26.479532 availTrk::360.000000 sigTrk::26.479532
[07/11 01:53:58    205s] eee: l::4 avDens::0.004983 usedTrk::0.426023 availTrk::85.500000 sigTrk::0.426023
[07/11 01:53:58    205s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:53:58    205s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:53:58    205s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:53:58    205s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:53:58    205s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:53:58    205s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 01:53:58    205s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 01:53:58    205s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:53:58    205s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.008095 aWlH=0.000000 lMod=0 pMax=0.804500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] Creating Lib Analyzer ...
[07/11 01:53:58    205s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[07/11 01:53:58    205s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[07/11 01:53:58    205s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/11 01:53:58    205s] 
[07/11 01:53:58    205s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:53:59    206s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:26 mem=2039.1M
[07/11 01:53:59    206s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:26 mem=2039.1M
[07/11 01:53:59    206s] Creating Lib Analyzer, finished. 
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[13] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[12] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[11] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[10] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_i[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_o[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (IMPOPT-665):	wb_dat_o[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[07/11 01:53:59    206s] Type 'man IMPOPT-665' for more detail.
[07/11 01:53:59    206s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[07/11 01:53:59    206s] To increase the message display limit, refer to the product command reference manual.
[07/11 01:53:59    206s] AAE DB initialization (MEM=2039.1 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 01:53:59    206s] #optDebug: fT-S <1 2 3 1 0>
[07/11 01:53:59    206s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/11 01:53:59    206s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/11 01:53:59    206s] **INFO: Using Advanced Metric Collection system.
[07/11 01:54:00    207s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1674.9M, totSessionCpu=0:03:28 **
[07/11 01:54:00    207s] *** opt_design -pre_cts ***
[07/11 01:54:00    207s] DRC Margin: user margin 0.0; extra margin 0.2
[07/11 01:54:00    207s] Setup Target Slack: user slack 0; extra slack 0.0
[07/11 01:54:00    207s] Hold Target Slack: user slack 0
[07/11 01:54:00    207s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/11 01:54:00    207s] Type 'man IMPOPT-3195' for more detail.
[07/11 01:54:00    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.1M, EPOCH TIME: 1720655640.570105
[07/11 01:54:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:00    207s] OPERPROF:   Starting spInit2DPinPatten at level 2, MEM:2039.1M, EPOCH TIME: 1720655640.595190
[07/11 01:54:00    207s] OPERPROF:     Starting spInitPinAccessData at level 3, MEM:2039.1M, EPOCH TIME: 1720655640.595360
[07/11 01:54:00    207s] OPERPROF:     Finished spInitPinAccessData at level 3, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655640.595418
[07/11 01:54:00    207s] OPERPROF:   Finished spInit2DPinPatten at level 2, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655640.595491
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:00    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:2039.1M, EPOCH TIME: 1720655640.595770
[07/11 01:54:00    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:00    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:00    207s] Multi-VT timing optimization disabled based on library information.
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:54:00    207s] Deleting Lib Analyzer.
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Deleting Cell Server End ...
[07/11 01:54:00    207s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[07/11 01:54:00    207s] Summary for sequential cells identification: 
[07/11 01:54:00    207s]   Identified SBFF number: 104
[07/11 01:54:00    207s]   Identified MBFF number: 0
[07/11 01:54:00    207s]   Identified SB Latch number: 0
[07/11 01:54:00    207s]   Identified MB Latch number: 0
[07/11 01:54:00    207s]   Not identified SBFF number: 16
[07/11 01:54:00    207s]   Not identified MBFF number: 0
[07/11 01:54:00    207s]   Not identified SB Latch number: 0
[07/11 01:54:00    207s]   Not identified MB Latch number: 0
[07/11 01:54:00    207s]   Number of sequential cells which are not FFs: 32
[07/11 01:54:00    207s]  Visiting view : wc
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/11 01:54:00    207s]  Visiting view : bc
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/11 01:54:00    207s] TLC MultiMap info (StdDelay):
[07/11 01:54:00    207s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:54:00    207s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 01:54:00    207s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:54:00    207s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 01:54:00    207s]  Setting StdDelay to: 36.8ps
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Deleting Cell Server End ...
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] Creating Lib Analyzer ...
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[07/11 01:54:00    207s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[07/11 01:54:00    207s] Summary for sequential cells identification: 
[07/11 01:54:00    207s]   Identified SBFF number: 104
[07/11 01:54:00    207s]   Identified MBFF number: 0
[07/11 01:54:00    207s]   Identified SB Latch number: 0
[07/11 01:54:00    207s]   Identified MB Latch number: 0
[07/11 01:54:00    207s]   Not identified SBFF number: 16
[07/11 01:54:00    207s]   Not identified MBFF number: 0
[07/11 01:54:00    207s]   Not identified SB Latch number: 0
[07/11 01:54:00    207s]   Not identified MB Latch number: 0
[07/11 01:54:00    207s]   Number of sequential cells which are not FFs: 32
[07/11 01:54:00    207s]  Visiting view : wc
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/11 01:54:00    207s]  Visiting view : bc
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[07/11 01:54:00    207s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/11 01:54:00    207s] TLC MultiMap info (StdDelay):
[07/11 01:54:00    207s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:54:00    207s]   : min_delay + min_timing + 1 + rccorners := 13ps
[07/11 01:54:00    207s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:54:00    207s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[07/11 01:54:00    207s]  Setting StdDelay to: 38.8ps
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:54:00    207s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/11 01:54:00    207s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/11 01:54:00    207s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/11 01:54:00    207s] 
[07/11 01:54:00    207s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:01    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:29 mem=2039.1M
[07/11 01:54:01    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:29 mem=2039.1M
[07/11 01:54:01    208s] Creating Lib Analyzer, finished. 
[07/11 01:54:01    208s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2039.1M, EPOCH TIME: 1720655641.296202
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] All LLGs are deleted
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2039.1M, EPOCH TIME: 1720655641.296313
[07/11 01:54:01    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655641.296384
[07/11 01:54:01    208s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655641.296669
[07/11 01:54:01    208s] {MMLU 0 0 159}
[07/11 01:54:01    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=2039.1M
[07/11 01:54:01    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=2039.1M
[07/11 01:54:01    208s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      ==================== Layers =====================
[07/11 01:54:01    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:01    208s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/11 01:54:01    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:01    208s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/11 01:54:01    208s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/11 01:54:01    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:01    208s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/11 01:54:01    208s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/11 01:54:01    208s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/11 01:54:01    208s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/11 01:54:01    208s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/11 01:54:01    208s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/11 01:54:01    208s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/11 01:54:01    208s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/11 01:54:01    208s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/11 01:54:01    208s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/11 01:54:01    208s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/11 01:54:01    208s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/11 01:54:01    208s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/11 01:54:01    208s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/11 01:54:01    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:01    208s] (I)      Started Import and model ( Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:01    208s] (I)      Number of ignored instance 0
[07/11 01:54:01    208s] (I)      Number of inbound cells 0
[07/11 01:54:01    208s] (I)      Number of opened ILM blockages 0
[07/11 01:54:01    208s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/11 01:54:01    208s] (I)      numMoveCells=90, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[07/11 01:54:01    208s] (I)      cell height: 3420, count: 90
[07/11 01:54:01    208s] (I)      Number of nets = 93 ( 66 ignored )
[07/11 01:54:01    208s] (I)      Read rows... (mem=2039.1M)
[07/11 01:54:01    208s] (I)      Done Read rows (cpu=0.000s, mem=2039.1M)
[07/11 01:54:01    208s] (I)      Identified Clock instances: Flop 34, Clock buffer/inverter 0, Gate 0, Logic 0
[07/11 01:54:01    208s] (I)      Read module constraints... (mem=2039.1M)
[07/11 01:54:01    208s] (I)      Done Read module constraints (cpu=0.000s, mem=2039.1M)
[07/11 01:54:01    208s] (I)      == Non-default Options ==
[07/11 01:54:01    208s] (I)      Maximum routing layer                              : 11
[07/11 01:54:01    208s] (I)      Buffering-aware routing                            : true
[07/11 01:54:01    208s] (I)      Spread congestion away from blockages              : true
[07/11 01:54:01    208s] (I)      Number of threads                                  : 1
[07/11 01:54:01    208s] (I)      Overflow penalty cost                              : 10
[07/11 01:54:01    208s] (I)      Punch through distance                             : 475.183000
[07/11 01:54:01    208s] (I)      Source-to-sink ratio                               : 0.300000
[07/11 01:54:01    208s] (I)      Method to set GCell size                           : row
[07/11 01:54:01    208s] (I)      Counted 904 PG shapes. We will not process PG shapes layer by layer.
[07/11 01:54:01    208s] (I)      Use row-based GCell size
[07/11 01:54:01    208s] (I)      Use row-based GCell align
[07/11 01:54:01    208s] (I)      layer 0 area = 80000
[07/11 01:54:01    208s] (I)      layer 1 area = 80000
[07/11 01:54:01    208s] (I)      layer 2 area = 80000
[07/11 01:54:01    208s] (I)      layer 3 area = 80000
[07/11 01:54:01    208s] (I)      layer 4 area = 80000
[07/11 01:54:01    208s] (I)      layer 5 area = 80000
[07/11 01:54:01    208s] (I)      layer 6 area = 80000
[07/11 01:54:01    208s] (I)      layer 7 area = 80000
[07/11 01:54:01    208s] (I)      layer 8 area = 80000
[07/11 01:54:01    208s] (I)      layer 9 area = 400000
[07/11 01:54:01    208s] (I)      layer 10 area = 400000
[07/11 01:54:01    208s] (I)      GCell unit size   : 3420
[07/11 01:54:01    208s] (I)      GCell multiplier  : 1
[07/11 01:54:01    208s] (I)      GCell row height  : 3420
[07/11 01:54:01    208s] (I)      Actual row height : 3420
[07/11 01:54:01    208s] (I)      GCell align ref   : 10000 10260
[07/11 01:54:01    208s] [NR-eGR] Track table information for default rule: 
[07/11 01:54:01    208s] [NR-eGR] Metal1 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal2 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal3 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal4 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal5 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal6 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal7 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal8 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal9 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal10 has single uniform track structure
[07/11 01:54:01    208s] [NR-eGR] Metal11 has single uniform track structure
[07/11 01:54:01    208s] (I)      ==================== Default via =====================
[07/11 01:54:01    208s] (I)      +----+------------------+----------------------------+
[07/11 01:54:01    208s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/11 01:54:01    208s] (I)      +----+------------------+----------------------------+
[07/11 01:54:01    208s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/11 01:54:01    208s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/11 01:54:01    208s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/11 01:54:01    208s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/11 01:54:01    208s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/11 01:54:01    208s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/11 01:54:01    208s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/11 01:54:01    208s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/11 01:54:01    208s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/11 01:54:01    208s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/11 01:54:01    208s] (I)      +----+------------------+----------------------------+
[07/11 01:54:01    208s] [NR-eGR] Read 1621 PG shapes
[07/11 01:54:01    208s] [NR-eGR] Read 0 clock shapes
[07/11 01:54:01    208s] [NR-eGR] Read 0 other shapes
[07/11 01:54:01    208s] [NR-eGR] #Routing Blockages  : 0
[07/11 01:54:01    208s] [NR-eGR] #Instance Blockages : 0
[07/11 01:54:01    208s] [NR-eGR] #PG Blockages       : 1621
[07/11 01:54:01    208s] [NR-eGR] #Halo Blockages     : 0
[07/11 01:54:01    208s] [NR-eGR] #Boundary Blockages : 0
[07/11 01:54:01    208s] [NR-eGR] #Clock Blockages    : 0
[07/11 01:54:01    208s] [NR-eGR] #Other Blockages    : 0
[07/11 01:54:01    208s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/11 01:54:01    208s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/11 01:54:01    208s] [NR-eGR] Read 93 nets ( ignored 0 )
[07/11 01:54:01    208s] (I)      early_global_route_priority property id does not exist.
[07/11 01:54:01    208s] (I)      Read Num Blocks=1621  Num Prerouted Wires=0  Num CS=0
[07/11 01:54:01    208s] (I)      Layer 1 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 2 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 3 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 4 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 5 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 6 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 7 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 8 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 9 (V) : #blockages 133 : #preroutes 0
[07/11 01:54:01    208s] (I)      Layer 10 (H) : #blockages 32 : #preroutes 0
[07/11 01:54:01    208s] (I)      Number of ignored nets                =      0
[07/11 01:54:01    208s] (I)      Number of connected nets              =      0
[07/11 01:54:01    208s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/11 01:54:01    208s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/11 01:54:01    208s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/11 01:54:01    208s] (I)      Constructing bin map
[07/11 01:54:01    208s] (I)      Initialize bin information with width=6840 height=6840
[07/11 01:54:01    208s] (I)      Done constructing bin map
[07/11 01:54:01    208s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/11 01:54:01    208s] (I)      Ndr track 0 does not exist
[07/11 01:54:01    208s] (I)      ---------------------Grid Graph Info--------------------
[07/11 01:54:01    208s] (I)      Routing area        : (0, 0) - (68000, 61560)
[07/11 01:54:01    208s] (I)      Core area           : (10000, 10260) - (58000, 51300)
[07/11 01:54:01    208s] (I)      Site width          :   400  (dbu)
[07/11 01:54:01    208s] (I)      Row height          :  3420  (dbu)
[07/11 01:54:01    208s] (I)      GCell row height    :  3420  (dbu)
[07/11 01:54:01    208s] (I)      GCell width         :  3420  (dbu)
[07/11 01:54:01    208s] (I)      GCell height        :  3420  (dbu)
[07/11 01:54:01    208s] (I)      Grid                :    19    18    11
[07/11 01:54:01    208s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/11 01:54:01    208s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/11 01:54:01    208s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/11 01:54:01    208s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/11 01:54:01    208s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/11 01:54:01    208s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/11 01:54:01    208s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/11 01:54:01    208s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[07/11 01:54:01    208s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/11 01:54:01    208s] (I)      Total num of tracks :   162   170   162   170   162   170   162   170   162    67    64
[07/11 01:54:01    208s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/11 01:54:01    208s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/11 01:54:01    208s] (I)      --------------------------------------------------------
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] [NR-eGR] ============ Routing rule table ============
[07/11 01:54:01    208s] [NR-eGR] Rule id: 0  Nets: 93
[07/11 01:54:01    208s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/11 01:54:01    208s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/11 01:54:01    208s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/11 01:54:01    208s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:01    208s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:01    208s] [NR-eGR] ========================================
[07/11 01:54:01    208s] [NR-eGR] 
[07/11 01:54:01    208s] (I)      =============== Blocked Tracks ===============
[07/11 01:54:01    208s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:01    208s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/11 01:54:01    208s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:01    208s] (I)      |     1 |       0 |        0 |         0.00% |
[07/11 01:54:01    208s] (I)      |     2 |    3060 |      650 |        21.24% |
[07/11 01:54:01    208s] (I)      |     3 |    3078 |      246 |         7.99% |
[07/11 01:54:01    208s] (I)      |     4 |    3060 |      650 |        21.24% |
[07/11 01:54:01    208s] (I)      |     5 |    3078 |      246 |         7.99% |
[07/11 01:54:01    208s] (I)      |     6 |    3060 |      650 |        21.24% |
[07/11 01:54:01    208s] (I)      |     7 |    3078 |      246 |         7.99% |
[07/11 01:54:01    208s] (I)      |     8 |    3060 |      650 |        21.24% |
[07/11 01:54:01    208s] (I)      |     9 |    3078 |      326 |        10.59% |
[07/11 01:54:01    208s] (I)      |    10 |    1206 |      366 |        30.35% |
[07/11 01:54:01    208s] (I)      |    11 |    1216 |      172 |        14.14% |
[07/11 01:54:01    208s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:01    208s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      Reset routing kernel
[07/11 01:54:01    208s] (I)      Started Global Routing ( Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      totalPins=350  totalGlobalPin=315 (90.00%)
[07/11 01:54:01    208s] (I)      total 2D Cap : 24984 = (12728 H, 12256 V)
[07/11 01:54:01    208s] (I)      #blocked areas for congestion spreading : 0
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] (I)      ============  Phase 1a Route ============
[07/11 01:54:01    208s] [NR-eGR] Layer group 1: route 93 net(s) in layer range [2, 11]
[07/11 01:54:01    208s] (I)      Usage: 493 = (235 H, 258 V) = (1.85% H, 2.11% V) = (4.019e+02um H, 4.412e+02um V)
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] (I)      ============  Phase 1b Route ============
[07/11 01:54:01    208s] (I)      Usage: 493 = (235 H, 258 V) = (1.85% H, 2.11% V) = (4.019e+02um H, 4.412e+02um V)
[07/11 01:54:01    208s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.430300e+02um
[07/11 01:54:01    208s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/11 01:54:01    208s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] (I)      ============  Phase 1c Route ============
[07/11 01:54:01    208s] (I)      Usage: 493 = (235 H, 258 V) = (1.85% H, 2.11% V) = (4.019e+02um H, 4.412e+02um V)
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] (I)      ============  Phase 1d Route ============
[07/11 01:54:01    208s] (I)      Usage: 493 = (235 H, 258 V) = (1.85% H, 2.11% V) = (4.019e+02um H, 4.412e+02um V)
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] (I)      ============  Phase 1e Route ============
[07/11 01:54:01    208s] (I)      Usage: 493 = (235 H, 258 V) = (1.85% H, 2.11% V) = (4.019e+02um H, 4.412e+02um V)
[07/11 01:54:01    208s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.430300e+02um
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] (I)      ============  Phase 1l Route ============
[07/11 01:54:01    208s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/11 01:54:01    208s] (I)      Layer  2:       2715       352         0           0        2762    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  3:       2793       237         0           0        2916    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  4:       2715        16         0           0        2762    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  5:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  6:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  7:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  8:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer  9:       2763         0         0           0        2916    ( 0.00%) 
[07/11 01:54:01    208s] (I)      Layer 10:        779         0         0          48        1057    ( 4.33%) 
[07/11 01:54:01    208s] (I)      Layer 11:        982         0         0          58        1109    ( 4.94%) 
[07/11 01:54:01    208s] (I)      Total:         23763       605         0         104       24872    ( 0.42%) 
[07/11 01:54:01    208s] (I)      
[07/11 01:54:01    208s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/11 01:54:01    208s] [NR-eGR]                        OverCon            
[07/11 01:54:01    208s] [NR-eGR]                         #Gcell     %Gcell
[07/11 01:54:01    208s] [NR-eGR]        Layer             (1-0)    OverCon
[07/11 01:54:01    208s] [NR-eGR] ----------------------------------------------
[07/11 01:54:01    208s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR] ----------------------------------------------
[07/11 01:54:01    208s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/11 01:54:01    208s] [NR-eGR] 
[07/11 01:54:01    208s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      total 2D Cap : 25256 = (12838 H, 12418 V)
[07/11 01:54:01    208s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/11 01:54:01    208s] (I)      ============= Track Assignment ============
[07/11 01:54:01    208s] (I)      Started Track Assignment (1T) ( Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/11 01:54:01    208s] (I)      Run Multi-thread track assignment
[07/11 01:54:01    208s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      Started Export ( Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] [NR-eGR]                  Length (um)  Vias 
[07/11 01:54:01    208s] [NR-eGR] -----------------------------------
[07/11 01:54:01    208s] [NR-eGR]  Metal1   (1H)             0   350 
[07/11 01:54:01    208s] [NR-eGR]  Metal2   (2V)           461   530 
[07/11 01:54:01    208s] [NR-eGR]  Metal3   (3H)           436    18 
[07/11 01:54:01    208s] [NR-eGR]  Metal4   (4V)            27     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal5   (5H)             0     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal6   (6V)             0     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal7   (7H)             0     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal8   (8V)             0     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal9   (9H)             0     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal10  (10V)            0     0 
[07/11 01:54:01    208s] [NR-eGR]  Metal11  (11H)            0     0 
[07/11 01:54:01    208s] [NR-eGR] -----------------------------------
[07/11 01:54:01    208s] [NR-eGR]           Total          925   898 
[07/11 01:54:01    208s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:54:01    208s] [NR-eGR] Total half perimeter of net bounding box: 3690um
[07/11 01:54:01    208s] [NR-eGR] Total length: 925um, number of vias: 898
[07/11 01:54:01    208s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:54:01    208s] [NR-eGR] Total eGR-routed clock nets wire length: 106um, number of vias: 89
[07/11 01:54:01    208s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:54:01    208s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 2039.10 MB )
[07/11 01:54:01    208s] (I)      ===================================== Runtime Summary ======================================
[07/11 01:54:01    208s] (I)       Step                                             %     Start    Finish      Real       CPU 
[07/11 01:54:01    208s] (I)      --------------------------------------------------------------------------------------------
[07/11 01:54:01    208s] (I)       Early Global Route kernel                  100.00%  3.85 sec  3.90 sec  0.05 sec  0.03 sec 
[07/11 01:54:01    208s] (I)       +-Import and model                          35.39%  3.85 sec  3.87 sec  0.02 sec  0.01 sec 
[07/11 01:54:01    208s] (I)       | +-Create place DB                          2.36%  3.86 sec  3.86 sec  0.00 sec  0.01 sec 
[07/11 01:54:01    208s] (I)       | | +-Import place data                      2.08%  3.86 sec  3.86 sec  0.00 sec  0.01 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read instances and placement         0.68%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read nets                            0.40%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Create route DB                         23.49%  3.86 sec  3.87 sec  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Import route data (1T)                22.65%  3.86 sec  3.87 sec  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read blockages ( Layer 2-11 )        8.56%  3.86 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read routing blockages             0.01%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read instance blockages            0.11%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read PG blockages                  1.06%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read clock blockages               0.62%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read other blockages               0.66%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read halo blockages                0.01%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Read boundary cut boxes            0.01%  3.86 sec  3.86 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read blackboxes                      0.03%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read prerouted                       0.05%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read unlegalized nets                0.02%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Read nets                            0.13%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Set up via pillars                   0.02%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Initialize 3D grid graph             0.03%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Model blockage capacity              1.23%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Initialize 3D capacity             0.91%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Read aux data                            0.18%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Others data preparation                  0.05%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Create route kernel                      7.97%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       +-Global Routing                            41.38%  3.87 sec  3.89 sec  0.02 sec  0.01 sec 
[07/11 01:54:01    208s] (I)       | +-Initialization                           0.18%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Net group 1                             16.30%  3.87 sec  3.88 sec  0.01 sec  0.01 sec 
[07/11 01:54:01    208s] (I)       | | +-Generate topology                      0.35%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Phase 1a                               1.41%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Pattern routing (1T)                 0.77%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Add via demand to 2D                 0.06%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Phase 1b                               0.12%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Phase 1c                               0.04%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Phase 1d                               0.04%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Phase 1e                               0.60%  3.87 sec  3.88 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Route legalization                   0.29%  3.87 sec  3.88 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  3.88 sec  3.88 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Phase 1l                              11.53%  3.88 sec  3.88 sec  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | | +-Layer assignment (1T)               11.14%  3.88 sec  3.88 sec  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Clean cong LA                            0.01%  3.88 sec  3.88 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       +-Export 3D cong map                         0.56%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Export 2D cong map                       0.09%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       +-Extract Global 3D Wires                    0.08%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       +-Track Assignment (1T)                      4.52%  3.89 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Initialization                           0.06%  3.89 sec  3.89 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Track Assignment Kernel                  3.58%  3.89 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Free Memory                              0.01%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       +-Export                                     4.14%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Export DB wires                          1.47%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Export all nets                        0.73%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | | +-Set wire vias                          0.16%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Report wirelength                        1.17%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Update net boxes                         0.41%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       | +-Update timing                            0.01%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)       +-Postprocess design                         1.72%  3.90 sec  3.90 sec  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)      ====================== Summary by functions ======================
[07/11 01:54:01    208s] (I)       Lv  Step                                   %      Real       CPU 
[07/11 01:54:01    208s] (I)      ------------------------------------------------------------------
[07/11 01:54:01    208s] (I)        0  Early Global Route kernel        100.00%  0.05 sec  0.03 sec 
[07/11 01:54:01    208s] (I)        1  Global Routing                    41.38%  0.02 sec  0.01 sec 
[07/11 01:54:01    208s] (I)        1  Import and model                  35.39%  0.02 sec  0.01 sec 
[07/11 01:54:01    208s] (I)        1  Track Assignment (1T)              4.52%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        1  Export                             4.14%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        1  Postprocess design                 1.72%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        1  Export 3D cong map                 0.56%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        1  Extract Global 3D Wires            0.08%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Create route DB                   23.49%  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Net group 1                       16.30%  0.01 sec  0.01 sec 
[07/11 01:54:01    208s] (I)        2  Create route kernel                7.97%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Track Assignment Kernel            3.58%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Create place DB                    2.36%  0.00 sec  0.01 sec 
[07/11 01:54:01    208s] (I)        2  Export DB wires                    1.47%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Report wirelength                  1.17%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Update net boxes                   0.41%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Initialization                     0.25%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Read aux data                      0.18%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Export 2D cong map                 0.09%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Others data preparation            0.05%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Import route data (1T)            22.65%  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Phase 1l                          11.53%  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Import place data                  2.08%  0.00 sec  0.01 sec 
[07/11 01:54:01    208s] (I)        3  Phase 1a                           1.41%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Export all nets                    0.73%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Phase 1e                           0.60%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Generate topology                  0.35%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Set wire vias                      0.16%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Phase 1b                           0.12%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Phase 1d                           0.04%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        3  Phase 1c                           0.04%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Layer assignment (1T)             11.14%  0.01 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Read blockages ( Layer 2-11 )      8.56%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Model blockage capacity            1.23%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Pattern routing (1T)               0.77%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Read instances and placement       0.68%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Read nets                          0.53%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Route legalization                 0.29%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Add via demand to 2D               0.06%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Read prerouted                     0.05%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read PG blockages                  1.06%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Initialize 3D capacity             0.91%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read other blockages               0.66%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read clock blockages               0.62%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read instance blockages            0.11%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[07/11 01:54:01    208s] Extraction called for design 'gpio_controller' of instances=90 and nets=192 using extraction engine 'pre_route' .
[07/11 01:54:01    208s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 01:54:01    208s] Type 'man IMPEXT-3530' for more detail.
[07/11 01:54:01    208s] pre_route RC Extraction called for design gpio_controller.
[07/11 01:54:01    208s] RC Extraction called in multi-corner(1) mode.
[07/11 01:54:01    208s] RCMode: PreRoute
[07/11 01:54:01    208s]       RC Corner Indexes            0   
[07/11 01:54:01    208s] Capacitance Scaling Factor   : 1.00000 
[07/11 01:54:01    208s] Resistance Scaling Factor    : 1.00000 
[07/11 01:54:01    208s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 01:54:01    208s] Clock Res. Scaling Factor    : 1.00000 
[07/11 01:54:01    208s] Shrink Factor                : 0.90000
[07/11 01:54:01    208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/11 01:54:01    208s] Using capacitance table file ...
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] Trim Metal Layers:
[07/11 01:54:01    208s] LayerId::1 widthSet size::4
[07/11 01:54:01    208s] LayerId::2 widthSet size::4
[07/11 01:54:01    208s] LayerId::3 widthSet size::4
[07/11 01:54:01    208s] LayerId::4 widthSet size::4
[07/11 01:54:01    208s] LayerId::5 widthSet size::4
[07/11 01:54:01    208s] LayerId::6 widthSet size::4
[07/11 01:54:01    208s] LayerId::7 widthSet size::5
[07/11 01:54:01    208s] LayerId::8 widthSet size::5
[07/11 01:54:01    208s] LayerId::9 widthSet size::5
[07/11 01:54:01    208s] LayerId::10 widthSet size::4
[07/11 01:54:01    208s] LayerId::11 widthSet size::3
[07/11 01:54:01    208s] eee: pegSigSF::1.070000
[07/11 01:54:01    208s] Updating RC grid for preRoute extraction ...
[07/11 01:54:01    208s] Initializing multi-corner capacitance tables ... 
[07/11 01:54:01    208s] Initializing multi-corner resistance tables ...
[07/11 01:54:01    208s] Creating RPSQ from WeeR and WRes ...
[07/11 01:54:01    208s] eee: l::1 avDens::0.062313 usedTrk::22.432749 availTrk::360.000000 sigTrk::22.432749
[07/11 01:54:01    208s] eee: l::2 avDens::0.078905 usedTrk::26.985673 availTrk::342.000000 sigTrk::26.985673
[07/11 01:54:01    208s] eee: l::3 avDens::0.070890 usedTrk::25.520467 availTrk::360.000000 sigTrk::25.520467
[07/11 01:54:01    208s] eee: l::4 avDens::0.004659 usedTrk::1.593275 availTrk::342.000000 sigTrk::1.593275
[07/11 01:54:01    208s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:01    208s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:01    208s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:01    208s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:01    208s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:01    208s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 01:54:01    208s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 01:54:01    208s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:01    208s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.029451 aWlH=0.000000 lMod=0 pMax=0.805100 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 01:54:01    208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2039.098M)
[07/11 01:54:01    208s] All LLGs are deleted
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.1M, EPOCH TIME: 1720655641.435349
[07/11 01:54:01    208s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655641.435531
[07/11 01:54:01    208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.1M, EPOCH TIME: 1720655641.435624
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2039.1M, EPOCH TIME: 1720655641.436909
[07/11 01:54:01    208s] Max number of tech site patterns supported in site array is 256.
[07/11 01:54:01    208s] Core basic site is CoreSite
[07/11 01:54:01    208s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2039.1M, EPOCH TIME: 1720655641.460197
[07/11 01:54:01    208s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 01:54:01    208s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 01:54:01    208s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655641.460592
[07/11 01:54:01    208s] Fast DP-INIT is on for default
[07/11 01:54:01    208s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2039.1M, EPOCH TIME: 1720655641.460882
[07/11 01:54:01    208s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2039.1M, EPOCH TIME: 1720655641.461006
[07/11 01:54:01    208s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655641.461065
[07/11 01:54:01    208s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2039.1M, EPOCH TIME: 1720655641.461138
[07/11 01:54:01    208s] Atter site array init, number of instance map data is 0.
[07/11 01:54:01    208s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2039.1M, EPOCH TIME: 1720655641.461197
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:01    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:2039.1M, EPOCH TIME: 1720655641.461431
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] Starting delay calculation for Setup views
[07/11 01:54:01    208s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/11 01:54:01    208s] #################################################################################
[07/11 01:54:01    208s] # Design Stage: PreRoute
[07/11 01:54:01    208s] # Design Name: gpio_controller
[07/11 01:54:01    208s] # Design Mode: 90nm
[07/11 01:54:01    208s] # Analysis Mode: MMMC Non-OCV 
[07/11 01:54:01    208s] # Parasitics Mode: No SPEF/RCDB 
[07/11 01:54:01    208s] # Signoff Settings: SI Off 
[07/11 01:54:01    208s] #################################################################################
[07/11 01:54:01    208s] Calculate delays in BcWc mode...
[07/11 01:54:01    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 2055.7M, InitMEM = 2054.7M)
[07/11 01:54:01    208s] Start delay calculation (fullDC) (1 T). (MEM=2055.69)
[07/11 01:54:01    208s] Start AAE Lib Loading. (MEM=2067.21)
[07/11 01:54:01    208s] End AAE Lib Loading. (MEM=2105.36 CPU=0:00:00.0 Real=0:00:00.0)
[07/11 01:54:01    208s] End AAE Lib Interpolated Model. (MEM=2105.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 01:54:01    208s] Total number of fetched objects 159
[07/11 01:54:01    208s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 01:54:01    208s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 01:54:01    208s] End delay calculation. (MEM=2224.82 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 01:54:01    208s] End delay calculation (fullDC). (MEM=2188.21 CPU=0:00:00.1 REAL=0:00:00.0)
[07/11 01:54:01    208s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2188.2M) ***
[07/11 01:54:01    208s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:29 mem=2188.2M)
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] ------------------------------------------------------------------
[07/11 01:54:01    208s]              Initial Summary
[07/11 01:54:01    208s] ------------------------------------------------------------------
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] Setup views included:
[07/11 01:54:01    208s]  wc 
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] +--------------------+---------+
[07/11 01:54:01    208s] |     Setup mode     |   all   |
[07/11 01:54:01    208s] +--------------------+---------+
[07/11 01:54:01    208s] |           WNS (ns):|  6.954  |
[07/11 01:54:01    208s] |           TNS (ns):|  0.000  |
[07/11 01:54:01    208s] |    Violating Paths:|    0    |
[07/11 01:54:01    208s] |          All Paths:|   149   |
[07/11 01:54:01    208s] +--------------------+---------+
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] +----------------+-------------------------------+------------------+
[07/11 01:54:01    208s] |                |              Real             |       Total      |
[07/11 01:54:01    208s] |    DRVs        +------------------+------------+------------------|
[07/11 01:54:01    208s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/11 01:54:01    208s] +----------------+------------------+------------+------------------+
[07/11 01:54:01    208s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/11 01:54:01    208s] |   max_tran     |      5 (88)      |   -0.200   |      5 (88)      |
[07/11 01:54:01    208s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/11 01:54:01    208s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/11 01:54:01    208s] +----------------+------------------+------------+------------------+
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.2M, EPOCH TIME: 1720655641.795876
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] OPERPROF:   Starting spInit2DPinPatten at level 2, MEM:2188.2M, EPOCH TIME: 1720655641.820179
[07/11 01:54:01    208s] OPERPROF:     Starting spInitPinAccessData at level 3, MEM:2188.2M, EPOCH TIME: 1720655641.820306
[07/11 01:54:01    208s] OPERPROF:     Finished spInitPinAccessData at level 3, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1720655641.820363
[07/11 01:54:01    208s] OPERPROF:   Finished spInit2DPinPatten at level 2, CPU:0.000, REAL:0.000, MEM:2188.2M, EPOCH TIME: 1720655641.820437
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:01    208s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:2188.2M, EPOCH TIME: 1720655641.820680
[07/11 01:54:01    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    208s] Density: 69.444%
[07/11 01:54:01    208s] 
[07/11 01:54:01    208s] ------------------------------------------------------------------
[07/11 01:54:01    208s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1733.1M, totSessionCpu=0:03:29 **
[07/11 01:54:01    208s] Begin: Collecting metrics
[07/11 01:54:01    209s] 
 --------------------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs                 |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-----------------+-------+-----+-------------+----------+-------------+-----------+----------|
| initial_summary | 6.954 |   0 |       69.44 | 0:00:00  |        2146 |         5 |        0 |
 --------------------------------------------------------------------------------------------- 
[07/11 01:54:01    209s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1746.1M, current mem=1732.8M)

[07/11 01:54:01    209s] End: Collecting metrics
[07/11 01:54:01    209s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:03:29.1/0:51:05.9 (0.1), mem = 2138.2M
[07/11 01:54:01    209s] 
[07/11 01:54:01    209s] =============================================================================================
[07/11 01:54:01    209s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[07/11 01:54:01    209s] =============================================================================================
[07/11 01:54:01    209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:01    209s] ---------------------------------------------------------------------------------------------
[07/11 01:54:01    209s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:01    209s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:00.4 /  0:00:00.3    0.8
[07/11 01:54:01    209s] [ MetricReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:01    209s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:01    209s] [ CellServerInit         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/11 01:54:01    209s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  38.3 % )     0:00:01.4 /  0:00:01.4    1.0
[07/11 01:54:01    209s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:01    209s] [ MetricInit             ]      1   0:00:01.2  (  34.8 % )     0:00:01.2 /  0:00:01.2    1.0
[07/11 01:54:01    209s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.0    0.7
[07/11 01:54:01    209s] [ ExtractRC              ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:01    209s] [ TimingUpdate           ]      1   0:00:00.1  (   2.0 % )     0:00:00.3 /  0:00:00.2    0.7
[07/11 01:54:01    209s] [ FullDelayCalc          ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    0.7
[07/11 01:54:01    209s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:01    209s] [ MISC                   ]          0:00:00.4  (   9.9 % )     0:00:00.4 /  0:00:00.3    1.0
[07/11 01:54:01    209s] ---------------------------------------------------------------------------------------------
[07/11 01:54:01    209s]  InitOpt #1 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.5    1.0
[07/11 01:54:01    209s] ---------------------------------------------------------------------------------------------
[07/11 01:54:01    209s] 
[07/11 01:54:01    209s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/11 01:54:01    209s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:01    209s] ### Creating PhyDesignMc. totSessionCpu=0:03:29 mem=2138.2M
[07/11 01:54:01    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.2M, EPOCH TIME: 1720655641.906549
[07/11 01:54:01    209s] Processing tracks to init pin-track alignment.
[07/11 01:54:01    209s] z: 2, totalTracks: 1
[07/11 01:54:01    209s] z: 4, totalTracks: 1
[07/11 01:54:01    209s] z: 6, totalTracks: 1
[07/11 01:54:01    209s] z: 8, totalTracks: 1
[07/11 01:54:01    209s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:01    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.2M, EPOCH TIME: 1720655641.909248
[07/11 01:54:01    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2138.2M, EPOCH TIME: 1720655641.933418
[07/11 01:54:01    209s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2138.2M, EPOCH TIME: 1720655641.933542
[07/11 01:54:01    209s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.933600
[07/11 01:54:01    209s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.933674
[07/11 01:54:01    209s] 
[07/11 01:54:01    209s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:01    209s] OPERPROF:     Starting CMU at level 3, MEM:2138.2M, EPOCH TIME: 1720655641.933895
[07/11 01:54:01    209s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.934060
[07/11 01:54:01    209s] 
[07/11 01:54:01    209s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:01    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2138.2M, EPOCH TIME: 1720655641.934149
[07/11 01:54:01    209s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.2M, EPOCH TIME: 1720655641.934200
[07/11 01:54:01    209s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.934625
[07/11 01:54:01    209s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2138.2MB).
[07/11 01:54:01    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2138.2M, EPOCH TIME: 1720655641.934764
[07/11 01:54:01    209s] TotalInstCnt at PhyDesignMc Initialization: 90
[07/11 01:54:01    209s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=2138.2M
[07/11 01:54:01    209s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.2M, EPOCH TIME: 1720655641.935321
[07/11 01:54:01    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2138.2M, EPOCH TIME: 1720655641.936725
[07/11 01:54:01    209s] TotalInstCnt at PhyDesignMc Destruction: 90
[07/11 01:54:01    209s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:01    209s] ### Creating PhyDesignMc. totSessionCpu=0:03:29 mem=2138.2M
[07/11 01:54:01    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.2M, EPOCH TIME: 1720655641.937184
[07/11 01:54:01    209s] Processing tracks to init pin-track alignment.
[07/11 01:54:01    209s] z: 2, totalTracks: 1
[07/11 01:54:01    209s] z: 4, totalTracks: 1
[07/11 01:54:01    209s] z: 6, totalTracks: 1
[07/11 01:54:01    209s] z: 8, totalTracks: 1
[07/11 01:54:01    209s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:01    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.2M, EPOCH TIME: 1720655641.939455
[07/11 01:54:01    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2138.2M, EPOCH TIME: 1720655641.963146
[07/11 01:54:01    209s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2138.2M, EPOCH TIME: 1720655641.963267
[07/11 01:54:01    209s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.963325
[07/11 01:54:01    209s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.963398
[07/11 01:54:01    209s] 
[07/11 01:54:01    209s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:01    209s] OPERPROF:     Starting CMU at level 3, MEM:2138.2M, EPOCH TIME: 1720655641.963585
[07/11 01:54:01    209s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.963714
[07/11 01:54:01    209s] 
[07/11 01:54:01    209s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:01    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2138.2M, EPOCH TIME: 1720655641.963795
[07/11 01:54:01    209s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.2M, EPOCH TIME: 1720655641.963848
[07/11 01:54:01    209s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.2M, EPOCH TIME: 1720655641.964157
[07/11 01:54:01    209s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2138.2MB).
[07/11 01:54:01    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:2138.2M, EPOCH TIME: 1720655641.964290
[07/11 01:54:01    209s] TotalInstCnt at PhyDesignMc Initialization: 90
[07/11 01:54:01    209s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=2138.2M
[07/11 01:54:01    209s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.2M, EPOCH TIME: 1720655641.964573
[07/11 01:54:01    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:01    209s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2138.2M, EPOCH TIME: 1720655641.965821
[07/11 01:54:01    209s] TotalInstCnt at PhyDesignMc Destruction: 90
[07/11 01:54:01    209s] *** Starting optimizing excluded clock nets MEM= 2138.2M) ***
[07/11 01:54:01    209s] *info: No excluded clock nets to be optimized.
[07/11 01:54:01    209s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2138.2M) ***
[07/11 01:54:01    209s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/11 01:54:01    209s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/11 01:54:01    209s] Begin: GigaOpt Route Type Constraints Refinement
[07/11 01:54:01    209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.1
[07/11 01:54:01    209s] ### Creating RouteCongInterface, started
[07/11 01:54:01    209s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:29.1/0:51:06.0 (0.1), mem = 2138.2M
[07/11 01:54:01    209s] ### Creating TopoMgr, started
[07/11 01:54:01    209s] ### Creating TopoMgr, finished
[07/11 01:54:01    209s] #optDebug: Start CG creation (mem=2138.2M)
[07/11 01:54:01    209s]  ...initializing CG  maxDriveDist 321.814500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 32.181000 
[07/11 01:54:02    209s] (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgPrt (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgEgp (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgPbk (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgNrb(cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgObs (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgCon (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s]  ...processing cgPdm (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2335.1M)
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] #optDebug: {0, 1.000}
[07/11 01:54:02    209s] ### Creating RouteCongInterface, finished
[07/11 01:54:02    209s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.1
[07/11 01:54:02    209s] Updated routing constraints on 0 nets.
[07/11 01:54:02    209s] Bottom Preferred Layer:
[07/11 01:54:02    209s]     None
[07/11 01:54:02    209s] Via Pillar Rule:
[07/11 01:54:02    209s]     None
[07/11 01:54:02    209s] Finished writing unified metrics of routing constraints.
[07/11 01:54:02    209s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:29.3/0:51:06.1 (0.1), mem = 2335.1M
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] =============================================================================================
[07/11 01:54:02    209s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[07/11 01:54:02    209s] =============================================================================================
[07/11 01:54:02    209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:02    209s] ---------------------------------------------------------------------------------------------
[07/11 01:54:02    209s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  99.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:02    209s] [ MISC                   ]          0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:02    209s] ---------------------------------------------------------------------------------------------
[07/11 01:54:02    209s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:02    209s] ---------------------------------------------------------------------------------------------
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] End: GigaOpt Route Type Constraints Refinement
[07/11 01:54:02    209s] Begin: Collecting metrics
[07/11 01:54:02    209s] 
 --------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs                 |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-----------------------+-------+-----+-------------+----------+-------------+-----------+----------|
| initial_summary       | 6.954 |   0 |       69.44 | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement |       |     |             | 0:00:01  |        2242 |           |          |
 --------------------------------------------------------------------------------------------------- 
[07/11 01:54:02    209s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1837.1M, current mem=1837.1M)

[07/11 01:54:02    209s] End: Collecting metrics
[07/11 01:54:02    209s] The useful skew maximum allowed delay is: 0.3
[07/11 01:54:02    209s] Deleting Lib Analyzer.
[07/11 01:54:02    209s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:29.4/0:51:06.2 (0.1), mem = 2243.1M
[07/11 01:54:02    209s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:02    209s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=2243.1M
[07/11 01:54:02    209s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=2243.1M
[07/11 01:54:02    209s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/11 01:54:02    209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.2
[07/11 01:54:02    209s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:02    209s] ### Creating PhyDesignMc. totSessionCpu=0:03:29 mem=2243.1M
[07/11 01:54:02    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:2243.1M, EPOCH TIME: 1720655642.244450
[07/11 01:54:02    209s] Processing tracks to init pin-track alignment.
[07/11 01:54:02    209s] z: 2, totalTracks: 1
[07/11 01:54:02    209s] z: 4, totalTracks: 1
[07/11 01:54:02    209s] z: 6, totalTracks: 1
[07/11 01:54:02    209s] z: 8, totalTracks: 1
[07/11 01:54:02    209s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:02    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2243.1M, EPOCH TIME: 1720655642.246978
[07/11 01:54:02    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:02    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:02    209s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2243.1M, EPOCH TIME: 1720655642.271054
[07/11 01:54:02    209s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2243.1M, EPOCH TIME: 1720655642.271178
[07/11 01:54:02    209s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2243.1M, EPOCH TIME: 1720655642.271236
[07/11 01:54:02    209s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2243.1M, EPOCH TIME: 1720655642.271311
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:02    209s] OPERPROF:     Starting CMU at level 3, MEM:2243.1M, EPOCH TIME: 1720655642.271534
[07/11 01:54:02    209s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2243.1M, EPOCH TIME: 1720655642.271676
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:02    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2243.1M, EPOCH TIME: 1720655642.271761
[07/11 01:54:02    209s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2243.1M, EPOCH TIME: 1720655642.271811
[07/11 01:54:02    209s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2243.1M, EPOCH TIME: 1720655642.272206
[07/11 01:54:02    209s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2243.1MB).
[07/11 01:54:02    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2243.1M, EPOCH TIME: 1720655642.272342
[07/11 01:54:02    209s] TotalInstCnt at PhyDesignMc Initialization: 90
[07/11 01:54:02    209s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:29 mem=2243.1M
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] Footprint cell information for calculating maxBufDist
[07/11 01:54:02    209s] *info: There are 10 candidate Buffer cells
[07/11 01:54:02    209s] *info: There are 12 candidate Inverter cells
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] #optDebug: Start CG creation (mem=2243.1M)
[07/11 01:54:02    209s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[07/11 01:54:02    209s] (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgPrt (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgEgp (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgPbk (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgNrb(cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgObs (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgCon (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s]  ...processing cgPdm (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2332.2M)
[07/11 01:54:02    209s] ### Creating RouteCongInterface, started
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] Creating Lib Analyzer ...
[07/11 01:54:02    209s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/11 01:54:02    209s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/11 01:54:02    209s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/11 01:54:02    209s] 
[07/11 01:54:02    209s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:03    210s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:30 mem=2332.2M
[07/11 01:54:03    210s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:30 mem=2332.2M
[07/11 01:54:03    210s] Creating Lib Analyzer, finished. 
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] #optDebug: {0, 1.000}
[07/11 01:54:03    210s] ### Creating RouteCongInterface, finished
[07/11 01:54:03    210s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:03    210s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2351.2M, EPOCH TIME: 1720655643.346596
[07/11 01:54:03    210s] Found 0 hard placement blockage before merging.
[07/11 01:54:03    210s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2351.2M, EPOCH TIME: 1720655643.346739
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] Netlist preparation processing... 
[07/11 01:54:03    210s] Removed 0 instance
[07/11 01:54:03    210s] *info: Marking 0 isolation instances dont touch
[07/11 01:54:03    210s] *info: Marking 0 level shifter instances dont touch
[07/11 01:54:03    210s] Deleting 0 temporary hard placement blockage(s).
[07/11 01:54:03    210s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2348.2M, EPOCH TIME: 1720655643.350550
[07/11 01:54:03    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:90).
[07/11 01:54:03    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:03    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:03    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:03    210s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2261.2M, EPOCH TIME: 1720655643.352748
[07/11 01:54:03    210s] TotalInstCnt at PhyDesignMc Destruction: 90
[07/11 01:54:03    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.2
[07/11 01:54:03    210s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:03:30.5/0:51:07.3 (0.1), mem = 2261.2M
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] =============================================================================================
[07/11 01:54:03    210s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[07/11 01:54:03    210s] =============================================================================================
[07/11 01:54:03    210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:03    210s] ---------------------------------------------------------------------------------------------
[07/11 01:54:03    210s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  52.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 01:54:03    210s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:03    210s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 01:54:03    210s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:03    210s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 01:54:03    210s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  35.7 % )     0:00:00.4 /  0:00:00.4    1.0
[07/11 01:54:03    210s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:03    210s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:03    210s] [ MISC                   ]          0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:03    210s] ---------------------------------------------------------------------------------------------
[07/11 01:54:03    210s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[07/11 01:54:03    210s] ---------------------------------------------------------------------------------------------
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] Begin: Collecting metrics
[07/11 01:54:03    210s] 
 --------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs                 |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-----------------------+-------+-----+-------------+----------+-------------+-----------+----------|
| initial_summary       | 6.954 |   0 |       69.44 | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement |       |     |             | 0:00:01  |        2242 |           |          |
| simplify_netlist      |       |     |             | 0:00:01  |        2261 |           |          |
 --------------------------------------------------------------------------------------------------- 
[07/11 01:54:03    210s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1860.9M, current mem=1839.1M)

[07/11 01:54:03    210s] End: Collecting metrics
[07/11 01:54:03    210s] Deleting Lib Analyzer.
[07/11 01:54:03    210s] Begin: GigaOpt high fanout net optimization
[07/11 01:54:03    210s] GigaOpt HFN: use maxLocalDensity 1.2
[07/11 01:54:03    210s] GigaOpt HFN: use maxLocalDensity 1.2
[07/11 01:54:03    210s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/11 01:54:03    210s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/11 01:54:03    210s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:30.6/0:51:07.4 (0.1), mem = 2261.2M
[07/11 01:54:03    210s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:03    210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.3
[07/11 01:54:03    210s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:03    210s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2261.2M
[07/11 01:54:03    210s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 01:54:03    210s] OPERPROF: Starting DPlace-Init at level 1, MEM:2261.2M, EPOCH TIME: 1720655643.438183
[07/11 01:54:03    210s] Processing tracks to init pin-track alignment.
[07/11 01:54:03    210s] z: 2, totalTracks: 1
[07/11 01:54:03    210s] z: 4, totalTracks: 1
[07/11 01:54:03    210s] z: 6, totalTracks: 1
[07/11 01:54:03    210s] z: 8, totalTracks: 1
[07/11 01:54:03    210s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:03    210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2261.2M, EPOCH TIME: 1720655643.440747
[07/11 01:54:03    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:03    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:03    210s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2261.2M, EPOCH TIME: 1720655643.465037
[07/11 01:54:03    210s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2261.2M, EPOCH TIME: 1720655643.465167
[07/11 01:54:03    210s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2261.2M, EPOCH TIME: 1720655643.465224
[07/11 01:54:03    210s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2261.2M, EPOCH TIME: 1720655643.465298
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:03    210s] OPERPROF:     Starting CMU at level 3, MEM:2261.2M, EPOCH TIME: 1720655643.465526
[07/11 01:54:03    210s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2261.2M, EPOCH TIME: 1720655643.465669
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:03    210s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2261.2M, EPOCH TIME: 1720655643.465768
[07/11 01:54:03    210s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2261.2M, EPOCH TIME: 1720655643.465820
[07/11 01:54:03    210s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2261.2M, EPOCH TIME: 1720655643.466201
[07/11 01:54:03    210s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2261.2MB).
[07/11 01:54:03    210s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.028, MEM:2261.2M, EPOCH TIME: 1720655643.466337
[07/11 01:54:03    210s] TotalInstCnt at PhyDesignMc Initialization: 90
[07/11 01:54:03    210s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=2261.2M
[07/11 01:54:03    210s] ### Creating RouteCongInterface, started
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] Creating Lib Analyzer ...
[07/11 01:54:03    210s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/11 01:54:03    210s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/11 01:54:03    210s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/11 01:54:03    210s] 
[07/11 01:54:03    210s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:04    211s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=2261.2M
[07/11 01:54:04    211s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=2261.2M
[07/11 01:54:04    211s] Creating Lib Analyzer, finished. 
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] #optDebug: {0, 1.000}
[07/11 01:54:04    211s] ### Creating RouteCongInterface, finished
[07/11 01:54:04    211s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:04    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:04    211s] Total-nets :: 159, Stn-nets :: 66, ratio :: 41.5094 %, Total-len 925.1, Stn-len 0
[07/11 01:54:04    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2299.3M, EPOCH TIME: 1720655644.133387
[07/11 01:54:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2261.3M, EPOCH TIME: 1720655644.135314
[07/11 01:54:04    211s] TotalInstCnt at PhyDesignMc Destruction: 90
[07/11 01:54:04    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.3
[07/11 01:54:04    211s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:31.3/0:51:08.1 (0.1), mem = 2261.3M
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] =============================================================================================
[07/11 01:54:04    211s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[07/11 01:54:04    211s] =============================================================================================
[07/11 01:54:04    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:04    211s] ---------------------------------------------------------------------------------------------
[07/11 01:54:04    211s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  90.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 01:54:04    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 01:54:04    211s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 01:54:04    211s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ MISC                   ]          0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 01:54:04    211s] ---------------------------------------------------------------------------------------------
[07/11 01:54:04    211s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/11 01:54:04    211s] ---------------------------------------------------------------------------------------------
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/11 01:54:04    211s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/11 01:54:04    211s] End: GigaOpt high fanout net optimization
[07/11 01:54:04    211s] Begin: GigaOpt DRV Optimization
[07/11 01:54:04    211s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/11 01:54:04    211s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/11 01:54:04    211s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.3/0:51:08.1 (0.1), mem = 2261.3M
[07/11 01:54:04    211s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:04    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.4
[07/11 01:54:04    211s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:04    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2261.3M
[07/11 01:54:04    211s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 01:54:04    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2261.3M, EPOCH TIME: 1720655644.140716
[07/11 01:54:04    211s] Processing tracks to init pin-track alignment.
[07/11 01:54:04    211s] z: 2, totalTracks: 1
[07/11 01:54:04    211s] z: 4, totalTracks: 1
[07/11 01:54:04    211s] z: 6, totalTracks: 1
[07/11 01:54:04    211s] z: 8, totalTracks: 1
[07/11 01:54:04    211s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:04    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2261.3M, EPOCH TIME: 1720655644.143313
[07/11 01:54:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2261.3M, EPOCH TIME: 1720655644.167444
[07/11 01:54:04    211s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2261.3M, EPOCH TIME: 1720655644.167575
[07/11 01:54:04    211s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2261.3M, EPOCH TIME: 1720655644.167632
[07/11 01:54:04    211s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2261.3M, EPOCH TIME: 1720655644.167711
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:04    211s] OPERPROF:     Starting CMU at level 3, MEM:2261.3M, EPOCH TIME: 1720655644.167928
[07/11 01:54:04    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2261.3M, EPOCH TIME: 1720655644.168086
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:04    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2261.3M, EPOCH TIME: 1720655644.168175
[07/11 01:54:04    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2261.3M, EPOCH TIME: 1720655644.168226
[07/11 01:54:04    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2261.3M, EPOCH TIME: 1720655644.168591
[07/11 01:54:04    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2261.3MB).
[07/11 01:54:04    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2261.3M, EPOCH TIME: 1720655644.168728
[07/11 01:54:04    211s] TotalInstCnt at PhyDesignMc Initialization: 90
[07/11 01:54:04    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=2261.3M
[07/11 01:54:04    211s] ### Creating RouteCongInterface, started
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] #optDebug: {0, 1.000}
[07/11 01:54:04    211s] ### Creating RouteCongInterface, finished
[07/11 01:54:04    211s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:04    211s] [GPS-DRV] Optimizer parameters ============================= 
[07/11 01:54:04    211s] [GPS-DRV] maxDensity (design): 0.95
[07/11 01:54:04    211s] [GPS-DRV] maxLocalDensity: 1.2
[07/11 01:54:04    211s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[07/11 01:54:04    211s] [GPS-DRV] All active and enabled setup views
[07/11 01:54:04    211s] [GPS-DRV]     wc
[07/11 01:54:04    211s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/11 01:54:04    211s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/11 01:54:04    211s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/11 01:54:04    211s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/11 01:54:04    211s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/11 01:54:04    211s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2318.5M, EPOCH TIME: 1720655644.228019
[07/11 01:54:04    211s] Found 0 hard placement blockage before merging.
[07/11 01:54:04    211s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2318.5M, EPOCH TIME: 1720655644.228122
[07/11 01:54:04    211s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:04    211s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/11 01:54:04    211s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:04    211s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/11 01:54:04    211s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:04    211s] Info: violation cost 93.535721 (cap = 0.000000, tran = 93.535721, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:04    211s] |     6|    90|    -0.26|     0|     0|     0.00|     0|     0|     0|     0|     6.95|     0.00|       0|       0|       0| 69.44%|          |         |
[07/11 01:54:04    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:04    211s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.01|     0.00|       2|       0|       4| 70.69%| 0:00:00.0|  2353.1M|
[07/11 01:54:04    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:04    211s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.01|     0.00|       0|       0|       0| 70.69%| 0:00:00.0|  2353.1M|
[07/11 01:54:04    211s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:04    211s] **** Begin Transform Statistics ****
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+
|              Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| buffers/inverters| Resize Tot/FF/HghtIncFF|
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+
[07/11 01:54:04    211s] | multiBufferDRVPreRoute|      6|          6|           6|           6|         6| 0:00:00.0| 0:00:00.0|   1.250|      0.000000|      0.000000|               2/0|                   4/0/0|
[07/11 01:54:04    211s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+
[07/11 01:54:04    211s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+------------------+-------------+----------+----------+-------------+
[07/11 01:54:04    211s] |              Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| buffers/inverters| Resize Tot/FF/HghtIncFF| along-route topos| wire cutting|   NBF CPU| Subnw CPU| secPerCommit|
[07/11 01:54:04    211s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+------------------+-------------+----------+----------+-------------+
[07/11 01:54:04    211s] | multiBufferDRVPreRoute|      6|          6|           6|           6|         6| 0:00:00.0| 0:00:00.0|   1.250|      0.000000|      0.000000|               2/0|                   4/0/0|                 6|            6| 0:00:00.0| 0:00:00.0|      0.00440|
[07/11 01:54:04    211s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------+------------------------+------------------+-------------+----------+----------+-------------+
[07/11 01:54:04    211s] **** End Transform Statistics ****
[07/11 01:54:04    211s] Finished writing unified metrics of routing constraints.
[07/11 01:54:04    211s] Bottom Preferred Layer:
[07/11 01:54:04    211s]     None
[07/11 01:54:04    211s] Via Pillar Rule:
[07/11 01:54:04    211s]     None
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Change summary: 2/0 (0) buffers/inverters were added (deleted) and 4 instances were resized.
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2353.1M) ***
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Deleting 0 temporary hard placement blockage(s).
[07/11 01:54:04    211s] Total-nets :: 161, Stn-nets :: 66, ratio :: 40.9938 %, Total-len 925.78, Stn-len 0
[07/11 01:54:04    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2334.1M, EPOCH TIME: 1720655644.329481
[07/11 01:54:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2273.1M, EPOCH TIME: 1720655644.331706
[07/11 01:54:04    211s] TotalInstCnt at PhyDesignMc Destruction: 92
[07/11 01:54:04    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.4
[07/11 01:54:04    211s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:31.5/0:51:08.3 (0.1), mem = 2273.1M
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] =============================================================================================
[07/11 01:54:04    211s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[07/11 01:54:04    211s] =============================================================================================
[07/11 01:54:04    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:04    211s] ---------------------------------------------------------------------------------------------
[07/11 01:54:04    211s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  15.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 01:54:04    211s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:04    211s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:04    211s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ OptEval                ]      2   0:00:00.0  (  13.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/11 01:54:04    211s] [ OptCommit              ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.0    0.9
[07/11 01:54:04    211s] [ IncrDelayCalc          ]     11   0:00:00.1  (  27.3 % )     0:00:00.1 /  0:00:00.0    0.8
[07/11 01:54:04    211s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:04    211s] [ MISC                   ]          0:00:00.1  (  33.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:04    211s] ---------------------------------------------------------------------------------------------
[07/11 01:54:04    211s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/11 01:54:04    211s] ---------------------------------------------------------------------------------------------
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] End: GigaOpt DRV Optimization
[07/11 01:54:04    211s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/11 01:54:04    211s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/11 01:54:04    211s] **opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1847.8M, totSessionCpu=0:03:31 **
[07/11 01:54:04    211s] Begin: Collecting metrics
[07/11 01:54:04    211s] 
 ----------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs                 |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+-----------+----------|
| initial_summary       |           |    6.954 |           |        0 |       69.44 | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        2242 |           |          |
| simplify_netlist      |           |          |           |          |             | 0:00:01  |        2261 |           |          |
| drv_fixing            |     0.000 |    7.008 |         0 |        0 |       70.69 | 0:00:01  |        2273 |         0 |        0 |
 ----------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:04    211s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1847.8M, current mem=1847.8M)

[07/11 01:54:04    211s] End: Collecting metrics
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Active setup views:
[07/11 01:54:04    211s]  wc
[07/11 01:54:04    211s]   Dominating endpoints: 0
[07/11 01:54:04    211s]   Dominating TNS: -0.000
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/11 01:54:04    211s] Deleting Lib Analyzer.
[07/11 01:54:04    211s] Begin: GigaOpt Global Optimization
[07/11 01:54:04    211s] *info: use new DP (enabled)
[07/11 01:54:04    211s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/11 01:54:04    211s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/11 01:54:04    211s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:04    211s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.6/0:51:08.4 (0.1), mem = 2311.2M
[07/11 01:54:04    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.5
[07/11 01:54:04    211s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:04    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=2311.2M
[07/11 01:54:04    211s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 01:54:04    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2311.2M, EPOCH TIME: 1720655644.428644
[07/11 01:54:04    211s] Processing tracks to init pin-track alignment.
[07/11 01:54:04    211s] z: 2, totalTracks: 1
[07/11 01:54:04    211s] z: 4, totalTracks: 1
[07/11 01:54:04    211s] z: 6, totalTracks: 1
[07/11 01:54:04    211s] z: 8, totalTracks: 1
[07/11 01:54:04    211s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:04    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2311.2M, EPOCH TIME: 1720655644.431337
[07/11 01:54:04    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:04    211s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2311.2M, EPOCH TIME: 1720655644.455646
[07/11 01:54:04    211s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2311.2M, EPOCH TIME: 1720655644.455798
[07/11 01:54:04    211s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2311.2M, EPOCH TIME: 1720655644.455856
[07/11 01:54:04    211s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2311.2M, EPOCH TIME: 1720655644.455930
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:04    211s] OPERPROF:     Starting CMU at level 3, MEM:2311.2M, EPOCH TIME: 1720655644.456176
[07/11 01:54:04    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2311.2M, EPOCH TIME: 1720655644.456425
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:04    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2311.2M, EPOCH TIME: 1720655644.456523
[07/11 01:54:04    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2311.2M, EPOCH TIME: 1720655644.456575
[07/11 01:54:04    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2311.2M, EPOCH TIME: 1720655644.456956
[07/11 01:54:04    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2311.2MB).
[07/11 01:54:04    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2311.2M, EPOCH TIME: 1720655644.457112
[07/11 01:54:04    211s] TotalInstCnt at PhyDesignMc Initialization: 92
[07/11 01:54:04    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=2311.2M
[07/11 01:54:04    211s] ### Creating RouteCongInterface, started
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] Creating Lib Analyzer ...
[07/11 01:54:04    211s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/11 01:54:04    211s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/11 01:54:04    211s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/11 01:54:04    211s] 
[07/11 01:54:04    211s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:05    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=2311.2M
[07/11 01:54:05    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=2311.2M
[07/11 01:54:05    212s] Creating Lib Analyzer, finished. 
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] #optDebug: {0, 1.000}
[07/11 01:54:05    212s] ### Creating RouteCongInterface, finished
[07/11 01:54:05    212s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:05    212s] *info: 1 clock net excluded
[07/11 01:54:05    212s] *info: 15 no-driver nets excluded.
[07/11 01:54:05    212s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2349.4M, EPOCH TIME: 1720655645.178676
[07/11 01:54:05    212s] Found 0 hard placement blockage before merging.
[07/11 01:54:05    212s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2349.4M, EPOCH TIME: 1720655645.178784
[07/11 01:54:05    212s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/11 01:54:05    212s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[07/11 01:54:05    212s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[07/11 01:54:05    212s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[07/11 01:54:05    212s] |   0.000|   0.000|   70.69%|   0:00:00.0| 2349.4M|        wc|       NA| NA                  [07/11 01:54:05    212s] Min Roi Step 194.000000 Max Roi Step 388.000000 Small Inv Area 2736000.000000 Leakage 1.060980e-11 LkgPwrAreaRatio 1.921920e-17 Dynamic 0.000000e+00
|
[07/11 01:54:05    212s] Adjusted min roi-cutoff 388.000000 and max roi-cutoff 776.000000, roi cutoff decreasing factors(success, failure) = (0.793701, 0.0625)
[07/11 01:54:05    212s] +--------+--------+---------+------------+--------+----------+---------+---------------------+
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2349.4M) ***
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2349.4M) ***
[07/11 01:54:05    212s] Deleting 0 temporary hard placement blockage(s).
[07/11 01:54:05    212s] **** Begin Transform Statistics ****
[07/11 01:54:05    212s] **** End Transform Statistics ****
[07/11 01:54:05    212s] Finished writing unified metrics of routing constraints.
[07/11 01:54:05    212s] Bottom Preferred Layer:
[07/11 01:54:05    212s]     None
[07/11 01:54:05    212s] Via Pillar Rule:
[07/11 01:54:05    212s]     None
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] Change summary: 0/0 (0) buffer/inverter were added (deleted) and 0 instance was resized.
[07/11 01:54:05    212s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/11 01:54:05    212s] Total-nets :: 161, Stn-nets :: 66, ratio :: 40.9938 %, Total-len 925.78, Stn-len 0
[07/11 01:54:05    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2330.3M, EPOCH TIME: 1720655645.294074
[07/11 01:54:05    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:05    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:05    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:05    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:05    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2278.3M, EPOCH TIME: 1720655645.296253
[07/11 01:54:05    212s] TotalInstCnt at PhyDesignMc Destruction: 92
[07/11 01:54:05    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.5
[07/11 01:54:05    212s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:32.5/0:51:09.3 (0.1), mem = 2278.3M
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] =============================================================================================
[07/11 01:54:05    212s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[07/11 01:54:05    212s] =============================================================================================
[07/11 01:54:05    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:05    212s] ---------------------------------------------------------------------------------------------
[07/11 01:54:05    212s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:05    212s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  69.3 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 01:54:05    212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:05    212s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 01:54:05    212s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:05    212s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 01:54:05    212s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:05    212s] [ TransformInit          ]      1   0:00:00.1  (  13.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/11 01:54:05    212s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:05    212s] ---------------------------------------------------------------------------------------------
[07/11 01:54:05    212s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[07/11 01:54:05    212s] ---------------------------------------------------------------------------------------------
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] End: GigaOpt Global Optimization
[07/11 01:54:05    212s] Begin: Collecting metrics
[07/11 01:54:05    212s] 
 ----------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs                 |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+-----------+----------|
| initial_summary       |           |    6.954 |           |        0 |       69.44 | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        2242 |           |          |
| simplify_netlist      |           |          |           |          |             | 0:00:01  |        2261 |           |          |
| drv_fixing            |     0.000 |    7.008 |         0 |        0 |       70.69 | 0:00:01  |        2273 |         0 |        0 |
| global_opt            |           |    7.008 |           |        0 |       70.69 | 0:00:01  |        2278 |           |          |
 ----------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:05    212s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1855.2M, current mem=1855.2M)

[07/11 01:54:05    212s] End: Collecting metrics
[07/11 01:54:05    212s] *** Timing Is met
[07/11 01:54:05    212s] *** Check timing (0:00:00.0)
[07/11 01:54:05    212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/11 01:54:05    212s] Deleting Lib Analyzer.
[07/11 01:54:05    212s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/11 01:54:05    212s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/11 01:54:05    212s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:05    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2278.3M
[07/11 01:54:05    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2278.3M
[07/11 01:54:05    212s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/11 01:54:05    212s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:05    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2335.5M
[07/11 01:54:05    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2335.5M, EPOCH TIME: 1720655645.394320
[07/11 01:54:05    212s] Processing tracks to init pin-track alignment.
[07/11 01:54:05    212s] z: 2, totalTracks: 1
[07/11 01:54:05    212s] z: 4, totalTracks: 1
[07/11 01:54:05    212s] z: 6, totalTracks: 1
[07/11 01:54:05    212s] z: 8, totalTracks: 1
[07/11 01:54:05    212s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:05    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2335.5M, EPOCH TIME: 1720655645.396739
[07/11 01:54:05    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:05    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:05    212s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2335.5M, EPOCH TIME: 1720655645.420861
[07/11 01:54:05    212s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2335.5M, EPOCH TIME: 1720655645.421009
[07/11 01:54:05    212s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1720655645.421071
[07/11 01:54:05    212s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1720655645.421146
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:05    212s] OPERPROF:     Starting CMU at level 3, MEM:2335.5M, EPOCH TIME: 1720655645.421373
[07/11 01:54:05    212s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1720655645.421515
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:05    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2335.5M, EPOCH TIME: 1720655645.421600
[07/11 01:54:05    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2335.5M, EPOCH TIME: 1720655645.421651
[07/11 01:54:05    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2335.5M, EPOCH TIME: 1720655645.421972
[07/11 01:54:05    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2335.5MB).
[07/11 01:54:05    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2335.5M, EPOCH TIME: 1720655645.422113
[07/11 01:54:05    212s] TotalInstCnt at PhyDesignMc Initialization: 92
[07/11 01:54:05    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2335.5M
[07/11 01:54:05    212s] Begin: Area Reclaim Optimization
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] Creating Lib Analyzer ...
[07/11 01:54:05    212s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:32.6/0:51:09.4 (0.1), mem = 2335.5M
[07/11 01:54:05    212s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/11 01:54:05    212s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/11 01:54:05    212s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/11 01:54:05    212s] 
[07/11 01:54:05    212s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:06    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=2337.5M
[07/11 01:54:06    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=2337.5M
[07/11 01:54:06    213s] Creating Lib Analyzer, finished. 
[07/11 01:54:06    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.6
[07/11 01:54:06    213s] ### Creating RouteCongInterface, started
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] #optDebug: {0, 1.000}
[07/11 01:54:06    213s] ### Creating RouteCongInterface, finished
[07/11 01:54:06    213s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:06    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2337.5M, EPOCH TIME: 1720655646.165988
[07/11 01:54:06    213s] Found 0 hard placement blockage before merging.
[07/11 01:54:06    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2337.5M, EPOCH TIME: 1720655646.166119
[07/11 01:54:06    213s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.69
[07/11 01:54:06    213s] Reclaim Target Slack 0.000 Fastest Clock Period 10.000 StdDelay is 0.03880 Standard Cell Height 1.710um
[07/11 01:54:06    213s] +---------+---------+--------+--------+------------+--------+
[07/11 01:54:06    213s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/11 01:54:06    213s] +---------+---------+--------+--------+------------+--------+
[07/11 01:54:06    213s] |   70.69%|        -|   0.000|   0.000|   0:00:00.0| 2337.5M|
[07/11 01:54:06    213s] |   70.69%|        0|   0.000|   0.000|   0:00:00.0| 2338.5M|
[07/11 01:54:06    213s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/11 01:54:06    213s] |   70.69%|        0|   0.000|   0.000|   0:00:00.0| 2338.5M|
[07/11 01:54:06    213s] |   70.69%|        0|   0.000|   0.000|   0:00:00.0| 2338.5M|
[07/11 01:54:06    213s] |   70.42%|        2|   0.000|   0.000|   0:00:00.0| 2363.1M|
[07/11 01:54:06    213s] |   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2363.1M|
[07/11 01:54:06    213s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/11 01:54:06    213s] |   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2363.1M|
[07/11 01:54:06    213s] +---------+---------+--------+--------+------------+--------+
[07/11 01:54:06    213s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.42
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[07/11 01:54:06    213s] --------------------------------------------------------------
[07/11 01:54:06    213s] |                                   | Total     | Sequential |
[07/11 01:54:06    213s] --------------------------------------------------------------
[07/11 01:54:06    213s] | Num insts resized                 |       2  |       0    |
[07/11 01:54:06    213s] | Num insts undone                  |       0  |       0    |
[07/11 01:54:06    213s] | Num insts Downsized               |       2  |       0    |
[07/11 01:54:06    213s] | Num insts Samesized               |       0  |       0    |
[07/11 01:54:06    213s] | Num insts Upsized                 |       0  |       0    |
[07/11 01:54:06    213s] | Num multiple commits+uncommits    |       0  |       -    |
[07/11 01:54:06    213s] --------------------------------------------------------------
[07/11 01:54:06    213s] **** Begin Transform Statistics ****
+-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
|                            Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| Resize Tot/FF/HghtIncFF|
+-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
[07/11 01:54:06    213s] +-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+-------------+
[07/11 01:54:06    213s] |                            Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| Resize Tot/FF/HghtIncFF| secPerCommit|
[07/11 01:54:06    213s] +-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+-------------+
[07/11 01:54:06    213s] | CommonAndConstantInputSimplification|     92|         58|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|
[07/11 01:54:06    213s] |                  ReclaimDeleteBuffer|     92|          1|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|
[07/11 01:54:06    213s] |                       ReclaimDeclone|     92|          0|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|
[07/11 01:54:06    213s] |                        ReclaimResize|     96|         96|           2|           0|         2| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                   2/0/0|
[07/11 01:54:06    213s] +-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
[07/11 01:54:06    213s] | CommonAndConstantInputSimplification|     92|         58|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|      0.00371|
[07/11 01:54:06    213s] |                  ReclaimDeleteBuffer|     92|          1|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|      0.00205|
[07/11 01:54:06    213s] |                       ReclaimDeclone|     92|          0|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                      NA|      0.00244|
[07/11 01:54:06    213s] |                        ReclaimResize|     96|         96|           2|           0|         2| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|                   2/0/0|      0.00163|
[07/11 01:54:06    213s] +-------------------------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+-------------+
[07/11 01:54:06    213s] **** End Transform Statistics ****
[07/11 01:54:06    213s] Finished writing unified metrics of routing constraints.
[07/11 01:54:06    213s] Bottom Preferred Layer:
[07/11 01:54:06    213s]     None
[07/11 01:54:06    213s] Via Pillar Rule:
[07/11 01:54:06    213s]     None
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/11 01:54:06    213s] End: Core Area Reclaim Optimization[07/11 01:54:06    213s] Deleting 0 temporary hard placement blockage(s).
 (cpu = 0:00:00.8) (real = 0:00:01.0) **
[07/11 01:54:06    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.6
[07/11 01:54:06    213s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:33.4/0:51:10.2 (0.1), mem = 2363.1M
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] =============================================================================================
[07/11 01:54:06    213s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[07/11 01:54:06    213s] =============================================================================================
[07/11 01:54:06    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:06    213s] ---------------------------------------------------------------------------------------------
[07/11 01:54:06    213s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  82.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/11 01:54:06    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:06    213s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:06    213s] [ OptGetWeight           ]     44   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ OptEval                ]     44   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/11 01:54:06    213s] [ OptCommit              ]     44   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ PostCommitDelayUpdate  ]     44   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 01:54:06    213s] [ IncrDelayCalc          ]      8   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/11 01:54:06    213s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:06    213s] [ MISC                   ]          0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:06    213s] ---------------------------------------------------------------------------------------------
[07/11 01:54:06    213s]  AreaOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/11 01:54:06    213s] ---------------------------------------------------------------------------------------------
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] Executing incremental physical updates
[07/11 01:54:06    213s] Executing incremental physical updates
[07/11 01:54:06    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2344.1M, EPOCH TIME: 1720655646.250938
[07/11 01:54:06    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:06    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2283.1M, EPOCH TIME: 1720655646.252774
[07/11 01:54:06    213s] TotalInstCnt at PhyDesignMc Destruction: 92
[07/11 01:54:06    213s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2283.07M, totSessionCpu=0:03:33).
[07/11 01:54:06    213s] Begin: Collecting metrics
[07/11 01:54:06    213s] 
 ----------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Resource               | DRVs                 |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-----------------------+-----------+----------+-----------+----------+-------------+----------+-------------+-----------+----------|
| initial_summary       |           |    6.954 |           |        0 |       69.44 | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement |           |          |           |          |             | 0:00:01  |        2242 |           |          |
| simplify_netlist      |           |          |           |          |             | 0:00:01  |        2261 |           |          |
| drv_fixing            |     0.000 |    7.008 |         0 |        0 |       70.69 | 0:00:01  |        2273 |         0 |        0 |
| global_opt            |           |    7.008 |           |        0 |       70.69 | 0:00:01  |        2278 |           |          |
| area_reclaiming       |     0.000 |    7.027 |         0 |        0 |       70.42 | 0:00:01  |        2283 |           |          |
 ----------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:06    213s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1863.9M, current mem=1859.8M)

[07/11 01:54:06    213s] End: Collecting metrics
[07/11 01:54:06    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2283.1M, EPOCH TIME: 1720655646.341072
[07/11 01:54:06    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] OPERPROF:   Starting spInit2DPinPatten at level 2, MEM:2283.1M, EPOCH TIME: 1720655646.365182
[07/11 01:54:06    213s] OPERPROF:     Starting spInitPinAccessData at level 3, MEM:2283.1M, EPOCH TIME: 1720655646.365307
[07/11 01:54:06    213s] OPERPROF:     Finished spInitPinAccessData at level 3, CPU:0.000, REAL:0.000, MEM:2283.1M, EPOCH TIME: 1720655646.365365
[07/11 01:54:06    213s] OPERPROF:   Finished spInit2DPinPatten at level 2, CPU:0.000, REAL:0.000, MEM:2283.1M, EPOCH TIME: 1720655646.365439
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:06    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:2283.1M, EPOCH TIME: 1720655646.365685
[07/11 01:54:06    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] **INFO: Flow update: Design is easy to close.
[07/11 01:54:06    213s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:33.5/0:51:10.4 (0.1), mem = 2283.1M
[07/11 01:54:06    213s] User Input Parameters:
[07/11 01:54:06    213s] - Congestion Driven    : On
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] *** Start incrementalPlace ***
[07/11 01:54:06    213s] - Timing Driven        : On
[07/11 01:54:06    213s] - Area-Violation Based : On
[07/11 01:54:06    213s] - Start Rollback Level : -5
[07/11 01:54:06    213s] - Legalized            : On
[07/11 01:54:06    213s] - Window Based         : Off
[07/11 01:54:06    213s] - eDen incr mode       : Off
[07/11 01:54:06    213s] - Small incr mode      : Off
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] Effort level <high> specified for reg2reg path_group
[07/11 01:54:06    213s] No Views given, use default active views for adaptive view pruning
[07/11 01:54:06    213s] SKP will enable view:
[07/11 01:54:06    213s]   wc
[07/11 01:54:06    213s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2285.1M, EPOCH TIME: 1720655646.430878
[07/11 01:54:06    213s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:2285.1M, EPOCH TIME: 1720655646.434109
[07/11 01:54:06    213s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2285.1M, EPOCH TIME: 1720655646.434197
[07/11 01:54:06    213s] Starting Early Global Route congestion estimation: mem = 2285.1M
[07/11 01:54:06    213s] (I)      ==================== Layers =====================
[07/11 01:54:06    213s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:06    213s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/11 01:54:06    213s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:06    213s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/11 01:54:06    213s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/11 01:54:06    213s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:06    213s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/11 01:54:06    213s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/11 01:54:06    213s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/11 01:54:06    213s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/11 01:54:06    213s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/11 01:54:06    213s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/11 01:54:06    213s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/11 01:54:06    213s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/11 01:54:06    213s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/11 01:54:06    213s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/11 01:54:06    213s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/11 01:54:06    213s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/11 01:54:06    213s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/11 01:54:06    213s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/11 01:54:06    213s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:06    213s] (I)      Started Import and model ( Curr Mem: 2285.07 MB )
[07/11 01:54:06    213s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:06    213s] (I)      == Non-default Options ==
[07/11 01:54:06    213s] (I)      Maximum routing layer                              : 11
[07/11 01:54:06    213s] (I)      Number of threads                                  : 1
[07/11 01:54:06    213s] (I)      Use non-blocking free Dbs wires                    : false
[07/11 01:54:06    213s] (I)      Method to set GCell size                           : row
[07/11 01:54:06    213s] (I)      Counted 904 PG shapes. We will not process PG shapes layer by layer.
[07/11 01:54:06    213s] (I)      Use row-based GCell size
[07/11 01:54:06    213s] (I)      Use row-based GCell align
[07/11 01:54:06    213s] (I)      layer 0 area = 80000
[07/11 01:54:06    213s] (I)      layer 1 area = 80000
[07/11 01:54:06    213s] (I)      layer 2 area = 80000
[07/11 01:54:06    213s] (I)      layer 3 area = 80000
[07/11 01:54:06    213s] (I)      layer 4 area = 80000
[07/11 01:54:06    213s] (I)      layer 5 area = 80000
[07/11 01:54:06    213s] (I)      layer 6 area = 80000
[07/11 01:54:06    213s] (I)      layer 7 area = 80000
[07/11 01:54:06    213s] (I)      layer 8 area = 80000
[07/11 01:54:06    213s] (I)      layer 9 area = 400000
[07/11 01:54:06    213s] (I)      layer 10 area = 400000
[07/11 01:54:06    213s] (I)      GCell unit size   : 3420
[07/11 01:54:06    213s] (I)      GCell multiplier  : 1
[07/11 01:54:06    213s] (I)      GCell row height  : 3420
[07/11 01:54:06    213s] (I)      Actual row height : 3420
[07/11 01:54:06    213s] (I)      GCell align ref   : 10000 10260
[07/11 01:54:06    213s] [NR-eGR] Track table information for default rule: 
[07/11 01:54:06    213s] [NR-eGR] Metal1 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal2 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal3 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal4 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal5 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal6 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal7 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal8 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal9 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal10 has single uniform track structure
[07/11 01:54:06    213s] [NR-eGR] Metal11 has single uniform track structure
[07/11 01:54:06    213s] (I)      ==================== Default via =====================
[07/11 01:54:06    213s] (I)      +----+------------------+----------------------------+
[07/11 01:54:06    213s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/11 01:54:06    213s] (I)      +----+------------------+----------------------------+
[07/11 01:54:06    213s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/11 01:54:06    213s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/11 01:54:06    213s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/11 01:54:06    213s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/11 01:54:06    213s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/11 01:54:06    213s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/11 01:54:06    213s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/11 01:54:06    213s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/11 01:54:06    213s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/11 01:54:06    213s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/11 01:54:06    213s] (I)      +----+------------------+----------------------------+
[07/11 01:54:06    213s] [NR-eGR] Read 1621 PG shapes
[07/11 01:54:06    213s] [NR-eGR] Read 0 clock shapes
[07/11 01:54:06    213s] [NR-eGR] Read 0 other shapes
[07/11 01:54:06    213s] [NR-eGR] #Routing Blockages  : 0
[07/11 01:54:06    213s] [NR-eGR] #Instance Blockages : 0
[07/11 01:54:06    213s] [NR-eGR] #PG Blockages       : 1621
[07/11 01:54:06    213s] [NR-eGR] #Halo Blockages     : 0
[07/11 01:54:06    213s] [NR-eGR] #Boundary Blockages : 0
[07/11 01:54:06    213s] [NR-eGR] #Clock Blockages    : 0
[07/11 01:54:06    213s] [NR-eGR] #Other Blockages    : 0
[07/11 01:54:06    213s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/11 01:54:06    213s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/11 01:54:06    213s] [NR-eGR] Read 95 nets ( ignored 0 )
[07/11 01:54:06    213s] (I)      early_global_route_priority property id does not exist.
[07/11 01:54:06    213s] (I)      Read Num Blocks=1621  Num Prerouted Wires=0  Num CS=0
[07/11 01:54:06    213s] (I)      Layer 1 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 2 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 3 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 4 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 5 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 6 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 7 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 8 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 9 (V) : #blockages 133 : #preroutes 0
[07/11 01:54:06    213s] (I)      Layer 10 (H) : #blockages 32 : #preroutes 0
[07/11 01:54:06    213s] (I)      Number of ignored nets                =      0
[07/11 01:54:06    213s] (I)      Number of connected nets              =      0
[07/11 01:54:06    213s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/11 01:54:06    213s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/11 01:54:06    213s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/11 01:54:06    213s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/11 01:54:06    213s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/11 01:54:06    213s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/11 01:54:06    213s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/11 01:54:06    213s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/11 01:54:06    213s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/11 01:54:06    213s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/11 01:54:06    213s] (I)      Ndr track 0 does not exist
[07/11 01:54:06    213s] (I)      ---------------------Grid Graph Info--------------------
[07/11 01:54:06    213s] (I)      Routing area        : (0, 0) - (68000, 61560)
[07/11 01:54:06    213s] (I)      Core area           : (10000, 10260) - (58000, 51300)
[07/11 01:54:06    213s] (I)      Site width          :   400  (dbu)
[07/11 01:54:06    213s] (I)      Row height          :  3420  (dbu)
[07/11 01:54:06    213s] (I)      GCell row height    :  3420  (dbu)
[07/11 01:54:06    213s] (I)      GCell width         :  3420  (dbu)
[07/11 01:54:06    213s] (I)      GCell height        :  3420  (dbu)
[07/11 01:54:06    213s] (I)      Grid                :    19    18    11
[07/11 01:54:06    213s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/11 01:54:06    213s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/11 01:54:06    213s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/11 01:54:06    213s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/11 01:54:06    213s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/11 01:54:06    213s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/11 01:54:06    213s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/11 01:54:06    213s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[07/11 01:54:06    213s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/11 01:54:06    213s] (I)      Total num of tracks :   162   170   162   170   162   170   162   170   162    67    64
[07/11 01:54:06    213s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/11 01:54:06    213s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/11 01:54:06    213s] (I)      --------------------------------------------------------
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] [NR-eGR] ============ Routing rule table ============
[07/11 01:54:06    213s] [NR-eGR] Rule id: 0  Nets: 95
[07/11 01:54:06    213s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/11 01:54:06    213s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/11 01:54:06    213s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/11 01:54:06    213s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:06    213s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:06    213s] [NR-eGR] ========================================
[07/11 01:54:06    213s] [NR-eGR] 
[07/11 01:54:06    213s] (I)      =============== Blocked Tracks ===============
[07/11 01:54:06    213s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:06    213s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/11 01:54:06    213s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:06    213s] (I)      |     1 |       0 |        0 |         0.00% |
[07/11 01:54:06    213s] (I)      |     2 |    3060 |      650 |        21.24% |
[07/11 01:54:06    213s] (I)      |     3 |    3078 |      246 |         7.99% |
[07/11 01:54:06    213s] (I)      |     4 |    3060 |      650 |        21.24% |
[07/11 01:54:06    213s] (I)      |     5 |    3078 |      246 |         7.99% |
[07/11 01:54:06    213s] (I)      |     6 |    3060 |      650 |        21.24% |
[07/11 01:54:06    213s] (I)      |     7 |    3078 |      246 |         7.99% |
[07/11 01:54:06    213s] (I)      |     8 |    3060 |      650 |        21.24% |
[07/11 01:54:06    213s] (I)      |     9 |    3078 |      326 |        10.59% |
[07/11 01:54:06    213s] (I)      |    10 |    1206 |      366 |        30.35% |
[07/11 01:54:06    213s] (I)      |    11 |    1216 |      172 |        14.14% |
[07/11 01:54:06    213s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:06    213s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2285.07 MB )
[07/11 01:54:06    213s] (I)      Reset routing kernel
[07/11 01:54:06    213s] (I)      Started Global Routing ( Curr Mem: 2285.07 MB )
[07/11 01:54:06    213s] (I)      totalPins=354  totalGlobalPin=317 (89.55%)
[07/11 01:54:06    213s] (I)      total 2D Cap : 24984 = (12728 H, 12256 V)
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] (I)      ============  Phase 1a Route ============
[07/11 01:54:06    213s] [NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 11]
[07/11 01:54:06    213s] (I)      Usage: 481 = (242 H, 239 V) = (1.90% H, 1.95% V) = (4.138e+02um H, 4.087e+02um V)
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] (I)      ============  Phase 1b Route ============
[07/11 01:54:06    213s] (I)      Usage: 481 = (242 H, 239 V) = (1.90% H, 1.95% V) = (4.138e+02um H, 4.087e+02um V)
[07/11 01:54:06    213s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.225100e+02um
[07/11 01:54:06    213s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/11 01:54:06    213s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] (I)      ============  Phase 1c Route ============
[07/11 01:54:06    213s] (I)      Usage: 481 = (242 H, 239 V) = (1.90% H, 1.95% V) = (4.138e+02um H, 4.087e+02um V)
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] (I)      ============  Phase 1d Route ============
[07/11 01:54:06    213s] (I)      Usage: 481 = (242 H, 239 V) = (1.90% H, 1.95% V) = (4.138e+02um H, 4.087e+02um V)
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] (I)      ============  Phase 1e Route ============
[07/11 01:54:06    213s] (I)      Usage: 481 = (242 H, 239 V) = (1.90% H, 1.95% V) = (4.138e+02um H, 4.087e+02um V)
[07/11 01:54:06    213s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.225100e+02um
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] (I)      ============  Phase 1l Route ============
[07/11 01:54:06    213s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/11 01:54:06    213s] (I)      Layer  2:       2715       339         0           0        2762    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  3:       2793       244         0           0        2916    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  4:       2715        13         0           0        2762    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  5:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  6:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  7:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  8:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer  9:       2763         0         0           0        2916    ( 0.00%) 
[07/11 01:54:06    213s] (I)      Layer 10:        779         0         0          48        1057    ( 4.33%) 
[07/11 01:54:06    213s] (I)      Layer 11:        982         0         0          58        1109    ( 4.94%) 
[07/11 01:54:06    213s] (I)      Total:         23763       596         0         104       24872    ( 0.42%) 
[07/11 01:54:06    213s] (I)      
[07/11 01:54:06    213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/11 01:54:06    213s] [NR-eGR]                        OverCon            
[07/11 01:54:06    213s] [NR-eGR]                         #Gcell     %Gcell
[07/11 01:54:06    213s] [NR-eGR]        Layer             (1-0)    OverCon
[07/11 01:54:06    213s] [NR-eGR] ----------------------------------------------
[07/11 01:54:06    213s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR] ----------------------------------------------
[07/11 01:54:06    213s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/11 01:54:06    213s] [NR-eGR] 
[07/11 01:54:06    213s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2285.07 MB )
[07/11 01:54:06    213s] (I)      total 2D Cap : 25256 = (12838 H, 12418 V)
[07/11 01:54:06    213s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/11 01:54:06    213s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2285.1M
[07/11 01:54:06    213s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.037, MEM:2285.1M, EPOCH TIME: 1720655646.471535
[07/11 01:54:06    213s] OPERPROF: Starting HotSpotCal at level 1, MEM:2285.1M, EPOCH TIME: 1720655646.471597
[07/11 01:54:06    213s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:06    213s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 01:54:06    213s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:06    213s] [hotspot] | normalized |          0.00 |          0.00 |
[07/11 01:54:06    213s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:06    213s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/11 01:54:06    213s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:54:06    213s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2285.1M, EPOCH TIME: 1720655646.472150
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s] === incrementalPlace Internal Loop 1 ===
[07/11 01:54:06    213s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/11 01:54:06    213s] OPERPROF: Starting IPInitSPData at level 1, MEM:2285.1M, EPOCH TIME: 1720655646.472558
[07/11 01:54:06    213s] Processing tracks to init pin-track alignment.
[07/11 01:54:06    213s] z: 2, totalTracks: 1
[07/11 01:54:06    213s] z: 4, totalTracks: 1
[07/11 01:54:06    213s] z: 6, totalTracks: 1
[07/11 01:54:06    213s] z: 8, totalTracks: 1
[07/11 01:54:06    213s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:06    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.1M, EPOCH TIME: 1720655646.474867
[07/11 01:54:06    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:06    213s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2285.1M, EPOCH TIME: 1720655646.498664
[07/11 01:54:06    213s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2285.1M, EPOCH TIME: 1720655646.498786
[07/11 01:54:06    213s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.498843
[07/11 01:54:06    213s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.498916
[07/11 01:54:06    213s] 
[07/11 01:54:06    213s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:06    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2285.1M, EPOCH TIME: 1720655646.499149
[07/11 01:54:06    213s] OPERPROF:   Starting post-place ADS at level 2, MEM:2285.1M, EPOCH TIME: 1720655646.499213
[07/11 01:54:06    213s] ADSU 0.704 -> 0.704. site 1440.000 -> 1440.000. GS 13.680
[07/11 01:54:06    213s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.499588
[07/11 01:54:06    213s] OPERPROF:   Starting spMPad at level 2, MEM:2285.1M, EPOCH TIME: 1720655646.499752
[07/11 01:54:06    213s] OPERPROF:     Starting spContextMPad at level 3, MEM:2285.1M, EPOCH TIME: 1720655646.499817
[07/11 01:54:06    213s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.499866
[07/11 01:54:06    213s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.499956
[07/11 01:54:06    213s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2285.1M, EPOCH TIME: 1720655646.500063
[07/11 01:54:06    213s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.500125
[07/11 01:54:06    213s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2285.1M, EPOCH TIME: 1720655646.500188
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] [spp] 0
[07/11 01:54:06    213s] [adp] 0:1:1:3
[07/11 01:54:06    213s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2285.1M, EPOCH TIME: 1720655646.500299
[07/11 01:54:06    213s] SP #FI/SF FL/PI 0/0 92/0
[07/11 01:54:06    213s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.028, MEM:2285.1M, EPOCH TIME: 1720655646.500374
[07/11 01:54:06    213s] PP off. flexM 0
[07/11 01:54:06    213s] OPERPROF: Starting CDPad at level 1, MEM:2285.1M, EPOCH TIME: 1720655646.500806
[07/11 01:54:06    213s] 3DP is on.
[07/11 01:54:06    213s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/11 01:54:06    213s] design sh 0.130. rd 0.200
[07/11 01:54:06    213s] design sh 0.130. rd 0.200
[07/11 01:54:06    213s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/11 01:54:06    213s] design sh 0.130. rd 0.200
[07/11 01:54:06    213s] CDPadU 0.904 -> 0.782. R=0.704, N=92, GS=1.710
[07/11 01:54:06    213s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:2285.1M, EPOCH TIME: 1720655646.503595
[07/11 01:54:06    213s] OPERPROF: Starting InitSKP at level 1, MEM:2285.1M, EPOCH TIME: 1720655646.503668
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[07/11 01:54:06    213s] OPERPROF: Finished InitSKP at level 1, CPU:0.030, REAL:0.024, MEM:2286.1M, EPOCH TIME: 1720655646.527397
[07/11 01:54:06    213s] NP #FI/FS/SF FL/PI: 0/0/0 92/0
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] OPERPROF: Starting npPlace at level 1, MEM:2286.1M, EPOCH TIME: 1720655646.529688
[07/11 01:54:06    213s] Iteration  4: Total net bbox = 2.633e+02 (1.34e+02 1.29e+02)
[07/11 01:54:06    213s]               Est.  stn bbox = 4.017e+02 (2.07e+02 1.95e+02)
[07/11 01:54:06    213s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2276.0M
[07/11 01:54:06    213s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.121, MEM:2276.0M, EPOCH TIME: 1720655646.650707
[07/11 01:54:06    213s] Legalizing MH Cells... 0 / 0 (level 2)
[07/11 01:54:06    213s] No instances found in the vector
[07/11 01:54:06    213s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[07/11 01:54:06    213s] 0 (out of 0) MH cells were successfully legalized.
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] NP #FI/FS/SF FL/PI: 0/0/0 92/0
[07/11 01:54:06    213s] no activity file in design. spp won't run.
[07/11 01:54:06    213s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1720655646.654499
[07/11 01:54:06    214s] Iteration  5: Total net bbox = 3.387e+02 (1.76e+02 1.62e+02)
[07/11 01:54:06    214s]               Est.  stn bbox = 5.145e+02 (2.66e+02 2.48e+02)
[07/11 01:54:06    214s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2256.0M
[07/11 01:54:06    214s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.214, MEM:2256.0M, EPOCH TIME: 1720655646.868540
[07/11 01:54:06    214s] Legalizing MH Cells... 0 / 0 (level 3)
[07/11 01:54:06    214s] No instances found in the vector
[07/11 01:54:06    214s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[07/11 01:54:06    214s] 0 (out of 0) MH cells were successfully legalized.
[07/11 01:54:06    214s] no activity file in design. spp won't run.
[07/11 01:54:06    214s] NP #FI/FS/SF FL/PI: 0/0/0 92/0
[07/11 01:54:06    214s] no activity file in design. spp won't run.
[07/11 01:54:06    214s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1720655646.872028
[07/11 01:54:07    214s] Iteration  6: Total net bbox = 4.843e+02 (2.39e+02 2.45e+02)
[07/11 01:54:07    214s]               Est.  stn bbox = 6.574e+02 (3.26e+02 3.31e+02)
[07/11 01:54:07    214s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2256.0M
[07/11 01:54:07    214s] OPERPROF: Finished npPlace at level 1, CPU:0.190, REAL:0.193, MEM:2256.0M, EPOCH TIME: 1720655647.064909
[07/11 01:54:07    214s] Legalizing MH Cells... 0 / 0 (level 4)
[07/11 01:54:07    214s] No instances found in the vector
[07/11 01:54:07    214s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[07/11 01:54:07    214s] 0 (out of 0) MH cells were successfully legalized.
[07/11 01:54:07    214s] no activity file in design. spp won't run.
[07/11 01:54:07    214s] NP #FI/FS/SF FL/PI: 0/0/0 92/0
[07/11 01:54:07    214s] no activity file in design. spp won't run.
[07/11 01:54:07    214s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1720655647.068513
[07/11 01:54:07    214s] GP RA stats: MHOnly 0 nrInst 92 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/11 01:54:07    214s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2272.0M, EPOCH TIME: 1720655647.238794
[07/11 01:54:07    214s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2272.0M, EPOCH TIME: 1720655647.238918
[07/11 01:54:07    214s] Iteration  7: Total net bbox = 4.578e+02 (2.39e+02 2.18e+02)
[07/11 01:54:07    214s]               Est.  stn bbox = 6.182e+02 (3.18e+02 3.00e+02)
[07/11 01:54:07    214s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2272.0M
[07/11 01:54:07    214s] OPERPROF: Finished npPlace at level 1, CPU:0.170, REAL:0.171, MEM:2272.0M, EPOCH TIME: 1720655647.239355
[07/11 01:54:07    214s] Legalizing MH Cells... 0 / 0 (level 5)
[07/11 01:54:07    214s] No instances found in the vector
[07/11 01:54:07    214s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[07/11 01:54:07    214s] 0 (out of 0) MH cells were successfully legalized.
[07/11 01:54:07    214s] Move report: Timing Driven Placement moves 92 insts, mean move: 5.00 um, max move: 12.52 um 
[07/11 01:54:07    214s] 	Max move on inst (g2238__8428): (20.20, 23.94) --> (10.92, 20.70)
[07/11 01:54:07    214s] no activity file in design. spp won't run.
[07/11 01:54:07    214s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2256.0M, EPOCH TIME: 1720655647.240853
[07/11 01:54:07    214s] Saved padding area to DB
[07/11 01:54:07    214s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2256.0M, EPOCH TIME: 1720655647.240989
[07/11 01:54:07    214s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.241070
[07/11 01:54:07    214s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2256.0M, EPOCH TIME: 1720655647.241148
[07/11 01:54:07    214s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/11 01:54:07    214s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.241284
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2256.0M, EPOCH TIME: 1720655647.241726
[07/11 01:54:07    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.241884
[07/11 01:54:07    214s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:2256.0M, EPOCH TIME: 1720655647.242778
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] Finished Incremental Placement (cpu=0:00:00.8, real=0:00:01.0, mem=2256.0M)
[07/11 01:54:07    214s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/11 01:54:07    214s] Type 'man IMPSP-9025' for more detail.
[07/11 01:54:07    214s] CongRepair sets shifter mode to gplace
[07/11 01:54:07    214s] TDRefine: refinePlace mode is spiral
[07/11 01:54:07    214s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2256.0M, EPOCH TIME: 1720655647.250603
[07/11 01:54:07    214s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2256.0M, EPOCH TIME: 1720655647.250684
[07/11 01:54:07    214s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2256.0M, EPOCH TIME: 1720655647.250778
[07/11 01:54:07    214s] Processing tracks to init pin-track alignment.
[07/11 01:54:07    214s] z: 2, totalTracks: 1
[07/11 01:54:07    214s] z: 4, totalTracks: 1
[07/11 01:54:07    214s] z: 6, totalTracks: 1
[07/11 01:54:07    214s] z: 8, totalTracks: 1
[07/11 01:54:07    214s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:07    214s] All LLGs are deleted
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2256.0M, EPOCH TIME: 1720655647.253324
[07/11 01:54:07    214s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.253472
[07/11 01:54:07    214s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2256.0M, EPOCH TIME: 1720655647.253561
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2256.0M, EPOCH TIME: 1720655647.254821
[07/11 01:54:07    214s] Max number of tech site patterns supported in site array is 256.
[07/11 01:54:07    214s] Core basic site is CoreSite
[07/11 01:54:07    214s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 01:54:07    214s] Type 'man IMPSP-365' for more detail.
[07/11 01:54:07    214s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2256.0M, EPOCH TIME: 1720655647.277832
[07/11 01:54:07    214s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 01:54:07    214s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 01:54:07    214s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.278148
[07/11 01:54:07    214s] Fast DP-INIT is on for default
[07/11 01:54:07    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:54:07    214s] OPERPROF:           Starting spInit2DPinPatten at level 6, MEM:2256.0M, EPOCH TIME: 1720655647.278397
[07/11 01:54:07    214s] OPERPROF:             Starting spInitPinAccessData at level 7, MEM:2256.0M, EPOCH TIME: 1720655647.278492
[07/11 01:54:07    214s] OPERPROF:             Finished spInitPinAccessData at level 7, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.278546
[07/11 01:54:07    214s] OPERPROF:           Finished spInit2DPinPatten at level 6, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.278618
[07/11 01:54:07    214s] Atter site array init, number of instance map data is 0.
[07/11 01:54:07    214s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.024, MEM:2256.0M, EPOCH TIME: 1720655647.278675
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:07    214s] OPERPROF:         Starting CMU at level 5, MEM:2256.0M, EPOCH TIME: 1720655647.278859
[07/11 01:54:07    214s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.279072
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:07    214s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.026, MEM:2256.0M, EPOCH TIME: 1720655647.279166
[07/11 01:54:07    214s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2256.0M, EPOCH TIME: 1720655647.279217
[07/11 01:54:07    214s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.279599
[07/11 01:54:07    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0MB).
[07/11 01:54:07    214s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.029, MEM:2256.0M, EPOCH TIME: 1720655647.279730
[07/11 01:54:07    214s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.029, MEM:2256.0M, EPOCH TIME: 1720655647.279780
[07/11 01:54:07    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.34755.2
[07/11 01:54:07    214s] OPERPROF:   Starting RefinePlace at level 2, MEM:2256.0M, EPOCH TIME: 1720655647.279851
[07/11 01:54:07    214s] *** Starting place_detail (0:03:34 mem=2256.0M) ***
[07/11 01:54:07    214s] Total net bbox length = 3.584e+03 (1.687e+03 1.898e+03) (ext = 3.047e+03)
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:07    214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 01:54:07    214s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:07    214s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:07    214s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2256.0M, EPOCH TIME: 1720655647.282495
[07/11 01:54:07    214s] Starting refinePlace ...
[07/11 01:54:07    214s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:07    214s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:07    214s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2256.0M, EPOCH TIME: 1720655647.284750
[07/11 01:54:07    214s] DDP initSite1 nrRow 12 nrJob 12
[07/11 01:54:07    214s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2256.0M, EPOCH TIME: 1720655647.284833
[07/11 01:54:07    214s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.284912
[07/11 01:54:07    214s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2256.0M, EPOCH TIME: 1720655647.284984
[07/11 01:54:07    214s] DDP markSite nrRow 12 nrJob 12
[07/11 01:54:07    214s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.285070
[07/11 01:54:07    214s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.285127
[07/11 01:54:07    214s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/11 01:54:07    214s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2256.0M, EPOCH TIME: 1720655647.286049
[07/11 01:54:07    214s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2256.0M, EPOCH TIME: 1720655647.286102
[07/11 01:54:07    214s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.286211
[07/11 01:54:07    214s] ** Cut row section cpu time 0:00:00.0.
[07/11 01:54:07    214s]  ** Cut row section real time 0:00:00.0.
[07/11 01:54:07    214s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1720655647.286287
[07/11 01:54:07    214s]   Spread Effort: high, pre-route mode, useDDP on.
[07/11 01:54:07    214s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0MB) @(0:03:34 - 0:03:34).
[07/11 01:54:07    214s] Move report: preRPlace moves 90 insts, mean move: 0.37 um, max move: 2.06 um 
[07/11 01:54:07    214s] 	Max move on inst (g2243__5122): (19.31, 12.54) --> (20.80, 11.97)
[07/11 01:54:07    214s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[07/11 01:54:07    214s] wireLenOptFixPriorityInst 0 inst fixed
[07/11 01:54:07    214s] Placement tweakage begins.
[07/11 01:54:07    214s] wire length = 8.393e+02
[07/11 01:54:07    214s] wire length = 8.284e+02
[07/11 01:54:07    214s] Placement tweakage ends.
[07/11 01:54:07    214s] Move report: tweak moves 28 insts, mean move: 2.59 um, max move: 9.60 um 
[07/11 01:54:07    214s] 	Max move on inst (gpio_odr_reg[6]): (16.60, 10.26) --> (7.00, 10.26)
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/11 01:54:07    214s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x2b5105f01dd8.
[07/11 01:54:07    214s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 01:54:07    214s] Move report: legalization moves 5 insts, mean move: 1.55 um, max move: 2.38 um spiral
[07/11 01:54:07    214s] 	Max move on inst (FE_OFC1_n_55): (12.27, 14.85) --> (12.40, 17.10)
[07/11 01:54:07    214s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:07    214s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:07    214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2227.0MB) @(0:03:34 - 0:03:34).
[07/11 01:54:07    214s] Move report: Detail placement moves 92 insts, mean move: 1.15 um, max move: 9.71 um 
[07/11 01:54:07    214s] 	Max move on inst (gpio_odr_reg[6]): (16.61, 10.16) --> (7.00, 10.26)
[07/11 01:54:07    214s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2227.0MB
[07/11 01:54:07    214s] Statistics of distance of Instance movement in refine placement:
[07/11 01:54:07    214s]   maximum (X+Y) =         9.71 um
[07/11 01:54:07    214s]   inst (gpio_odr_reg[6]) with max move: (16.613, 10.161) -> (7, 10.26)
[07/11 01:54:07    214s]   mean    (X+Y) =         1.15 um
[07/11 01:54:07    214s] Summary Report:
[07/11 01:54:07    214s] Instances move: 92 (out of 92 movable)
[07/11 01:54:07    214s] Instances flipped: 0
[07/11 01:54:07    214s] Mean displacement: 1.15 um
[07/11 01:54:07    214s] Total instances moved : 92
[07/11 01:54:07    214s] Max displacement: 9.71 um (Instance: gpio_odr_reg[6]) (16.613, 10.161) -> (7, 10.26)
[07/11 01:54:07    214s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: SDFFRHQX1
[07/11 01:54:07    214s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.025, MEM:2227.0M, EPOCH TIME: 1720655647.307200
[07/11 01:54:07    214s] Total net bbox length = 3.559e+03 (1.661e+03 1.897e+03) (ext = 3.010e+03)
[07/11 01:54:07    214s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2227.0MB
[07/11 01:54:07    214s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2227.0MB) @(0:03:34 - 0:03:34).
[07/11 01:54:07    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.34755.2
[07/11 01:54:07    214s] *** Finished place_detail (0:03:34 mem=2227.0M) ***
[07/11 01:54:07    214s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.028, MEM:2227.0M, EPOCH TIME: 1720655647.307570
[07/11 01:54:07    214s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2227.0M, EPOCH TIME: 1720655647.307633
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2224.0M, EPOCH TIME: 1720655647.309538
[07/11 01:54:07    214s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.059, MEM:2224.0M, EPOCH TIME: 1720655647.309619
[07/11 01:54:07    214s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2224.0M, EPOCH TIME: 1720655647.310154
[07/11 01:54:07    214s] Starting Early Global Route congestion estimation: mem = 2224.0M
[07/11 01:54:07    214s] (I)      ==================== Layers =====================
[07/11 01:54:07    214s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:07    214s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/11 01:54:07    214s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:07    214s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/11 01:54:07    214s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/11 01:54:07    214s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:07    214s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/11 01:54:07    214s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/11 01:54:07    214s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/11 01:54:07    214s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/11 01:54:07    214s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/11 01:54:07    214s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/11 01:54:07    214s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/11 01:54:07    214s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/11 01:54:07    214s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/11 01:54:07    214s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/11 01:54:07    214s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/11 01:54:07    214s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/11 01:54:07    214s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/11 01:54:07    214s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/11 01:54:07    214s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:07    214s] (I)      Started Import and model ( Curr Mem: 2224.02 MB )
[07/11 01:54:07    214s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:07    214s] (I)      == Non-default Options ==
[07/11 01:54:07    214s] (I)      Maximum routing layer                              : 11
[07/11 01:54:07    214s] (I)      Number of threads                                  : 1
[07/11 01:54:07    214s] (I)      Use non-blocking free Dbs wires                    : false
[07/11 01:54:07    214s] (I)      Method to set GCell size                           : row
[07/11 01:54:07    214s] (I)      Counted 904 PG shapes. We will not process PG shapes layer by layer.
[07/11 01:54:07    214s] (I)      Use row-based GCell size
[07/11 01:54:07    214s] (I)      Use row-based GCell align
[07/11 01:54:07    214s] (I)      layer 0 area = 80000
[07/11 01:54:07    214s] (I)      layer 1 area = 80000
[07/11 01:54:07    214s] (I)      layer 2 area = 80000
[07/11 01:54:07    214s] (I)      layer 3 area = 80000
[07/11 01:54:07    214s] (I)      layer 4 area = 80000
[07/11 01:54:07    214s] (I)      layer 5 area = 80000
[07/11 01:54:07    214s] (I)      layer 6 area = 80000
[07/11 01:54:07    214s] (I)      layer 7 area = 80000
[07/11 01:54:07    214s] (I)      layer 8 area = 80000
[07/11 01:54:07    214s] (I)      layer 9 area = 400000
[07/11 01:54:07    214s] (I)      layer 10 area = 400000
[07/11 01:54:07    214s] (I)      GCell unit size   : 3420
[07/11 01:54:07    214s] (I)      GCell multiplier  : 1
[07/11 01:54:07    214s] (I)      GCell row height  : 3420
[07/11 01:54:07    214s] (I)      Actual row height : 3420
[07/11 01:54:07    214s] (I)      GCell align ref   : 10000 10260
[07/11 01:54:07    214s] [NR-eGR] Track table information for default rule: 
[07/11 01:54:07    214s] [NR-eGR] Metal1 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal2 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal3 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal4 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal5 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal6 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal7 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal8 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal9 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal10 has single uniform track structure
[07/11 01:54:07    214s] [NR-eGR] Metal11 has single uniform track structure
[07/11 01:54:07    214s] (I)      ==================== Default via =====================
[07/11 01:54:07    214s] (I)      +----+------------------+----------------------------+
[07/11 01:54:07    214s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/11 01:54:07    214s] (I)      +----+------------------+----------------------------+
[07/11 01:54:07    214s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/11 01:54:07    214s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/11 01:54:07    214s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/11 01:54:07    214s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/11 01:54:07    214s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/11 01:54:07    214s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/11 01:54:07    214s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/11 01:54:07    214s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/11 01:54:07    214s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/11 01:54:07    214s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/11 01:54:07    214s] (I)      +----+------------------+----------------------------+
[07/11 01:54:07    214s] [NR-eGR] Read 1621 PG shapes
[07/11 01:54:07    214s] [NR-eGR] Read 0 clock shapes
[07/11 01:54:07    214s] [NR-eGR] Read 0 other shapes
[07/11 01:54:07    214s] [NR-eGR] #Routing Blockages  : 0
[07/11 01:54:07    214s] [NR-eGR] #Instance Blockages : 0
[07/11 01:54:07    214s] [NR-eGR] #PG Blockages       : 1621
[07/11 01:54:07    214s] [NR-eGR] #Halo Blockages     : 0
[07/11 01:54:07    214s] [NR-eGR] #Boundary Blockages : 0
[07/11 01:54:07    214s] [NR-eGR] #Clock Blockages    : 0
[07/11 01:54:07    214s] [NR-eGR] #Other Blockages    : 0
[07/11 01:54:07    214s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/11 01:54:07    214s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/11 01:54:07    214s] [NR-eGR] Read 95 nets ( ignored 0 )
[07/11 01:54:07    214s] (I)      early_global_route_priority property id does not exist.
[07/11 01:54:07    214s] (I)      Read Num Blocks=1621  Num Prerouted Wires=0  Num CS=0
[07/11 01:54:07    214s] (I)      Layer 1 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 2 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 3 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 4 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 5 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 6 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 7 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 8 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 9 (V) : #blockages 133 : #preroutes 0
[07/11 01:54:07    214s] (I)      Layer 10 (H) : #blockages 32 : #preroutes 0
[07/11 01:54:07    214s] (I)      Number of ignored nets                =      0
[07/11 01:54:07    214s] (I)      Number of connected nets              =      0
[07/11 01:54:07    214s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/11 01:54:07    214s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/11 01:54:07    214s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/11 01:54:07    214s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/11 01:54:07    214s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/11 01:54:07    214s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/11 01:54:07    214s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/11 01:54:07    214s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/11 01:54:07    214s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/11 01:54:07    214s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/11 01:54:07    214s] (I)      Ndr track 0 does not exist
[07/11 01:54:07    214s] (I)      ---------------------Grid Graph Info--------------------
[07/11 01:54:07    214s] (I)      Routing area        : (0, 0) - (68000, 61560)
[07/11 01:54:07    214s] (I)      Core area           : (10000, 10260) - (58000, 51300)
[07/11 01:54:07    214s] (I)      Site width          :   400  (dbu)
[07/11 01:54:07    214s] (I)      Row height          :  3420  (dbu)
[07/11 01:54:07    214s] (I)      GCell row height    :  3420  (dbu)
[07/11 01:54:07    214s] (I)      GCell width         :  3420  (dbu)
[07/11 01:54:07    214s] (I)      GCell height        :  3420  (dbu)
[07/11 01:54:07    214s] (I)      Grid                :    19    18    11
[07/11 01:54:07    214s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/11 01:54:07    214s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/11 01:54:07    214s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/11 01:54:07    214s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/11 01:54:07    214s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/11 01:54:07    214s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/11 01:54:07    214s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/11 01:54:07    214s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[07/11 01:54:07    214s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/11 01:54:07    214s] (I)      Total num of tracks :   162   170   162   170   162   170   162   170   162    67    64
[07/11 01:54:07    214s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/11 01:54:07    214s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/11 01:54:07    214s] (I)      --------------------------------------------------------
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] [NR-eGR] ============ Routing rule table ============
[07/11 01:54:07    214s] [NR-eGR] Rule id: 0  Nets: 95
[07/11 01:54:07    214s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/11 01:54:07    214s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/11 01:54:07    214s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/11 01:54:07    214s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:07    214s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:07    214s] [NR-eGR] ========================================
[07/11 01:54:07    214s] [NR-eGR] 
[07/11 01:54:07    214s] (I)      =============== Blocked Tracks ===============
[07/11 01:54:07    214s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:07    214s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/11 01:54:07    214s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:07    214s] (I)      |     1 |       0 |        0 |         0.00% |
[07/11 01:54:07    214s] (I)      |     2 |    3060 |      650 |        21.24% |
[07/11 01:54:07    214s] (I)      |     3 |    3078 |      246 |         7.99% |
[07/11 01:54:07    214s] (I)      |     4 |    3060 |      650 |        21.24% |
[07/11 01:54:07    214s] (I)      |     5 |    3078 |      246 |         7.99% |
[07/11 01:54:07    214s] (I)      |     6 |    3060 |      650 |        21.24% |
[07/11 01:54:07    214s] (I)      |     7 |    3078 |      246 |         7.99% |
[07/11 01:54:07    214s] (I)      |     8 |    3060 |      650 |        21.24% |
[07/11 01:54:07    214s] (I)      |     9 |    3078 |      326 |        10.59% |
[07/11 01:54:07    214s] (I)      |    10 |    1206 |      366 |        30.35% |
[07/11 01:54:07    214s] (I)      |    11 |    1216 |      172 |        14.14% |
[07/11 01:54:07    214s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:07    214s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 2224.02 MB )
[07/11 01:54:07    214s] (I)      Reset routing kernel
[07/11 01:54:07    214s] (I)      Started Global Routing ( Curr Mem: 2224.02 MB )
[07/11 01:54:07    214s] (I)      totalPins=354  totalGlobalPin=330 (93.22%)
[07/11 01:54:07    214s] (I)      total 2D Cap : 24984 = (12728 H, 12256 V)
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] (I)      [07/11 01:54:07    214s] [NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 11]
============  Phase 1a Route ============
[07/11 01:54:07    214s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] (I)      ============  Phase 1b Route ============
[07/11 01:54:07    214s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:07    214s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.643700e+02um
[07/11 01:54:07    214s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/11 01:54:07    214s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] (I)      ============  Phase 1c Route ============
[07/11 01:54:07    214s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] (I)      ============  Phase 1d Route ============
[07/11 01:54:07    214s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] (I)      ============  Phase 1e Route ============
[07/11 01:54:07    214s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:07    214s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.643700e+02um
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] (I)      ============  Phase 1l Route ============
[07/11 01:54:07    214s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/11 01:54:07    214s] (I)      Layer  2:       2715       330         0           0        2762    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  3:       2793       246         0           0        2916    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  4:       2715         5         0           0        2762    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  5:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  6:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  7:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  8:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer  9:       2763         0         0           0        2916    ( 0.00%) 
[07/11 01:54:07    214s] (I)      Layer 10:        779         0         0          48        1057    ( 4.33%) 
[07/11 01:54:07    214s] (I)      Layer 11:        982         0         0          58        1109    ( 4.94%) 
[07/11 01:54:07    214s] (I)      Total:         23763       581         0         104       24872    ( 0.42%) 
[07/11 01:54:07    214s] (I)      
[07/11 01:54:07    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/11 01:54:07    214s] [NR-eGR]                        OverCon            
[07/11 01:54:07    214s] [NR-eGR]                         #Gcell     %Gcell
[07/11 01:54:07    214s] [NR-eGR]        Layer             (1-0)    OverCon
[07/11 01:54:07    214s] [NR-eGR] ----------------------------------------------
[07/11 01:54:07    214s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR] ----------------------------------------------
[07/11 01:54:07    214s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/11 01:54:07    214s] [NR-eGR] 
[07/11 01:54:07    214s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2226.02 MB )
[07/11 01:54:07    214s] (I)      total 2D Cap : 25256 = (12838 H, 12418 V)
[07/11 01:54:07    214s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/11 01:54:07    214s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2226.0M
[07/11 01:54:07    214s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.038, MEM:2226.0M, EPOCH TIME: 1720655647.347709
[07/11 01:54:07    214s] OPERPROF: Starting HotSpotCal at level 1, MEM:2226.0M, EPOCH TIME: 1720655647.347772
[07/11 01:54:07    214s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:07    214s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 01:54:07    214s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:07    214s] [hotspot] | normalized |          0.00 |          0.00 |
[07/11 01:54:07    214s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:07    214s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/11 01:54:07    214s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:54:07    214s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2242.0M, EPOCH TIME: 1720655647.348511
[07/11 01:54:07    214s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2242.0M, EPOCH TIME: 1720655647.348603
[07/11 01:54:07    214s] Starting Early Global Route wiring: mem = 2242.0M
[07/11 01:54:07    214s] (I)      ============= Track Assignment ============
[07/11 01:54:07    214s] (I)      Started Track Assignment (1T) ( Curr Mem: 2242.02 MB )
[07/11 01:54:07    214s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/11 01:54:07    214s] (I)      Run Multi-thread track assignment
[07/11 01:54:07    214s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2242.02 MB )
[07/11 01:54:07    214s] (I)      Started Export ( Curr Mem: 2242.02 MB )
[07/11 01:54:07    214s] [NR-eGR]                  Length (um)  Vias 
[07/11 01:54:07    214s] [NR-eGR] -----------------------------------
[07/11 01:54:07    214s] [NR-eGR]  Metal1   (1H)             0   354 
[07/11 01:54:07    214s] [NR-eGR]  Metal2   (2V)           403   511 
[07/11 01:54:07    214s] [NR-eGR]  Metal3   (3H)           446     7 
[07/11 01:54:07    214s] [NR-eGR]  Metal4   (4V)             9     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal5   (5H)             0     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal6   (6V)             0     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal7   (7H)             0     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal8   (8V)             0     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal9   (9H)             0     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal10  (10V)            0     0 
[07/11 01:54:07    214s] [NR-eGR]  Metal11  (11H)            0     0 
[07/11 01:54:07    214s] [NR-eGR] -----------------------------------
[07/11 01:54:07    214s] [NR-eGR]           Total          858   872 
[07/11 01:54:07    214s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:54:07    214s] [NR-eGR] Total half perimeter of net bounding box: 3559um
[07/11 01:54:07    214s] [NR-eGR] Total length: 858um, number of vias: 872
[07/11 01:54:07    214s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:54:07    214s] [NR-eGR] Total eGR-routed clock nets wire length: 105um, number of vias: 92
[07/11 01:54:07    214s] [NR-eGR] --------------------------------------------------------------------------
[07/11 01:54:07    214s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2242.02 MB )
[07/11 01:54:07    214s] Early Global Route wiring runtime: 0.00 seconds, mem = 2242.0M
[07/11 01:54:07    214s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.005, MEM:2242.0M, EPOCH TIME: 1720655647.353275
[07/11 01:54:07    214s] SKP cleared!
[07/11 01:54:07    214s] 0 delay mode for cte disabled.
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] *** Finished incrementalPlace (cpu=0:00:00.9, real=0:00:01.0)***
[07/11 01:54:07    214s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2242.0M, EPOCH TIME: 1720655647.374066
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] All LLGs are deleted
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2242.0M, EPOCH TIME: 1720655647.374180
[07/11 01:54:07    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2242.0M, EPOCH TIME: 1720655647.374242
[07/11 01:54:07    214s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2240.0M, EPOCH TIME: 1720655647.374542
[07/11 01:54:07    214s] Start to check current routing status for nets...
[07/11 01:54:07    214s] All nets are already routed correctly.
[07/11 01:54:07    214s] End to check current routing status for nets (mem=2240.0M)
[07/11 01:54:07    214s] Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'pre_route' .
[07/11 01:54:07    214s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 01:54:07    214s] Type 'man IMPEXT-3530' for more detail.
[07/11 01:54:07    214s] pre_route RC Extraction called for design gpio_controller.
[07/11 01:54:07    214s] RC Extraction called in multi-corner(1) mode.
[07/11 01:54:07    214s] RCMode: PreRoute
[07/11 01:54:07    214s]       RC Corner Indexes            0   
[07/11 01:54:07    214s] Capacitance Scaling Factor   : 1.00000 
[07/11 01:54:07    214s] Resistance Scaling Factor    : 1.00000 
[07/11 01:54:07    214s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 01:54:07    214s] Clock Res. Scaling Factor    : 1.00000 
[07/11 01:54:07    214s] Shrink Factor                : 0.90000
[07/11 01:54:07    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/11 01:54:07    214s] Using capacitance table file ...
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] Trim Metal Layers:
[07/11 01:54:07    214s] LayerId::1 widthSet size::4
[07/11 01:54:07    214s] LayerId::2 widthSet size::4
[07/11 01:54:07    214s] LayerId::3 widthSet size::4
[07/11 01:54:07    214s] LayerId::4 widthSet size::4
[07/11 01:54:07    214s] LayerId::5 widthSet size::4
[07/11 01:54:07    214s] LayerId::6 widthSet size::4
[07/11 01:54:07    214s] LayerId::7 widthSet size::5
[07/11 01:54:07    214s] LayerId::8 widthSet size::5
[07/11 01:54:07    214s] LayerId::9 widthSet size::5
[07/11 01:54:07    214s] LayerId::10 widthSet size::4
[07/11 01:54:07    214s] LayerId::11 widthSet size::3
[07/11 01:54:07    214s] eee: pegSigSF::1.070000
[07/11 01:54:07    214s] Updating RC grid for preRoute extraction ...
[07/11 01:54:07    214s] Initializing multi-corner capacitance tables ... 
[07/11 01:54:07    214s] Initializing multi-corner resistance tables ...
[07/11 01:54:07    214s] Creating RPSQ from WeeR and WRes ...
[07/11 01:54:07    214s] eee: l::1 avDens::0.062313 usedTrk::22.432749 availTrk::360.000000 sigTrk::22.432749
[07/11 01:54:07    214s] eee: l::2 avDens::0.068833 usedTrk::23.540936 availTrk::342.000000 sigTrk::23.540936
[07/11 01:54:07    214s] eee: l::3 avDens::0.072450 usedTrk::26.081872 availTrk::360.000000 sigTrk::26.081872
[07/11 01:54:07    214s] eee: l::4 avDens::0.003215 usedTrk::0.549708 availTrk::171.000000 sigTrk::0.549708
[07/11 01:54:07    214s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:07    214s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:07    214s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:07    214s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:07    214s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:07    214s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 01:54:07    214s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 01:54:07    214s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:07    214s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.010956 aWlH=0.000000 lMod=0 pMax=0.804500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 01:54:07    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2240.023M)
[07/11 01:54:07    214s] Compute RC Scale Done ...
[07/11 01:54:07    214s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 1830.7M, totSessionCpu=0:03:35 **
[07/11 01:54:07    214s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/11 01:54:07    214s] #################################################################################
[07/11 01:54:07    214s] # Design Stage: PreRoute
[07/11 01:54:07    214s] # Design Name: gpio_controller
[07/11 01:54:07    214s] # Design Mode: 90nm
[07/11 01:54:07    214s] # Analysis Mode: MMMC Non-OCV 
[07/11 01:54:07    214s] # Parasitics Mode: No SPEF/RCDB 
[07/11 01:54:07    214s] # Signoff Settings: SI Off 
[07/11 01:54:07    214s] #################################################################################
[07/11 01:54:07    214s] Calculate delays in BcWc mode...
[07/11 01:54:07    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 2241.2M, InitMEM = 2241.2M)
[07/11 01:54:07    214s] Start delay calculation (fullDC) (1 T). (MEM=2241.16)
[07/11 01:54:07    214s] End AAE Lib Interpolated Model. (MEM=2252.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 01:54:07    214s] Total number of fetched objects 161
[07/11 01:54:07    214s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 01:54:07    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 01:54:07    214s] End delay calculation. (MEM=2305.9 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 01:54:07    214s] End delay calculation (fullDC). (MEM=2305.9 CPU=0:00:00.1 REAL=0:00:00.0)
[07/11 01:54:07    214s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2305.9M) ***
[07/11 01:54:07    214s] Begin: Collecting metrics
[07/11 01:54:07    214s]  

[07/11 01:54:07    214s] =============================================================================================
[07/11 01:54:07    214s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[07/11 01:54:07    214s]                                                                                 21.18-s099_1
[07/11 01:54:07    214s] =============================================================================================
[07/11 01:54:07    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:07    214s] ---------------------------------------------------------------------------------------------
[07/11 01:54:07    214s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:07    214s] ---------------------------------------------------------------------------------------------
[07/11 01:54:07    214s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:07    214s] ---------------------------------------------------------------------------------------------
[07/11 01:54:07    214s] 
 

 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs                 |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+-----------+----------|
| initial_summary         |           |    6.954 |           |        0 |       69.44 |      |       | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:01  |        2242 |           |          |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2261 |           |          |
| drv_fixing              |     0.000 |    7.008 |         0 |        0 |       70.69 |      |       | 0:00:01  |        2273 |         0 |        0 |
| global_opt              |           |    7.008 |           |        0 |       70.69 |      |       | 0:00:01  |        2278 |           |          |
| area_reclaiming         |     0.000 |    7.027 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2283 |           |          |
| incremental_replacement |           |          |           |          |             | 0.00 |  0.00 | 0:00:01  |        2260 |           |          |
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:07    214s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1867.9M, current mem=1860.2M)

[07/11 01:54:07    214s] End: Collecting metrics
[07/11 01:54:07    214s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:03:34.9/0:51:11.9 (0.1), mem = 2259.9M
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] =============================================================================================
[07/11 01:54:07    214s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[07/11 01:54:07    214s] =============================================================================================
[07/11 01:54:07    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:07    214s] ---------------------------------------------------------------------------------------------
[07/11 01:54:07    214s] [ MetricReport           ]      1   0:00:00.2  (  15.8 % )     0:00:00.2 /  0:00:00.1    0.5
[07/11 01:54:07    214s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:07    214s] [ ExtractRC              ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:07    214s] [ TimingUpdate           ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/11 01:54:07    214s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:07    214s] [ MISC                   ]          0:00:01.1  (  73.8 % )     0:00:01.1 /  0:00:01.1    1.0
[07/11 01:54:07    214s] ---------------------------------------------------------------------------------------------
[07/11 01:54:07    214s]  IncrReplace #1 TOTAL               0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[07/11 01:54:07    214s] ---------------------------------------------------------------------------------------------
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s] *** Timing Is met
[07/11 01:54:07    214s] *** Check timing (0:00:00.0)
[07/11 01:54:07    214s] *** Timing Is met
[07/11 01:54:07    214s] *** Check timing (0:00:00.0)
[07/11 01:54:07    214s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/11 01:54:07    214s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/11 01:54:07    214s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:07    214s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2259.9M
[07/11 01:54:07    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2259.9M
[07/11 01:54:07    214s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:07    214s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=2317.1M
[07/11 01:54:07    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2317.1M, EPOCH TIME: 1720655647.949550
[07/11 01:54:07    214s] Processing tracks to init pin-track alignment.
[07/11 01:54:07    214s] z: 2, totalTracks: 1
[07/11 01:54:07    214s] z: 4, totalTracks: 1
[07/11 01:54:07    214s] z: 6, totalTracks: 1
[07/11 01:54:07    214s] z: 8, totalTracks: 1
[07/11 01:54:07    214s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:07    214s] All LLGs are deleted
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2317.1M, EPOCH TIME: 1720655647.953346
[07/11 01:54:07    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2317.1M, EPOCH TIME: 1720655647.953532
[07/11 01:54:07    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2317.1M, EPOCH TIME: 1720655647.953640
[07/11 01:54:07    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:07    214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2317.1M, EPOCH TIME: 1720655647.955006
[07/11 01:54:07    214s] Max number of tech site patterns supported in site array is 256.
[07/11 01:54:07    214s] Core basic site is CoreSite
[07/11 01:54:07    214s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 01:54:07    214s] Type 'man IMPSP-365' for more detail.
[07/11 01:54:07    214s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2317.1M, EPOCH TIME: 1720655647.978316
[07/11 01:54:07    214s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 01:54:07    214s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 01:54:07    214s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2317.1M, EPOCH TIME: 1720655647.978678
[07/11 01:54:07    214s] Fast DP-INIT is on for default
[07/11 01:54:07    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 01:54:07    214s] OPERPROF:       Starting spInit2DPinPatten at level 4, MEM:2317.1M, EPOCH TIME: 1720655647.978975
[07/11 01:54:07    214s] OPERPROF:         Starting spInitPinAccessData at level 5, MEM:2317.1M, EPOCH TIME: 1720655647.979077
[07/11 01:54:07    214s] OPERPROF:         Finished spInitPinAccessData at level 5, CPU:0.000, REAL:0.000, MEM:2317.1M, EPOCH TIME: 1720655647.979131
[07/11 01:54:07    214s] OPERPROF:       Finished spInit2DPinPatten at level 4, CPU:0.000, REAL:0.000, MEM:2317.1M, EPOCH TIME: 1720655647.979203
[07/11 01:54:07    214s] Atter site array init, number of instance map data is 0.
[07/11 01:54:07    214s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.024, MEM:2317.1M, EPOCH TIME: 1720655647.979262
[07/11 01:54:07    214s] 
[07/11 01:54:07    214s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:07    215s] OPERPROF:     Starting CMU at level 3, MEM:2317.1M, EPOCH TIME: 1720655647.979460
[07/11 01:54:07    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2317.1M, EPOCH TIME: 1720655647.979588
[07/11 01:54:07    215s] 
[07/11 01:54:07    215s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:07    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2317.1M, EPOCH TIME: 1720655647.979673
[07/11 01:54:07    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2317.1M, EPOCH TIME: 1720655647.979724
[07/11 01:54:07    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2333.1M, EPOCH TIME: 1720655647.980327
[07/11 01:54:07    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2333.1MB).
[07/11 01:54:07    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2333.1M, EPOCH TIME: 1720655647.980465
[07/11 01:54:07    215s] TotalInstCnt at PhyDesignMc Initialization: 92
[07/11 01:54:07    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:35 mem=2333.1M
[07/11 01:54:07    215s] Begin: Area Reclaim Optimization
[07/11 01:54:07    215s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:35.0/0:51:12.0 (0.1), mem = 2333.1M
[07/11 01:54:07    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.7
[07/11 01:54:07    215s] ### Creating RouteCongInterface, started
[07/11 01:54:07    215s] 
[07/11 01:54:07    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/11 01:54:07    215s] 
[07/11 01:54:07    215s] #optDebug: {0, 1.000}
[07/11 01:54:07    215s] ### Creating RouteCongInterface, finished
[07/11 01:54:07    215s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:07    215s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2333.1M
[07/11 01:54:07    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2333.1M
[07/11 01:54:08    215s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2333.1M, EPOCH TIME: 1720655648.017116
[07/11 01:54:08    215s] Found 0 hard placement blockage before merging.
[07/11 01:54:08    215s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2333.1M, EPOCH TIME: 1720655648.017236
[07/11 01:54:08    215s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.42
[07/11 01:54:08    215s] Reclaim Target Slack 0.000 Fastest Clock Period 10.000 StdDelay is 0.03880 Standard Cell Height 1.710um
[07/11 01:54:08    215s] +---------+---------+--------+--------+------------+--------+
[07/11 01:54:08    215s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/11 01:54:08    215s] +---------+---------+--------+--------+------------+--------+
[07/11 01:54:08    215s] |   70.42%|        -|   0.000|   0.000|   0:00:00.0| 2333.1M|
[07/11 01:54:08    215s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/11 01:54:08    215s] |   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
[07/11 01:54:08    215s] |   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
[07/11 01:54:08    215s] |   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
[07/11 01:54:08    215s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/11 01:54:08    215s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[07/11 01:54:08    215s] |   70.42%|        0|   0.000|   0.000|   0:00:00.0| 2334.1M|
[07/11 01:54:08    215s] +---------+---------+--------+--------+------------+--------+
[07/11 01:54:08    215s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.42
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/11 01:54:08    215s] --------------------------------------------------------------
[07/11 01:54:08    215s] |                                   | Total     | Sequential |
[07/11 01:54:08    215s] --------------------------------------------------------------
[07/11 01:54:08    215s] | Num insts resized                 |       0  |       0    |
[07/11 01:54:08    215s] | Num insts undone                  |       0  |       0    |
[07/11 01:54:08    215s] | Num insts Downsized               |       0  |       0    |
[07/11 01:54:08    215s] | Num insts Samesized               |       0  |       0    |
[07/11 01:54:08    215s] | Num insts Upsized                 |       0  |       0    |
[07/11 01:54:08    215s] | Num multiple commits+uncommits    |       0  |       -    |
[07/11 01:54:08    215s] --------------------------------------------------------------
[07/11 01:54:08    215s] **** Begin Transform Statistics ****
+--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+
|           Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power|
+--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+
[07/11 01:54:08    215s] +--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+-------------+
[07/11 01:54:08    215s] |           Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| secPerCommit|
[07/11 01:54:08    215s] +--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+-------------+
[07/11 01:54:08    215s] | ReclaimDeleteBuffer|     92|          1|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|      0.00122|
[07/11 01:54:08    215s] |      ReclaimDeclone|     92|          0|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|      0.00253|
[07/11 01:54:08    215s] |  ReclaimResizeLegal|     92|         92|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|      0.00236|
[07/11 01:54:08    215s] +--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+-------------+
[07/11 01:54:08    215s] | ReclaimDeleteBuffer|     92|          1|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|
[07/11 01:54:08    215s] |      ReclaimDeclone|     92|          0|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|
[07/11 01:54:08    215s] |  ReclaimResizeLegal|     92|         92|           0|           0|         0| 0:00:00.0| 0:00:00.0|   0.000|      0.000000|      0.000000|
[07/11 01:54:08    215s] +--------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+
[07/11 01:54:08    215s] **** End Transform Statistics ****
[07/11 01:54:08    215s] Bottom Preferred Layer:
[07/11 01:54:08    215s]     None
[07/11 01:54:08    215s] Via Pillar Rule:
[07/11 01:54:08    215s]     None
[07/11 01:54:08    215s] Finished writing unified metrics of routing constraints.
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/11 01:54:08    215s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
[07/11 01:54:08    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2334.1M, EPOCH TIME: 1720655648.039377
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2334.1M, EPOCH TIME: 1720655648.040947
[07/11 01:54:08    215s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2334.1M, EPOCH TIME: 1720655648.041649
[07/11 01:54:08    215s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2334.1M, EPOCH TIME: 1720655648.041785
[07/11 01:54:08    215s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2334.1M, EPOCH TIME: 1720655648.043952
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF:       Starting spInit2DPinPatten at level 4, MEM:2334.1M, EPOCH TIME: 1720655648.067659
[07/11 01:54:08    215s] OPERPROF:         Starting spInitPinAccessData at level 5, MEM:2334.1M, EPOCH TIME: 1720655648.067778
[07/11 01:54:08    215s] OPERPROF:         Finished spInitPinAccessData at level 5, CPU:0.000, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1720655648.067835
[07/11 01:54:08    215s] OPERPROF:       Finished spInit2DPinPatten at level 4, CPU:0.000, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1720655648.067909
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] OPERPROF:       Starting CMU at level 4, MEM:2334.1M, EPOCH TIME: 1720655648.068139
[07/11 01:54:08    215s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1720655648.068267
[07/11 01:54:08    215s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.024, MEM:2334.1M, EPOCH TIME: 1720655648.068347
[07/11 01:54:08    215s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2334.1M, EPOCH TIME: 1720655648.068398
[07/11 01:54:08    215s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1720655648.068616
[07/11 01:54:08    215s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2334.1M, EPOCH TIME: 1720655648.068696
[07/11 01:54:08    215s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1720655648.068776
[07/11 01:54:08    215s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.027, MEM:2334.1M, EPOCH TIME: 1720655648.068871
[07/11 01:54:08    215s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.027, MEM:2334.1M, EPOCH TIME: 1720655648.068920
[07/11 01:54:08    215s] TDRefine: refinePlace mode is spiral
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.34755.3
[07/11 01:54:08    215s] OPERPROF: Starting RefinePlace at level 1, MEM:2334.1M, EPOCH TIME: 1720655648.069014
[07/11 01:54:08    215s] *** Starting place_detail (0:03:35 mem=2334.1M) ***
[07/11 01:54:08    215s] Total net bbox length = 3.559e+03 (1.661e+03 1.897e+03) (ext = 3.010e+03)
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2334.1M, EPOCH TIME: 1720655648.071538
[07/11 01:54:08    215s] Starting refinePlace ...
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] One DDP V2 for no tweak run.
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/11 01:54:08    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x2b5105f01dd8.
[07/11 01:54:08    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 01:54:08    215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 01:54:08    215s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:08    215s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:08    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2316.1MB) @(0:03:35 - 0:03:35).
[07/11 01:54:08    215s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/11 01:54:08    215s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2316.1MB
[07/11 01:54:08    215s] Statistics of distance of Instance movement in refine placement:
[07/11 01:54:08    215s]   maximum (X+Y) =         0.00 um
[07/11 01:54:08    215s]   mean    (X+Y) =         0.00 um
[07/11 01:54:08    215s] Total instances moved : 0
[07/11 01:54:08    215s] Summary Report:
[07/11 01:54:08    215s] Instances move: 0 (out of 92 movable)
[07/11 01:54:08    215s] Instances flipped: 0
[07/11 01:54:08    215s] Mean displacement: 0.00 um
[07/11 01:54:08    215s] Max displacement: 0.00 um 
[07/11 01:54:08    215s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.012, MEM:2316.1M, EPOCH TIME: 1720655648.083220
[07/11 01:54:08    215s] Total net bbox length = 3.559e+03 (1.661e+03 1.897e+03) (ext = 3.010e+03)
[07/11 01:54:08    215s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2316.1MB
[07/11 01:54:08    215s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2316.1MB) @(0:03:35 - 0:03:35).
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.34755.3
[07/11 01:54:08    215s] *** Finished place_detail (0:03:35 mem=2316.1M) ***
[07/11 01:54:08    215s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.015, MEM:2316.1M, EPOCH TIME: 1720655648.083577
[07/11 01:54:08    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.1M, EPOCH TIME: 1720655648.084332
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2316.1M, EPOCH TIME: 1720655648.085625
[07/11 01:54:08    215s] *** maximum move = 0.00 um ***
[07/11 01:54:08    215s] *** Finished re-routing un-routed nets (2316.1M) ***
[07/11 01:54:08    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2336.2M, EPOCH TIME: 1720655648.096806
[07/11 01:54:08    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2336.2M, EPOCH TIME: 1720655648.098876
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2336.2M, EPOCH TIME: 1720655648.122532
[07/11 01:54:08    215s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2336.2M, EPOCH TIME: 1720655648.122649
[07/11 01:54:08    215s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2336.2M, EPOCH TIME: 1720655648.122707
[07/11 01:54:08    215s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2336.2M, EPOCH TIME: 1720655648.122780
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] OPERPROF:     Starting CMU at level 3, MEM:2336.2M, EPOCH TIME: 1720655648.123000
[07/11 01:54:08    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2336.2M, EPOCH TIME: 1720655648.123131
[07/11 01:54:08    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:2336.2M, EPOCH TIME: 1720655648.123208
[07/11 01:54:08    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2336.2M, EPOCH TIME: 1720655648.123259
[07/11 01:54:08    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2352.2M, EPOCH TIME: 1720655648.123821
[07/11 01:54:08    215s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2352.2M, EPOCH TIME: 1720655648.123902
[07/11 01:54:08    215s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2352.2M, EPOCH TIME: 1720655648.123994
[07/11 01:54:08    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.027, MEM:2352.2M, EPOCH TIME: 1720655648.124091
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2352.2M) ***
[07/11 01:54:08    215s] Deleting 0 temporary hard placement blockage(s).
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.7
[07/11 01:54:08    215s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:35.1/0:51:12.1 (0.1), mem = 2352.2M
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] =============================================================================================
[07/11 01:54:08    215s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[07/11 01:54:08    215s] =============================================================================================
[07/11 01:54:08    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:08    215s] ---------------------------------------------------------------------------------------------
[07/11 01:54:08    215s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 01:54:08    215s] [ OptSingleIteration     ]      4   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.6
[07/11 01:54:08    215s] [ OptGetWeight           ]     22   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ OptEval                ]     22   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ OptCommit              ]     22   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ PostCommitDelayUpdate  ]     22   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ RefinePlace            ]      1   0:00:00.1  (  59.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:08    215s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ MISC                   ]          0:00:00.0  (  25.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 01:54:08    215s] ---------------------------------------------------------------------------------------------
[07/11 01:54:08    215s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:08    215s] ---------------------------------------------------------------------------------------------
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2333.1M, EPOCH TIME: 1720655648.126456
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2276.1M, EPOCH TIME: 1720655648.127996
[07/11 01:54:08    215s] TotalInstCnt at PhyDesignMc Destruction: 92
[07/11 01:54:08    215s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2276.13M, totSessionCpu=0:03:35).
[07/11 01:54:08    215s] Begin: Collecting metrics
[07/11 01:54:08    215s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs                 |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+-----------+----------|
| initial_summary         |           |    6.954 |           |        0 |       69.44 |      |       | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:01  |        2242 |           |          |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2261 |           |          |
| drv_fixing              |     0.000 |    7.008 |         0 |        0 |       70.69 |      |       | 0:00:01  |        2273 |         0 |        0 |
| global_opt              |           |    7.008 |           |        0 |       70.69 |      |       | 0:00:01  |        2278 |           |          |
| area_reclaiming         |     0.000 |    7.027 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2283 |           |          |
| incremental_replacement |           |          |           |          |             | 0.00 |  0.00 | 0:00:01  |        2260 |           |          |
| area_reclaiming_2       |     6.927 |    6.927 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2276 |           |          |
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:08    215s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1860.3M, current mem=1860.3M)

[07/11 01:54:08    215s] End: Collecting metrics
[07/11 01:54:08    215s] **INFO: Flow update: Design timing is met.
[07/11 01:54:08    215s] OPTC: user 20.0
[07/11 01:54:08    215s] Begin: GigaOpt postEco DRV Optimization
[07/11 01:54:08    215s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/11 01:54:08    215s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/11 01:54:08    215s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:35.3/0:51:12.2 (0.1), mem = 2276.1M
[07/11 01:54:08    215s] Info: 1 clock net  excluded from IPO operation.
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.34755.8
[07/11 01:54:08    215s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/11 01:54:08    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=2276.1M
[07/11 01:54:08    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2276.1M, EPOCH TIME: 1720655648.243496
[07/11 01:54:08    215s] Processing tracks to init pin-track alignment.
[07/11 01:54:08    215s] z: 2, totalTracks: 1
[07/11 01:54:08    215s] z: 4, totalTracks: 1
[07/11 01:54:08    215s] z: 6, totalTracks: 1
[07/11 01:54:08    215s] z: 8, totalTracks: 1
[07/11 01:54:08    215s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:08    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2276.1M, EPOCH TIME: 1720655648.245887
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2276.1M, EPOCH TIME: 1720655648.269981
[07/11 01:54:08    215s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2276.1M, EPOCH TIME: 1720655648.270103
[07/11 01:54:08    215s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1720655648.270160
[07/11 01:54:08    215s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1720655648.270235
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] OPERPROF:     Starting CMU at level 3, MEM:2276.1M, EPOCH TIME: 1720655648.270450
[07/11 01:54:08    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1720655648.270591
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:08    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2276.1M, EPOCH TIME: 1720655648.270679
[07/11 01:54:08    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2276.1M, EPOCH TIME: 1720655648.270730
[07/11 01:54:08    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1720655648.271034
[07/11 01:54:08    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2276.1MB).
[07/11 01:54:08    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.028, MEM:2276.1M, EPOCH TIME: 1720655648.271171
[07/11 01:54:08    215s] TotalInstCnt at PhyDesignMc Initialization: 92
[07/11 01:54:08    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:35 mem=2276.1M
[07/11 01:54:08    215s] ### Creating RouteCongInterface, started
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] #optDebug: {0, 1.000}
[07/11 01:54:08    215s] ### Creating RouteCongInterface, finished
[07/11 01:54:08    215s] {MG  {7 0 4.2 0.10911}  {10 0 17.1 0.441498} }
[07/11 01:54:08    215s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2276.1M
[07/11 01:54:08    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2276.1M
[07/11 01:54:08    215s] [GPS-DRV] Optimizer parameters ============================= 
[07/11 01:54:08    215s] [GPS-DRV] maxDensity (design): 0.95
[07/11 01:54:08    215s] [GPS-DRV] maxLocalDensity: 0.98
[07/11 01:54:08    215s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[07/11 01:54:08    215s] [GPS-DRV] All active and enabled setup views
[07/11 01:54:08    215s] [GPS-DRV]     wc
[07/11 01:54:08    215s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/11 01:54:08    215s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/11 01:54:08    215s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/11 01:54:08    215s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/11 01:54:08    215s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[07/11 01:54:08    215s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2333.4M, EPOCH TIME: 1720655648.329695
[07/11 01:54:08    215s] Found 0 hard placement blockage before merging.
[07/11 01:54:08    215s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2333.4M, EPOCH TIME: 1720655648.329818
[07/11 01:54:08    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:08    215s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/11 01:54:08    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:08    215s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/11 01:54:08    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:08    215s] Info: violation cost 0.121429 (cap = 0.000000, tran = 0.121429, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:08    215s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     6.93|     0.00|       0|       0|       0| 70.42%|          |         |
[07/11 01:54:08    215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:08    215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.97|     0.00|       0|       0|       1| 70.49%| 0:00:00.0|  2363.4M|
[07/11 01:54:08    215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/11 01:54:08    215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.97|     0.00|       0|       0|       0| 70.49%| 0:00:00.0|  2363.4M|
[07/11 01:54:08    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/11 01:54:08    215s] **** Begin Transform Statistics ****
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
|              Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| Resize Tot/FF/HghtIncFF|
+-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
[07/11 01:54:08    215s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+-----------+---------------+------------------+-------------+----------+----------+-------------+
[07/11 01:54:08    215s] | multiBufferDRVPreRoute|      1|          1|           1|           1|         1| 0:00:00.0| 0:00:00.0|   0.069|      0.000000|      0.000000|                   1/0/0|
[07/11 01:54:08    215s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+
[07/11 01:54:08    215s] |              Transform| Called| Pre Filter| Filter Eval| Detail Eval| Committed|       CPU| CommitCPU| Density| Leakage Power| Dynamic Power| Resize Tot/FF/HghtIncFF| SubTGCount| avgSubTGNrNode| along-route topos| wire cutting|   NBF CPU| Subnw CPU| secPerCommit|
[07/11 01:54:08    215s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+-----------+---------------+------------------+-------------+----------+----------+-------------+
[07/11 01:54:08    215s] | multiBufferDRVPreRoute|      1|          1|           1|           1|         1| 0:00:00.0| 0:00:00.0|   0.069|      0.000000|      0.000000|                   1/0/0|          1|             31|                 1|            1| 0:00:00.0| 0:00:00.0|      0.00713|
[07/11 01:54:08    215s] +-----------------------+-------+-----------+------------+------------+----------+----------+----------+--------+--------------+--------------+------------------------+-----------+---------------+------------------+-------------+----------+----------+-------------+
[07/11 01:54:08    215s] **** End Transform Statistics ****
[07/11 01:54:08    215s] Bottom Preferred Layer:
[07/11 01:54:08    215s]     None
[07/11 01:54:08    215s] Via Pillar Rule:
[07/11 01:54:08    215s]     None
[07/11 01:54:08    215s] Finished writing unified metrics of routing constraints.
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Change summary: 0/0 (0) buffer/inverter were added (deleted) and 1 instance was resized.
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2363.4M) ***
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Deleting 0 temporary hard placement blockage(s).
[07/11 01:54:08    215s] Total-nets :: 161, Stn-nets :: 66, ratio :: 40.9938 %, Total-len 857.95, Stn-len 0
[07/11 01:54:08    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2344.4M, EPOCH TIME: 1720655648.358886
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2287.4M, EPOCH TIME: 1720655648.360562
[07/11 01:54:08    215s] TotalInstCnt at PhyDesignMc Destruction: 92
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.34755.8
[07/11 01:54:08    215s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:35.4/0:51:12.3 (0.1), mem = 2287.4M
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] =============================================================================================
[07/11 01:54:08    215s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[07/11 01:54:08    215s] =============================================================================================
[07/11 01:54:08    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:08    215s] ---------------------------------------------------------------------------------------------
[07/11 01:54:08    215s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  24.1 % )     0:00:00.0 /  0:00:00.0    1.1
[07/11 01:54:08    215s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/11 01:54:08    215s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 01:54:08    215s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ OptEval                ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/11 01:54:08    215s] [ IncrDelayCalc          ]      3   0:00:00.0  (  10.7 % )     0:00:00.0 /  0:00:00.0    0.8
[07/11 01:54:08    215s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:08    215s] [ MISC                   ]          0:00:00.1  (  51.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/11 01:54:08    215s] ---------------------------------------------------------------------------------------------
[07/11 01:54:08    215s]  DrvOpt #3 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:08    215s] ---------------------------------------------------------------------------------------------
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Begin: Collecting metrics
[07/11 01:54:08    215s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs                 |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+-----------+----------|
| initial_summary         |           |    6.954 |           |        0 |       69.44 |      |       | 0:00:00  |        2146 |         5 |        0 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:01  |        2242 |           |          |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2261 |           |          |
| drv_fixing              |     0.000 |    7.008 |         0 |        0 |       70.69 |      |       | 0:00:01  |        2273 |         0 |        0 |
| global_opt              |           |    7.008 |           |        0 |       70.69 |      |       | 0:00:01  |        2278 |           |          |
| area_reclaiming         |     0.000 |    7.027 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2283 |           |          |
| incremental_replacement |           |          |           |          |             | 0.00 |  0.00 | 0:00:01  |        2260 |           |          |
| area_reclaiming_2       |     6.927 |    6.927 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2276 |           |          |
| drv_eco_fixing          |     6.972 |    6.972 |         0 |        0 |       70.49 |      |       | 0:00:00  |        2287 |         0 |        0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:08    215s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1862.2M, current mem=1862.2M)

[07/11 01:54:08    215s] End: Collecting metrics
[07/11 01:54:08    215s] End: GigaOpt postEco DRV Optimization
[07/11 01:54:08    215s] **INFO: Flow update: Design timing is met.
[07/11 01:54:08    215s] Running refinePlace -preserveRouting true -hardFence false
[07/11 01:54:08    215s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2287.4M, EPOCH TIME: 1720655648.452582
[07/11 01:54:08    215s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2287.4M, EPOCH TIME: 1720655648.452668
[07/11 01:54:08    215s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2287.4M, EPOCH TIME: 1720655648.452762
[07/11 01:54:08    215s] Processing tracks to init pin-track alignment.
[07/11 01:54:08    215s] z: 2, totalTracks: 1
[07/11 01:54:08    215s] z: 4, totalTracks: 1
[07/11 01:54:08    215s] z: 6, totalTracks: 1
[07/11 01:54:08    215s] z: 8, totalTracks: 1
[07/11 01:54:08    215s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:54:08    215s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2287.4M, EPOCH TIME: 1720655648.455148
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF:         Starting spInit2DPinPatten at level 5, MEM:2287.4M, EPOCH TIME: 1720655648.479178
[07/11 01:54:08    215s] OPERPROF:           Starting spInitPinAccessData at level 6, MEM:2287.4M, EPOCH TIME: 1720655648.479298
[07/11 01:54:08    215s] OPERPROF:           Finished spInitPinAccessData at level 6, CPU:0.000, REAL:0.000, MEM:2287.4M, EPOCH TIME: 1720655648.479354
[07/11 01:54:08    215s] OPERPROF:         Finished spInit2DPinPatten at level 5, CPU:0.000, REAL:0.000, MEM:2287.4M, EPOCH TIME: 1720655648.479427
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] OPERPROF:         Starting CMU at level 5, MEM:2287.4M, EPOCH TIME: 1720655648.479636
[07/11 01:54:08    215s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2287.4M, EPOCH TIME: 1720655648.479859
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Bad Lib Cell Checking (CMU) is done! (0)
[07/11 01:54:08    215s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:2287.4M, EPOCH TIME: 1720655648.479952
[07/11 01:54:08    215s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2287.4M, EPOCH TIME: 1720655648.480027
[07/11 01:54:08    215s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2287.4M, EPOCH TIME: 1720655648.480315
[07/11 01:54:08    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2287.4MB).
[07/11 01:54:08    215s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.028, MEM:2287.4M, EPOCH TIME: 1720655648.480448
[07/11 01:54:08    215s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.028, MEM:2287.4M, EPOCH TIME: 1720655648.480499
[07/11 01:54:08    215s] TDRefine: refinePlace mode is spiral
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.34755.4
[07/11 01:54:08    215s] OPERPROF:   Starting RefinePlace at level 2, MEM:2287.4M, EPOCH TIME: 1720655648.480574
[07/11 01:54:08    215s] *** Starting place_detail (0:03:36 mem=2287.4M) ***
[07/11 01:54:08    215s] Total net bbox length = 3.558e+03 (1.662e+03 1.896e+03) (ext = 3.010e+03)
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] User Input Parameters:
[07/11 01:54:08    215s] - Congestion Driven    : Off
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Starting Small incrNP...
[07/11 01:54:08    215s] - Timing Driven        : Off
[07/11 01:54:08    215s] - Area-Violation Based : Off
[07/11 01:54:08    215s] - Start Rollback Level : -5
[07/11 01:54:08    215s] - Legalized            : On
[07/11 01:54:08    215s] - Window Based         : Off
[07/11 01:54:08    215s] - eDen incr mode       : Off
[07/11 01:54:08    215s] - Small incr mode      : On
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2287.4M, EPOCH TIME: 1720655648.483252
[07/11 01:54:08    215s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2287.4M, EPOCH TIME: 1720655648.483357
[07/11 01:54:08    215s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2287.4M, EPOCH TIME: 1720655648.483568
[07/11 01:54:08    215s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[07/11 01:54:08    215s] Density distribution unevenness ratio = 2.544%
[07/11 01:54:08    215s] Density distribution unevenness ratio (U70) = 2.544%
[07/11 01:54:08    215s] Density distribution unevenness ratio (U80) = 0.000%
[07/11 01:54:08    215s] Density distribution unevenness ratio (U90) = 0.000%
[07/11 01:54:08    215s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2287.4M, EPOCH TIME: 1720655648.483659
[07/11 01:54:08    215s] cost 0.734884, thresh 1.000000
[07/11 01:54:08    215s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2287.4M)
[07/11 01:54:08    215s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:08    215s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2287.4M, EPOCH TIME: 1720655648.483796
[07/11 01:54:08    215s] Starting refinePlace ...
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] One DDP V2 for no tweak run.
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2288.4M, EPOCH TIME: 1720655648.486310
[07/11 01:54:08    215s] DDP initSite1 nrRow 12 nrJob 12
[07/11 01:54:08    215s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2288.4M, EPOCH TIME: 1720655648.486397
[07/11 01:54:08    215s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2288.4M, EPOCH TIME: 1720655648.486476
[07/11 01:54:08    215s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2288.4M, EPOCH TIME: 1720655648.486535
[07/11 01:54:08    215s] DDP markSite nrRow 12 nrJob 12
[07/11 01:54:08    215s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2288.4M, EPOCH TIME: 1720655648.486615
[07/11 01:54:08    215s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2288.4M, EPOCH TIME: 1720655648.486672
[07/11 01:54:08    215s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/11 01:54:08    215s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2288.4M, EPOCH TIME: 1720655648.487584
[07/11 01:54:08    215s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2288.4M, EPOCH TIME: 1720655648.487638
[07/11 01:54:08    215s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2288.4M, EPOCH TIME: 1720655648.487746
[07/11 01:54:08    215s] ** Cut row section cpu time 0:00:00.0.
[07/11 01:54:08    215s]  ** Cut row section real time 0:00:00.0.
[07/11 01:54:08    215s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2288.4M, EPOCH TIME: 1720655648.487822
[07/11 01:54:08    215s]   Spread Effort: high, pre-route mode, useDDP on.
[07/11 01:54:08    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2288.4MB) @(0:03:36 - 0:03:36).
[07/11 01:54:08    215s] Move report: preRPlace moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[07/11 01:54:08    215s] 	Max move on inst (g2248__9315): (5.80, 18.81) --> (5.60, 18.81)
[07/11 01:54:08    215s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: NAND4X1
[07/11 01:54:08    215s] wireLenOptFixPriorityInst 0 inst fixed
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/11 01:54:08    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x2b5105f01dd8.
[07/11 01:54:08    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 01:54:08    215s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/11 01:54:08    215s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:08    215s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/11 01:54:08    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2256.4MB) @(0:03:36 - 0:03:36).
[07/11 01:54:08    215s] Move report: Detail placement moves 1 insts, mean move: 0.20 um, max move: 0.20 um 
[07/11 01:54:08    215s] 	Max move on inst (g2248__9315): (5.80, 18.81) --> (5.60, 18.81)
[07/11 01:54:08    215s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2256.4MB
[07/11 01:54:08    215s] Statistics of distance of Instance movement in refine placement:
[07/11 01:54:08    215s]   maximum (X+Y) =         0.20 um
[07/11 01:54:08    215s]   inst (g2248__9315) with max move: (5.8, 18.81) -> (5.6, 18.81)
[07/11 01:54:08    215s]   mean    (X+Y) =         0.20 um
[07/11 01:54:08    215s] Summary Report:
[07/11 01:54:08    215s] Instances move: 1 (out of 92 movable)
[07/11 01:54:08    215s] Instances flipped: 0
[07/11 01:54:08    215s] Mean displacement: 0.20 um
[07/11 01:54:08    215s] Max displacement: 0.20 um [07/11 01:54:08    215s] Total instances moved : 1
(Instance: g2248__9315) (5.8, 18.81) -> (5.6, 18.81)
[07/11 01:54:08    215s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: NAND4X1
[07/11 01:54:08    215s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.015, MEM:2256.4M, EPOCH TIME: 1720655648.498728
[07/11 01:54:08    215s] Total net bbox length = 3.558e+03 (1.662e+03 1.896e+03) (ext = 3.010e+03)
[07/11 01:54:08    215s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2256.4MB
[07/11 01:54:08    215s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2256.4MB) @(0:03:36 - 0:03:36).
[07/11 01:54:08    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.34755.4
[07/11 01:54:08    215s] *** Finished place_detail (0:03:36 mem=2256.4M) ***
[07/11 01:54:08    215s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.019, MEM:2256.4M, EPOCH TIME: 1720655648.499100
[07/11 01:54:08    215s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2256.4M, EPOCH TIME: 1720655648.499161
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:2256.4M, EPOCH TIME: 1720655648.500614
[07/11 01:54:08    215s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.048, MEM:2256.4M, EPOCH TIME: 1720655648.500692
[07/11 01:54:08    215s] **INFO: Flow update: Design timing is met.
[07/11 01:54:08    215s] **INFO: Flow update: Design timing is met.
[07/11 01:54:08    215s] **INFO: Flow update: Design timing is met.
[07/11 01:54:08    215s] Register exp ratio and priority group on 0 nets on 161 nets : 
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Active setup views:
[07/11 01:54:08    215s]  wc
[07/11 01:54:08    215s]   Dominating endpoints: 0
[07/11 01:54:08    215s]   Dominating TNS: -0.000
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'pre_route' .
[07/11 01:54:08    215s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 01:54:08    215s] Type 'man IMPEXT-3530' for more detail.
[07/11 01:54:08    215s] pre_route RC Extraction called for design gpio_controller.
[07/11 01:54:08    215s] RC Extraction called in multi-corner(1) mode.
[07/11 01:54:08    215s] RCMode: PreRoute
[07/11 01:54:08    215s]       RC Corner Indexes            0   
[07/11 01:54:08    215s] Capacitance Scaling Factor   : 1.00000 
[07/11 01:54:08    215s] Resistance Scaling Factor    : 1.00000 
[07/11 01:54:08    215s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 01:54:08    215s] Clock Res. Scaling Factor    : 1.00000 
[07/11 01:54:08    215s] Shrink Factor                : 0.90000
[07/11 01:54:08    215s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/11 01:54:08    215s] RC Grid backup saved.
[07/11 01:54:08    215s] Using capacitance table file ...
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] Trim Metal Layers:
[07/11 01:54:08    215s] LayerId::1 widthSet size::4
[07/11 01:54:08    215s] LayerId::2 widthSet size::4
[07/11 01:54:08    215s] LayerId::3 widthSet size::4
[07/11 01:54:08    215s] LayerId::4 widthSet size::4
[07/11 01:54:08    215s] LayerId::5 widthSet size::4
[07/11 01:54:08    215s] LayerId::6 widthSet size::4
[07/11 01:54:08    215s] LayerId::7 widthSet size::5
[07/11 01:54:08    215s] LayerId::8 widthSet size::5
[07/11 01:54:08    215s] LayerId::9 widthSet size::5
[07/11 01:54:08    215s] LayerId::10 widthSet size::4
[07/11 01:54:08    215s] LayerId::11 widthSet size::3
[07/11 01:54:08    215s] eee: pegSigSF::1.070000
[07/11 01:54:08    215s] Skipped RC grid update for preRoute extraction.
[07/11 01:54:08    215s] Initializing multi-corner capacitance tables ... 
[07/11 01:54:08    215s] Initializing multi-corner resistance tables ...
[07/11 01:54:08    215s] Creating RPSQ from WeeR and WRes ...
[07/11 01:54:08    215s] eee: l::1 avDens::0.062313 usedTrk::22.432749 availTrk::360.000000 sigTrk::22.432749
[07/11 01:54:08    215s] eee: l::2 avDens::0.068833 usedTrk::23.540936 availTrk::342.000000 sigTrk::23.540936
[07/11 01:54:08    215s] eee: l::3 avDens::0.072450 usedTrk::26.081872 availTrk::360.000000 sigTrk::26.081872
[07/11 01:54:08    215s] eee: l::4 avDens::0.003215 usedTrk::0.549708 availTrk::171.000000 sigTrk::0.549708
[07/11 01:54:08    215s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:08    215s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:08    215s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:08    215s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:08    215s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 01:54:08    215s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 01:54:08    215s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 01:54:08    215s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:54:08    215s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.804500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 01:54:08    215s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2264.012M)
[07/11 01:54:08    215s] Skewing Data Summary (End_of_FINAL)
[07/11 01:54:08    215s] --------------------------------------------------
[07/11 01:54:08    215s]  Total skewed count:0
[07/11 01:54:08    215s] --------------------------------------------------
[07/11 01:54:08    215s] Starting delay calculation for Setup views
[07/11 01:54:08    215s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/11 01:54:08    215s] #################################################################################
[07/11 01:54:08    215s] # Design Stage: PreRoute
[07/11 01:54:08    215s] # Design Name: gpio_controller
[07/11 01:54:08    215s] # Design Mode: 90nm
[07/11 01:54:08    215s] # Analysis Mode: MMMC Non-OCV 
[07/11 01:54:08    215s] # Parasitics Mode: No SPEF/RCDB 
[07/11 01:54:08    215s] # Signoff Settings: SI Off 
[07/11 01:54:08    215s] #################################################################################
[07/11 01:54:08    215s] Calculate delays in BcWc mode...
[07/11 01:54:08    215s] Topological Sorting (REAL = 0:00:00.0, MEM = 2267.1M, InitMEM = 2267.1M)
[07/11 01:54:08    215s] Start delay calculation (fullDC) (1 T). (MEM=2267.08)
[07/11 01:54:08    215s] End AAE Lib Interpolated Model. (MEM=2278.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 01:54:08    215s] Total number of fetched objects 161
[07/11 01:54:08    215s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 01:54:08    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 01:54:08    215s] End delay calculation. (MEM=2326.29 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 01:54:08    215s] End delay calculation (fullDC). (MEM=2326.29 CPU=0:00:00.1 REAL=0:00:00.0)
[07/11 01:54:08    215s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2326.3M) ***
[07/11 01:54:08    215s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:36 mem=2326.3M)
[07/11 01:54:08    215s] OPTC: user 20.0
[07/11 01:54:08    215s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2326.29 MB )
[07/11 01:54:08    215s] (I)      ==================== Layers =====================
[07/11 01:54:08    215s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:08    215s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/11 01:54:08    215s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:08    215s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/11 01:54:08    215s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/11 01:54:08    215s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:08    215s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/11 01:54:08    215s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/11 01:54:08    215s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/11 01:54:08    215s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/11 01:54:08    215s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/11 01:54:08    215s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/11 01:54:08    215s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/11 01:54:08    215s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/11 01:54:08    215s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/11 01:54:08    215s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/11 01:54:08    215s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/11 01:54:08    215s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/11 01:54:08    215s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/11 01:54:08    215s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/11 01:54:08    215s] (I)      +-----+----+---------+---------+--------+-------+
[07/11 01:54:08    215s] (I)      Started Import and model ( Curr Mem: 2326.29 MB )
[07/11 01:54:08    215s] (I)      Default pattern map key = gpio_controller_default.
[07/11 01:54:08    215s] (I)      == Non-default Options ==
[07/11 01:54:08    215s] (I)      Build term to term wires                           : false
[07/11 01:54:08    215s] (I)      Maximum routing layer                              : 11
[07/11 01:54:08    215s] (I)      Number of threads                                  : 1
[07/11 01:54:08    215s] (I)      Method to set GCell size                           : row
[07/11 01:54:08    215s] (I)      Counted 904 PG shapes. We will not process PG shapes layer by layer.
[07/11 01:54:08    215s] (I)      Use row-based GCell size
[07/11 01:54:08    215s] (I)      Use row-based GCell align
[07/11 01:54:08    215s] (I)      layer 0 area = 80000
[07/11 01:54:08    215s] (I)      layer 1 area = 80000
[07/11 01:54:08    215s] (I)      layer 2 area = 80000
[07/11 01:54:08    215s] (I)      layer 3 area = 80000
[07/11 01:54:08    215s] (I)      layer 4 area = 80000
[07/11 01:54:08    215s] (I)      layer 5 area = 80000
[07/11 01:54:08    215s] (I)      layer 6 area = 80000
[07/11 01:54:08    215s] (I)      layer 7 area = 80000
[07/11 01:54:08    215s] (I)      layer 8 area = 80000
[07/11 01:54:08    215s] (I)      layer 9 area = 400000
[07/11 01:54:08    215s] (I)      layer 10 area = 400000
[07/11 01:54:08    215s] (I)      GCell unit size   : 3420
[07/11 01:54:08    215s] (I)      GCell multiplier  : 1
[07/11 01:54:08    215s] (I)      GCell row height  : 3420
[07/11 01:54:08    215s] (I)      Actual row height : 3420
[07/11 01:54:08    215s] (I)      GCell align ref   : 10000 10260
[07/11 01:54:08    215s] [NR-eGR] Track table information for default rule: 
[07/11 01:54:08    215s] [NR-eGR] Metal1 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal2 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal3 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal4 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal5 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal6 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal7 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal8 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal9 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal10 has single uniform track structure
[07/11 01:54:08    215s] [NR-eGR] Metal11 has single uniform track structure
[07/11 01:54:08    215s] (I)      ==================== Default via =====================
[07/11 01:54:08    215s] (I)      +----+------------------+----------------------------+
[07/11 01:54:08    215s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/11 01:54:08    215s] (I)      +----+------------------+----------------------------+
[07/11 01:54:08    215s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/11 01:54:08    215s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/11 01:54:08    215s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/11 01:54:08    215s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/11 01:54:08    215s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/11 01:54:08    215s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/11 01:54:08    215s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/11 01:54:08    215s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/11 01:54:08    215s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/11 01:54:08    215s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/11 01:54:08    215s] (I)      +----+------------------+----------------------------+
[07/11 01:54:08    215s] [NR-eGR] Read 1621 PG shapes
[07/11 01:54:08    215s] [NR-eGR] Read 0 clock shapes
[07/11 01:54:08    215s] [NR-eGR] Read 0 other shapes
[07/11 01:54:08    215s] [NR-eGR] #Routing Blockages  : 0
[07/11 01:54:08    215s] [NR-eGR] #Instance Blockages : 0
[07/11 01:54:08    215s] [NR-eGR] #PG Blockages       : 1621
[07/11 01:54:08    215s] [NR-eGR] #Halo Blockages     : 0
[07/11 01:54:08    215s] [NR-eGR] #Boundary Blockages : 0
[07/11 01:54:08    215s] [NR-eGR] #Clock Blockages    : 0
[07/11 01:54:08    215s] [NR-eGR] #Other Blockages    : 0
[07/11 01:54:08    215s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/11 01:54:08    215s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/11 01:54:08    215s] [NR-eGR] Read 95 nets ( ignored 0 )
[07/11 01:54:08    215s] (I)      early_global_route_priority property id does not exist.
[07/11 01:54:08    215s] (I)      Read Num Blocks=1621  Num Prerouted Wires=0  Num CS=0
[07/11 01:54:08    215s] (I)      Layer 1 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 2 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 3 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 4 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 5 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 6 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 7 (V) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 8 (H) : #blockages 182 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 9 (V) : #blockages 133 : #preroutes 0
[07/11 01:54:08    215s] (I)      Layer 10 (H) : #blockages 32 : #preroutes 0
[07/11 01:54:08    215s] (I)      Number of ignored nets                =      0
[07/11 01:54:08    215s] (I)      Number of connected nets              =      0
[07/11 01:54:08    215s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/11 01:54:08    215s] (I)      Number of clock nets                  =      1.  Ignored: No
[07/11 01:54:08    215s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/11 01:54:08    215s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/11 01:54:08    215s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/11 01:54:08    215s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/11 01:54:08    215s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/11 01:54:08    215s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/11 01:54:08    215s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/11 01:54:08    215s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/11 01:54:08    215s] (I)      Ndr track 0 does not exist
[07/11 01:54:08    215s] (I)      ---------------------Grid Graph Info--------------------
[07/11 01:54:08    215s] (I)      Routing area        : (0, 0) - (68000, 61560)
[07/11 01:54:08    215s] (I)      Core area           : (10000, 10260) - (58000, 51300)
[07/11 01:54:08    215s] (I)      Site width          :   400  (dbu)
[07/11 01:54:08    215s] (I)      Row height          :  3420  (dbu)
[07/11 01:54:08    215s] (I)      GCell row height    :  3420  (dbu)
[07/11 01:54:08    215s] (I)      GCell width         :  3420  (dbu)
[07/11 01:54:08    215s] (I)      GCell height        :  3420  (dbu)
[07/11 01:54:08    215s] (I)      Grid                :    19    18    11
[07/11 01:54:08    215s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/11 01:54:08    215s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/11 01:54:08    215s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/11 01:54:08    215s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/11 01:54:08    215s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/11 01:54:08    215s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/11 01:54:08    215s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/11 01:54:08    215s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[07/11 01:54:08    215s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/11 01:54:08    215s] (I)      Total num of tracks :   162   170   162   170   162   170   162   170   162    67    64
[07/11 01:54:08    215s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/11 01:54:08    215s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/11 01:54:08    215s] (I)      --------------------------------------------------------
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s] [NR-eGR] ============ Routing rule table ============
[07/11 01:54:08    215s] [NR-eGR] Rule id: 0  Nets: 95
[07/11 01:54:08    215s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/11 01:54:08    215s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/11 01:54:08    215s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/11 01:54:08    215s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:08    215s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/11 01:54:08    215s] [NR-eGR] ========================================
[07/11 01:54:08    215s] [NR-eGR] 
[07/11 01:54:08    215s] (I)      =============== Blocked Tracks ===============
[07/11 01:54:08    215s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:08    215s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/11 01:54:08    215s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:08    215s] (I)      |     1 |       0 |        0 |         0.00% |
[07/11 01:54:08    215s] (I)      |     2 |    3060 |      650 |        21.24% |
[07/11 01:54:08    215s] (I)      |     3 |    3078 |      246 |         7.99% |
[07/11 01:54:08    215s] (I)      |     4 |    3060 |      650 |        21.24% |
[07/11 01:54:08    215s] (I)      |     5 |    3078 |      246 |         7.99% |
[07/11 01:54:08    215s] (I)      |     6 |    3060 |      650 |        21.24% |
[07/11 01:54:08    215s] (I)      |     7 |    3078 |      246 |         7.99% |
[07/11 01:54:08    215s] (I)      |     8 |    3060 |      650 |        21.24% |
[07/11 01:54:08    215s] (I)      |     9 |    3078 |      326 |        10.59% |
[07/11 01:54:08    215s] (I)      |    10 |    1206 |      366 |        30.35% |
[07/11 01:54:08    215s] (I)      |    11 |    1216 |      172 |        14.14% |
[07/11 01:54:08    215s] (I)      +-------+---------+----------+---------------+
[07/11 01:54:08    215s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2326.29 MB )
[07/11 01:54:08    215s] (I)      Reset routing kernel
[07/11 01:54:08    215s] (I)      Started Global Routing ( Curr Mem: 2326.29 MB )
[07/11 01:54:08    215s] (I)      totalPins=354  totalGlobalPin=330 (93.22%)
[07/11 01:54:08    215s] (I)      total 2D Cap : 24984 = (12728 H, 12256 V)
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] (I)      ============  Phase 1a Route ============
[07/11 01:54:08    215s] [NR-eGR] Layer group 1: route 95 net(s) in layer range [2, 11]
[07/11 01:54:08    215s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] (I)      ============  Phase 1b Route ============
[07/11 01:54:08    215s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:08    215s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.643700e+02um
[07/11 01:54:08    215s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/11 01:54:08    215s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] (I)      ============  Phase 1c Route ============
[07/11 01:54:08    215s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] (I)      ============  Phase 1d Route ============
[07/11 01:54:08    215s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] (I)      ============  Phase 1e Route ============
[07/11 01:54:08    215s] (I)      Usage: 447 = (245 H, 202 V) = (1.92% H, 1.65% V) = (4.189e+02um H, 3.454e+02um V)
[07/11 01:54:08    215s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.643700e+02um
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] (I)      ============  Phase 1l Route ============
[07/11 01:54:08    215s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/11 01:54:08    215s] (I)      Layer  2:       2715       330         0           0        2762    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  3:       2793       246         0           0        2916    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  4:       2715         5         0           0        2762    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  5:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  6:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  7:       2793         0         0           0        2916    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  8:       2715         0         0           0        2762    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer  9:       2763         0         0           0        2916    ( 0.00%) 
[07/11 01:54:08    215s] (I)      Layer 10:        779         0         0          48        1057    ( 4.33%) 
[07/11 01:54:08    215s] (I)      Layer 11:        982         0         0          58        1109    ( 4.94%) 
[07/11 01:54:08    215s] (I)      Total:         23763       581         0         104       24872    ( 0.42%) 
[07/11 01:54:08    215s] (I)      
[07/11 01:54:08    215s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/11 01:54:08    215s] [NR-eGR]                        OverCon            
[07/11 01:54:08    215s] [NR-eGR]                         #Gcell     %Gcell
[07/11 01:54:08    215s] [NR-eGR]        Layer             (1-0)    OverCon
[07/11 01:54:08    215s] [NR-eGR] ----------------------------------------------
[07/11 01:54:08    215s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR] ----------------------------------------------
[07/11 01:54:08    215s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/11 01:54:08    215s] [NR-eGR] 
[07/11 01:54:08    215s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2326.29 MB )
[07/11 01:54:08    215s] (I)      total 2D Cap : 25256 = (12838 H, 12418 V)
[07/11 01:54:08    215s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/11 01:54:08    215s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2326.29 MB )
[07/11 01:54:08    215s] (I)      ==================================== Runtime Summary =====================================
[07/11 01:54:08    215s] (I)       Step                                         %      Start     Finish      Real       CPU 
[07/11 01:54:08    215s] (I)      ------------------------------------------------------------------------------------------
[07/11 01:54:08    215s] (I)       Early Global Route kernel              100.00%  11.43 sec  11.47 sec  0.04 sec  0.02 sec 
[07/11 01:54:08    215s] (I)       +-Import and model                      40.85%  11.43 sec  11.45 sec  0.02 sec  0.01 sec 
[07/11 01:54:08    215s] (I)       | +-Create place DB                      1.75%  11.43 sec  11.43 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Import place data                  1.43%  11.43 sec  11.43 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read instances and placement     0.33%  11.43 sec  11.43 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read nets                        0.47%  11.43 sec  11.43 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Create route DB                     28.40%  11.43 sec  11.44 sec  0.01 sec  0.01 sec 
[07/11 01:54:08    215s] (I)       | | +-Import route data (1T)            27.49%  11.43 sec  11.44 sec  0.01 sec  0.01 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read blockages ( Layer 2-11 )   10.51%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read routing blockages         0.01%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read instance blockages        0.11%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read PG blockages              1.45%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read clock blockages           1.04%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read other blockages           0.75%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read halo blockages            0.02%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Read boundary cut boxes        0.01%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read blackboxes                  0.04%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read prerouted                   0.19%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read unlegalized nets            0.03%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Read nets                        0.15%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Set up via pillars               0.02%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Initialize 3D grid graph         0.04%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Model blockage capacity          1.49%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | | +-Initialize 3D capacity         1.10%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Read aux data                        0.01%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Others data preparation              0.06%  11.44 sec  11.44 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Create route kernel                  8.97%  11.44 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       +-Global Routing                        44.94%  11.45 sec  11.46 sec  0.02 sec  0.01 sec 
[07/11 01:54:08    215s] (I)       | +-Initialization                       0.20%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Net group 1                         18.36%  11.45 sec  11.45 sec  0.01 sec  0.01 sec 
[07/11 01:54:08    215s] (I)       | | +-Generate topology                  0.38%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Phase 1a                           1.71%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Pattern routing (1T)             0.95%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Add via demand to 2D             0.08%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Phase 1b                           0.14%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Phase 1c                           0.05%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Phase 1d                           0.05%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Phase 1e                           0.42%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Route legalization               0.01%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | +-Phase 1l                          12.99%  11.45 sec  11.45 sec  0.01 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | | | +-Layer assignment (1T)           12.53%  11.45 sec  11.45 sec  0.01 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Clean cong LA                        0.01%  11.45 sec  11.45 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       +-Export 3D cong map                     0.71%  11.47 sec  11.47 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)       | +-Export 2D cong map                   0.10%  11.47 sec  11.47 sec  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)      ===================== Summary by functions =====================
[07/11 01:54:08    215s] (I)       Lv  Step                                 %      Real       CPU 
[07/11 01:54:08    215s] (I)      ----------------------------------------------------------------
[07/11 01:54:08    215s] (I)        0  Early Global Route kernel      100.00%  0.04 sec  0.02 sec 
[07/11 01:54:08    215s] (I)        1  Global Routing                  44.94%  0.02 sec  0.01 sec 
[07/11 01:54:08    215s] (I)        1  Import and model                40.85%  0.02 sec  0.01 sec 
[07/11 01:54:08    215s] (I)        1  Export 3D cong map               0.71%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Create route DB                 28.40%  0.01 sec  0.01 sec 
[07/11 01:54:08    215s] (I)        2  Net group 1                     18.36%  0.01 sec  0.01 sec 
[07/11 01:54:08    215s] (I)        2  Create route kernel              8.97%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Create place DB                  1.75%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Initialization                   0.20%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Export 2D cong map               0.10%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Import route data (1T)          27.49%  0.01 sec  0.01 sec 
[07/11 01:54:08    215s] (I)        3  Phase 1l                        12.99%  0.01 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Phase 1a                         1.71%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Import place data                1.43%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Phase 1e                         0.42%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Generate topology                0.38%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Layer assignment (1T)           12.53%  0.01 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Read blockages ( Layer 2-11 )   10.51%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Model blockage capacity          1.49%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Pattern routing (1T)             0.95%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Read nets                        0.62%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Read instances and placement     0.33%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Read prerouted                   0.19%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Add via demand to 2D             0.08%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Read blackboxes                  0.04%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read PG blockages                1.45%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Initialize 3D capacity           1.10%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read clock blockages             1.04%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read other blockages             0.75%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read instance blockages          0.11%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[07/11 01:54:08    215s] OPERPROF: Starting HotSpotCal at level 1, MEM:2326.3M, EPOCH TIME: 1720655648.926676
[07/11 01:54:08    215s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:08    215s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 01:54:08    215s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:08    215s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/11 01:54:08    215s] [hotspot] | normalized |          0.00 |          0.00 |
[07/11 01:54:08    215s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:08    215s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:54:08    215s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2326.3M, EPOCH TIME: 1720655648.927103
[07/11 01:54:08    215s] [hotspot] Hotspot report including placement blocked areas
[07/11 01:54:08    215s] OPERPROF: Starting HotSpotCal at level 1, MEM:2326.3M, EPOCH TIME: 1720655648.927239
[07/11 01:54:08    215s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:08    215s] [hotspot] |            |   max hotspot | total hotspot |
[07/11 01:54:08    215s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:08    215s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/11 01:54:08    215s] [hotspot] | normalized |          0.00 |          0.00 |
[07/11 01:54:08    215s] [hotspot] +------------+---------------+---------------+
[07/11 01:54:08    215s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:54:08    215s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2326.3M, EPOCH TIME: 1720655648.927591
[07/11 01:54:08    215s] Reported timing to dir ./timingReports
[07/11 01:54:08    215s] **opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 1863.8M, totSessionCpu=0:03:36 **
[07/11 01:54:08    215s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2282.3M, EPOCH TIME: 1720655648.932972
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] OPERPROF:   Starting spInit2DPinPatten at level 2, MEM:2282.3M, EPOCH TIME: 1720655648.957173
[07/11 01:54:08    215s] OPERPROF:     Starting spInitPinAccessData at level 3, MEM:2282.3M, EPOCH TIME: 1720655648.957293
[07/11 01:54:08    215s] OPERPROF:     Finished spInitPinAccessData at level 3, CPU:0.000, REAL:0.000, MEM:2282.3M, EPOCH TIME: 1720655648.957351
[07/11 01:54:08    215s] OPERPROF:   Finished spInit2DPinPatten at level 2, CPU:0.000, REAL:0.000, MEM:2282.3M, EPOCH TIME: 1720655648.957424
[07/11 01:54:08    215s] 
[07/11 01:54:08    215s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:08    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:2282.3M, EPOCH TIME: 1720655648.957676
[07/11 01:54:08    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:08    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] ------------------------------------------------------------------
[07/11 01:54:10    216s]      opt_design Final Summary
[07/11 01:54:10    216s] ------------------------------------------------------------------
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] Setup views included:
[07/11 01:54:10    216s]  wc 
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] +--------------------+---------+---------+---------+
[07/11 01:54:10    216s] |     Setup mode     |   all   | reg2reg | default |
[07/11 01:54:10    216s] +--------------------+---------+---------+---------+
[07/11 01:54:10    216s] |           WNS (ns):|  6.972  |  9.333  |  6.972  |
[07/11 01:54:10    216s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/11 01:54:10    216s] |    Violating Paths:|    0    |    0    |    0    |
[07/11 01:54:10    216s] |          All Paths:|   149   |   33    |   133   |
[07/11 01:54:10    216s] +--------------------+---------+---------+---------+
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] +----------------+-------------------------------+------------------+
[07/11 01:54:10    216s] |                |              Real             |       Total      |
[07/11 01:54:10    216s] |    DRVs        +------------------+------------+------------------|
[07/11 01:54:10    216s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/11 01:54:10    216s] +----------------+------------------+------------+------------------+
[07/11 01:54:10    216s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/11 01:54:10    216s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/11 01:54:10    216s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/11 01:54:10    216s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/11 01:54:10    216s] +----------------+------------------+------------+------------------+
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2284.5M, EPOCH TIME: 1720655650.447960
[07/11 01:54:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] OPERPROF:   Starting spInit2DPinPatten at level 2, MEM:2284.5M, EPOCH TIME: 1720655650.472286
[07/11 01:54:10    216s] OPERPROF:     Starting spInitPinAccessData at level 3, MEM:2284.5M, EPOCH TIME: 1720655650.472412
[07/11 01:54:10    216s] OPERPROF:     Finished spInitPinAccessData at level 3, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1720655650.472470
[07/11 01:54:10    216s] OPERPROF:   Finished spInit2DPinPatten at level 2, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1720655650.472544
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:10    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:2284.5M, EPOCH TIME: 1720655650.472822
[07/11 01:54:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] Density: 70.486%
[07/11 01:54:10    216s] Routing Overflow: 0.00% H and 0.00% V
[07/11 01:54:10    216s] ------------------------------------------------------------------
[07/11 01:54:10    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2284.5M, EPOCH TIME: 1720655650.476179
[07/11 01:54:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] OPERPROF:   Starting spInit2DPinPatten at level 2, MEM:2284.5M, EPOCH TIME: 1720655650.499869
[07/11 01:54:10    216s] OPERPROF:     Starting spInitPinAccessData at level 3, MEM:2284.5M, EPOCH TIME: 1720655650.500017
[07/11 01:54:10    216s] OPERPROF:     Finished spInitPinAccessData at level 3, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1720655650.500082
[07/11 01:54:10    216s] OPERPROF:   Finished spInit2DPinPatten at level 2, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1720655650.500156
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:54:10    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:2284.5M, EPOCH TIME: 1720655650.500383
[07/11 01:54:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] Begin: Collecting metrics
[07/11 01:54:10    216s]  ---------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:10    216s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs                 |
[07/11 01:54:10    216s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran (ns) | Cap (pF) |
[07/11 01:54:10    216s] |-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+-----------+----------|
[07/11 01:54:10    216s] | initial_summary         |           |    6.954 |           |        0 |       69.44 |      |       | 0:00:00  |        2146 |         5 |        0 |
[07/11 01:54:10    216s] | route_type_refinement   |           |          |           |          |             |      |       | 0:00:01  |        2242 |           |          |
[07/11 01:54:10    216s] | simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2261 |           |          |
[07/11 01:54:10    216s] | drv_fixing              |     0.000 |    7.008 |         0 |        0 |       70.69 |      |       | 0:00:01  |        2273 |         0 |        0 |
[07/11 01:54:10    216s] | global_opt              |           |    7.008 |           |        0 |       70.69 |      |       | 0:00:01  |        2278 |           |          |
[07/11 01:54:10    216s] | area_reclaiming         |     0.000 |    7.027 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2283 |           |          |
[07/11 01:54:10    216s] | incremental_replacement |           |          |           |          |             | 0.00 |  0.00 | 0:00:01  |        2260 |           |          |
[07/11 01:54:10    216s] | area_reclaiming_2       |     6.927 |    6.927 |         0 |        0 |       70.42 |      |       | 0:00:01  |        2276 |           |          |
[07/11 01:54:10    216s] | drv_eco_fixing          |     6.972 |    6.972 |         0 |        0 |       70.49 |      |       | 0:00:00  |        2287 |         0 |        0 |
[07/11 01:54:10    216s] | final_summary           |     9.333 |    6.972 |           |        0 |       70.49 | 0.00 |  0.00 | 0:00:02  |        2284 |         0 |        0 |
[07/11 01:54:10    216s]  ---------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/11 01:54:10    216s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1869.7M, current mem=1866.5M)

[07/11 01:54:10    216s] End: Collecting metrics
[07/11 01:54:10    216s] **opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 1866.5M, totSessionCpu=0:03:36 **
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] TimeStamp Deleting Cell Server Begin ...
[07/11 01:54:10    216s] Deleting Lib Analyzer.
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] TimeStamp Deleting Cell Server End ...
[07/11 01:54:10    216s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/11 01:54:10    216s] Type 'man IMPOPT-3195' for more detail.
[07/11 01:54:10    216s] *** Finished opt_design ***
[07/11 01:54:10    216s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 01:54:10    216s] UM:*                                                                   final
[07/11 01:54:10    216s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/11 01:54:10    216s] UM:*                                                                   opt_design_prects
[07/11 01:54:10    216s] Info: Total CPU/real time spent in ABC is 0/0 sec; 0/0 moves succeed (0.00%); reject 0/0/0/0/0/0/0/0/0/0/0/0; 0.00 clocks.
[07/11 01:54:10    216s]       (Reject reasons: @worker/error/same structure/can't place/incr gate count/early bailout/DRV/negative ROI/zero ROI/min gain/timing not maintained/final check)
[07/11 01:54:10    216s] Info: structure cache hit/miss = 0/0.
[07/11 01:54:10    216s] Info: 2-cell cache hit/miss = 0/0.
[07/11 01:54:10    216s] Info: Total CPU/real time spent in Genus is 0/0 sec; 0/0 moves succeed (0.00%); reject 0/0/0/0/0/0/0/0/0/0/0/0; 0.00 clocks.
[07/11 01:54:10    216s]       (Reject reasons: @worker/error/same structure/can't place/incr gate count/early bailout/DRV/negative ROI/zero ROI/min gain/timing not maintained/final check)
[07/11 01:54:10    216s] Info: structure cache hit/miss = 0/0.
[07/11 01:54:10    216s] Info: 2-cell cache hit/miss = 0/0.
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.5 real=0:00:15.3)
[07/11 01:54:10    216s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[07/11 01:54:10    216s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:01.0)
[07/11 01:54:10    216s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.0 real=0:00:01.0)
[07/11 01:54:10    216s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.0 real=0:00:01.1)
[07/11 01:54:10    216s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[07/11 01:54:10    216s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/11 01:54:10    216s] clean pInstBBox. size 0
[07/11 01:54:10    216s] All LLGs are deleted
[07/11 01:54:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:54:10    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2284.5M, EPOCH TIME: 1720655650.715440
[07/11 01:54:10    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2284.5M, EPOCH TIME: 1720655650.715540
[07/11 01:54:10    216s] Disable CTE adjustment.
[07/11 01:54:10    216s] Info: pop threads available for lower-level modules during optimization.
[07/11 01:54:10    216s] #optDebug: fT-D <X 1 0 0 0>
[07/11 01:54:10    216s] #optDebug: fT-D <X 1 0 0 0>
[07/11 01:54:10    216s] VSMManager cleared!
[07/11 01:54:10    216s] **place_opt_design ... cpu = 0:00:14, real = 0:00:17, mem = 2180.5M **
[07/11 01:54:10    216s] *** Finished GigaPlace ***
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] *** Summary of all messages that are not suppressed in this session:
[07/11 01:54:10    216s] Severity  ID               Count  Summary                                  
[07/11 01:54:10    216s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/11 01:54:10    216s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/11 01:54:10    216s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[07/11 01:54:10    216s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[07/11 01:54:10    216s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/11 01:54:10    216s] WARNING   IMPOPT-665         103  %s : Net has unplaced terms or is connec...
[07/11 01:54:10    216s] *** Message Summary: 111 warning(s), 2 error(s)
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] *** place_opt_design #1 [finish] : cpu/real = 0:00:14.1/0:00:16.8 (0.8), totSession cpu/real = 0:03:36.3/0:51:14.7 (0.1), mem = 2180.5M
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] =============================================================================================
[07/11 01:54:10    216s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[07/11 01:54:10    216s] =============================================================================================
[07/11 01:54:10    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 01:54:10    216s] ---------------------------------------------------------------------------------------------
[07/11 01:54:10    216s] [ InitOpt                ]      1   0:00:03.0  (  17.8 % )     0:00:03.6 /  0:00:03.5    1.0
[07/11 01:54:10    216s] [ GlobalOpt              ]      1   0:00:00.9  (   5.2 % )     0:00:00.9 /  0:00:00.9    1.0
[07/11 01:54:10    216s] [ DrvOpt                 ]      3   0:00:01.0  (   6.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/11 01:54:10    216s] [ SimplifyNetlist        ]      1   0:00:01.1  (   6.8 % )     0:00:01.1 /  0:00:01.1    1.0
[07/11 01:54:10    216s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[07/11 01:54:10    216s] [ AreaOpt                ]      2   0:00:00.9  (   5.3 % )     0:00:01.0 /  0:00:01.0    1.0
[07/11 01:54:10    216s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 01:54:10    216s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.9 % )     0:00:02.0 /  0:00:00.5    0.2
[07/11 01:54:10    216s] [ MetricReport           ]     10   0:00:00.9  (   5.6 % )     0:00:00.9 /  0:00:00.8    0.9
[07/11 01:54:10    216s] [ DrvReport              ]      2   0:00:01.4  (   8.4 % )     0:00:01.4 /  0:00:00.0    0.0
[07/11 01:54:10    216s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:10    216s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:10    216s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:10    216s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/11 01:54:10    216s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:10    216s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 01:54:10    216s] [ GlobalPlace            ]      1   0:00:04.2  (  25.0 % )     0:00:04.2 /  0:00:03.2    0.8
[07/11 01:54:10    216s] [ IncrReplace            ]      1   0:00:01.1  (   6.7 % )     0:00:01.5 /  0:00:01.4    0.9
[07/11 01:54:10    216s] [ RefinePlace            ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/11 01:54:10    216s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.7
[07/11 01:54:10    216s] [ ExtractRC              ]      3   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[07/11 01:54:10    216s] [ TimingUpdate           ]     31   0:00:00.2  (   1.4 % )     0:00:00.6 /  0:00:00.5    0.8
[07/11 01:54:10    216s] [ FullDelayCalc          ]      3   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.3    0.8
[07/11 01:54:10    216s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/11 01:54:10    216s] [ GenerateReports        ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 01:54:10    216s] [ MISC                   ]          0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    1.0
[07/11 01:54:10    216s] ---------------------------------------------------------------------------------------------
[07/11 01:54:10    216s]  place_opt_design #1 TOTAL          0:00:16.8  ( 100.0 % )     0:00:16.8 /  0:00:14.1    0.8
[07/11 01:54:10    216s] ---------------------------------------------------------------------------------------------
[07/11 01:54:10    216s] 
[07/11 01:54:10    216s] @innovus 23> gui_select -point {27.66850 28.47550}
[07/11 01:54:44    219s] @innovus 24> write_db placeOpt
[07/11 01:57:01    231s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin save design ... (date=07/11 01:57:01, mem=1997.1M)
[07/11 01:57:01    231s] % Begin Save ccopt configuration ... (date=07/11 01:57:01, mem=1997.2M)
[07/11 01:57:01    231s] % End Save ccopt configuration ... (date=07/11 01:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.2M, current mem=1998.2M)
[07/11 01:57:01    231s] % Begin Save netlist data ... (date=07/11 01:57:01, mem=1998.2M)
[07/11 01:57:01    231s] Writing Binary DB to placeOpt/gpio_controller.v.bin in single-threaded mode...
[07/11 01:57:01    231s] % End Save netlist data ... (date=07/11 01:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.3M, current mem=1998.3M)
[07/11 01:57:01    231s] Saving symbol-table file ...
[07/11 01:57:02    231s] Saving congestion map file placeOpt/gpio_controller.route.congmap.gz ...
[07/11 01:57:02    231s] % Begin Save AAE data ... (date=07/11 01:57:02, mem=1998.8M)
[07/11 01:57:02    231s] Saving AAE Data ...
[07/11 01:57:02    231s] % End Save AAE data ... (date=07/11 01:57:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.9M, current mem=1998.9M)
[07/11 01:57:02    231s] Saving preference file placeOpt/gui.pref.tcl ...
[07/11 01:57:02    231s] Saving mode setting ...
[07/11 01:57:02    231s] Saving root attributes to be loaded post write_db ...
[07/11 01:57:02    232s] Saving global file ...
[07/11 01:57:02    232s] Saving root attributes to be loaded previous write_db ...
[07/11 01:57:03    232s] % Begin Save floorplan data ... (date=07/11 01:57:03, mem=2003.8M)
[07/11 01:57:03    232s] Saving floorplan file ...
[07/11 01:57:03    232s] % End Save floorplan data ... (date=07/11 01:57:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.9M, current mem=2003.9M)
[07/11 01:57:03    232s] Saving PG file placeOpt/gpio_controller.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul 11 01:57:03 2024)
[07/11 01:57:04    232s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2421.4M) ***
[07/11 01:57:04    232s] Saving Drc markers ...
[07/11 01:57:04    232s] ... No Drc file written since there is no markers found.
[07/11 01:57:04    232s] % Begin Save placement data ... (date=07/11 01:57:04, mem=2003.9M)
[07/11 01:57:04    232s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/11 01:57:04    232s] Save Adaptive View Pruning View Names to Binary file
[07/11 01:57:04    232s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2424.4M) ***
[07/11 01:57:04    232s] % End Save placement data ... (date=07/11 01:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.9M, current mem=2003.9M)
[07/11 01:57:04    232s] % Begin Save routing data ... (date=07/11 01:57:04, mem=2003.9M)
[07/11 01:57:04    232s] Saving route file ...
[07/11 01:57:04    232s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2421.4M) ***
[07/11 01:57:04    232s] % End Save routing data ... (date=07/11 01:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.0M, current mem=2004.0M)
[07/11 01:57:04    232s] Saving property file placeOpt/gpio_controller.prop
[07/11 01:57:04    232s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2424.4M) ***
[07/11 01:57:04    232s] Saving rc congestion map placeOpt/gpio_controller.congmap.gz ...
[07/11 01:57:04    232s] % Begin Save power constraints data ... (date=07/11 01:57:04, mem=2004.6M)
[07/11 01:57:04    232s] % End Save power constraints data ... (date=07/11 01:57:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=2004.7M, current mem=2004.7M)
[07/11 01:57:04    232s] Generated self-contained design placeOpt
[07/11 01:57:04    232s] #% End save design ... (date=07/11 01:57:04, total cpu=0:00:01.7, real=0:00:03.0, peak res=2034.6M, current mem=2011.8M)
[07/11 01:57:04    232s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/11 01:57:04    233s] *** Message Summary: 0 warning(s), 0 error(s)
[07/11 01:57:04    233s] 
[07/11 01:57:04    233s] 0
[07/11 01:57:04    233s] @innovus 25> create_clock_tree_spec 
Creating clock tree spec for modes (timing configs): sdc_cons
[07/11 01:57:25    234s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/11 01:57:25    234s] 
[07/11 01:57:25    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 01:57:25    234s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[07/11 01:57:25    234s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[07/11 01:57:25    234s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[07/11 01:57:25    234s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[07/11 01:57:25    234s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[07/11 01:57:25    234s] Summary for sequential cells identification: 
[07/11 01:57:25    234s]   Identified SBFF number: 104
[07/11 01:57:25    234s]   Identified MBFF number: 0
[07/11 01:57:25    234s]   Identified SB Latch number: 0
[07/11 01:57:25    234s]   Identified MB Latch number: 0
[07/11 01:57:25    234s]   Not identified SBFF number: 16
[07/11 01:57:25    234s]   Not identified MBFF number: 0
[07/11 01:57:25    234s]   Not identified SB Latch number: 0
[07/11 01:57:25    234s]   Not identified MB Latch number: 0
[07/11 01:57:25    234s]   Number of sequential cells which are not FFs: 32
[07/11 01:57:25    234s]  Visiting view : wc
[07/11 01:57:25    234s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/11 01:57:25    234s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/11 01:57:25    234s]  Visiting view : bc
[07/11 01:57:25    234s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/11 01:57:25    234s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/11 01:57:25    234s] TLC MultiMap info (StdDelay):
[07/11 01:57:25    234s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 01:57:25    234s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 01:57:25    234s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 01:57:25    234s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 01:57:25    234s]  Setting StdDelay to: 36.8ps
[07/11 01:57:25    234s] 
[07/11 01:57:25    234s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 01:57:25    234s] Reset timing graph...
[07/11 01:57:25    234s] Ignoring AAE DB Resetting ...
[07/11 01:57:25    234s] Reset timing graph done.
[07/11 01:57:25    234s] Ignoring AAE DB Resetting ...
[07/11 01:57:25    234s] Analyzing clock structure...
[07/11 01:57:25    234s] Analyzing clock structure done.
[07/11 01:57:25    234s] Reset timing graph...
[07/11 01:57:25    234s] Ignoring AAE DB Resetting ...
[07/11 01:57:25    234s] Reset timing graph done.
[07/11 01:57:25    234s] Extracting original clock gating for clk...
[07/11 01:57:25    234s]   clock_tree clk contains 34 sinks and 0 clock gates.
[07/11 01:57:25    234s] Extracting original clock gating for clk done.
[07/11 01:57:25    234s] The skew group clk/sdc_cons was created. It contains 34 sinks and 1 sources.
[07/11 01:57:25    234s] Checking clock tree convergence...
[07/11 01:57:25    234s] Checking clock tree convergence done.
[07/11 01:57:25    234s] @innovus 26> clock_opt_design
Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
[07/11 01:57:56    235s] Cannot run clock_opt_design because current DB is not extreme iSpatial DB
[07/11 01:57:56    235s] Cannot run clock_opt_design because current DB is not extreme iSpatial DB
[07/11 01:57:56    235s] @innovus 27> write_db postCTSopt
[07/11 01:58:32    237s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin save design ... (date=07/11 01:58:32, mem=1982.6M)
[07/11 01:58:32    237s] % Begin Save ccopt configuration ... (date=07/11 01:58:32, mem=1982.6M)
[07/11 01:58:32    237s] % End Save ccopt configuration ... (date=07/11 01:58:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1983.3M, current mem=1983.3M)
[07/11 01:58:32    237s] % Begin Save netlist data ... (date=07/11 01:58:32, mem=1983.3M)
[07/11 01:58:32    237s] Writing Binary DB to postCTSopt/gpio_controller.v.bin in single-threaded mode...
[07/11 01:58:32    237s] % End Save netlist data ... (date=07/11 01:58:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1983.3M, current mem=1983.3M)
[07/11 01:58:32    237s] Saving symbol-table file ...
[07/11 01:58:32    237s] Saving congestion map file postCTSopt/gpio_controller.route.congmap.gz ...
[07/11 01:58:33    237s] % Begin Save AAE data ... (date=07/11 01:58:33, mem=1983.3M)
[07/11 01:58:33    237s] Saving AAE Data ...
[07/11 01:58:33    237s] % End Save AAE data ... (date=07/11 01:58:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1983.3M, current mem=1983.3M)
[07/11 01:58:33    237s] Saving preference file postCTSopt/gui.pref.tcl ...
[07/11 01:58:33    237s] Saving mode setting ...
[07/11 01:58:33    237s] Saving root attributes to be loaded post write_db ...
[07/11 01:58:33    238s] Saving global file ...
[07/11 01:58:33    238s] Saving root attributes to be loaded previous write_db ...
[07/11 01:58:34    238s] % Begin Save floorplan data ... (date=07/11 01:58:34, mem=1984.4M)
[07/11 01:58:34    238s] Saving floorplan file ...
[07/11 01:58:34    238s] % End Save floorplan data ... (date=07/11 01:58:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1984.4M, current mem=1984.4M)
[07/11 01:58:34    238s] Saving PG file postCTSopt/gpio_controller.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Jul 11 01:58:34 2024)
[07/11 01:58:34    238s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2447.6M) ***
[07/11 01:58:34    238s] Saving Drc markers ...
[07/11 01:58:34    238s] ... No Drc file written since there is no markers found.
[07/11 01:58:34    238s] % Begin Save placement data ... (date=07/11 01:58:34, mem=1984.4M)
[07/11 01:58:34    238s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/11 01:58:34    238s] Save Adaptive View Pruning View Names to Binary file
[07/11 01:58:34    238s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2450.6M) ***
[07/11 01:58:34    238s] % End Save placement data ... (date=07/11 01:58:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1984.4M, current mem=1984.4M)
[07/11 01:58:34    238s] % Begin Save routing data ... (date=07/11 01:58:34, mem=1984.4M)
[07/11 01:58:34    238s] Saving route file ...
[07/11 01:58:35    238s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2447.6M) ***
[07/11 01:58:35    239s] % End Save routing data ... (date=07/11 01:58:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=1984.4M, current mem=1984.4M)
[07/11 01:58:35    239s] Saving property file postCTSopt/gpio_controller.prop
[07/11 01:58:35    239s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2450.6M) ***
[07/11 01:58:35    239s] Saving rc congestion map postCTSopt/gpio_controller.congmap.gz ...
[07/11 01:58:35    239s] % Begin Save power constraints data ... (date=07/11 01:58:35, mem=1984.4M)
[07/11 01:58:35    239s] % End Save power constraints data ... (date=07/11 01:58:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1984.4M, current mem=1984.4M)
[07/11 01:58:35    239s] Generated self-contained design postCTSopt
[07/11 01:58:35    239s] #% End save design ... (date=07/11 01:58:35, total cpu=0:00:01.6, real=0:00:03.0, peak res=1984.8M, current mem=1984.8M)
[07/11 01:58:35    239s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/11 01:58:35    239s] *** Message Summary: 0 warning(s), 0 error(s)
[07/11 01:58:35    239s] 
[07/11 01:58:35    239s] 0
[07/11 01:58:35    239s] @innovus 28> set_db route_design_with_timing_driven 1
[07/11 01:59:42    243s] @innovus 29> set_db route_design_with_si_driven 1
[07/11 01:59:42    243s] @innovus 30> set_db route_design_top_routing_layer 11
[07/11 01:59:42    243s] #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[07/11 01:59:42    243s] @innovus 31> #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[07/11 01:59:42    243s] set_db route_design_bottom_routing_layer 1
[07/11 01:59:42    243s] #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[07/11 01:59:42    243s] @innovus 32> #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[07/11 01:59:42    243s] set_db route_design_detail_end_iteration 1
[07/11 01:59:42    243s] @innovus 33> set_db route_design_with_timing_driven true
[07/11 01:59:42    243s] @innovus 34> set_db route_design_with_si_driven true
[07/11 01:59:42    243s] @innovus 35> [07/11 01:59:42    243s] ### Time Record (route_design) is installed.
[07/11 01:59:42    243s] ### Time Record (route_design) is uninstalled.
[07/11 01:59:42    243s] ### 
[07/11 01:59:42    243s] ###   Scalability Statistics
[07/11 01:59:42    243s] ### 
[07/11 01:59:42    243s] ### ------------------------+----------------+----------------+----------------+
[07/11 01:59:42    243s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[07/11 01:59:42    243s] ### ------------------------+----------------+----------------+----------------+
[07/11 01:59:42    243s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/11 01:59:42    243s] ### ------------------------+----------------+----------------+----------------+
[07/11 01:59:42    243s] ### 
route_design -global_detail
[07/11 01:59:42    243s] ### Time Record (route_design) is installed.
[07/11 01:59:42    243s] #% Begin route_design (date=07/11 01:59:42, mem=1986.7M)
[07/11 01:59:42    243s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1986.71 (MB), peak = 2034.63 (MB)
[07/11 01:59:42    243s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/11 01:59:42    243s] #**INFO: setDesignMode -flowEffort standard
[07/11 01:59:42    243s] #**INFO: setDesignMode -powerEffort none
[07/11 01:59:42    243s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/11 01:59:42    243s] **INFO: User settings:
[07/11 01:59:51    253s] delaycal_enable_high_fanout                                  true
[07/11 01:59:51    253s] delaycal_ignore_net_load                                     false
[07/11 01:59:51    253s] delaycal_socv_accuracy_mode                                  low
[07/11 01:59:51    253s] setAnalysisMode -cts                                         postCTS
[07/11 01:59:51    253s] setDelayCalMode -engine                                      aae
[07/11 01:59:51    253s] extract_rc_engine                                            pre_route
[07/11 01:59:51    253s] extract_rc_shrink_factor                                     0.9
[07/11 01:59:51    253s] route_design_bottom_routing_layer                            1
[07/11 01:59:51    253s] route_design_detail_end_iteration                            1
[07/11 01:59:51    253s] route_design_extract_third_party_compatible                  false
[07/11 01:59:51    253s] route_design_global_exp_timing_driven_std_delay              38.8
[07/11 01:59:51    253s] route_design_top_routing_layer                               11
[07/11 01:59:51    253s] route_design_with_si_driven                                  true
[07/11 01:59:51    253s] route_design_with_timing_driven                              true
[07/11 01:59:51    253s] getAnalysisMode -cts                                         postCTS
[07/11 01:59:51    253s] getDelayCalMode -engine                                      aae
[07/11 01:59:51    253s] getIlmMode -keepHighFanoutCriticalInsts                      false
[07/11 01:59:51    253s] get_power_analysis_mode -report_power_quiet                  false
[07/11 01:59:51    253s] getAnalysisMode -cts                                         postCTS
[07/11 01:59:51    253s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/11 01:59:51    253s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[07/11 01:59:51    253s] OPERPROF: Starting checkPlace at level 1, MEM:2460.8M, EPOCH TIME: 1720655991.888483
[07/11 01:59:51    253s] Processing tracks to init pin-track alignment.
[07/11 01:59:51    253s] z: 2, totalTracks: 1
[07/11 01:59:51    253s] z: 4, totalTracks: 1
[07/11 01:59:51    253s] z: 6, totalTracks: 1
[07/11 01:59:51    253s] z: 8, totalTracks: 1
[07/11 01:59:51    253s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 01:59:51    253s] All LLGs are deleted
[07/11 01:59:51    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2460.8M, EPOCH TIME: 1720655991.893672
[07/11 01:59:51    253s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2460.8M, EPOCH TIME: 1720655991.893908
[07/11 01:59:51    253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.8M, EPOCH TIME: 1720655991.894003
[07/11 01:59:51    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2460.8M, EPOCH TIME: 1720655991.895426
[07/11 01:59:51    253s] Max number of tech site patterns supported in site array is 256.
[07/11 01:59:51    253s] Core basic site is CoreSite
[07/11 01:59:51    253s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 01:59:51    253s] Type 'man IMPSP-365' for more detail.
[07/11 01:59:51    253s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2460.8M, EPOCH TIME: 1720655991.895830
[07/11 01:59:51    253s] After signature check, allow fast init is false, keep pre-filter is true.
[07/11 01:59:51    253s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/11 01:59:51    253s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2460.8M, EPOCH TIME: 1720655991.896347
[07/11 01:59:51    253s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 01:59:51    253s] SiteArray: use 16,384 bytes
[07/11 01:59:51    253s] SiteArray: current memory after site array memory allocation 2460.8M
[07/11 01:59:51    253s] SiteArray: FP blocked sites are writable
[07/11 01:59:51    253s] OPERPROF:       Starting spInit2DPinPatten at level 4, MEM:2460.8M, EPOCH TIME: 1720655991.896718
[07/11 01:59:51    253s] OPERPROF:         Starting spInitPinAccessData at level 5, MEM:2460.8M, EPOCH TIME: 1720655991.896780
[07/11 01:59:51    253s] OPERPROF:         Finished spInitPinAccessData at level 5, CPU:0.000, REAL:0.000, MEM:2460.8M, EPOCH TIME: 1720655991.896831
[07/11 01:59:51    253s] OPERPROF:       Finished spInit2DPinPatten at level 4, CPU:0.000, REAL:0.000, MEM:2460.8M, EPOCH TIME: 1720655991.896881
[07/11 01:59:51    253s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 01:59:51    253s] Atter site array init, number of instance map data is 0.
[07/11 01:59:51    253s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:2460.8M, EPOCH TIME: 1720655991.896952
[07/11 01:59:51    253s] 
[07/11 01:59:51    253s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 01:59:51    253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:2460.8M, EPOCH TIME: 1720655991.897322
[07/11 01:59:51    253s] Begin checking placement ... (start mem=2460.8M, init mem=2460.8M)
[07/11 01:59:51    253s] Begin checking exclusive groups violation ...
[07/11 01:59:51    253s] There are 0 groups to check, max #box is 0, total #box is 0
[07/11 01:59:51    253s] Finished checking exclusive groups violations. Found 0 Vio.
[07/11 01:59:51    253s] 
[07/11 01:59:51    253s] Running CheckPlace using 1 thread in normal mode...
[07/11 01:59:51    253s] 
[07/11 01:59:51    253s] ...checkPlace normal is done!
[07/11 01:59:51    253s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2460.8M, EPOCH TIME: 1720655991.899948
[07/11 01:59:51    253s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2460.8M, EPOCH TIME: 1720655991.900100
[07/11 01:59:51    253s] TechSite Violation:	2
[07/11 01:59:51    253s] *info: Placed = 92            
[07/11 01:59:51    253s] *info: Unplaced = 0           
[07/11 01:59:51    253s] Placement Density:70.49%(347/492)
[07/11 01:59:51    253s] Placement Density (including fixed std cells):70.49%(347/492)
[07/11 01:59:51    253s] All LLGs are deleted
[07/11 01:59:51    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:92).
[07/11 01:59:51    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2460.8M, EPOCH TIME: 1720655991.901358
[07/11 01:59:51    253s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2460.8M, EPOCH TIME: 1720655991.901511
[07/11 01:59:51    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 01:59:51    253s] Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2460.8M)
[07/11 01:59:51    253s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.014, MEM:2460.8M, EPOCH TIME: 1720655991.902677
[07/11 01:59:51    253s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[07/11 01:59:51    253s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[07/11 01:59:51    253s] Turning off fast DC mode.
[07/11 01:59:51    253s] 
[07/11 01:59:51    253s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/11 01:59:51    253s] *** Changed status on (0) nets in Clock.
[07/11 01:59:51    253s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2460.8M) ***
[07/11 01:59:51    253s] 
[07/11 01:59:51    253s] route_global_detail
[07/11 01:59:51    253s] 
[07/11 01:59:51    253s] #Start route_global_detail on Thu Jul 11 01:59:51 2024
[07/11 01:59:51    253s] #
[07/11 01:59:51    253s] ### Time Record (route_global_detail) is installed.
[07/11 01:59:51    253s] ### Time Record (Pre Callback) is installed.
[07/11 01:59:51    253s] ### Time Record (Pre Callback) is uninstalled.
[07/11 01:59:51    253s] ### Time Record (DB Import) is installed.
[07/11 01:59:51    253s] ### Time Record (Timing Data Generation) is installed.
[07/11 01:59:51    253s] #Generating timing data, please wait...
[07/11 01:59:51    253s] #161 total nets, 95 already routed, 95 will ignore in trialRoute
[07/11 01:59:51    253s] ### run_trial_route starts on Thu Jul 11 01:59:51 2024 with memory = 1984.62 (MB), peak = 2034.63 (MB)
[07/11 01:59:51    253s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/11 01:59:51    253s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/11 01:59:51    253s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/11 01:59:51    253s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/11 01:59:51    253s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/11 01:59:51    253s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/11 01:59:51    253s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[07/11 01:59:51    253s] ### dump_timing_file starts on Thu Jul 11 01:59:51 2024 with memory = 1984.85 (MB), peak = 2034.63 (MB)
[07/11 01:59:52    253s] ### extractRC starts on Thu Jul 11 01:59:52 2024 with memory = 1981.29 (MB), peak = 2034.63 (MB)
[07/11 01:59:52    253s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 01:59:52    253s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:59:52    253s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[07/11 01:59:52    253s] ### view wc is active and enabled.
[07/11 01:59:52    253s] 0 out of 1 active views are pruned
[07/11 01:59:52    253s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1977.54 (MB), peak = 2034.63 (MB)
[07/11 01:59:52    253s] ### generate_timing_data starts on Thu Jul 11 01:59:52 2024 with memory = 1977.55 (MB), peak = 2034.63 (MB)
[07/11 01:59:52    253s] #Reporting timing...
[07/11 01:59:52    253s] ### report_timing starts on Thu Jul 11 01:59:52 2024 with memory = 1996.21 (MB), peak = 2034.63 (MB)
[07/11 01:59:52    253s] ### report_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:52    253s] ###############################################################
[07/11 01:59:52    253s] #  Generated by:      Cadence Innovus 21.18-s099_1
[07/11 01:59:52    253s] #  OS:                Linux x86_64(Host ID ip-10-3-90-108)
[07/11 01:59:52    253s] #  Generated on:      Thu Jul 11 01:59:52 2024
[07/11 01:59:52    253s] #  Design:            gpio_controller
[07/11 01:59:52    253s] #  Command:           route_design -global_detail
[07/11 01:59:52    253s] ###############################################################
[07/11 01:59:52    253s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[07/11 01:59:52    253s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2027.21 (MB), peak = 2045.17 (MB)
[07/11 01:59:52    253s] #Library Standard Delay: 36.80ps
[07/11 01:59:52    253s] #Slack threshold: 73.60ps
[07/11 01:59:52    253s] ### generate_net_cdm_timing starts on Thu Jul 11 01:59:52 2024 with memory = 2027.22 (MB), peak = 2045.17 (MB)
[07/11 01:59:52    253s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:52    253s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/11 01:59:52    253s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2027.27 (MB), peak = 2045.17 (MB)
[07/11 01:59:52    253s] ### Use bna from skp: 0
[07/11 01:59:52    253s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 01:59:53    254s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2033.49 (MB), peak = 2045.17 (MB)
[07/11 01:59:53    254s] #Default setup view is reset to wc.
[07/11 01:59:53    254s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2033.82 (MB), peak = 2045.17 (MB)
[07/11 01:59:53    254s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:53    254s] #Current view: wc 
[07/11 01:59:53    254s] #Current enabled view: wc 
[07/11 01:59:53    254s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2033.35 (MB), peak = 2045.17 (MB)
[07/11 01:59:53    254s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:53    254s] #Done generating timing data.
[07/11 01:59:53    254s] ### Time Record (Timing Data Generation) is uninstalled.
[07/11 01:59:53    254s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/11 01:59:53    254s] ### Net info: total nets: 194
[07/11 01:59:53    254s] ### Net info: dirty nets: 0
[07/11 01:59:53    254s] ### Net info: marked as disconnected nets: 0
[07/11 01:59:53    254s] #num needed restored net=0
[07/11 01:59:53    254s] #need_extraction net=0 (total=194)
[07/11 01:59:53    254s] ### Net info: fully routed nets: 0
[07/11 01:59:53    254s] ### Net info: trivial (< 2 pins) nets: 99
[07/11 01:59:53    254s] ### Net info: unrouted nets: 95
[07/11 01:59:53    254s] ### Net info: re-extraction nets: 0
[07/11 01:59:53    254s] ### Net info: ignored nets: 0
[07/11 01:59:53    254s] ### Net info: skip routing nets: 0
[07/11 01:59:53    254s] ### import design signature (3): route=350982581 fixed_route=350982581 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1599371484 dirty_area=0 del_dirty_area=0 cell=621234781 placement=1124958656 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[07/11 01:59:53    254s] ### Time Record (DB Import) is uninstalled.
[07/11 01:59:53    254s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[07/11 01:59:53    254s] #RTESIG:78da95d43d4fc330100660667ec529ed10a436dc9ded385e91580155c05a05e2b491f221
[07/11 01:59:53    254s] #       25cec0bfc71253511b3b59fde8fcfa7cce66fbf97c808429a3623fa131478297030bd4a8
[07/11 01:59:53    254s] #       f764947a643afaa58fa7e47eb37d7d7bd705d4653b5948bf86a1dd41f5d3975df30d95ad
[07/11 01:59:53    254s] #       cbb9753059e79afef4f0a7591820489bded9931d77304f76fc4704e29a8a46ca359c90c4
[07/11 01:59:53    254s] #       a5bf1281080b70e3bc6cc4a509ec4b4aace37a0d67990366a8d07f90d6ed50baeba95923
[07/11 01:59:53    254s] #       24e7e6744e209ddce8576eb9c8820245b055924db8e7520a90cba3e14d0e7b461f0c83c1
[07/11 01:59:53    254s] #       a46650715002652a021a028ea9a850067ba24845181d61c2a3aa94099b9cc2c60f8528b2
[07/11 01:59:53    254s] #       22a2038683d5728c7889391a483a5b35731798d89cc287d4fe0603bf1f6ff2a8175218ff
[07/11 01:59:53    254s] #       922657f6553956deda7eee6e4982a41f7abba4983838104c0503050ec08c7ebbe5f0de04
[07/11 01:59:53    254s] #       efc79ba54077bf5fe9df6a
[07/11 01:59:53    254s] #
[07/11 01:59:53    254s] ### Time Record (Data Preparation) is installed.
[07/11 01:59:53    254s] #RTESIG:78da95d44b4fc3300c0060cefc0aabdba1485bb19da469ae485c014dc0752a34db2af521
[07/11 01:59:53    254s] #       f571e0df13c16968d459aff9643b8eddd5fafd7107095346c57644e7f6044f3b5668d16e
[07/11 01:59:53    254s] #       c91973cfb40f476f0fc9ed6afdfcf26a0b3894cde821fde8fb6603d55757b6f52754fe50
[07/11 01:59:53    254s] #       cecd04a39fa6ba3bdefd6a560e08d2ba9bfcd10f1b98473ffc210af19a884eeb6b3821a9
[07/11 01:59:53    254s] #       737fa104222c601ae665a3ce8d90978cba8edb6b38eb1c304383e183f4d0f4e574b96ab6
[07/11 01:59:53    254s] #       08c9a93e9e1248c7690827ffb9c8800a95d82acd4eeeb9d60af4f2680493c39631148662
[07/11 01:59:53    254s] #       61da329838a8813213011d01c74434a8c59e183211c6461879548d71b2c9493661285491
[07/11 01:59:53    254s] #       15111d702c46cb316213737490b4beaae75698d89ce44bdaf082c2ef27983c6a430a1736
[07/11 01:59:53    254s] #       699ccaae2a872a58dfcded7f9220e9face2f2aa70c243ffd584eccc4e2e430150c24dc94
[07/11 01:59:53    254s] #       19435d423246f12183592ae8e61b4f38ec20
[07/11 01:59:53    254s] #
[07/11 01:59:53    254s] ### Time Record (Data Preparation) is uninstalled.
[07/11 01:59:53    254s] ### Time Record (Global Routing) is installed.
[07/11 01:59:53    254s] ### Time Record (Global Routing) is uninstalled.
[07/11 01:59:53    254s] ### Time Record (Data Preparation) is installed.
[07/11 01:59:53    254s] #Start routing data preparation on Thu Jul 11 01:59:53 2024
[07/11 01:59:53    254s] #
[07/11 01:59:53    254s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:53    254s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:53    254s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:53    254s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:53    254s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:53    254s] #Build and mark too close pins for the same net.
[07/11 01:59:53    254s] ### Time Record (Cell Pin Access) is installed.
[07/11 01:59:53    254s] #Rebuild pin access data for design.
[07/11 01:59:53    254s] #Initial pin access analysis.
[07/11 01:59:54    255s] #Detail pin access analysis.
[07/11 01:59:54    255s] ### Time Record (Cell Pin Access) is uninstalled.
[07/11 01:59:54    255s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/11 01:59:54    255s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/11 01:59:54    255s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/11 01:59:54    255s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/11 01:59:54    255s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/11 01:59:54    255s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[07/11 01:59:54    255s] #pin_access_rlayer=2(Metal2)
[07/11 01:59:54    255s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/11 01:59:54    255s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/11 01:59:54    255s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2042.28 (MB), peak = 2075.59 (MB)
[07/11 01:59:54    255s] #Regenerating Ggrids automatically.
[07/11 01:59:54    255s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/11 01:59:54    255s] #Using automatically generated G-grids.
[07/11 01:59:55    256s] #Done routing data preparation.
[07/11 01:59:55    256s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2060.49 (MB)[07/11 01:59:55    256s] ### Time Record (Data Preparation) is uninstalled.
, peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Summary of active signal nets routing constraints set by OPT:
[07/11 01:59:55    256s] #	preferred routing layers      : 0
[07/11 01:59:55    256s] #	preferred routing layer effort: 0
[07/11 01:59:55    256s] #	preferred extra space         : 0
[07/11 01:59:55    256s] #	preferred multi-cut via       : 0
[07/11 01:59:55    256s] #	avoid detour                  : 0
[07/11 01:59:55    256s] #	expansion ratio               : 0
[07/11 01:59:55    256s] #	net priority                  : 0
[07/11 01:59:55    256s] #	s2s control                   : 0
[07/11 01:59:55    256s] #	avoid chaining                : 0
[07/11 01:59:55    256s] #	inst-based stacking via       : 0
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Summary of active signal nets routing constraints set by USER:
[07/11 01:59:55    256s] #	preferred routing layers      : 0
[07/11 01:59:55    256s] #	preferred routing layer effort     : 0
[07/11 01:59:55    256s] #	preferred extra space              : 0
[07/11 01:59:55    256s] #	preferred multi-cut via            : 0
[07/11 01:59:55    256s] #	avoid detour                       : 0
[07/11 01:59:55    256s] #	net weight                         : 0
[07/11 01:59:55    256s] #	avoid chaining                     : 0
[07/11 01:59:55    256s] #	cell-based stacking via (required) : 0
[07/11 01:59:55    256s] #	cell-based stacking via (optional) : 0
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Start timing driven prevention iteration...
[07/11 01:59:55    256s] ### td_prevention_read_timing_data starts on Thu Jul 11 01:59:55 2024 with memory = 2060.51 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #----------------------------------------------------
[07/11 01:59:55    256s] # Summary of active signal nets routing constraints
[07/11 01:59:55    256s] #+--------------------------+-----------+
[07/11 01:59:55    256s] #+--------------------------+-----------+
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #----------------------------------------------------
[07/11 01:59:55    256s] #Done timing-driven prevention
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2060.52 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #Total number of trivial nets (e.g. < 2 pins) = 99 (skipped).
[07/11 01:59:55    256s] #Total number of routable nets = 95.
[07/11 01:59:55    256s] #Total number of nets in the design = 194.
[07/11 01:59:55    256s] #95 routable nets do not have any wires.
[07/11 01:59:55    256s] #95 nets will be global routed.
[07/11 01:59:55    256s] ### Time Record (Data Preparation) is installed.
[07/11 01:59:55    256s] ### init rcell_view design signature (4): route=350982581 flt_obj=0 net_attr=1658894691 dirty_area=520081981 del_dirty_area=0
[07/11 01:59:55    256s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:55    256s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:55    256s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:55    256s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:55    256s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:55    256s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:55    256s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:55    256s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:55    256s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:55    256s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:55    256s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '114' on M1. As a result, an RC of wire width '120' is being used instead. This may cause some accuracy degradation.
[07/11 01:59:55    256s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M2. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/11 01:59:55    256s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M3. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/11 01:59:55    256s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M4. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/11 01:59:55    256s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M5. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/11 01:59:55    256s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M6. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Finished routing data preparation on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Cpu time = 00:00:00
[07/11 01:59:55    256s] #Elapsed time = 00:00:00
[07/11 01:59:55    256s] #Increased memory = 0.18 (MB)
[07/11 01:59:55    256s] #Total memory = 2060.71 (MB)
[07/11 01:59:55    256s] ### Time Record (Data Preparation) is uninstalled.
[07/11 01:59:55    256s] #Peak memory = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### Time Record (Global Routing) is installed.
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Start global routing on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Start global routing initialization on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Number of eco nets is 0
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Start global routing data preparation on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### build_merged_routing_blockage_rect_list starts on Thu Jul 11 01:59:55 2024 with memory = 2060.76 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #Start routing resource analysis on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### init_is_bin_blocked starts on Thu Jul 11 01:59:55 2024 with memory = 2060.79 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### before RA design signature (5): route=350982581 flt_obj=0
[07/11 01:59:55    256s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jul 11 01:59:55 2024 with memory = 2060.95 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### adjust_flow_cap starts on Thu Jul 11 01:59:55 2024 with memory = 2061.09 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### adjust_flow_per_partial_route_obs starts on Thu Jul 11 01:59:55 2024 with memory = 2061.09 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### set_via_blocked starts on Thu Jul 11 01:59:55 2024 with memory = 2061.09 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### copy_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2061.09 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #Routing resource analysis is done on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### report_flow_cap starts on Thu Jul 11 01:59:55 2024 with memory = 2061.09 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #  Resource Analysis:
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/11 01:59:55    256s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/11 01:59:55    256s] #  --------------------------------------------------------------
[07/11 01:59:55    256s] #  Metal1         H          84          78         132    34.09%
[07/11 01:59:55    256s] #  Metal2         V         133          37         132     0.00%
[07/11 01:59:55    256s] #  Metal3         H         145          17         132     0.00%
[07/11 01:59:55    256s] #  Metal4         V         133          37         132     0.00%
[07/11 01:59:55    256s] #  Metal5         H         145          17         132     0.00%
[07/11 01:59:55    256s] #  Metal6         V         133          37         132     0.00%
[07/11 01:59:55    256s] #  Metal7         H         145          17         132     0.00%
[07/11 01:59:55    256s] #  Metal8         V         133          37         132     0.00%
[07/11 01:59:55    256s] #  Metal9         H         140          22         132     0.00%
[07/11 01:59:55    256s] #  Metal10        V          47          20         132     0.00%
[07/11 01:59:55    256s] #  Metal11        H          55           9         132     0.00%
[07/11 01:59:55    256s] #  --------------------------------------------------------------
[07/11 01:59:55    256s] #  Total                   1297      20.16%        1452     3.10%
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### analyze_m2_tracks starts on Thu Jul 11 01:59:55 2024 with memory = 2061.10 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### report_initial_resource starts on Thu Jul 11 01:59:55 2024 with memory = 2061.10 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### mark_pg_pins_accessibility starts on Thu Jul 11 01:59:55 2024 with memory = 2061.10 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### set_net_region starts on Thu Jul 11 01:59:55 2024 with memory = 2061.11 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Global routing data preparation is done on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.12 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### prepare_level starts on Thu Jul 11 01:59:55 2024 with memory = 2061.13 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init level 1 starts on Thu Jul 11 01:59:55 2024 with memory = 2061.14 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### Level 1 hgrid = 12 X 11
[07/11 01:59:55    256s] ### prepare_level_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2061.18 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Global routing initialization is done on Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.19 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Skip 1/3 round for no nets in the round...
[07/11 01:59:55    256s] #Skip 2/3 round for no nets in the round...
[07/11 01:59:55    256s] #Route nets in 3/3 round...
[07/11 01:59:55    256s] #start global routing iteration 1...
[07/11 01:59:55    256s] ### init_flow_edge starts on Thu Jul 11 01:59:55 2024 with memory = 2061.25 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2064.88 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### routing at level 1 (topmost level) iter 0
[07/11 01:59:55    256s] ### measure_qor starts on Thu Jul 11 01:59:55 2024 with memory = 2065.48 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### measure_congestion starts on Thu Jul 11 01:59:55 2024 with memory = 2065.48 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.49 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #start global routing iteration 2...
[07/11 01:59:55    256s] ### routing at level 1 (topmost level) iter 1
[07/11 01:59:55    256s] ### measure_qor starts on Thu Jul 11 01:59:55 2024 with memory = 2065.61 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### measure_congestion starts on Thu Jul 11 01:59:55 2024 with memory = 2065.61 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.61 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### route_end starts on Thu Jul 11 01:59:55 2024 with memory = 2065.62 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Total number of trivial nets (e.g. < 2 pins) = 99 (skipped).
[07/11 01:59:55    256s] #Total number of routable nets = 95.
[07/11 01:59:55    256s] #Total number of nets in the design = 194.
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #95 routable nets have routed wires.
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Routed nets constraints summary:
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #        Rules   Unconstrained  
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #      Default              95  
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #        Total              95  
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Routing constraints summary of the whole design:
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #        Rules   Unconstrained  
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #      Default              95  
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #        Total              95  
[07/11 01:59:55    256s] #-----------------------------
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### adjust_flow_per_partial_route_obs starts on Thu Jul 11 01:59:55 2024 with memory = 2065.62 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_base_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2065.63 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init_flow_edge starts on Thu Jul 11 01:59:55 2024 with memory = 2065.63 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2065.66 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### report_overcon starts on Thu Jul 11 01:59:55 2024 with memory = 2065.67 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #                 OverCon       OverCon          
[07/11 01:59:55    256s] #                  #Gcell        #Gcell    %Gcell
[07/11 01:59:55    256s] #     Layer[07/11 01:59:55    256s]   Flow/Cap           (1)           (2)   OverCon--------------
[07/11 01:59:55    256s] #  ----------------------------------------------
[07/11 01:59:55    256s] #  Metal1       0.33        0(0.00%)      0(0.00%)   (0.00%)
     0.39  [07/11 01:59:55    256s] #  Metal2        1(0.76%)      1(0.76%)   (1.52%)
     0.24  [07/11 01:59:55    256s] #  Metal3        0(0.00%)      0(0.00%)   (0.00%)
     0.22  [07/11 01:59:55    256s] #  Metal4        0(0.00%)      0(0.00%)   (0.00%)
     0.10  [07/11 01:59:55    256s] #  Metal5        0(0.00%)      0(0.00%)   (0.00%)
     0.21  [07/11 01:59:55    256s] #  Metal6        0(0.00%)      0(0.00%)   (0.00%)
     0.10  [07/11 01:59:55    256s] #  Metal7        0(0.00%)      0(0.00%)   (0.00%)
     0.21  [07/11 01:59:55    256s] #  Metal8        0(0.00%)      0(0.00%)   (0.00%)
     0.13  [07/11 01:59:55    256s] #  Metal9        0(0.00%)      0(0.00%)   (0.00%)
     0.25  [07/11 01:59:55    256s] #  Metal10       0(0.00%)      0(0.00%)   (0.00%)
     0.00  [07/11 01:59:55    256s] #  Metal11       0(0.00%)      0(0.00%)   (0.00%)
--------------[07/11 01:59:55    256s] #  ----------------------------------------------
[07/11 01:59:55    256s] #     Total      1(0.07%)      1(0.07%)   (0.14%)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[07/11 01:59:55    256s] #  Overflow after GR: 0.00% H + 0.14% V
[07/11 01:59:55    256s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_base_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2065.69 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init_flow_edge starts on Thu Jul 11 01:59:55 2024 with memory = 2065.69 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_flow starts on Thu Jul 11 01:59:55 2024 with memory = 2065.69 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### generate_cong_map_content starts on Thu Jul 11 01:59:55 2024 with memory = 2065.69 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### Sync with Inovus CongMap starts on Thu Jul 11 01:59:55 2024 with memory = 2065.70 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #Hotspot report including placement blocked areas
[07/11 01:59:55    256s] OPERPROF: Starting HotSpotCal at level 1, MEM:2540.0M, EPOCH TIME: 1720655995.177067
[07/11 01:59:55    256s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/11 01:59:55    256s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/11 01:59:55    256s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/11 01:59:55    256s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[07/11 01:59:55    256s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/11 01:59:55    256s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[07/11 01:59:55    256s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/11 01:59:55    256s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:59:55    256s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/11 01:59:55    256s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/11 01:59:55    256s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/11 01:59:55    256s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/11 01:59:55    256s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2540.0M, EPOCH TIME: 1720655995.179417
[07/11 01:59:55    256s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### update starts on Thu Jul 11 01:59:55 2024 with memory = 2065.70 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #Complete Global Routing.
[07/11 01:59:55    256s] #Total wire length = 758 um.
[07/11 01:59:55    256s] #Total half perimeter of net bounding box = 630 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal1 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal2 = 353 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal3 = 399 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal4 = 6 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal5 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal6 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal7 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal8 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal9 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal10 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal11 = 0 um.
[07/11 01:59:55    256s] #Total number of vias = 538
[07/11 01:59:55    256s] #Up-Via Summary (total 538):
[07/11 01:59:55    256s] #           
[07/11 01:59:55    256s] #-----------------------
[07/11 01:59:55    256s] # Metal1            333
[07/11 01:59:55    256s] # Metal2            203
[07/11 01:59:55    256s] # Metal3              2
[07/11 01:59:55    256s] #-----------------------
[07/11 01:59:55    256s] #                   538 
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Total number of involved regular nets 7
[07/11 01:59:55    256s] #Maximum src to sink distance  38.7
[07/11 01:59:55    256s] #Average of max src_to_sink distance  23.5
[07/11 01:59:55    256s] #Average of ave src_to_sink distance  15.2
[07/11 01:59:55    256s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### report_overcon starts on Thu Jul 11 01:59:55 2024 with memory = 2065.73 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### report_overcon starts on Thu Jul 11 01:59:55 2024 with memory = 2065.73 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #Max overcon = 2 tracks.
[07/11 01:59:55    256s] #Total overcon = 0.14%.
[07/11 01:59:55    256s] #Worst layer Gcell overcon rate = 0.00%.
[07/11 01:59:55    256s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### global_route design signature (6): route=1540598755 net_attr=1226070875
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Global routing statistics:
[07/11 01:59:55    256s] #Cpu time = 00:00:00
[07/11 01:59:55    256s] #Elapsed time = 00:00:00
[07/11 01:59:55    256s] #Increased memory = 5.04 (MB)
[07/11 01:59:55    256s] #Total memory = 2065.75 (MB)
[07/11 01:59:55    256s] ### Time Record (Global Routing) is uninstalled.
[07/11 01:59:55    256s] #Peak memory = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Finished global routing on [07/11 01:59:55    256s] ### Time Record (Data Preparation) is installed.
Thu Jul 11 01:59:55 2024
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### cleanup rcell_view design signature (7): route=1540598755 flt_obj=0 vio=1905142130 net_attr=1622376667 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 01:59:55    256s] ### Time Record (Data Preparation) is uninstalled.
[07/11 01:59:55    256s] ### track-assign external-init starts on Thu Jul 11 01:59:55 2024 with memory = 2065.76 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### Time Record (Track Assignment) is installed.
[07/11 01:59:55    256s] ### init rcell_view design signature (8): route=1540598755 flt_obj=0 net_attr=1622376667 dirty_area=0 del_dirty_area=0
[07/11 01:59:55    256s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:55    256s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:55    256s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:55    256s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:55    256s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:55    256s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:55    256s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:55    256s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:55    256s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:55    256s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:55    256s] ### Time Record (Track Assignment) is uninstalled.
[07/11 01:59:55    256s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2065.76 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### track-assign engine-init starts on Thu Jul 11 01:59:55 2024 with memory = 2065.77 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### Time Record (Track Assignment) is installed.
[07/11 01:59:55    256s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:55    256s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:55    256s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:55    256s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:55    256s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:55    256s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### track-assign core-engine starts on Thu Jul 11 01:59:55 2024 with memory = 2065.82 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #Start Track Assignment.
[07/11 01:59:55    256s] #Done with 138 horizontal wires in 1 hboxes and 112 vertical wires in 1 hboxes.
[07/11 01:59:55    256s] #Done with 23 horizontal wires in 1 hboxes and 30 vertical wires in 1 hboxes.
[07/11 01:59:55    256s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Track assignment summary:
[07/11 01:59:55    256s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/11 01:59:55    256s] #------------------------------------------------------------------------
[07/11 01:59:55    256s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal2       351.76 	  0.05%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal3       392.55 	  0.15%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal4         5.78 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 01:59:55    256s] #------------------------------------------------------------------------
[07/11 01:59:55    256s] # All         750.09  	  0.10% 	  0.00% 	  0.00%
[07/11 01:59:55    256s] #Complete Track Assignment.
[07/11 01:59:55    256s] #Total wire length = 738 um.
[07/11 01:59:55    256s] #Total half perimeter of net bounding box = 630 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal1 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal2 = 348 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal3 = 384 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal4 = 6 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal5 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal6 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal7 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal8 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal9 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal10 = 0 um.
[07/11 01:59:55    256s] #Total wire length on LAYER Metal11 = 0 um.
[07/11 01:59:55    256s] #Total number of vias = 538
[07/11 01:59:55    256s] #Up-Via Summary (total 538):
[07/11 01:59:55    256s] #           
[07/11 01:59:55    256s] #-----------------------
[07/11 01:59:55    256s] # Metal1            333
[07/11 01:59:55    256s] # Metal2            203
[07/11 01:59:55    256s] # Metal3              2
[07/11 01:59:55    256s] #-----------------------
[07/11 01:59:55    256s] #                   538 
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### track_assign design signature (9): route=1419361399
[07/11 01:59:55    256s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[07/11 01:59:55    256s] ### Time Record (Track Assignment) is uninstalled.
[07/11 01:59:55    256s] ### cleanup rcell_view design signature (10): route=861409637 flt_obj=0 vio=1905142130 net_attr=1032631933 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 01:59:55    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2066.08 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Start post global route fixing for timing critical nets ...
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] ### update_timing_after_routing starts on Thu Jul 11 01:59:55 2024 with memory = 2066.09 (MB), peak = 2075.59 (MB)
[07/11 01:59:55    256s] ### Time Record (Timing Data Generation) is installed.
[07/11 01:59:55    256s] #* Updating design timing data...
[07/11 01:59:55    256s] #Extracting RC...
[07/11 01:59:55    256s] Un-suppress "**WARN ..." messages.
[07/11 01:59:55    256s] #
[07/11 01:59:55    256s] #Start tQuantus RC extraction...
[07/11 01:59:55    256s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[07/11 01:59:55    256s] #Extract in track assign mode
[07/11 01:59:55    256s] #Minimum voltage of a net in the design = 0.000.
[07/11 01:59:55    256s] #Maximum voltage of a net in the design = 1.100.
[07/11 01:59:55    256s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 01:59:55    256s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 01:59:55    256s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 01:59:55    256s] #Start building rc corner(s)...
[07/11 01:59:55    256s] #Number of RC Corner = 1
[07/11 01:59:55    256s] #Corner rccorners /home/myanik/work/teknofest24/alaz/playground/gpio/QRC_Tech/gpdk045.tch 25.000000 (real) 
[07/11 01:59:55    256s] #(i=11, n=11 2000)
[07/11 01:59:55    256s] #METAL_1 -> Metal1 (1)
[07/11 01:59:55    256s] #METAL_2 -> Metal2 (2)
[07/11 01:59:55    256s] #METAL_3 -> Metal3 (3)
[07/11 01:59:55    256s] #METAL_4 -> Metal4 (4)
[07/11 01:59:55    256s] #METAL_5 -> Metal5 (5)
[07/11 01:59:55    256s] #METAL_6 -> Metal6 (6)
[07/11 01:59:55    256s] #METAL_7 -> Metal7 (7)
[07/11 01:59:55    256s] #METAL_8 -> Metal8 (8)
[07/11 01:59:55    256s] #METAL_9 -> Metal9 (9)
[07/11 01:59:55    256s] #METAL_10 -> Metal10 (10)
[07/11 01:59:55    256s] #METAL_11 -> Metal11 (11)
[07/11 01:59:55    256s] #SADV_On
[07/11 01:59:55    256s] # Corner(s) : 
[07/11 01:59:55    256s] #rccorners [25.00]
[07/11 01:59:56    257s] # Corner id: 0
[07/11 01:59:56    257s] # Layout Scale: 1.000000
[07/11 01:59:56    257s] # Has Metal Fill model: yes
[07/11 01:59:56    257s] # Temperature was set
[07/11 01:59:56    257s] # Temperature : 25.000000
[07/11 01:59:56    257s] # Ref. Temp   : 25.000000
[07/11 01:59:56    257s] #user defined extract_shrink_factor of 0.90 overrides the tech file layout scale of 1.00
[07/11 01:59:56    257s] #SADV_Off
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[1] tech width 120 != ict width 133.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[1] tech spc 120 != ict spc 133.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[2] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[2] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[3] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[3] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[4] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[4] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[5] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[5] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[6] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[6] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[7] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[7] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[8] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[8] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[9] tech width 160 != ict width 177.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[9] tech spc 140 != ict spc 155.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[10] tech width 440 != ict width 488.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[10] tech spc 400 != ict spc 444.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[11] tech width 440 != ict width 488.0
[07/11 01:59:56    257s] #
[07/11 01:59:56    257s] #layer[11] tech spc 400 != ict spc 444.0
[07/11 01:59:56    257s] #total pattern=286 [11, 792]
[07/11 01:59:56    257s] #Generating the tQuantus model file automatically.
[07/11 01:59:56    257s] #num_tile=32032 avg_aspect_ratio=2.212239 
[07/11 01:59:56    257s] #Vertical num_row 64 per_row= 500 halo= 12000 
[07/11 01:59:56    257s] #hor_num_col = 68 final aspect_ratio= 1.857778
[07/11 02:00:23    282s] #Build RC corners: cpu time = 00:00:26, elapsed time = 00:00:28, memory = 2178.59 (MB), peak = 2324.68 (MB)
[07/11 02:00:24    284s] #Finish check_net_pin_list step Enter extract
[07/11 02:00:24    284s] #Start init net ripin tree building
[07/11 02:00:24    284s] #Finish init net ripin tree building
[07/11 02:00:24    284s] #Cpu time = 00:00:00
[07/11 02:00:24    284s] #Elapsed time = 00:00:00
[07/11 02:00:24    284s] #Increased memory = 0.00 (MB)
[07/11 02:00:24    284s] #Total memory = 2182.84 (MB)
[07/11 02:00:24    284s] #Peak memory = 2324.68 (MB)
[07/11 02:00:24    284s] #begin processing metal fill model file
[07/11 02:00:24    284s] #end processing metal fill model file
[07/11 02:00:24    284s] ### track-assign external-init starts on Thu Jul 11 02:00:24 2024 with memory = 2182.86 (MB), peak = 2324.68 (MB)
[07/11 02:00:24    284s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:24    284s] ### init rcell_view design signature (11): route=861409637 flt_obj=0 net_attr=1032631933 dirty_area=0 del_dirty_area=0
[07/11 02:00:24    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:24    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:24    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:24    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:24    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:24    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:24    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:24    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:24    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:24    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:24    284s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:24    284s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:24    284s] ### track-assign engine-init starts on Thu Jul 11 02:00:24 2024 with memory = 2183.05 (MB), peak = 2324.68 (MB)
[07/11 02:00:24    284s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:24    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:24    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:24    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:24    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:24    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:24    284s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:24    284s] #
[07/11 02:00:24    284s] #Start Post Track Assignment Wire Spread.
[07/11 02:00:24    284s] #Done with 37 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
[07/11 02:00:24    284s] #Complete Post Track Assignment Wire Spread.
[07/11 02:00:24    284s] #
[07/11 02:00:24    284s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:24    284s] ### cleanup rcell_view design signature (12): route=1638564167 flt_obj=0 vio=1905142130 net_attr=1198384533 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:24    284s] #Length limit = 200 pitches
[07/11 02:00:24    284s] #opt mode = 2
[07/11 02:00:24    284s] ### init rcell_view design signature (13): route=1638564167 flt_obj=0 net_attr=1198384533 dirty_area=0 del_dirty_area=0
[07/11 02:00:24    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:24    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:24    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:24    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:24    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:24    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:24    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:24    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:24    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:24    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:24    284s] #Finish check_net_pin_list step Fix net pin list
[07/11 02:00:24    284s] #Start generate extraction boxes.
[07/11 02:00:24    284s] #
[07/11 02:00:24    284s] #Extract using 30 x 30 Hboxes
[07/11 02:00:24    284s] #2x2 initial hboxes
[07/11 02:00:24    284s] #Use area based hbox pruning.
[07/11 02:00:24    284s] #0/0 hboxes pruned.
[07/11 02:00:24    284s] #Complete generating extraction boxes.
[07/11 02:00:24    284s] #Extract 1 hboxes with single thread on machine with  Xeon 2.50GHz 33792KB Cache 64CPU...
[07/11 02:00:24    284s] #Process 0 special clock nets for rc extraction
[07/11 02:00:24    284s] #WARNING (NREX-80) Net rst_n does not have a driver pin. It may have incomplete route.
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:rst_n of net 0(rst_n) into rc tree
[07/11 02:00:24    284s] #WARNING (NREX-80) Net clk does not have a driver pin. It may have incomplete route.
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:clk of net 1(clk) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[16] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[17] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[18] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[19] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[20] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[21] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[22] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[23] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[24] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[25] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[26] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[27] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[28] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[29] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[30] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[31] of net 4(wb_dat_o[16]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[14] of net 9(gpio_odr[14]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[3] of net 10(gpio_odr[3]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[15] of net 11(gpio_odr[15]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[4] of net 12(gpio_odr[4]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[6] of net 13(gpio_odr[6]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[5] of net 14(gpio_odr[5]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[10] of net 15(gpio_odr[10]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[12] of net 16(gpio_odr[12]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[13] of net 17(gpio_odr[13]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[0] of net 18(gpio_odr[0]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[9] of net 19(gpio_odr[9]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[2] of net 20(gpio_odr[2]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[7] of net 21(gpio_odr[7]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[8] of net 22(gpio_odr[8]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[11] of net 23(gpio_odr[11]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:gpio_odr[1] of net 24(gpio_odr[1]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[1] of net 27(wb_dat_o[1]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[15] of net 29(wb_dat_o[15]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[11] of net 30(wb_dat_o[11]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[7] of net 31(wb_dat_o[7]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[4] of net 32(wb_dat_o[4]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[9] of net 33(wb_dat_o[9]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[3] of net 34(wb_dat_o[3]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[2] of net 35(wb_dat_o[2]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[5] of net 37(wb_dat_o[5]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[8] of net 38(wb_dat_o[8]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[6] of net 39(wb_dat_o[6]) into rc tree
[07/11 02:00:24    284s] #WARNING (NREX-80) Net wb_we_i does not have a driver pin. It may have incomplete route.
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_we_i of net 40(wb_we_i) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[10] of net 41(wb_dat_o[10]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[14] of net 42(wb_dat_o[14]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[12] of net 43(wb_dat_o[12]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[13] of net 44(wb_dat_o[13]) into rc tree
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_dat_o[0] of net 45(wb_dat_o[0]) into rc tree
[07/11 02:00:24    284s] #WARNING (NREX-80) Net wb_adr_i[2] does not have a driver pin. It may have incomplete route.
[07/11 02:00:24    284s] #Need to add unplaced ipin PIN:wb_adr_i[2] of net 46(wb_adr_i[2]) into rc tree
[07/11 02:00:24    284s] #Total 95 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[07/11 02:00:24    284s] #Run Statistics for Extraction:
[07/11 02:00:24    284s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[07/11 02:00:24    284s] #   Increased memory =     5.38 (MB), total memory =  2188.60 (MB), peak memory =  2324.68 (MB)
[07/11 02:00:24    284s] #
[07/11 02:00:24    284s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[07/11 02:00:24    284s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2186.07 (MB), peak = 2324.68 (MB)
[07/11 02:00:24    284s] #RC Statistics: 387 Res, 286 Ground Cap, 0 XCap (Edge to Edge)
[07/11 02:00:24    284s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 1470.98 (255), Avg L-Edge Length: 8603.19 (69)
[07/11 02:00:24    284s] #Register nets and terms for rcdb /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d
[07/11 02:00:24    284s] #Finish registering nets and terms for rcdb.
[07/11 02:00:24    284s] #Start writing RC data.
[07/11 02:00:24    284s] #Finish writing RC data
[07/11 02:00:25    284s] #Finish writing rcdb with 640 nodes, 545 edges, and 0 xcaps
[07/11 02:00:25    284s] #0 inserted nodes are removed
[07/11 02:00:25    284s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[07/11 02:00:25    284s] ### track-assign external-init starts on Thu Jul 11 02:00:25 2024 with memory = 2196.88 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:25    284s] ### init rcell_view design signature (14): route=1638564167 flt_obj=0 net_attr=1198384533 dirty_area=0 del_dirty_area=0
[07/11 02:00:25    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:25    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:25    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:25    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:25    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:25    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:25    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:25    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:25    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:25    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:25    284s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    284s] ### track-assign engine-init starts on Thu Jul 11 02:00:25 2024 with memory = 2190.01 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:25    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:25    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:25    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:25    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:25    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:25    284s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    284s] #Remove Post Track Assignment Wire Spread
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:25    284s] ### cleanup rcell_view design signature (15): route=861409637 flt_obj=0 vio=1905142130 net_attr=1198384533 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:25    284s] Restoring parasitic data from file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d' ...
[07/11 02:00:25    284s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d' for reading (mem: 2743.969M)
[07/11 02:00:25    284s] Reading RCDB with compressed RC data.
[07/11 02:00:25    284s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d' for content verification (mem: 2743.969M)
[07/11 02:00:25    284s] Reading RCDB with compressed RC data.
[07/11 02:00:25    284s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d': 0 access done (mem: 2743.969M)
[07/11 02:00:25    284s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d': 0 access done (mem: 2743.969M)
[07/11 02:00:25    284s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2743.969M)
[07/11 02:00:25    284s] Following multi-corner parasitics specified:
[07/11 02:00:25    284s] 	/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d (rcdb)
[07/11 02:00:25    284s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d' for reading (mem: 2743.969M)
[07/11 02:00:25    284s] Reading RCDB with compressed RC data.
[07/11 02:00:25    284s] 		Cell gpio_controller has rcdb /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d specified
[07/11 02:00:25    284s] Cell gpio_controller, hinst 
[07/11 02:00:25    284s] processing rcdb (/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d) for hinst (top) of cell (gpio_controller);
[07/11 02:00:25    284s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/nr34755_FPfSQu.rcdb.d': 0 access done (mem: 2743.969M)
[07/11 02:00:25    284s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2743.969M)
[07/11 02:00:25    284s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_vCrbv4.rcdb.d/gpio_controller.rcdb.d' for reading (mem: 2743.969M)
[07/11 02:00:25    284s] Reading RCDB with compressed RC data.
[07/11 02:00:25    284s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_vCrbv4.rcdb.d/gpio_controller.rcdb.d': 0 access done (mem: 2745.973M)
[07/11 02:00:25    284s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2745.973M)
[07/11 02:00:25    284s] Done read_parasitics... (cpu: 0:00:00.3 real: 0:00:00.0 mem: 2745.973M)
[07/11 02:00:25    284s] #
[07/11 02:00:25    284s] #Restore RCDB.
[07/11 02:00:25    284s] ### track-assign external-init starts on Thu Jul 11 02:00:25 2024 with memory = 2191.09 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:25    284s] ### init rcell_view design signature (16): route=861409637 flt_obj=0 net_attr=1198384533 dirty_area=0 del_dirty_area=0
[07/11 02:00:25    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:25    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:25    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:25    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:25    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:25    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:25    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:25    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:25    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:25    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:25    284s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    284s] ### track-assign engine-init starts on Thu Jul 11 02:00:25 2024 with memory = 2191.09 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:25    284s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:25    284s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:25    284s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:25    284s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:25    284s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:25    284s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    284s] #Remove Post Track Assignment Wire Spread
[07/11 02:00:25    284s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:25    284s] ### cleanup rcell_view design signature (17): route=861409637 flt_obj=0 vio=1905142130 net_attr=1198384533 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:25    284s] #
[07/11 02:00:25    284s] #Complete tQuantus RC extraction.
[07/11 02:00:25    284s] #Cpu time = 00:00:28
[07/11 02:00:25    284s] #Elapsed time = 00:00:30
[07/11 02:00:25    284s] #Increased memory = 124.53 (MB)
[07/11 02:00:25    284s] #Total memory = 2190.62 (MB)
[07/11 02:00:25    284s] #Peak memory = 2324.68 (MB)
[07/11 02:00:25    284s] #
[07/11 02:00:25    284s] Un-suppress "**WARN ..." messages.
[07/11 02:00:25    284s] #RC Extraction Completed...
[07/11 02:00:25    284s] ### update_timing starts on Thu Jul 11 02:00:25 2024 with memory = 2190.62 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    284s] AAE_INFO: switching -siAware from false to true ...
[07/11 02:00:25    284s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[07/11 02:00:25    284s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/11 02:00:25    284s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[07/11 02:00:25    284s] ### generate_timing_data starts on Thu Jul 11 02:00:25 2024 with memory = 2170.90 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    284s] #Reporting timing...
[07/11 02:00:25    284s] ### report_timing starts on Thu Jul 11 02:00:25 2024 with memory = 2172.44 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] ### report_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    285s] ###############################################################
[07/11 02:00:25    285s] #  Generated by:      Cadence Innovus 21.18-s099_1
[07/11 02:00:25    285s] #  OS:                Linux x86_64(Host ID ip-10-3-90-108)
[07/11 02:00:25    285s] #  Generated on:      Thu Jul 11 02:00:25 2024
[07/11 02:00:25    285s] #  Design:            gpio_controller
[07/11 02:00:25    285s] #  Command:           route_design -global_detail
[07/11 02:00:25    285s] ###############################################################
[07/11 02:00:25    285s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
[07/11 02:00:25    285s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.12 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] #Library Standard Delay: 36.80ps
[07/11 02:00:25    285s] #Slack threshold: 0.00ps
[07/11 02:00:25    285s] ### generate_net_cdm_timing starts on Thu Jul 11 02:00:25 2024 with memory = 2193.12 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    285s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/11 02:00:25    285s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.12 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] ### Use bna from skp: 0
[07/11 02:00:25    285s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.12 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] Worst slack reported in the design = 8.163666 (late)
[07/11 02:00:25    285s] 
[07/11 02:00:25    285s] *** writeDesignTiming (0:00:00.0) ***
[07/11 02:00:25    285s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2193.29 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] Un-suppress "**WARN ..." messages.
[07/11 02:00:25    285s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    285s] #Number of victim nets: 0
[07/11 02:00:25    285s] #Number of aggressor nets: 0
[07/11 02:00:25    285s] #Number of weak nets: 0
[07/11 02:00:25    285s] #Number of critical nets: 0
[07/11 02:00:25    285s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/11 02:00:25    285s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/11 02:00:25    285s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/11 02:00:25    285s] #Total number of nets: 95
[07/11 02:00:25    285s] ### update_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    285s] ### Time Record (Timing Data Generation) is uninstalled.
[07/11 02:00:25    285s] ### update_timing_after_routing cpu:00:00:29, real:00:00:31, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:25    285s] #Total number of significant detoured timing critical nets is 0
[07/11 02:00:25    285s] #Total number of selected detoured timing critical nets is 0
[07/11 02:00:25    285s] #
[07/11 02:00:25    285s] #----------------------------------------------------
[07/11 02:00:25    285s] # Summary of active signal nets routing constraints
[07/11 02:00:25    285s] #+--------------------------+-----------+
[07/11 02:00:25    285s] #+--------------------------+-----------+
[07/11 02:00:25    285s] #
[07/11 02:00:25    285s] #----------------------------------------------------
[07/11 02:00:25    285s] ### run_free_timing_graph starts on Thu Jul 11 02:00:25 2024 with memory = 2192.55 (MB), peak = 2324.68 (MB)
[07/11 02:00:25    285s] ### Time Record (Timing Data Generation) is installed.
[07/11 02:00:26    285s] ### Time Record (Timing Data Generation) is uninstalled.
[07/11 02:00:26    285s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.3 GB
[07/11 02:00:26    285s] ### run_build_timing_graph starts on Thu Jul 11 02:00:26 2024 with memory = 1836.91 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    285s] ### Time Record (Timing Data Generation) is installed.
[07/11 02:00:26    285s] Current (total cpu=0:04:46, real=0:57:32, peak res=2324.7M, current mem=2098.5M)
[07/11 02:00:26    285s] gpio_controller
[07/11 02:00:26    285s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2109.8M, current mem=2109.8M)
[07/11 02:00:26    285s] Current (total cpu=0:04:46, real=0:57:32, peak res=2324.7M, current mem=2109.8M)
[07/11 02:00:26    285s] ### Time Record (Timing Data Generation) is uninstalled.
[07/11 02:00:26    285s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:26    285s] ### track-assign external-init starts on Thu Jul 11 02:00:26 2024 with memory = 2109.81 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    285s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:26    285s] ### init rcell_view design signature (18): route=861409637 flt_obj=0 net_attr=1198384533 dirty_area=0 del_dirty_area=0
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:26    285s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:26    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.81 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    285s] #* Importing design timing data...
[07/11 02:00:26    285s] #Number of victim nets: 0
[07/11 02:00:26    285s] #Number of aggressor nets: 0
[07/11 02:00:26    285s] #Number of weak nets: 0
[07/11 02:00:26    285s] #Number of critical nets: 0
[07/11 02:00:26    285s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/11 02:00:26    285s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/11 02:00:26    285s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/11 02:00:26    285s] #Total number of nets: 95
[07/11 02:00:26    285s] ### track-assign engine-init starts on Thu Jul 11 02:00:26 2024 with memory = 2109.81 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    285s] ### Time Record (Track Assignment) is installed.
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] #
[07/11 02:00:26    285s] #timing driven effort level: 3
[07/11 02:00:26    285s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:26    285s] ### track-assign core-engine starts on Thu Jul 11 02:00:26 2024 with memory = 2109.81 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    285s] #Start Track Assignment With Timing Driven.
[07/11 02:00:26    285s] #Done with 5 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
[07/11 02:00:26    285s] #Done with 0 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[07/11 02:00:26    285s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/11 02:00:26    285s] #
[07/11 02:00:26    285s] #Track assignment summary:
[07/11 02:00:26    285s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/11 02:00:26    285s] #------------------------------------------------------------------------
[07/11 02:00:26    285s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal2       353.09 	  0.07%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal3       391.75 	  0.15%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal4         5.78 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[07/11 02:00:26    285s] #------------------------------------------------------------------------
[07/11 02:00:26    285s] # All         750.62  	  0.11% 	  0.00% 	  0.00%
[07/11 02:00:26    285s] #Complete Track Assignment With Timing Driven.
[07/11 02:00:26    285s] #Total wire length = 741 um.
[07/11 02:00:26    285s] #Total half perimeter of net bounding box = 630 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal1 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal2 = 350 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal3 = 386 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal4 = 6 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal5 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal6 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal7 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal8 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal9 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal10 = 0 um.
[07/11 02:00:26    285s] #Total wire length on LAYER Metal11 = 0 um.
[07/11 02:00:26    285s] #Total number of vias = 538
[07/11 02:00:26    285s] #Up-Via Summary (total 538):
[07/11 02:00:26    285s] #           
[07/11 02:00:26    285s] #-----------------------
[07/11 02:00:26    285s] # Metal1            333
[07/11 02:00:26    285s] # Metal2            203
[07/11 02:00:26    285s] # Metal3              2
[07/11 02:00:26    285s] #-----------------------
[07/11 02:00:26    285s] #                   538 
[07/11 02:00:26    285s] #
[07/11 02:00:26    285s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:26    285s] ### Time Record (Track Assignment) is uninstalled.
[07/11 02:00:26    285s] ### cleanup rcell_view design signature (19): route=1425497369 flt_obj=0 vio=1905142130 net_attr=1198384533 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:26    285s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.82 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    285s] #
[07/11 02:00:26    285s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/11 02:00:26    285s] #Cpu time = 00:00:31
[07/11 02:00:26    285s] #Elapsed time = 00:00:33
[07/11 02:00:26    285s] #Increased memory = 74.32 (MB)
[07/11 02:00:26    285s] #Total memory = 2109.82 (MB)
[07/11 02:00:26    285s] #Peak memory = 2324.68 (MB)
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] ### Time Record (Detail Routing) is installed.
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] ### init rcell_view design signature (20): route=748048265 flt_obj=0 net_attr=1198384533 dirty_area=0 del_dirty_area=0
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:26    285s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:26    285s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:26    285s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:26    285s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:26    285s] #Start reading timing information from file .timing_file_34755.tif.gz ...
[07/11 02:00:26    285s] #Read in timing information for 134 ports, 92 instances from timing file .timing_file_34755.tif.gz.
[07/11 02:00:26    285s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/11 02:00:26    285s] #
[07/11 02:00:26    285s] #Start Detail Routing..
[07/11 02:00:26    285s] #start initial detail routing ...
[07/11 02:00:26    285s] ### Design has 0 dirty nets, has valid drcs
[07/11 02:00:26    285s] ### start hbox_route_iter design signature (21): route=748048265 flt_obj=0 vio=1622650073 net_attr=1979345178 dirty_area=0 del_dirty_area=0
[07/11 02:00:26    286s] ### end hbox_route_iter design signature (22): route=380630997 flt_obj=0 vio=1622650073 shield_wire=1 net_attr=1828253771 dirty_area=0 del_dirty_area=0
[07/11 02:00:26    286s] ### Gcell dirty-map stats: routing = 100.00%
[07/11 02:00:26    286s] #   number of violations = 0
[07/11 02:00:26    286s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2111.50 (MB), peak = 2324.68 (MB)
[07/11 02:00:26    286s] #Complete Detail Routing.
[07/11 02:00:26    286s] #Total wire length = 828 um.
[07/11 02:00:26    286s] #Total half perimeter of net bounding box = 630 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal1 = 26 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal2 = 411 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal3 = 360 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal4 = 31 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal5 = 0 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal6 = 0 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal7 = 0 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal8 = 0 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal9 = 0 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal10 = 0 um.
[07/11 02:00:26    286s] #Total wire length on LAYER Metal11 = 0 um.
[07/11 02:00:26    286s] #Total number of vias = 567
[07/11 02:00:26    286s] #Up-Via Summary (total 567):
[07/11 02:00:26    286s] #           
[07/11 02:00:26    286s] #-----------------------
[07/11 02:00:26    286s] # Metal1            334
[07/11 02:00:26    286s] # Metal2            219
[07/11 02:00:26    286s] # Metal3             14
[07/11 02:00:26    286s] #-----------------------
[07/11 02:00:26    286s] #                   567 
[07/11 02:00:26    286s] #
[07/11 02:00:26    286s] #Total number of DRC violations = 0
[07/11 02:00:27    286s] ### cleanup rcell_view design signature (23): route=380630997 flt_obj=0 vio=1905142130 net_attr=1828253771 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:27    286s] ### Time Record (Detail Routing) is uninstalled.
[07/11 02:00:27    286s] #Cpu time = 00:00:01
[07/11 02:00:27    286s] #Elapsed time = 00:00:01
[07/11 02:00:27    286s] #Increased memory = 1.70 (MB)
[07/11 02:00:27    286s] #Total memory = 2111.52 (MB)
[07/11 02:00:27    286s] #Peak memory = 2324.68 (MB)
[07/11 02:00:27    286s] ### init rcell_view design signature (24): route=380630997 flt_obj=0 net_attr=1828253771 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] ### Time Record (Post Route Wire Spreading) is installed.
[07/11 02:00:27    286s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Start Post Route wire spreading..
[07/11 02:00:27    286s] ### init rcell_view design signature (25): route=380630997 flt_obj=0 net_attr=1268460946 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Start DRC checking..
[07/11 02:00:27    286s] ### start hbox_route_iter design signature (26): route=380630997 flt_obj=0 vio=1622650073 net_attr=1898034842 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] ### end hbox_route_iter design signature (27): route=380630997 flt_obj=0 vio=1622650073 shield_wire=1 net_attr=1268460946 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] #   number of violations = 0
[07/11 02:00:27    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2110.62 (MB), peak = 2324.68 (MB)
[07/11 02:00:27    286s] #CELL_VIEW gpio_controller,init has no DRC violation.
[07/11 02:00:27    286s] #Total number of DRC violations = 0
[07/11 02:00:27    286s] #Total number of process antenna violations = 0
[07/11 02:00:27    286s] #Total number of net violated process antenna rule = 0
[07/11 02:00:27    286s] ### cleanup rcell_view design signature (28): route=380630997 flt_obj=0 vio=1905142130 net_attr=1268460946 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:27    286s] ### init rcell_view design signature (29): route=380630997 flt_obj=0 net_attr=1268460946 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Start data preparation for wire spreading...
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Data preparation is done on Thu Jul 11 02:00:27 2024
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] ### track-assign engine-init starts on Thu Jul 11 02:00:27 2024 with memory = 2110.62 (MB), peak = 2324.68 (MB)
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.3 GB
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Start Post Route Wire Spread.
[07/11 02:00:27    286s] #Done with 21 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
[07/11 02:00:27    286s] #Complete Post Route Wire Spread.
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Total wire length = 837 um.
[07/11 02:00:27    286s] #Total half perimeter of net bounding box = 630 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal1 = 26 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal2 = 413 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal3 = 367 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal4 = 31 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal5 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal6 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal7 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal8 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal9 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal10 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal11 = 0 um.
[07/11 02:00:27    286s] #Total number of vias = 567
[07/11 02:00:27    286s] #Up-Via Summary (total 567):
[07/11 02:00:27    286s] #           
[07/11 02:00:27    286s] #-----------------------
[07/11 02:00:27    286s] # Metal1            334
[07/11 02:00:27    286s] # Metal2            219
[07/11 02:00:27    286s] # Metal3             14
[07/11 02:00:27    286s] #-----------------------
[07/11 02:00:27    286s] #                   567 
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] ### cleanup rcell_view design signature (30): route=2072017748 flt_obj=0 vio=1905142130 net_attr=1661877824 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:27    286s] ### init rcell_view design signature (31): route=2072017748 flt_obj=0 net_attr=1661877824 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] #Minimum voltage of a net in the design = 0.000.
[07/11 02:00:27    286s] #Maximum voltage of a net in the design = 1.100.
[07/11 02:00:27    286s] #Voltage range [0.000 - 1.100] has 192 nets.
[07/11 02:00:27    286s] #Voltage range [0.900 - 1.100] has 1 net.
[07/11 02:00:27    286s] #Voltage range [0.000 - 0.000] has 1 net.
[07/11 02:00:27    286s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #Start DRC checking..
[07/11 02:00:27    286s] ### start hbox_route_iter design signature (32): route=2072017748 flt_obj=0 vio=1622650073 net_attr=2050376511 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] ### end hbox_route_iter design signature (33): route=2072017748 flt_obj=0 vio=1622650073 shield_wire=1 net_attr=1661877824 dirty_area=0 del_dirty_area=0
[07/11 02:00:27    286s] #   number of violations = 0
[07/11 02:00:27    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.73 (MB), peak = 2324.68 (MB)
[07/11 02:00:27    286s] #CELL_VIEW gpio_controller,init has no DRC violation.
[07/11 02:00:27    286s] #Total number of DRC violations = 0
[07/11 02:00:27    286s] #Total number of process antenna violations = 0
[07/11 02:00:27    286s] #Total number of net violated process antenna rule = 0
[07/11 02:00:27    286s] ### cleanup rcell_view design signature (34): route=1474857236 flt_obj=0 vio=1905142130 net_attr=1661877824 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:27    286s] #   number of violations = 0
[07/11 02:00:27    286s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2109.73 (MB), peak = 2324.68 (MB)
[07/11 02:00:27    286s] #CELL_VIEW gpio_controller,init has no DRC violation.
[07/11 02:00:27    286s] #Total number of DRC violations = 0
[07/11 02:00:27    286s] #Total number of process antenna violations = 0
[07/11 02:00:27    286s] #Total number of net violated process antenna rule = 0
[07/11 02:00:27    286s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/11 02:00:27    286s] #Post Route wire spread is done.
[07/11 02:00:27    286s] #Total wire length = 837 um.
[07/11 02:00:27    286s] #Total half perimeter of net bounding box = 630 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal1 = 26 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal2 = 413 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal3 = 367 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal4 = 31 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal5 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal6 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal7 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal8 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal9 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal10 = 0 um.
[07/11 02:00:27    286s] #Total wire length on LAYER Metal11 = 0 um.
[07/11 02:00:27    286s] #Total number of vias = 567
[07/11 02:00:27    286s] #Up-Via Summary (total 567):
[07/11 02:00:27    286s] #           
[07/11 02:00:27    286s] #-----------------------
[07/11 02:00:27    286s] # Metal1            334
[07/11 02:00:27    286s] # Metal2            219
[07/11 02:00:27    286s] # Metal3             14
[07/11 02:00:27    286s] #-----------------------
[07/11 02:00:27    286s] #                   567 
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] ### cleanup rcell_view design signature (35): route=1474857236 flt_obj=0 vio=1905142130 net_attr=2020685547 dirty_area=0 del_dirty_area=0 pin_access=1194466437 inst_pattern=1 halo=320319804 via=610195162 routing_via=995836026
[07/11 02:00:27    286s] #route_detail Statistics:
[07/11 02:00:27    286s] #Cpu time = 00:00:01
[07/11 02:00:27    286s] #Elapsed time = 00:00:01
[07/11 02:00:27    286s] #Increased memory = -2.07 (MB)
[07/11 02:00:27    286s] #Total memory = 2107.75 (MB)
[07/11 02:00:27    286s] #Peak memory = 2324.68 (MB)
[07/11 02:00:27    286s] ### global_detail_route design signature (36): route=1474857236 flt_obj=0 vio=1905142130 shield_wire=1
[07/11 02:00:27    286s] ### Time Record (DB Export) is installed.
[07/11 02:00:27    286s] ### export design design signature (37): route=1474857236 fixed_route=350982581 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2020685547 dirty_area=0 del_dirty_area=0 cell=621234781 placement=1124958656 pin_access=1194466437 inst_pattern=1 via=610195162 routing_via=995836026
[07/11 02:00:27    286s] ### Time Record (DB Export) is uninstalled.
[07/11 02:00:27    286s] ### Time Record (Post Callback) is installed.
[07/11 02:00:27    286s] ### Time Record (Post Callback) is uninstalled.
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] #route_global_detail statistics:
[07/11 02:00:27    286s] #Cpu time = 00:00:34
[07/11 02:00:27    286s] #Elapsed time = 00:00:35
[07/11 02:00:27    286s] #Increased memory = 122.64 (MB)
[07/11 02:00:27    286s] #Total memory = 2109.89 (MB)
[07/11 02:00:27    286s] #Peak memory = 2324.68 (MB)
[07/11 02:00:27    286s] #Number of warnings = 6
[07/11 02:00:27    286s] #Total number of warnings = 12
[07/11 02:00:27    286s] #Number of fails = 0
[07/11 02:00:27    286s] #Total number of fails = 0
[07/11 02:00:27    286s] #Complete route_global_detail on Thu Jul 11 02:00:27 2024
[07/11 02:00:27    286s] #
[07/11 02:00:27    286s] ### Time Record (route_global_detail) is uninstalled.
[07/11 02:00:27    286s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[07/11 02:00:27    286s] **WARN: (EMS-27):	Message (IMPDC-2614) has exceeded the current message display limit of 20.
[07/11 02:00:27    286s] To increase the message display limit, refer to the product command reference manual.
[07/11 02:00:27    286s] #Default setup view is reset to wc.
[07/11 02:00:27    286s] #Default setup view is reset to wc.
[07/11 02:00:27    286s] AAE_INFO: Post Route call back at the end of routeDesign
[07/11 02:00:27    286s] #route_design: cpu time = 00:00:43, elapsed time = 00:00:45, memory = 2104.47 (MB), peak = 2324.68 (MB)
[07/11 02:00:27    286s] ### Time Record (route_design) is uninstalled.
[07/11 02:00:27    286s] ### 
[07/11 02:00:27    286s] ###   Scalability Statistics
[07/11 02:00:27    286s] ### 
[07/11 02:00:27    286s] ### --------------------------------+----------------+----------------+----------------+
[07/11 02:00:27    286s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[07/11 02:00:27    286s] ### --------------------------------+----------------+----------------+----------------+
[07/11 02:00:27    286s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Timing Data Generation        |        00:00:31|        00:00:33|             0.9|
[07/11 02:00:27    286s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/11 02:00:27    286s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/11 02:00:27    286s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[07/11 02:00:27    286s] ###   Entire Command                |        00:00:43|        00:00:45|             1.0|
[07/11 02:00:27    286s] ### --------------------------------+----------------+----------------+----------------+
[07/11 02:00:27    286s] ### 
[07/11 02:00:27    286s] #% End route_design (date=07/11 02:00:27, total cpu=0:00:43.3, real=0:00:45.0, peak res=2324.7M, current mem=2104.5M)
[07/11 02:00:27    286s] @innovus 36> reset_parasitics 
[07/11 02:01:23    290s] Reset Parastics called with the command reset_parasitics[07/11 02:01:23    290s] @innovus 37> Performing RC Extraction ...
[07/11 02:01:23    290s] extract_rc 
[07/11 02:01:23    290s] Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'pre_route' .
[07/11 02:01:23    290s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 02:01:23    290s] Type 'man IMPEXT-3530' for more detail.
[07/11 02:01:23    290s] pre_route RC Extraction called for design gpio_controller.
[07/11 02:01:23    290s] RC Extraction called in multi-corner(1) mode.
[07/11 02:01:23    290s] RCMode: PreRoute
[07/11 02:01:23    290s]       RC Corner Indexes            0   
[07/11 02:01:23    290s] Capacitance Scaling Factor   : 1.00000 
[07/11 02:01:23    290s] Resistance Scaling Factor    : 1.00000 
[07/11 02:01:23    290s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 02:01:23    290s] Clock Res. Scaling Factor    : 1.00000 
[07/11 02:01:23    290s] Shrink Factor                : 0.90000
[07/11 02:01:23    290s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/11 02:01:23    290s] Using capacitance table file ...

[07/11 02:01:23    290s] Trim Metal Layers:
[07/11 02:01:23    290s] LayerId::1 widthSet size::4
[07/11 02:01:23    290s] LayerId::2 widthSet size::4
[07/11 02:01:23    290s] LayerId::3 widthSet size::4
[07/11 02:01:23    290s] LayerId::4 widthSet size::4
[07/11 02:01:23    290s] LayerId::5 widthSet size::4
[07/11 02:01:23    290s] LayerId::6 widthSet size::4
[07/11 02:01:23    290s] LayerId::7 widthSet size::5
[07/11 02:01:23    290s] LayerId::8 widthSet size::5
[07/11 02:01:23    290s] LayerId::9 widthSet size::5
[07/11 02:01:23    290s] LayerId::10 widthSet size::4
[07/11 02:01:23    290s] LayerId::11 widthSet size::3
[07/11 02:01:23    290s] eee: pegSigSF::1.070000
[07/11 02:01:23    290s] Updating RC grid for preRoute extraction ...
[07/11 02:01:23    290s] Initializing multi-corner capacitance tables ... 
[07/11 02:01:23    290s] Initializing multi-corner resistance tables ...
[07/11 02:01:23    290s] Creating RPSQ from WeeR and WRes ...
[07/11 02:01:23    290s] eee: l::1 avDens::0.066533 usedTrk::23.952047 availTrk::360.000000 sigTrk::23.952047
[07/11 02:01:23    290s] eee: l::2 avDens::0.070590 usedTrk::24.141813 availTrk::342.000000 sigTrk::24.141813
[07/11 02:01:23    290s] eee: l::3 avDens::0.059670 usedTrk::21.481287 availTrk::360.000000 sigTrk::21.481287
[07/11 02:01:23    290s] eee: l::4 avDens::0.005328 usedTrk::1.822222 availTrk::342.000000 sigTrk::1.822222
[07/11 02:01:23    290s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:01:23    290s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:01:23    290s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:01:23    290s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:01:23    290s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:01:23    290s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 02:01:23    290s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 02:01:23    290s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/11 02:01:23    290s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036593 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 02:01:23    290s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2672.020M)
[07/11 02:01:23    290s] @innovus 38> time_design -post_route 
Switching SI Aware to true by default in postroute mode   
[07/11 02:02:03    293s] AAE_INFO: switching -siAware from false to true ...
[07/11 02:02:03    293s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[07/11 02:02:03    293s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/11 02:02:03    293s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[07/11 02:02:03    293s] **WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[07/11 02:02:03    293s] [02:02:03.157017] Periodic Lic check successful
[07/11 02:02:03    293s] [02:02:03.157034] Feature usage summary:
[07/11 02:02:03    293s] [02:02:03.157035] Virtuoso_Digital_Implem
[07/11 02:02:03    293s] [02:02:03.157035] VDS_Timing
[07/11 02:02:03    293s] 
[07/11 02:02:03    293s] This command "time_design -post_route" required an extra checkout of license vdst.
[07/11 02:02:03    293s] Additional license(s) checked out: 1 'VDS_Timing' license(s)
[07/11 02:02:03    293s] *** time_design #1 [begin] : totSession cpu/real = 0:04:53.2/0:59:07.2 (0.1), mem = 2682.1M
[07/11 02:02:03    293s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[07/11 02:02:03    293s] Type 'man IMPEXT-3493' for more detail.
[07/11 02:02:03    293s] **WARN: (IMPOPT-7139):	'set_db extract_rc_coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[07/11 02:02:03    293s] Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'post_route' at effort level 'low' .
[07/11 02:02:03    293s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 02:02:03    293s] Type 'man IMPEXT-3530' for more detail.
[07/11 02:02:03    293s] post_route (extract_rc_effort_level low) RC Extraction called for design gpio_controller.
[07/11 02:02:03    293s] RC Extraction called in multi-corner(1) mode.
[07/11 02:02:03    293s] Process corner(s) are loaded.
[07/11 02:02:03    293s]  Corner: rccorners
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2670.1M)
[07/11 02:02:03    293s] extractDetailRC Option : -outfile /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d  -extended
[07/11 02:02:03    293s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/11 02:02:03    293s]       RC Corner Indexes            0   
[07/11 02:02:03    293s] Capacitance Scaling Factor   : 1.00000 
[07/11 02:02:03    293s] Coupling Cap. Scaling Factor : 1.00000 
[07/11 02:02:03    293s] Resistance Scaling Factor    : 1.00000 
[07/11 02:02:03    293s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 02:02:03    293s] Clock Res. Scaling Factor    : 1.00000 
[07/11 02:02:03    293s] Shrink Factor                : 0.90000
[07/11 02:02:03    293s] 
[07/11 02:02:03    293s] Trim Metal Layers:
[07/11 02:02:03    293s] LayerId::1 widthSet size::4
[07/11 02:02:03    293s] LayerId::2 widthSet size::4
[07/11 02:02:03    293s] LayerId::3 widthSet size::4
[07/11 02:02:03    293s] LayerId::4 widthSet size::4
[07/11 02:02:03    293s] LayerId::5 widthSet size::4
[07/11 02:02:03    293s] LayerId::6 widthSet size::4
[07/11 02:02:03    293s] LayerId::7 widthSet size::5
[07/11 02:02:03    293s] LayerId::8 widthSet size::5
[07/11 02:02:03    293s] LayerId::9 widthSet size::5
[07/11 02:02:03    293s] LayerId::10 widthSet size::4
[07/11 02:02:03    293s] LayerId::11 widthSet size::3
[07/11 02:02:03    293s] eee: pegSigSF::1.070000
[07/11 02:02:03    293s] Initializing multi-corner capacitance tables ... 
[07/11 02:02:03    293s] Initializing multi-corner resistance tables ...
[07/11 02:02:03    293s] Creating RPSQ from WeeR and WRes ...
[07/11 02:02:03    293s] eee: l::1 avDens::0.066533 usedTrk::23.952047 availTrk::360.000000 sigTrk::23.952047
[07/11 02:02:03    293s] eee: l::2 avDens::0.070590 usedTrk::24.141813 availTrk::342.000000 sigTrk::24.141813
[07/11 02:02:03    293s] eee: l::3 avDens::0.059670 usedTrk::21.481287 availTrk::360.000000 sigTrk::21.481287
[07/11 02:02:03    293s] eee: l::4 avDens::0.005328 usedTrk::1.822222 availTrk::342.000000 sigTrk::1.822222
[07/11 02:02:03    293s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:03    293s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:03    293s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:03    293s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:03    293s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:03    293s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 02:02:03    293s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 02:02:03    293s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036593 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 02:02:03    293s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2670.1M)
[07/11 02:02:03    293s] Creating parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for storing RC.
[07/11 02:02:03    293s] Extracted 10.2122% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 20.1592% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 30.2387% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 40.1857% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 50.2653% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 60.2122% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 70.1592% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 80.2387% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 90.1857% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2686.1M)
[07/11 02:02:03    293s] Number of Extracted Resistors     : 1499
[07/11 02:02:03    293s] Number of Extracted Ground Cap.   : 1410
[07/11 02:02:03    293s] Number of Extracted Coupling Cap. : 0
[07/11 02:02:03    293s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2694.098M)
[07/11 02:02:03    293s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2694.098M)
[07/11 02:02:03    293s] processing rcdb (/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d) for hinst (top) of cell (gpio_controller);
[07/11 02:02:03    293s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d': 0 access done (mem: 2694.098M)
[07/11 02:02:03    293s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2694.098M)
[07/11 02:02:03    293s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2694.098M)
[07/11 02:02:03    293s] Effort level <high> specified for reg2reg path_group
[07/11 02:02:03    293s] All LLGs are deleted
[07/11 02:02:03    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:03    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:03    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2685.2M, EPOCH TIME: 1720656123.912299
[07/11 02:02:03    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2685.2M, EPOCH TIME: 1720656123.912522
[07/11 02:02:03    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2685.2M, EPOCH TIME: 1720656123.912626
[07/11 02:02:03    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:03    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:03    293s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2685.2M, EPOCH TIME: 1720656123.914041
[07/11 02:02:03    293s] Max number of tech site patterns supported in site array is 256.
[07/11 02:02:03    293s] Core basic site is CoreSite
[07/11 02:02:03    293s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:02:03    293s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2685.2M, EPOCH TIME: 1720656123.938512
[07/11 02:02:03    293s] After signature check, allow fast init is false, keep pre-filter is true.
[07/11 02:02:03    293s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/11 02:02:03    293s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2685.2M, EPOCH TIME: 1720656123.939045
[07/11 02:02:03    293s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 02:02:03    293s] SiteArray: use 16,384 bytes
[07/11 02:02:03    293s] SiteArray: current memory after site array memory allocation 2685.2M
[07/11 02:02:03    293s] SiteArray: FP blocked sites are writable
[07/11 02:02:03    293s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2685.2M, EPOCH TIME: 1720656123.939471
[07/11 02:02:03    293s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:2685.2M, EPOCH TIME: 1720656123.940487
[07/11 02:02:03    293s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2685.2M, EPOCH TIME: 1720656123.940551
[07/11 02:02:03    293s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2685.2M, EPOCH TIME: 1720656123.940645
[07/11 02:02:03    293s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2685.2M, EPOCH TIME: 1720656123.940699
[07/11 02:02:03    293s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2685.2M, EPOCH TIME: 1720656123.940771
[07/11 02:02:03    293s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 02:02:03    293s] Atter site array init, number of instance map data is 0.
[07/11 02:02:03    293s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2685.2M, EPOCH TIME: 1720656123.940845
[07/11 02:02:03    293s] 
[07/11 02:02:03    293s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:02:03    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:2685.2M, EPOCH TIME: 1720656123.941112
[07/11 02:02:03    293s] All LLGs are deleted
[07/11 02:02:03    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:03    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:03    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2685.2M, EPOCH TIME: 1720656123.941539
[07/11 02:02:03    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2685.2M, EPOCH TIME: 1720656123.941659
[07/11 02:02:03    293s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[07/11 02:02:03    293s] Type 'man IMPEXT-3493' for more detail.
[07/11 02:02:03    293s] Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'post_route' at effort level 'low' .
[07/11 02:02:03    293s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 02:02:03    293s] Type 'man IMPEXT-3530' for more detail.
[07/11 02:02:03    293s] post_route (extract_rc_effort_level low) RC Extraction called for design gpio_controller.
[07/11 02:02:03    293s] RC Extraction called in multi-corner(1) mode.
[07/11 02:02:03    293s] Process corner(s) are loaded.
[07/11 02:02:03    293s]  Corner: rccorners
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:02:03    293s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:02:03    293s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2685.15M)
[07/11 02:02:03    293s] extractDetailRC Option : -outfile /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d -maxResLength 222.222  -extended
[07/11 02:02:03    293s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/11 02:02:03    293s]       RC Corner Indexes            0   
[07/11 02:02:03    293s] Capacitance Scaling Factor   : 1.00000 
[07/11 02:02:03    293s] Coupling Cap. Scaling Factor : 1.00000 
[07/11 02:02:03    293s] Resistance Scaling Factor    : 1.00000 
[07/11 02:02:03    293s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 02:02:03    293s] Clock Res. Scaling Factor    : 1.00000 
[07/11 02:02:03    293s] Shrink Factor                : 0.90000
[07/11 02:02:03    293s] 
[07/11 02:02:03    293s] Trim Metal Layers:
[07/11 02:02:03    293s] LayerId::1 widthSet size::4
[07/11 02:02:03    293s] LayerId::2 widthSet size::4
[07/11 02:02:03    293s] LayerId::3 widthSet size::4
[07/11 02:02:03    293s] LayerId::4 widthSet size::4
[07/11 02:02:03    293s] LayerId::5 widthSet size::4
[07/11 02:02:03    293s] LayerId::6 widthSet size::4
[07/11 02:02:03    293s] LayerId::7 widthSet size::5
[07/11 02:02:03    293s] LayerId::8 widthSet size::5
[07/11 02:02:03    293s] LayerId::9 widthSet size::5
[07/11 02:02:03    293s] LayerId::10 widthSet size::4
[07/11 02:02:03    293s] LayerId::11 widthSet size::3
[07/11 02:02:03    293s] eee: pegSigSF::1.070000
[07/11 02:02:03    293s] Initializing multi-corner capacitance tables ... 
[07/11 02:02:03    293s] Initializing multi-corner resistance tables ...
[07/11 02:02:03    293s] Creating RPSQ from WeeR and WRes ...
[07/11 02:02:04    293s] eee: l::1 avDens::0.066533 usedTrk::23.952047 availTrk::360.000000 sigTrk::23.952047
[07/11 02:02:04    293s] eee: l::2 avDens::0.070590 usedTrk::24.141813 availTrk::342.000000 sigTrk::24.141813
[07/11 02:02:04    293s] eee: l::3 avDens::0.059670 usedTrk::21.481287 availTrk::360.000000 sigTrk::21.481287
[07/11 02:02:04    293s] eee: l::4 avDens::0.005328 usedTrk::1.822222 availTrk::342.000000 sigTrk::1.822222
[07/11 02:02:04    293s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:04    293s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:04    293s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:04    293s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:04    293s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:04    293s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 02:02:04    293s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 02:02:04    293s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036593 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 02:02:04    293s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2685.2M)
[07/11 02:02:04    293s] Creating parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for storing RC.
[07/11 02:02:04    293s] Extracted 10.2122% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 20.1592% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 30.2387% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 40.1857% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 50.2653% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 60.2122% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 70.1592% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 80.2387% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 90.1857% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2685.2M)
[07/11 02:02:04    293s] Number of Extracted Resistors     : 1499
[07/11 02:02:04    293s] Number of Extracted Ground Cap.   : 1410
[07/11 02:02:04    293s] Number of Extracted Coupling Cap. : 1728
[07/11 02:02:04    293s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2667.152M)
[07/11 02:02:04    293s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/11 02:02:04    293s]  Corner: rccorners
[07/11 02:02:04    293s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2667.2M)
[07/11 02:02:04    293s] Creating parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb_Filter.rcdb.d' for storing RC.
[07/11 02:02:04    293s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d': 161 access done (mem: 2671.152M)
[07/11 02:02:04    293s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2671.152M)
[07/11 02:02:04    293s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2671.152M)
[07/11 02:02:04    293s] processing rcdb (/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d) for hinst (top) of cell (gpio_controller);
[07/11 02:02:04    294s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d': 0 access done (mem: 2671.152M)
[07/11 02:02:04    294s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2671.152M)
[07/11 02:02:04    294s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2671.152M)
[07/11 02:02:04    294s] Starting delay calculation for Setup views
[07/11 02:02:04    294s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/11 02:02:04    294s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/11 02:02:04    294s] AAE DB initialization (MEM=2680.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 02:02:04    294s] AAE_INFO: resetNetProps viewIdx 0 
[07/11 02:02:04    294s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 02:02:04    294s] #################################################################################
[07/11 02:02:04    294s] # Design Stage: PostRoute
[07/11 02:02:04    294s] # Design Name: gpio_controller
[07/11 02:02:04    294s] # Design Mode: 90nm
[07/11 02:02:04    294s] # Analysis Mode: MMMC Non-OCV 
[07/11 02:02:04    294s] # Parasitics Mode: SPEF/RCDB 
[07/11 02:02:04    294s] # Signoff Settings: SI On 
[07/11 02:02:04    294s] #################################################################################
[07/11 02:02:05    294s] AAE_INFO: 1 threads acquired from CTE.
[07/11 02:02:05    294s] Setting infinite Tws ...
[07/11 02:02:05    294s] First Iteration Infinite Tw... 
[07/11 02:02:05    294s] Calculate delays in BcWc mode...
[07/11 02:02:05    294s] Topological Sorting (REAL = 0:00:00.0, MEM = 2680.7M, InitMEM = 2680.7M)
[07/11 02:02:05    294s] Start delay calculation (fullDC) (1 T). (MEM=2680.69)
[07/11 02:02:05    294s] 
[07/11 02:02:05    294s] Trim Metal Layers:
[07/11 02:02:05    294s] LayerId::1 widthSet size::4
[07/11 02:02:05    294s] LayerId::2 widthSet size::4
[07/11 02:02:05    294s] LayerId::3 widthSet size::4
[07/11 02:02:05    294s] LayerId::4 widthSet size::4
[07/11 02:02:05    294s] LayerId::5 widthSet size::4
[07/11 02:02:05    294s] LayerId::6 widthSet size::4
[07/11 02:02:05    294s] LayerId::7 widthSet size::5
[07/11 02:02:05    294s] LayerId::8 widthSet size::5
[07/11 02:02:05    294s] LayerId::9 widthSet size::5
[07/11 02:02:05    294s] LayerId::10 widthSet size::4
[07/11 02:02:05    294s] LayerId::11 widthSet size::3
[07/11 02:02:05    294s] eee: pegSigSF::1.070000
[07/11 02:02:05    294s] Initializing multi-corner capacitance tables ... 
[07/11 02:02:05    294s] Initializing multi-corner resistance tables ...
[07/11 02:02:05    294s] Creating RPSQ from WeeR and WRes ...
[07/11 02:02:05    294s] eee: l::1 avDens::0.066533 usedTrk::23.952047 availTrk::360.000000 sigTrk::23.952047
[07/11 02:02:05    294s] eee: l::2 avDens::0.070590 usedTrk::24.141813 availTrk::342.000000 sigTrk::24.141813
[07/11 02:02:05    294s] eee: l::3 avDens::0.059670 usedTrk::21.481287 availTrk::360.000000 sigTrk::21.481287
[07/11 02:02:05    294s] eee: l::4 avDens::0.005328 usedTrk::1.822222 availTrk::342.000000 sigTrk::1.822222
[07/11 02:02:05    294s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:05    294s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:05    294s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:05    294s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:05    294s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:02:05    294s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 02:02:05    294s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 02:02:05    294s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036593 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 02:02:05    294s] Start AAE Lib Loading. (MEM=2692.21)
[07/11 02:02:05    294s] End AAE Lib Loading. (MEM=2711.29 CPU=0:00:00.0 Real=0:00:00.0)
[07/11 02:02:05    294s] End AAE Lib Interpolated Model. (MEM=2711.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:02:05    294s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2711.285M)
[07/11 02:02:05    294s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2711.3M)
[07/11 02:02:05    294s] Total number of fetched objects 161
[07/11 02:02:05    294s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 02:02:05    294s] AAE_INFO-618: Total number of nets in the design is 194,  83.0 percent of the nets selected for SI analysis
[07/11 02:02:05    294s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:02:05    294s] End delay calculation. (MEM=2776.52 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:02:05    294s] End delay calculation (fullDC). (MEM=2739.9 CPU=0:00:00.2 REAL=0:00:00.0)
[07/11 02:02:05    294s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2739.9M) ***
[07/11 02:02:05    294s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2739.9M)
[07/11 02:02:05    294s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 02:02:05    294s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2739.9M)
[07/11 02:02:05    294s] Starting SI iteration 2
[07/11 02:02:05    294s] Calculate delays in BcWc mode...
[07/11 02:02:05    294s] Start delay calculation (fullDC) (1 T). (MEM=2668.9)
[07/11 02:02:05    294s] End AAE Lib Interpolated Model. (MEM=2668.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:02:05    294s] Total number of fetched objects 161
[07/11 02:02:05    294s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 02:02:05    294s] AAE_INFO-618: Total number of nets in the design is 194,  0.5 percent of the nets selected for SI analysis
[07/11 02:02:05    294s] End delay calculation. (MEM=2711.58 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:02:05    294s] End delay calculation (fullDC). (MEM=2711.58 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:02:05    294s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2711.6M) ***
[07/11 02:02:05    294s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:04:55 mem=2711.6M)
[07/11 02:02:06    294s] 
[07/11 02:02:06    294s] ------------------------------------------------------------------
[07/11 02:02:06    294s]          time_design Summary
[07/11 02:02:06    294s] ------------------------------------------------------------------
[07/11 02:02:06    294s] 
[07/11 02:02:06    294s] Setup views included:
[07/11 02:02:06    294s]  wc 
[07/11 02:02:06    294s] 
[07/11 02:02:06    294s] +--------------------+---------+---------+---------+
[07/11 02:02:06    294s] |     Setup mode     |   all   | reg2reg | default |
[07/11 02:02:06    294s] +--------------------+---------+---------+---------+
[07/11 02:02:06    294s] |           WNS (ns):|  6.987  |  9.331  |  6.987  |
[07/11 02:02:06    294s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/11 02:02:06    294s] |    Violating Paths:|    0    |    0    |    0    |
[07/11 02:02:06    294s] |          All Paths:|   149   |   33    |   133   |
[07/11 02:02:06    294s] +--------------------+---------+---------+---------+
[07/11 02:02:06    294s] 
[07/11 02:02:06    294s] +----------------+-------------------------------+------------------+
[07/11 02:02:06    294s] |                |              Real             |       Total      |
[07/11 02:02:06    294s] |    DRVs        +------------------+------------+------------------|
[07/11 02:02:06    294s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/11 02:02:06    294s] +----------------+------------------+------------+------------------+
[07/11 02:02:06    294s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/11 02:02:06    294s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/11 02:02:06    294s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/11 02:02:06    294s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/11 02:02:06    294s] +----------------+------------------+------------+------------------+
[07/11 02:02:06    294s] 
[07/11 02:02:06    294s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 02:02:06    294s] All LLGs are deleted
[07/11 02:02:06    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    294s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2669.9M, EPOCH TIME: 1720656126.795470
[07/11 02:02:06    294s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.795735
[07/11 02:02:06    294s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2669.9M, EPOCH TIME: 1720656126.795834
[07/11 02:02:06    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    294s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2669.9M, EPOCH TIME: 1720656126.797252
[07/11 02:02:06    294s] Max number of tech site patterns supported in site array is 256.
[07/11 02:02:06    294s] Core basic site is CoreSite
[07/11 02:02:06    294s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:02:06    295s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2669.9M, EPOCH TIME: 1720656126.821318
[07/11 02:02:06    295s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 02:02:06    295s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 02:02:06    295s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.821661
[07/11 02:02:06    295s] Fast DP-INIT is on for default
[07/11 02:02:06    295s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2669.9M, EPOCH TIME: 1720656126.821943
[07/11 02:02:06    295s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2669.9M, EPOCH TIME: 1720656126.822064
[07/11 02:02:06    295s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.822119
[07/11 02:02:06    295s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.822192
[07/11 02:02:06    295s] Atter site array init, number of instance map data is 0.
[07/11 02:02:06    295s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2669.9M, EPOCH TIME: 1720656126.822252
[07/11 02:02:06    295s] 
[07/11 02:02:06    295s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:02:06    295s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:2669.9M, EPOCH TIME: 1720656126.822467
[07/11 02:02:06    295s] All LLGs are deleted
[07/11 02:02:06    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2669.9M, EPOCH TIME: 1720656126.822836
[07/11 02:02:06    295s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.822943
[07/11 02:02:06    295s] Density: 70.486%
[07/11 02:02:06    295s] 
[07/11 02:02:06    295s] ------------------------------------------------------------------
[07/11 02:02:06    295s] All LLGs are deleted
[07/11 02:02:06    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2669.9M, EPOCH TIME: 1720656126.826010
[07/11 02:02:06    295s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.826144
[07/11 02:02:06    295s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2669.9M, EPOCH TIME: 1720656126.826233
[07/11 02:02:06    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2669.9M, EPOCH TIME: 1720656126.827397
[07/11 02:02:06    295s] Max number of tech site patterns supported in site array is 256.
[07/11 02:02:06    295s] Core basic site is CoreSite
[07/11 02:02:06    295s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:02:06    295s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2669.9M, EPOCH TIME: 1720656126.850225
[07/11 02:02:06    295s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 02:02:06    295s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 02:02:06    295s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.850452
[07/11 02:02:06    295s] Fast DP-INIT is on for default
[07/11 02:02:06    295s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2669.9M, EPOCH TIME: 1720656126.850683
[07/11 02:02:06    295s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2669.9M, EPOCH TIME: 1720656126.850779
[07/11 02:02:06    295s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.850832
[07/11 02:02:06    295s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.850904
[07/11 02:02:06    295s] Atter site array init, number of instance map data is 0.
[07/11 02:02:06    295s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2669.9M, EPOCH TIME: 1720656126.850979
[07/11 02:02:06    295s] 
[07/11 02:02:06    295s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:02:06    295s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:2669.9M, EPOCH TIME: 1720656126.851179
[07/11 02:02:06    295s] All LLGs are deleted
[07/11 02:02:06    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:02:06    295s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2669.9M, EPOCH TIME: 1720656126.851451
[07/11 02:02:06    295s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2669.9M, EPOCH TIME: 1720656126.851555
[07/11 02:02:06    295s] Reported timing to dir ./timingReports
[07/11 02:02:06    295s] Total CPU time: 1.86 sec
[07/11 02:02:06    295s] Total Real time: 3.0 sec
[07/11 02:02:06    295s] Total Memory Usage: 2669.910156 Mbytes
[07/11 02:02:06    295s] Info: pop threads available for lower-level modules during optimization.
[07/11 02:02:06    295s] *** time_design #1 [finish] : cpu/real = 0:00:01.8/0:00:03.7 (0.5), totSession cpu/real = 0:04:55.1/0:59:10.9 (0.1), mem = 2669.9M
[07/11 02:02:06    295s] 
[07/11 02:02:06    295s] =============================================================================================
[07/11 02:02:06    295s]  Final TAT Report : time_design #1                                              21.18-s099_1
[07/11 02:02:06    295s] =============================================================================================
[07/11 02:02:06    295s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 02:02:06    295s] ---------------------------------------------------------------------------------------------
[07/11 02:02:06    295s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 02:02:06    295s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:02.9 /  0:00:01.3    0.4
[07/11 02:02:06    295s] [ DrvReport              ]      1   0:00:01.3  (  35.8 % )     0:00:01.3 /  0:00:00.0    0.0
[07/11 02:02:06    295s] [ ExtractRC              ]      2   0:00:01.5  (  40.2 % )     0:00:01.5 /  0:00:00.9    0.6
[07/11 02:02:06    295s] [ TimingUpdate           ]      1   0:00:00.2  (   6.3 % )     0:00:01.4 /  0:00:01.1    0.7
[07/11 02:02:06    295s] [ FullDelayCalc          ]      2   0:00:00.3  (   8.8 % )     0:00:00.3 /  0:00:00.3    0.9
[07/11 02:02:06    295s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/11 02:02:06    295s] [ GenerateReports        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 02:02:06    295s] [ MISC                   ]          0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/11 02:02:06    295s] ---------------------------------------------------------------------------------------------
[07/11 02:02:06    295s]  time_design #1 TOTAL               0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:01.8    0.5
[07/11 02:02:06    295s] ---------------------------------------------------------------------------------------------
[07/11 02:02:06    295s] 
[07/11 02:02:06    295s] 0
[07/11 02:02:06    295s] @innovus 39> time_design -post_route -hold

[07/11 02:02:15    295s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type ocv'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[07/11 02:02:15    295s] 
[07/11 02:02:15    295s] 0
[07/11 02:02:15    295s] @innovus 40> set_db timing_analysis_type ocv
1 ocv
[07/11 02:03:01    297s] @innovus 41> time_design -post_route -hold
*** time_design #2 [begin] : totSession cpu/real = 0:04:58.0/1:00:07.3 (0.1), mem = 2660.4M
[07/11 02:03:03    298s]  Reset EOS DB
[07/11 02:03:03    298s] Ignoring AAE DB Resetting ...
[07/11 02:03:03    298s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d': 161 access done (mem: 2660.395M)
[07/11 02:03:03    298s] Extraction called for design 'gpio_controller' of instances=92 and nets=194 using extraction engine 'post_route' at effort level 'low' .
[07/11 02:03:03    298s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/11 02:03:03    298s] Type 'man IMPEXT-3530' for more detail.
[07/11 02:03:03    298s] post_route (extract_rc_effort_level low) RC Extraction called for design gpio_controller.
[07/11 02:03:03    298s] RC Extraction called in multi-corner(1) mode.
[07/11 02:03:03    298s] Process corner(s) are loaded.
[07/11 02:03:03    298s]  Corner: rccorners
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/68000 (or 73.5294%) to 1/1 (or 100%).
[07/11 02:03:03    298s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/61560 (or 81.2216%) to 1/1 (or 100%).
[07/11 02:03:03    298s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=2660.39M)
[07/11 02:03:03    298s] extractDetailRC Option : -outfile /tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d -maxResLength 222.222  -extended
[07/11 02:03:03    298s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/11 02:03:03    298s]       RC Corner Indexes            0   
[07/11 02:03:03    298s] Capacitance Scaling Factor   : 1.00000 
[07/11 02:03:03    298s] Coupling Cap. Scaling Factor : 1.00000 
[07/11 02:03:03    298s] Resistance Scaling Factor    : 1.00000 
[07/11 02:03:03    298s] Clock Cap. Scaling Factor    : 1.00000 
[07/11 02:03:03    298s] Clock Res. Scaling Factor    : 1.00000 
[07/11 02:03:03    298s] Shrink Factor                : 0.90000
[07/11 02:03:03    298s] 
[07/11 02:03:03    298s] Trim Metal Layers:
[07/11 02:03:03    298s] LayerId::1 widthSet size::4
[07/11 02:03:03    298s] LayerId::2 widthSet size::4
[07/11 02:03:03    298s] LayerId::3 widthSet size::4
[07/11 02:03:03    298s] LayerId::4 widthSet size::4
[07/11 02:03:03    298s] LayerId::5 widthSet size::4
[07/11 02:03:03    298s] LayerId::6 widthSet size::4
[07/11 02:03:03    298s] LayerId::7 widthSet size::5
[07/11 02:03:03    298s] LayerId::8 widthSet size::5
[07/11 02:03:03    298s] LayerId::9 widthSet size::5
[07/11 02:03:03    298s] LayerId::10 widthSet size::4
[07/11 02:03:03    298s] LayerId::11 widthSet size::3
[07/11 02:03:03    298s] eee: pegSigSF::1.070000
[07/11 02:03:03    298s] Initializing multi-corner capacitance tables ... 
[07/11 02:03:03    298s] Initializing multi-corner resistance tables ...
[07/11 02:03:03    298s] Creating RPSQ from WeeR and WRes ...
[07/11 02:03:03    298s] eee: l::1 avDens::0.066533 usedTrk::23.952047 availTrk::360.000000 sigTrk::23.952047
[07/11 02:03:03    298s] eee: l::2 avDens::0.070590 usedTrk::24.141813 availTrk::342.000000 sigTrk::24.141813
[07/11 02:03:03    298s] eee: l::3 avDens::0.059670 usedTrk::21.481287 availTrk::360.000000 sigTrk::21.481287
[07/11 02:03:03    298s] eee: l::4 avDens::0.005328 usedTrk::1.822222 availTrk::342.000000 sigTrk::1.822222
[07/11 02:03:03    298s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:03    298s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:03    298s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:03    298s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:03    298s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:03    298s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 02:03:03    298s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 02:03:03    298s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036593 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 02:03:03    298s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2642.4M)
[07/11 02:03:03    298s] Creating parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for storing RC.
[07/11 02:03:03    298s] Extracted 10.2122% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 20.1592% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 30.2387% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 40.1857% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 50.2653% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 60.2122% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 70.1592% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 80.2387% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 90.1857% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2658.4M)
[07/11 02:03:03    298s] Number of Extracted Resistors     : 1499
[07/11 02:03:03    298s] Number of Extracted Ground Cap.   : 1410
[07/11 02:03:03    298s] Number of Extracted Coupling Cap. : 1728
[07/11 02:03:03    298s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2666.395M)
[07/11 02:03:03    298s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/11 02:03:03    298s]  Corner: rccorners
[07/11 02:03:03    298s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2666.4M)
[07/11 02:03:03    298s] Creating parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb_Filter.rcdb.d' for storing RC.
[07/11 02:03:03    298s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d': 161 access done (mem: 2670.395M)
[07/11 02:03:03    298s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2670.395M)
[07/11 02:03:03    298s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2670.395M)
[07/11 02:03:03    298s] processing rcdb (/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d) for hinst (top) of cell (gpio_controller);
[07/11 02:03:04    298s] Closing parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d': 0 access done (mem: 2670.395M)
[07/11 02:03:04    298s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2670.395M)
[07/11 02:03:04    298s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2670.395M)
[07/11 02:03:04    298s] 
[07/11 02:03:04    298s] TimeStamp Deleting Cell Server Begin ...
[07/11 02:03:04    298s] Deleting Lib Analyzer.
[07/11 02:03:04    298s] 
[07/11 02:03:04    298s] TimeStamp Deleting Cell Server End ...
[07/11 02:03:04    298s] Effort level <high> specified for reg2reg path_group
[07/11 02:03:04    298s] All LLGs are deleted
[07/11 02:03:04    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2642.4M, EPOCH TIME: 1720656184.279067
[07/11 02:03:04    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2642.4M, EPOCH TIME: 1720656184.279313
[07/11 02:03:04    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2642.4M, EPOCH TIME: 1720656184.279431
[07/11 02:03:04    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    298s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2642.4M, EPOCH TIME: 1720656184.280853
[07/11 02:03:04    298s] Max number of tech site patterns supported in site array is 256.
[07/11 02:03:04    298s] Core basic site is CoreSite
[07/11 02:03:04    298s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:03:04    298s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2642.4M, EPOCH TIME: 1720656184.305223
[07/11 02:03:04    298s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 02:03:04    298s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 02:03:04    298s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2642.4M, EPOCH TIME: 1720656184.305575
[07/11 02:03:04    298s] Fast DP-INIT is on for default
[07/11 02:03:04    298s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2642.4M, EPOCH TIME: 1720656184.305868
[07/11 02:03:04    298s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2642.4M, EPOCH TIME: 1720656184.305988
[07/11 02:03:04    298s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2642.4M, EPOCH TIME: 1720656184.306046
[07/11 02:03:04    298s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2642.4M, EPOCH TIME: 1720656184.306118
[07/11 02:03:04    298s] Atter site array init, number of instance map data is 0.
[07/11 02:03:04    298s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2642.4M, EPOCH TIME: 1720656184.306177
[07/11 02:03:04    298s] 
[07/11 02:03:04    298s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:03:04    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:2642.4M, EPOCH TIME: 1720656184.306410
[07/11 02:03:04    298s] All LLGs are deleted
[07/11 02:03:04    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2642.4M, EPOCH TIME: 1720656184.306815
[07/11 02:03:04    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2642.4M, EPOCH TIME: 1720656184.306925
[07/11 02:03:04    298s] OPTC: user 20.0
[07/11 02:03:04    298s] Starting delay calculation for Hold views
[07/11 02:03:04    298s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/11 02:03:04    298s] AAE DB initialization (MEM=2649.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/11 02:03:04    298s] AAE_INFO: resetNetProps viewIdx 1 
[07/11 02:03:04    298s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 02:03:04    298s] #################################################################################
[07/11 02:03:04    298s] # Design Stage: PostRoute
[07/11 02:03:04    298s] # Design Name: gpio_controller
[07/11 02:03:04    298s] # Design Mode: 90nm
[07/11 02:03:04    298s] # Analysis Mode: MMMC OCV 
[07/11 02:03:04    298s] # Parasitics Mode: SPEF/RCDB 
[07/11 02:03:04    298s] # Signoff Settings: SI On 
[07/11 02:03:04    298s] #################################################################################
[07/11 02:03:04    298s] AAE_INFO: 1 threads acquired from CTE.
[07/11 02:03:04    298s] Setting infinite Tws ...
[07/11 02:03:04    298s] First Iteration Infinite Tw... 
[07/11 02:03:04    298s] Calculate late delays in OCV mode...
[07/11 02:03:04    298s] Calculate early delays in OCV mode...
[07/11 02:03:04    298s] Topological Sorting (REAL = 0:00:00.0, MEM = 2650.0M, InitMEM = 2650.0M)
[07/11 02:03:04    298s] Start delay calculation (fullDC) (1 T). (MEM=2649.96)
[07/11 02:03:04    298s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/11 02:03:04    298s] 
[07/11 02:03:04    298s] Trim Metal Layers:
[07/11 02:03:04    298s] LayerId::1 widthSet size::4
[07/11 02:03:04    298s] LayerId::2 widthSet size::4
[07/11 02:03:04    298s] LayerId::3 widthSet size::4
[07/11 02:03:04    298s] LayerId::4 widthSet size::4
[07/11 02:03:04    298s] LayerId::5 widthSet size::4
[07/11 02:03:04    298s] LayerId::6 widthSet size::4
[07/11 02:03:04    298s] LayerId::7 widthSet size::5
[07/11 02:03:04    298s] LayerId::8 widthSet size::5
[07/11 02:03:04    298s] LayerId::9 widthSet size::5
[07/11 02:03:04    298s] LayerId::10 widthSet size::4
[07/11 02:03:04    298s] LayerId::11 widthSet size::3
[07/11 02:03:04    298s] eee: pegSigSF::1.070000
[07/11 02:03:04    298s] Initializing multi-corner capacitance tables ... 
[07/11 02:03:04    298s] Initializing multi-corner resistance tables ...
[07/11 02:03:04    298s] Creating RPSQ from WeeR and WRes ...
[07/11 02:03:04    298s] eee: l::1 avDens::0.066533 usedTrk::23.952047 availTrk::360.000000 sigTrk::23.952047
[07/11 02:03:04    298s] eee: l::2 avDens::0.070590 usedTrk::24.141813 availTrk::342.000000 sigTrk::24.141813
[07/11 02:03:04    298s] eee: l::3 avDens::0.059670 usedTrk::21.481287 availTrk::360.000000 sigTrk::21.481287
[07/11 02:03:04    298s] eee: l::4 avDens::0.005328 usedTrk::1.822222 availTrk::342.000000 sigTrk::1.822222
[07/11 02:03:04    298s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:04    298s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:04    298s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:04    298s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:04    298s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/11 02:03:04    298s] eee: l::10 avDens::0.143155 usedTrk::19.583626 availTrk::136.800000 sigTrk::19.583626
[07/11 02:03:04    298s] eee: l::11 avDens::0.044509 usedTrk::6.409357 availTrk::144.000000 sigTrk::6.409357
[07/11 02:03:04    298s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036593 aWlH=0.000000 lMod=0 pMax=0.805400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[07/11 02:03:04    298s] Start AAE Lib Loading. (MEM=2661.57)
[07/11 02:03:04    298s] End AAE Lib Loading. (MEM=2680.65 CPU=0:00:00.0 Real=0:00:00.0)
[07/11 02:03:04    298s] End AAE Lib Interpolated Model. (MEM=2680.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:03:04    298s] Opening parasitic data file '/tmp/86.1.normal.q/innovus_temp_34755_ip-10-3-90-108_myanik_1t714M/gpio_controller_34755_5hgOJQ.rcdb.d' for reading (mem: 2680.652M)
[07/11 02:03:04    298s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2680.7M)
[07/11 02:03:04    298s] Total number of fetched objects 161
[07/11 02:03:04    298s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 02:03:04    298s] AAE_INFO-618: Total number of nets in the design is 194,  83.0 percent of the nets selected for SI analysis
[07/11 02:03:04    298s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:03:04    298s] End delay calculation. (MEM=2745.89 CPU=0:00:00.1 REAL=0:00:00.0)
[07/11 02:03:04    298s] End delay calculation (fullDC). (MEM=2709.27 CPU=0:00:00.2 REAL=0:00:00.0)
[07/11 02:03:04    298s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2709.3M) ***
[07/11 02:03:04    298s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2709.3M)
[07/11 02:03:04    298s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 02:03:04    298s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2709.3M)
[07/11 02:03:04    298s] Starting SI iteration 2
[07/11 02:03:04    299s] Calculate late delays in OCV mode...
[07/11 02:03:04    299s] Calculate early delays in OCV mode...
[07/11 02:03:04    299s] Start delay calculation (fullDC) (1 T). (MEM=2672.39)
[07/11 02:03:04    299s] End AAE Lib Interpolated Model. (MEM=2672.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:03:04    299s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[07/11 02:03:04    299s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 161. 
[07/11 02:03:04    299s] Total number of fetched objects 161
[07/11 02:03:04    299s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 02:03:04    299s] AAE_INFO-618: Total number of nets in the design is 194,  0.0 percent of the nets selected for SI analysis
[07/11 02:03:04    299s] End delay calculation. (MEM=2710.54 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:03:04    299s] End delay calculation (fullDC). (MEM=2710.54 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:03:04    299s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2710.5M) ***
[07/11 02:03:04    299s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:04:59 mem=2710.5M)
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] ------------------------------------------------------------------
[07/11 02:03:04    299s]          time_design Summary
[07/11 02:03:04    299s] ------------------------------------------------------------------
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] Hold views included:
[07/11 02:03:04    299s]  bc 
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] +--------------------+---------+---------+---------+
[07/11 02:03:04    299s] |     Hold mode      |   all   | reg2reg | default |
[07/11 02:03:04    299s] +--------------------+---------+---------+---------+
[07/11 02:03:04    299s] |           WNS (ns):|  0.063  |  0.063  |  0.000  |
[07/11 02:03:04    299s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[07/11 02:03:04    299s] |    Violating Paths:|    0    |    0    |    0    |
[07/11 02:03:04    299s] |          All Paths:|   33    |   33    |    0    |
[07/11 02:03:04    299s] +--------------------+---------+---------+---------+
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/11 02:03:04    299s] All LLGs are deleted
[07/11 02:03:04    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2674.6M, EPOCH TIME: 1720656184.853105
[07/11 02:03:04    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.853354
[07/11 02:03:04    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2674.6M, EPOCH TIME: 1720656184.853451
[07/11 02:03:04    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2674.6M, EPOCH TIME: 1720656184.854785
[07/11 02:03:04    299s] Max number of tech site patterns supported in site array is 256.
[07/11 02:03:04    299s] Core basic site is CoreSite
[07/11 02:03:04    299s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:03:04    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2674.6M, EPOCH TIME: 1720656184.878822
[07/11 02:03:04    299s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 02:03:04    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 02:03:04    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.879141
[07/11 02:03:04    299s] Fast DP-INIT is on for default
[07/11 02:03:04    299s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2674.6M, EPOCH TIME: 1720656184.879411
[07/11 02:03:04    299s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2674.6M, EPOCH TIME: 1720656184.879512
[07/11 02:03:04    299s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.879566
[07/11 02:03:04    299s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.879638
[07/11 02:03:04    299s] Atter site array init, number of instance map data is 0.
[07/11 02:03:04    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2674.6M, EPOCH TIME: 1720656184.879697
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:03:04    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:2674.6M, EPOCH TIME: 1720656184.879946
[07/11 02:03:04    299s] All LLGs are deleted
[07/11 02:03:04    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2674.6M, EPOCH TIME: 1720656184.880288
[07/11 02:03:04    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.880399
[07/11 02:03:04    299s] Density: 70.486%
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] ------------------------------------------------------------------
[07/11 02:03:04    299s] All LLGs are deleted
[07/11 02:03:04    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2674.6M, EPOCH TIME: 1720656184.883585
[07/11 02:03:04    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.883722
[07/11 02:03:04    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2674.6M, EPOCH TIME: 1720656184.883806
[07/11 02:03:04    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2674.6M, EPOCH TIME: 1720656184.884991
[07/11 02:03:04    299s] Max number of tech site patterns supported in site array is 256.
[07/11 02:03:04    299s] Core basic site is CoreSite
[07/11 02:03:04    299s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:03:04    299s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2674.6M, EPOCH TIME: 1720656184.908236
[07/11 02:03:04    299s] After signature check, allow fast init is true, keep pre-filter is true.
[07/11 02:03:04    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/11 02:03:04    299s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.908474
[07/11 02:03:04    299s] Fast DP-INIT is on for default
[07/11 02:03:04    299s] OPERPROF:     Starting spInit2DPinPatten at level 3, MEM:2674.6M, EPOCH TIME: 1720656184.908706
[07/11 02:03:04    299s] OPERPROF:       Starting spInitPinAccessData at level 4, MEM:2674.6M, EPOCH TIME: 1720656184.908803
[07/11 02:03:04    299s] OPERPROF:       Finished spInitPinAccessData at level 4, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.908857
[07/11 02:03:04    299s] OPERPROF:     Finished spInit2DPinPatten at level 3, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.908928
[07/11 02:03:04    299s] Atter site array init, number of instance map data is 0.
[07/11 02:03:04    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:2674.6M, EPOCH TIME: 1720656184.909006
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:03:04    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:2674.6M, EPOCH TIME: 1720656184.909214
[07/11 02:03:04    299s] All LLGs are deleted
[07/11 02:03:04    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:03:04    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2674.6M, EPOCH TIME: 1720656184.909498
[07/11 02:03:04    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2674.6M, EPOCH TIME: 1720656184.909604
[07/11 02:03:04    299s] Reported timing to dir ./timingReports
[07/11 02:03:04    299s] Total CPU time: 1.28 sec
[07/11 02:03:04    299s] Total Real time: 1.0 sec
[07/11 02:03:04    299s] Total Memory Usage: 2646.824219 Mbytes
[07/11 02:03:04    299s] Reset AAE Options
[07/11 02:03:04    299s] *** time_design #2 [finish] : cpu/real = 0:00:01.3/0:00:01.7 (0.8), totSession cpu/real = 0:04:59.3/1:00:09.0 (0.1), mem = 2646.8M
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] =============================================================================================
[07/11 02:03:04    299s]  Final TAT Report : time_design #2                                              21.18-s099_1
[07/11 02:03:04    299s] =============================================================================================
[07/11 02:03:04    299s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/11 02:03:04    299s] ---------------------------------------------------------------------------------------------
[07/11 02:03:04    299s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 02:03:04    299s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/11 02:03:04    299s] [ ExtractRC              ]      1   0:00:00.9  (  53.7 % )     0:00:00.9 /  0:00:00.5    0.6
[07/11 02:03:04    299s] [ TimingUpdate           ]      1   0:00:00.3  (  16.4 % )     0:00:00.5 /  0:00:00.5    1.0
[07/11 02:03:04    299s] [ FullDelayCalc          ]      2   0:00:00.2  (  13.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/11 02:03:04    299s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/11 02:03:04    299s] [ GenerateReports        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/11 02:03:04    299s] [ MISC                   ]          0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/11 02:03:04    299s] ---------------------------------------------------------------------------------------------
[07/11 02:03:04    299s]  time_design #2 TOTAL               0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.3    0.8
[07/11 02:03:04    299s] ---------------------------------------------------------------------------------------------
[07/11 02:03:04    299s] 
[07/11 02:03:04    299s] 0
[07/11 02:03:04    299s] @innovus 42> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report gpio_controller.drc.rpt ; set_db check_drc_limit 1000
[07/11 02:04:25    303s] @innovus 43> check_drc 
[07/11 02:04:25    303s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/11 02:04:25    303s] #-check_same_via_cell true               # bool, default=false, user setting
[07/11 02:04:25    303s] #-report gpio_controller.drc.rpt         # string, default="", user setting
[07/11 02:04:25    303s]  *** Starting Verify DRC (MEM: 2656.9) ***
[07/11 02:04:25    303s] 
[07/11 02:04:25    303s] ### import design signature (38): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1194466437 inst_pattern=1 via=610195162 routing_via=995836026
[07/11 02:04:25    303s]   VERIFY DRC ...... Starting Verification
[07/11 02:04:25    303s]   VERIFY DRC ...... Initializing
[07/11 02:04:25    303s]   VERIFY DRC ...... Deleting Existing Violations
[07/11 02:04:25    303s]   VERIFY DRC ...... Creating Sub-Areas
[07/11 02:04:25    303s]   VERIFY DRC ...... Using new threading
[07/11 02:04:25    303s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.000 30.780} 1 of 1
[07/11 02:04:26    303s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/11 02:04:26    303s] 
[07/11 02:04:26    303s]   Verification Complete : 0 Viols.
[07/11 02:04:26    303s] 
[07/11 02:04:26    303s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 1.00  MEM: 256.1M) ***
[07/11 02:04:26    303s] 
[07/11 02:04:26    303s] @innovus 44> set_db check_drc_area {0 0 0 0}
[07/11 02:04:26    303s] @innovus 45> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report gpio_controller.drc.rpt ; set_db check_drc_limit 1000
[07/11 02:04:32    304s] @innovus 46> check_drc 
[07/11 02:04:32    304s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/11 02:04:32    304s] #-check_same_via_cell true               # bool, default=false, user setting
[07/11 02:04:32    304s] #-report gpio_controller.drc.rpt         # string, default="", user setting
[07/11 02:04:32    304s]  *** Starting Verify DRC (MEM: 2903.0) ***
[07/11 02:04:32    304s] 
[07/11 02:04:32    304s]   VERIFY DRC ...... Starting Verification
[07/11 02:04:32    304s]   VERIFY DRC ...... Initializing
[07/11 02:04:32    304s]   VERIFY DRC ...... Deleting Existing Violations
[07/11 02:04:32    304s]   VERIFY DRC ...... Creating Sub-Areas
[07/11 02:04:32    304s]   VERIFY DRC ...... Using new threading
[07/11 02:04:32    304s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 34.000 30.780} 1 of 1
[07/11 02:04:32    304s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/11 02:04:32    304s] 
[07/11 02:04:32    304s]   Verification Complete : 0 Viols.
[07/11 02:04:32    304s] 
[07/11 02:04:32    304s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[07/11 02:04:32    304s] 
[07/11 02:04:32    304s] @innovus 47> set_db check_drc_area {0 0 0 0}
[07/11 02:04:32    304s] @innovus 48> check_connectivity -type all -error 1000 -warning 50
[07/11 02:04:51    305s] VERIFY_CONNECTIVITY use new engine.
[07/11 02:04:51    305s] 
[07/11 02:04:51    305s] ******** Start: VERIFY CONNECTIVITY ********
[07/11 02:04:51    305s] Start Time: Thu Jul 11 02:04:51 2024
[07/11 02:04:51    305s] 
[07/11 02:04:51    305s] Design Name: gpio_controller
[07/11 02:04:51    305s] Database Units: 2000
[07/11 02:04:51    305s] Design Boundary: (0.0000, 0.0000) (34.0000, 30.7800)
[07/11 02:04:51    305s] Error Limit = 1000; Warning Limit = 50
[07/11 02:04:51    305s] Check all nets
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin rst_n of net rst_n has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[31] of net wb_dat_i[31] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[30] of net wb_dat_i[30] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[29] of net wb_dat_i[29] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[28] of net wb_dat_i[28] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[27] of net wb_dat_i[27] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[26] of net wb_dat_i[26] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[25] of net wb_dat_i[25] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[24] of net wb_dat_i[24] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[23] of net wb_dat_i[23] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[22] of net wb_dat_i[22] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[21] of net wb_dat_i[21] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[20] of net wb_dat_i[20] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[19] of net wb_dat_i[19] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[18] of net wb_dat_i[18] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[17] of net wb_dat_i[17] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[16] of net wb_dat_i[16] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[15] of net wb_dat_i[15] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (IMPVFC-97):	IO pin wb_dat_i[14] of net wb_dat_i[14] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[07/11 02:04:51    305s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[07/11 02:04:51    305s] To increase the message display limit, refer to the product command reference manual.
[07/11 02:04:51    305s] 
[07/11 02:04:51    305s] Begin Summary 
[07/11 02:04:51    305s]   Found no problems or warnings.
[07/11 02:04:51    305s] End Summary
[07/11 02:04:51    305s] 
[07/11 02:04:51    305s] End Time: Thu Jul 11 02:04:51 2024
[07/11 02:04:51    305s] Time Elapsed: 0:00:00.0
[07/11 02:04:51    305s] 
[07/11 02:04:51    305s] ******** End: VERIFY CONNECTIVITY ********
[07/11 02:04:51    305s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/11 02:04:51    305s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[07/11 02:04:51    305s] 
[07/11 02:04:51    305s] @innovus 49> gui_select -rect {8.88300 18.60550 9.88700 17.76850}
[07/11 02:10:42    325s] @innovus 50> gui_select -point {-1.78800 11.07300}
[07/11 02:10:44    325s] @innovus 51> gui_select -point {-6.60000 2.99650}
[07/11 02:12:51    333s] @innovus 52> set_power_analysis_mode -reset
[07/11 02:13:01    334s] set_power_analysis_mode -method static -analysis_view wc -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[07/11 02:13:01    334s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[07/11 02:13:01    334s] 
source power.tcl 
[07/11 02:13:13    334s] #@ Begin verbose source (pre): source power.tcl 
[07/11 02:13:13    334s] @@file 1: connect_global_net VDD -type pg_pin -pin VDD -inst *
[07/11 02:13:13    334s] @@file 2: connect_global_net VSS -type pg_pin -pin VSS -inst *
[07/11 02:13:13    334s] @@file 3: connect_global_net VDD -type tie_hi 
[07/11 02:13:13    334s] @@file 4: connect_global_net VSS -type tie_lo 
[07/11 02:13:13    334s] @@file 5: connect_global_net VDD -type tie_hi -pin VDD -inst *
[07/11 02:13:13    334s] @@file 6: connect_global_net VSS -type tie_lo -pin VSS -inst *
[07/11 02:13:13    334s] @file 7:
[07/11 02:13:13    334s] #@ End verbose source: power.tcl
[07/11 02:13:13    334s] @innovus 53> set_power_output_dir -reset
[07/11 02:14:02    337s] set_power_output_dir -reset
[07/11 02:14:02    337s] @innovus 54> set_power_output_dir ./run1
[07/11 02:14:02    337s] set_power_output_dir ./run1
[07/11 02:14:02    337s] @innovus 55> set_default_switching_activity -reset
[07/11 02:14:02    337s] set_default_switching_activity -reset
[07/11 02:14:02    337s] @innovus 56> set_default_switching_activity -input_activity 0.2 -period 10.0
[07/11 02:14:02    337s] set_default_switching_activity -input_activity 0.2 -period 10.0
[07/11 02:14:02    337s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[07/11 02:14:02    337s] 
[07/11 02:14:02    337s] 'set_default_switching_activity' finished successfully.
[07/11 02:14:02    337s] @innovus 57> read_activity_file -reset
[07/11 02:14:02    337s] read_activity_file -reset
[07/11 02:14:02    337s] @innovus 58> set_power -reset
[07/11 02:14:02    337s] set_power -reset
[07/11 02:14:02    337s] @innovus 59> set_powerup_analysis -reset
[07/11 02:14:02    337s] set_dynamic_power_simulation -reset
[07/11 02:14:02    337s] set_dynamic_power_simulation -reset
[07/11 02:14:02    337s] @innovus 60> report_power -rail_analysis_format VS -outfile ./run1/gpio_controller.rpt
[07/11 02:14:02    337s] report_power -rail_analysis_format VS -out_file ./run1/gpio_controller.rpt
[07/11 02:14:02    337s] env CDS_WORKAREA is set to /home/myanik/work/teknofest24/alaz/playground/gpio/gds
[07/11 02:14:02    337s] 
[07/11 02:14:02    337s] Power Net Detected:
[07/11 02:14:02    337s]         Voltage	    Name
[07/11 02:14:02    337s]              0V	    VSS
[07/11 02:14:02    337s]            0.9V	    VDD
[07/11 02:14:02    337s] Using Power View: wc.
[07/11 02:14:02    337s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/11 02:14:02    337s] AAE_INFO: resetNetProps viewIdx 0 
[07/11 02:14:02    337s] Starting SI iteration 1 using Infinite Timing Windows
[07/11 02:14:02    337s] #################################################################################
[07/11 02:14:02    337s] # Design Stage: PostRoute
[07/11 02:14:02    337s] # Design Name: gpio_controller
[07/11 02:14:02    337s] # Design Mode: 90nm
[07/11 02:14:02    337s] # Analysis Mode: MMMC OCV 
[07/11 02:14:02    337s] # Parasitics Mode: SPEF/RCDB 
[07/11 02:14:02    337s] # Signoff Settings: SI On 
[07/11 02:14:02    337s] #################################################################################
[07/11 02:14:02    337s] AAE_INFO: 1 threads acquired from CTE.
[07/11 02:14:02    337s] Setting infinite Tws ...
[07/11 02:14:02    337s] First Iteration Infinite Tw... 
[07/11 02:14:02    337s] Calculate early delays in OCV mode...
[07/11 02:14:02    337s] Calculate late delays in OCV mode...
[07/11 02:14:02    337s] Topological Sorting (REAL = 0:00:00.0, MEM = 3157.0M, InitMEM = 3157.0M)
[07/11 02:14:02    337s] Start delay calculation (fullDC) (1 T). (MEM=3157.04)
[07/11 02:14:02    337s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[07/11 02:14:02    337s] End AAE Lib Interpolated Model. (MEM=3168.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:14:02    337s] Total number of fetched objects 161
[07/11 02:14:02    337s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 02:14:02    337s] AAE_INFO-618: Total number of nets in the design is 194,  83.0 percent of the nets selected for SI analysis
[07/11 02:14:02    337s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:14:02    337s] End delay calculation. (MEM=3168.65 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:14:02    337s] End delay calculation (fullDC). (MEM=3168.65 CPU=0:00:00.1 REAL=0:00:00.0)
[07/11 02:14:02    337s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3168.7M) ***
[07/11 02:14:02    337s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.7M)
[07/11 02:14:02    337s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/11 02:14:02    337s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3168.7M)
[07/11 02:14:02    337s] Starting SI iteration 2
[07/11 02:14:02    337s] Calculate early delays in OCV mode...
[07/11 02:14:02    337s] Calculate late delays in OCV mode...
[07/11 02:14:02    337s] Start delay calculation (fullDC) (1 T). (MEM=2675.77)
[07/11 02:14:02    337s] End AAE Lib Interpolated Model. (MEM=2675.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/11 02:14:02    337s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[07/11 02:14:02    337s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 161. 
[07/11 02:14:02    337s] Total number of fetched objects 161
[07/11 02:14:02    337s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/11 02:14:02    337s] AAE_INFO-618: Total number of nets in the design is 194,  0.5 percent of the nets selected for SI analysis
[07/11 02:14:02    337s] End delay calculation. (MEM=2721.46 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:14:02    337s] End delay calculation (fullDC). (MEM=2721.46 CPU=0:00:00.0 REAL=0:00:00.0)
[07/11 02:14:02    337s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2721.5M) ***
[07/11 02:14:02    338s] Load RC corner of view wc
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Power Analysis
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s]              0V	    VSS
[07/11 02:14:02    338s]            0.9V	    VDD
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Processing Timing Library for Power Calculation
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.39MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Processing Power Net/Grid for Power Calculation
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.52MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Processing Timing Window Data for Power Calculation
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] clk(100MHz) CK: assigning clock clk to net clk
[07/11 02:14:02    338s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.59MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Processing User Attributes
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.65MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Processing Signal Activity
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Starting Levelizing
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 10%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 20%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 30%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 40%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 50%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 60%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 70%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 80%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 90%
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Finished Levelizing
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Starting Activity Propagation
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 10%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 20%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 30%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 40%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 50%
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Finished Activity Propagation
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
[07/11 02:14:02    338s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2155.90MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Power Computation
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s]       ----------------------------------------------------------
[07/11 02:14:02    338s]       # of cell(s) missing both power/leakage table: 0
[07/11 02:14:02    338s]       # of cell(s) missing power table: 0
[07/11 02:14:02    338s]       # of cell(s) missing leakage table: 0
[07/11 02:14:02    338s]       ----------------------------------------------------------
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Starting Calculating power
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
[07/11 02:14:02    338s]  ... Calculating switching power
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 10%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 20%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 30%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 40%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 50%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 60%
[07/11 02:14:02    338s]  ... Calculating internal and leakage power
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 70%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 80%
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT): 90%
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Finished Calculating power
[07/11 02:14:02    338s] 2024-Jul-11 02:14:02 (2024-Jul-11 00:14:02 GMT)
[07/11 02:14:02    338s]       # of MSMV cell(s) missing power_level: 0
[07/11 02:14:02    338s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.42MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Processing User Attributes
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.42MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2156.47MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Boundary Leakage Calculation
[07/11 02:14:02    338s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[07/11 02:14:02    338s] mem(process/total/peak)=2156.48MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] Begin Static Power Report Generation
[07/11 02:14:02    338s] *



[07/11 02:14:02    338s] Total Power
[07/11 02:14:02    338s] *
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] -----------------------------------------------------------------------------------------
[07/11 02:14:02    338s] Total Power
[07/11 02:14:02    338s] -----------------------------------------------------------------------------------------
[07/11 02:14:02    338s] Total Internal Power:        0.01235879 	   92.5580%
[07/11 02:14:02    338s] Total Switching Power:       0.00098617 	    7.3857%
[07/11 02:14:02    338s] Total Leakage Power:         0.00000752 	    0.0563%
[07/11 02:14:02    338s] Total Internal Power:        0.01235879 	   92.5580%
[07/11 02:14:02    338s] Total Power:                 0.01335248
[07/11 02:14:02    338s] Total Switching Power:       0.00098617 	    7.3857%
[07/11 02:14:02    338s] Total Leakage Power:         0.00000752 	    0.0563%
[07/11 02:14:02    338s] -----------------------------------------------------------------------------------------
[07/11 02:14:02    338s] Total Power:                 0.01335248
[07/11 02:14:02    338s] -----------------------------------------------------------------------------------------
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND2X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell NOR3BX1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI222X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell INVX1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell OR4X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell NOR4X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell SDFFRHQX1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell INVX2 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell AND2X2 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND4X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell INVXL has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell NOR2X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell OR2X2 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell DFFRHQX1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell OAI2BB1X1 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] ** WARN:  (VOLTUS_POWR-3424): Cell BUFX2 has no power pin defined in LEF/PGV.
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[07/11 02:14:02    338s] mem(process/total/peak)=2156.90MB/4196.96MB/2309.71MB)
[07/11 02:14:02    338s] 
[07/11 02:14:02    338s] Begin Creating Binary Database
[07/11 02:14:03    338s] Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
[07/11 02:14:03    338s] mem(process/total/peak)=2675.14MB/4967.39MB/2675.14MB)
[07/11 02:14:03    338s] 
[07/11 02:14:03    338s] Output file is ./run1/gpio_controller.rpt
[07/11 02:14:03    338s] Processing average sequential pin duty cycle 
[07/11 02:14:03    338s] 
[07/11 02:14:03    338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/11 02:14:03    338s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[07/11 02:14:03    338s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[07/11 02:14:03    338s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[07/11 02:14:03    338s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[07/11 02:14:03    338s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[07/11 02:14:03    338s] Summary for sequential cells identification: 
[07/11 02:14:03    338s]   Identified SBFF number: 104
[07/11 02:14:03    338s]   Identified MBFF number: 0
[07/11 02:14:03    338s]   Identified SB Latch number: 0
[07/11 02:14:03    338s]   Identified MB Latch number: 0
[07/11 02:14:03    338s]   Not identified SBFF number: 16
[07/11 02:14:03    338s]   Not identified MBFF number: 0
[07/11 02:14:03    338s]   Not identified SB Latch number: 0
[07/11 02:14:03    338s]   Not identified MB Latch number: 0
[07/11 02:14:03    338s]   Number of sequential cells which are not FFs: 32
[07/11 02:14:03    338s]  Visiting view : wc
[07/11 02:14:03    338s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/11 02:14:03    338s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/11 02:14:03    338s]  Visiting view : bc
[07/11 02:14:03    338s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/11 02:14:03    338s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/11 02:14:03    338s] TLC MultiMap info (StdDelay):
[07/11 02:14:03    338s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/11 02:14:03    338s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/11 02:14:03    338s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/11 02:14:03    338s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/11 02:14:03    338s]  Setting StdDelay to: 36.8ps
[07/11 02:14:03    338s] 
[07/11 02:14:03    338s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/11 02:14:03    338s] @innovus 61> add_fillers -base_cells FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 DECAP10 DECAP9 DECAP8 DECAP7 DECAP6 DECAP5 DECAP4 DECAP3 DECAP2 -prefix FILLER
[07/11 02:17:54    350s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[07/11 02:17:54    350s] Type 'man IMPSP-5217' for more detail.
[07/11 02:17:54    350s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3491.9M, EPOCH TIME: 1720657074.061750
[07/11 02:17:54    350s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3491.9M, EPOCH TIME: 1720657074.062121
[07/11 02:17:54    350s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3491.9M, EPOCH TIME: 1720657074.062232
[07/11 02:17:54    350s] Processing tracks to init pin-track alignment.
[07/11 02:17:54    350s] z: 2, totalTracks: 1
[07/11 02:17:54    350s] z: 4, totalTracks: 1
[07/11 02:17:54    350s] z: 6, totalTracks: 1
[07/11 02:17:54    350s] z: 8, totalTracks: 1
[07/11 02:17:54    350s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/11 02:17:54    350s] All LLGs are deleted
[07/11 02:17:54    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    350s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3491.9M, EPOCH TIME: 1720657074.070228
[07/11 02:17:54    350s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3491.9M, EPOCH TIME: 1720657074.070447
[07/11 02:17:54    350s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3491.9M, EPOCH TIME: 1720657074.070526
[07/11 02:17:54    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    350s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3491.9M, EPOCH TIME: 1720657074.071913
[07/11 02:17:54    350s] Max number of tech site patterns supported in site array is 256.
[07/11 02:17:54    350s] Core basic site is CoreSite
[07/11 02:17:54    350s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/11 02:17:54    350s] Type 'man IMPSP-365' for more detail.
[07/11 02:17:54    350s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3491.9M, EPOCH TIME: 1720657074.095360
[07/11 02:17:54    350s] After signature check, allow fast init is false, keep pre-filter is true.
[07/11 02:17:54    350s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/11 02:17:54    350s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:3491.9M, EPOCH TIME: 1720657074.096514
[07/11 02:17:54    350s] SiteArray: non-trimmed site array dimensions = 12 x 120
[07/11 02:17:54    350s] SiteArray: use 16,384 bytes
[07/11 02:17:54    350s] SiteArray: current memory after site array memory allocation 3491.9M
[07/11 02:17:54    350s] SiteArray: FP blocked sites are writable
[07/11 02:17:54    350s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/11 02:17:54    350s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3491.9M, EPOCH TIME: 1720657074.096908
[07/11 02:17:54    350s] Process 2010 wires and vias for routing blockage and capacity analysis
[07/11 02:17:54    350s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.002, MEM:3491.9M, EPOCH TIME: 1720657074.098415
[07/11 02:17:54    350s] OPERPROF:           Starting spInit2DPinPatten at level 6, MEM:3491.9M, EPOCH TIME: 1720657074.098485
[07/11 02:17:54    350s] OPERPROF:             Starting spInitPinAccessData at level 7, MEM:3491.9M, EPOCH TIME: 1720657074.098581
[07/11 02:17:54    350s] OPERPROF:             Finished spInitPinAccessData at level 7, CPU:0.000, REAL:0.000, MEM:3491.9M, EPOCH TIME: 1720657074.098634
[07/11 02:17:54    350s] OPERPROF:           Finished spInit2DPinPatten at level 6, CPU:0.000, REAL:0.000, MEM:3491.9M, EPOCH TIME: 1720657074.098706
[07/11 02:17:54    350s] SiteArray: number of non floorplan blocked sites for llg default is 1440
[07/11 02:17:54    350s] Atter site array init, number of instance map data is 0.
[07/11 02:17:54    350s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.027, MEM:3491.9M, EPOCH TIME: 1720657074.098779
[07/11 02:17:54    350s] 
[07/11 02:17:54    350s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[07/11 02:17:54    350s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.029, MEM:3491.9M, EPOCH TIME: 1720657074.099063
[07/11 02:17:54    350s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3491.9M, EPOCH TIME: 1720657074.099122
[07/11 02:17:54    351s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.020, REAL:0.002, MEM:2678.9M, EPOCH TIME: 1720657074.101376
[07/11 02:17:54    351s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2678.9MB).
[07/11 02:17:54    351s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.039, MEM:2678.9M, EPOCH TIME: 1720657074.101526
[07/11 02:17:54    351s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.040, REAL:0.039, MEM:2678.9M, EPOCH TIME: 1720657074.101575
[07/11 02:17:54    351s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2678.9M, EPOCH TIME: 1720657074.101626
[07/11 02:17:54    351s]   Signal wire search tree: 1381 elements. (cpu=0:00:00.0, mem=0.0M)
[07/11 02:17:54    351s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2678.9M, EPOCH TIME: 1720657074.102094
[07/11 02:17:54    351s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2678.9M, EPOCH TIME: 1720657074.102787
[07/11 02:17:54    351s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2678.9M, EPOCH TIME: 1720657074.102864
[07/11 02:17:54    351s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2678.9M, EPOCH TIME: 1720657074.102956
[07/11 02:17:54    351s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2678.9M, EPOCH TIME: 1720657074.103044
[07/11 02:17:54    351s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/11 02:17:54    351s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x2b5105f01dd8.
[07/11 02:17:54    351s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 02:17:54    351s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x2b5105f01dd8.
[07/11 02:17:54    351s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[07/11 02:17:54    351s] AddFiller main function time CPU:0.004, REAL:0.015
[07/11 02:17:54    351s] Filler instance commit time CPU:0.001, REAL:0.001
[07/11 02:17:54    351s] *INFO: Adding fillers to top-module.
[07/11 02:17:54    351s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 3 filler insts (cell FILL32 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 4 filler insts (cell FILL16 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 5 filler insts (cell DECAP10 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 2 filler insts (cell DECAP9 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 1 filler inst  (cell DECAP8 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 0 filler inst  (cell DECAP7 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 3 filler insts (cell DECAP6 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 4 filler insts (cell DECAP5 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 7 filler insts (cell DECAP4 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 8 filler insts (cell FILL4 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 6 filler insts (cell DECAP3 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 16 filler insts (cell DECAP2 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 11 filler insts (cell FILL2 / prefix FILLER).
[07/11 02:17:54    351s] *INFO:   Added 19 filler insts (cell FILL1 / prefix FILLER).
[07/11 02:17:54    351s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.015, MEM:2646.9M, EPOCH TIME: 1720657074.118166
[07/11 02:17:54    351s] *INFO: Total 89 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[07/11 02:17:54    351s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.015, MEM:2646.9M, EPOCH TIME: 1720657074.118303
[07/11 02:17:54    351s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2646.9M, EPOCH TIME: 1720657074.118366
[07/11 02:17:54    351s] For 89 new insts, [07/11 02:17:54    351s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2646.9M, EPOCH TIME: 1720657074.118652
[07/11 02:17:54    351s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.016, MEM:2646.9M, EPOCH TIME: 1720657074.118712
[07/11 02:17:54    351s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.016, MEM:2646.9M, EPOCH TIME: 1720657074.118764
[07/11 02:17:54    351s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2646.9M, EPOCH TIME: 1720657074.118823
[07/11 02:17:54    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:181).
[07/11 02:17:54    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    351s] All LLGs are deleted
[07/11 02:17:54    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/11 02:17:54    351s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2646.9M, EPOCH TIME: 1720657074.119588
[07/11 02:17:54    351s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2646.8M, EPOCH TIME: 1720657074.119753
[07/11 02:17:54    351s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.010, REAL:0.002, MEM:2646.8M, EPOCH TIME: 1720657074.120758
[07/11 02:17:54    351s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.060, REAL:0.059, MEM:2646.8M, EPOCH TIME: 1720657074.120836
@innovus 62> write_stream gpio -lib_name DesignLib -unit 2000 -mode all
[07/11 02:19:45    357s] Parse flat map file...
[07/11 02:19:45    357s] Writing GDSII file ...
[07/11 02:19:45    357s] 	****** db unit per micron = 2000 ******
[07/11 02:19:45    357s] 	****** output gds2 file unit per micron = 2000 ******
[07/11 02:19:45    357s] 	****** unit scaling factor = 1 ******
[07/11 02:19:45    357s] Output for instance
[07/11 02:19:45    357s] Output for bump
[07/11 02:19:45    357s] Output for physical terminals
[07/11 02:19:45    357s] Output for logical terminals
[07/11 02:19:45    357s] Output for regular nets
[07/11 02:19:45    357s] Output for special nets and metal fills
[07/11 02:19:45    357s] Output for via structure generation total number 28
[07/11 02:19:45    357s] Statistics for GDS generated (version 3)
[07/11 02:19:45    357s] ----------------------------------------
[07/11 02:19:45    357s] Stream Out Layer Mapping Information:
[07/11 02:19:45    357s] GDS Layer Number          GDS Layer Name
[07/11 02:19:45    357s] ----------------------------------------
[07/11 02:19:45    357s]     233                             COMP
[07/11 02:19:45    357s]     234                          DIEAREA
[07/11 02:19:45    357s]     223                          Metal11
[07/11 02:19:45    357s]     221                          Metal11
[07/11 02:19:45    357s]     220                          Metal11
[07/11 02:19:45    357s]     219                          Metal11
[07/11 02:19:45    357s]     218                          Metal11
[07/11 02:19:45    357s]     217                            Via10
[07/11 02:19:45    357s]     216                            Via10
[07/11 02:19:45    357s]     212                            Via10
[07/11 02:19:45    357s]     202                          Metal10
[07/11 02:19:45    357s]     200                          Metal10
[07/11 02:19:45    357s]     199                          Metal10
[07/11 02:19:45    357s]     198                          Metal10
[07/11 02:19:45    357s]     197                          Metal10
[07/11 02:19:45    357s]     196                             Via9
[07/11 02:19:45    357s]     195                             Via9
[07/11 02:19:45    357s]     191                             Via9
[07/11 02:19:45    357s]     181                           Metal9
[07/11 02:19:45    357s]     179                           Metal9
[07/11 02:19:45    357s]     178                           Metal9
[07/11 02:19:45    357s]     177                           Metal9
[07/11 02:19:45    357s]     176                           Metal9
[07/11 02:19:45    357s]     175                             Via8
[07/11 02:19:45    357s]     174                             Via8
[07/11 02:19:45    357s]     170                             Via8
[07/11 02:19:45    357s]     160                           Metal8
[07/11 02:19:45    357s]     158                           Metal8
[07/11 02:19:45    357s]     157                           Metal8
[07/11 02:19:45    357s]     156                           Metal8
[07/11 02:19:45    357s]     155                           Metal8
[07/11 02:19:45    357s]     154                             Via7
[07/11 02:19:45    357s]     153                             Via7
[07/11 02:19:45    357s]     149                             Via7
[07/11 02:19:45    357s]     139                           Metal7
[07/11 02:19:45    357s]     137                           Metal7
[07/11 02:19:45    357s]     136                           Metal7
[07/11 02:19:45    357s]     135                           Metal7
[07/11 02:19:45    357s]     134                           Metal7
[07/11 02:19:45    357s]     133                             Via6
[07/11 02:19:45    357s]     132                             Via6
[07/11 02:19:45    357s]     131                             Via6
[07/11 02:19:45    357s]     130                             Via6
[07/11 02:19:45    357s]     129                             Via6
[07/11 02:19:45    357s]     128                             Via6
[07/11 02:19:45    357s]     127                             Via6
[07/11 02:19:45    357s]     122                           Metal6
[07/11 02:19:45    357s]     121                           Metal6
[07/11 02:19:45    357s]     120                           Metal6
[07/11 02:19:45    357s]     119                           Metal6
[07/11 02:19:45    357s]     118                           Metal6
[07/11 02:19:45    357s]     53                            Metal3
[07/11 02:19:45    357s]     52                            Metal3
[07/11 02:19:45    357s]     185                           Metal9
[07/11 02:19:45    357s]     48                              Via2
[07/11 02:19:45    357s]     29                            Metal2
[07/11 02:19:45    357s]     180                           Metal9
[07/11 02:19:45    357s]     47                              Via2
[07/11 02:19:45    357s]     182                           Metal9
[07/11 02:19:45    357s]     44                              Via2
[07/11 02:19:45    357s]     43                              Via2
[07/11 02:19:45    357s]     172                             Via8
[07/11 02:19:45    357s]     38                            Metal2
[07/11 02:19:45    357s]     95                            Metal5
[07/11 02:19:45    357s]     36                            Metal2
[07/11 02:19:45    357s]     93                            Metal5
[07/11 02:19:45    357s]     112                             Via5
[07/11 02:19:45    357s]     194                             Via9
[07/11 02:19:45    357s]     55                            Metal3
[07/11 02:19:45    357s]     113                           Metal6
[07/11 02:19:45    357s]     32                            Metal2
[07/11 02:19:45    357s]     54                            Metal3
[07/11 02:19:45    357s]     31                            Metal2
[07/11 02:19:45    357s]     107                             Via5
[07/11 02:19:45    357s]     30                            Metal2
[07/11 02:19:45    357s]     49                              Via2
[07/11 02:19:45    357s]     106                             Via5
[07/11 02:19:45    357s]     33                            Metal2
[07/11 02:19:45    357s]     109                             Via5
[07/11 02:19:45    357s]     10                            Metal1
[07/11 02:19:45    357s]     224                          Metal11
[07/11 02:19:45    357s]     86                              Via4
[07/11 02:19:45    357s]     50                            Metal3
[07/11 02:19:45    357s]     206                          Metal10
[07/11 02:19:45    357s]     69                              Via3
[07/11 02:19:45    357s]     143                           Metal7
[07/11 02:19:45    357s]     6                               Cont
[07/11 02:19:45    357s]     169                             Via8
[07/11 02:19:45    357s]     35                            Metal2
[07/11 02:19:45    357s]     8                             Metal1
[07/11 02:19:45    357s]     164                           Metal8
[07/11 02:19:45    357s]     27                              Via1
[07/11 02:19:45    357s]     141                           Metal7
[07/11 02:19:45    357s]     3                               Cont
[07/11 02:19:45    357s]     51                            Metal3
[07/11 02:19:45    357s]     70                              Via3
[07/11 02:19:45    357s]     7                               Cont
[07/11 02:19:45    357s]     64                              Via3
[07/11 02:19:45    357s]     173                             Via8
[07/11 02:19:45    357s]     34                            Metal2
[07/11 02:19:45    357s]     92                            Metal5
[07/11 02:19:45    357s]     111                             Via5
[07/11 02:19:45    357s]     11                            Metal1
[07/11 02:19:45    357s]     142                           Metal7
[07/11 02:19:45    357s]     4                               Cont
[07/11 02:19:45    357s]     9                             Metal1
[07/11 02:19:45    357s]     28                              Via1
[07/11 02:19:45    357s]     85                              Via4
[07/11 02:19:45    357s]     138                           Metal7
[07/11 02:19:45    357s]     5                               Cont
[07/11 02:19:45    357s]     12                            Metal1
[07/11 02:19:45    357s]     226                          Metal11
[07/11 02:19:45    357s]     88                              Via4
[07/11 02:19:45    357s]     183                           Metal9
[07/11 02:19:45    357s]     45                              Via2
[07/11 02:19:45    357s]     22                              Via1
[07/11 02:19:45    357s]     152                             Via7
[07/11 02:19:45    357s]     13                            Metal1
[07/11 02:19:45    357s]     71                            Metal4
[07/11 02:19:45    357s]     227                          Metal11
[07/11 02:19:45    357s]     90                              Via4
[07/11 02:19:45    357s]     184                           Metal9
[07/11 02:19:45    357s]     46                              Via2
[07/11 02:19:45    357s]     161                           Metal8
[07/11 02:19:45    357s]     23                              Via1
[07/11 02:19:45    357s]     171                             Via8
[07/11 02:19:45    357s]     37                            Metal2
[07/11 02:19:45    357s]     94                            Metal5
[07/11 02:19:45    357s]     148                             Via7
[07/11 02:19:45    357s]     14                            Metal1
[07/11 02:19:45    357s]     15                            Metal1
[07/11 02:19:45    357s]     72                            Metal4
[07/11 02:19:45    357s]     91                              Via4
[07/11 02:19:45    357s]     150                             Via7
[07/11 02:19:45    357s]     16                            Metal1
[07/11 02:19:45    357s]     73                            Metal4
[07/11 02:19:45    357s]     159                           Metal8
[07/11 02:19:45    357s]     26                              Via1
[07/11 02:19:45    357s]     151                             Via7
[07/11 02:19:45    357s]     17                            Metal1
[07/11 02:19:45    357s]     74                            Metal4
[07/11 02:19:45    357s]     1                               Cont
[07/11 02:19:45    357s]     162                           Metal8
[07/11 02:19:45    357s]     24                              Via1
[07/11 02:19:45    357s]     140                           Metal7
[07/11 02:19:45    357s]     2                               Cont
[07/11 02:19:45    357s]     163                           Metal8
[07/11 02:19:45    357s]     25                              Via1
[07/11 02:19:45    357s]     190                             Via9
[07/11 02:19:45    357s]     56                            Metal3
[07/11 02:19:45    357s]     57                            Metal3
[07/11 02:19:45    357s]     114                           Metal6
[07/11 02:19:45    357s]     192                             Via9
[07/11 02:19:45    357s]     58                            Metal3
[07/11 02:19:45    357s]     115                           Metal6
[07/11 02:19:45    357s]     193                             Via9
[07/11 02:19:45    357s]     59                            Metal3
[07/11 02:19:45    357s]     116                           Metal6
[07/11 02:19:45    357s]     203                          Metal10
[07/11 02:19:45    357s]     65                              Via3
[07/11 02:19:45    357s]     204                          Metal10
[07/11 02:19:45    357s]     66                              Via3
[07/11 02:19:45    357s]     205                          Metal10
[07/11 02:19:45    357s]     67                              Via3
[07/11 02:19:45    357s]     201                          Metal10
[07/11 02:19:45    357s]     68                              Via3
[07/11 02:19:45    357s]     75                            Metal4
[07/11 02:19:45    357s]     215                            Via10
[07/11 02:19:45    357s]     76                            Metal4
[07/11 02:19:45    357s]     211                            Via10
[07/11 02:19:45    357s]     77                            Metal4
[07/11 02:19:45    357s]     78                            Metal4
[07/11 02:19:45    357s]     213                            Via10
[07/11 02:19:45    357s]     79                            Metal4
[07/11 02:19:45    357s]     214                            Via10
[07/11 02:19:45    357s]     80                            Metal4
[07/11 02:19:45    357s]     225                          Metal11
[07/11 02:19:45    357s]     87                              Via4
[07/11 02:19:45    357s]     222                          Metal11
[07/11 02:19:45    357s]     89                              Via4
[07/11 02:19:45    357s]     96                            Metal5
[07/11 02:19:45    357s]     97                            Metal5
[07/11 02:19:45    357s]     98                            Metal5
[07/11 02:19:45    357s]     99                            Metal5
[07/11 02:19:45    357s]     100                           Metal5
[07/11 02:19:45    357s]     101                           Metal5
[07/11 02:19:45    357s]     108                             Via5
[07/11 02:19:45    357s]     110                             Via5
[07/11 02:19:45    357s]     117                           Metal6
[07/11 02:19:45    357s]     231                          Metal11
[07/11 02:19:45    357s]     230                          Metal11
[07/11 02:19:45    357s]     229                          Metal11
[07/11 02:19:45    357s]     228                          Metal11
[07/11 02:19:45    357s]     210                          Metal10
[07/11 02:19:45    357s]     209                          Metal10
[07/11 02:19:45    357s]     208                          Metal10
[07/11 02:19:45    357s]     207                          Metal10
[07/11 02:19:45    357s]     189                           Metal9
[07/11 02:19:45    357s]     188                           Metal9
[07/11 02:19:45    357s]     187                           Metal9
[07/11 02:19:45    357s]     186                           Metal9
[07/11 02:19:45    357s]     168                           Metal8
[07/11 02:19:45    357s]     167                           Metal8
[07/11 02:19:45    357s]     166                           Metal8
[07/11 02:19:45    357s]     165                           Metal8
[07/11 02:19:45    357s]     147                           Metal7
[07/11 02:19:45    357s]     146                           Metal7
[07/11 02:19:45    357s]     145                           Metal7
[07/11 02:19:45    357s]     144                           Metal7
[07/11 02:19:45    357s]     63                            Metal3
[07/11 02:19:45    357s]     62                            Metal3
[07/11 02:19:45    357s]     39                            Metal2
[07/11 02:19:45    357s]     105                           Metal5
[07/11 02:19:45    357s]     103                           Metal5
[07/11 02:19:45    357s]     123                           Metal6
[07/11 02:19:45    357s]     42                            Metal2
[07/11 02:19:45    357s]     41                            Metal2
[07/11 02:19:45    357s]     40                            Metal2
[07/11 02:19:45    357s]     20                            Metal1
[07/11 02:19:45    357s]     60                            Metal3
[07/11 02:19:45    357s]     18                            Metal1
[07/11 02:19:45    357s]     61                            Metal3
[07/11 02:19:45    357s]     102                           Metal5
[07/11 02:19:45    357s]     21                            Metal1
[07/11 02:19:45    357s]     19                            Metal1
[07/11 02:19:45    357s]     81                            Metal4
[07/11 02:19:45    357s]     104                           Metal5
[07/11 02:19:45    357s]     82                            Metal4
[07/11 02:19:45    357s]     83                            Metal4
[07/11 02:19:45    357s]     84                            Metal4
[07/11 02:19:45    357s]     124                           Metal6
[07/11 02:19:45    357s]     125                           Metal6
[07/11 02:19:45    357s]     126                           Metal6
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Stream Out Information Processed for GDS version 3:
[07/11 02:19:45    357s] Units: 2000 DBU
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Object                             Count
[07/11 02:19:45    357s] ----------------------------------------
[07/11 02:19:45    357s] Instances                            181
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Ports/Pins                             0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Nets                                 814
[07/11 02:19:45    357s]     metal layer Metal1                32
[07/11 02:19:45    357s]     metal layer Metal2               530
[07/11 02:19:45    357s]     metal layer Metal3               244
[07/11 02:19:45    357s]     metal layer Metal4                 8
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s]     Via Instances                    567
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Special Nets                          57
[07/11 02:19:45    357s]     metal layer Metal1                39
[07/11 02:19:45    357s]     metal layer Metal10               14
[07/11 02:19:45    357s]     metal layer Metal11                4
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s]     Via Instances                    847
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Metal Fills                            0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s]     Via Instances                      0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Metal FillOPCs                         0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s]     Via Instances                      0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Metal FillDRCs                         0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s]     Via Instances                      0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Text                                 215
[07/11 02:19:45    357s]     metal layer Metal1               136
[07/11 02:19:45    357s]     metal layer Metal2                54
[07/11 02:19:45    357s]     metal layer Metal3                23
[07/11 02:19:45    357s]     metal layer Metal10                2
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Blockages                              0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Custom Text                            0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Custom Box                             0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] Trim Metal                             0
[07/11 02:19:45    357s] 
[07/11 02:19:45    357s] ######Streamout is finished!
[07/11 02:19:45    357s] @innovus 63> 
[07/11 02:54:50    469s] --------------------------------------------------------------------------------
[07/11 02:54:50    469s] Exiting Innovus on Thu Jul 11 02:54:50 2024
[07/11 02:54:50    469s]   Total CPU time:     0:07:58
[07/11 02:54:50    469s]   Total real time:    1:51:58
[07/11 02:54:50    469s]   Peak memory (main): 2687.58MB
[07/11 02:54:50    469s] 
[07/11 02:54:50    469s] 
[07/11 02:54:50    469s] *** Memory Usage v#1 (Current mem = 2655.414M, initial mem = 464.086M) ***
[07/11 02:54:50    469s] 
[07/11 02:54:50    469s] *** Summary of all messages that are not suppressed in this session:
[07/11 02:54:50    469s] Severity  ID               Count  Summary                                  
[07/11 02:54:50    469s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/11 02:54:50    469s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/11 02:54:50    469s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[07/11 02:54:50    469s] WARNING   IMPEXT-3438         60  Stepper size for erosion effect must be ...
[07/11 02:54:50    469s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[07/11 02:54:50    469s] WARNING   IMPEXT-3530          8  The process node is not set. Use the com...
[07/11 02:54:50    469s] WARNING   IMPEXT-6140          6  The RC table is not interpolated for wir...
[07/11 02:54:50    469s] WARNING   IMPDC-2614          24  Cannot invoke the command -siAware true ...
[07/11 02:54:50    469s] WARNING   IMPVFC-97          134  IO pin %s of net %s has not been assigne...
[07/11 02:54:50    469s] WARNING   IMPPP-170           10  The power planner failed to create a wir...
[07/11 02:54:50    469s] WARNING   IMPPP-193            8  The currently specified %s spacing %f %s...
[07/11 02:54:50    469s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[07/11 02:54:50    469s] WARNING   IMPSR-4058           2  Route_special option: %s should be used ...
[07/11 02:54:50    469s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[07/11 02:54:50    469s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/11 02:54:50    469s] ERROR     IMPSP-365           10  Design has inst(s) with SITE '%s', but t...
[07/11 02:54:50    469s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[07/11 02:54:50    469s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/11 02:54:50    469s] WARNING   IMPOPT-665         103  %s : Net has unplaced terms or is connec...
[07/11 02:54:50    469s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[07/11 02:54:50    469s] WARNING   IMPOPT-7139          1  'set_db extract_rc_coupled false' has be...
[07/11 02:54:50    469s] WARNING   NREX-80              4  Net %s does not have a %s pin. It may ha...
[07/11 02:54:50    469s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/11 02:54:50    469s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[07/11 02:54:50    469s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[07/11 02:54:50    469s] WARNING   IMPPSP-1003          6  Found use of '%s'. This will continue to...
[07/11 02:54:50    469s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/11 02:54:50    469s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/11 02:54:50    469s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[07/11 02:54:50    469s] *** Message Summary: 390 warning(s), 12 error(s)
[07/11 02:54:50    469s] 
[07/11 02:54:50    469s] --- Ending "Innovus" (totcpu=0:07:49, real=1:51:56, mem=2655.4M) ---
