# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do parteb_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/JFDC/Desktop/lab2 tydd2/parteB/D_FF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity D_FF
# -- Compiling architecture behavioral of D_FF
# vcom -93 -work work {C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sumador_completo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador_completo
# -- Compiling architecture Behavioral of sumador_completo
# 
# vcom -93 -work work {C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sum_comp_tb
# -- Compiling architecture comport of sum_comp_tb
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(47): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(48): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(49): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/JFDC/Desktop/lab2 tydd2/parteB/sum_comp_tb.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  sum_comp_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sum_comp_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sum_comp_tb(comport)
# Loading work.sumador_completo(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.d_ff(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 40 ns
