#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 21 00:14:05 2025
# Process ID         : 51312
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified
# Command line       : vivado.exe -mode batch -source synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 9220 MB
# Total Virtual      : 59841 MB
# Available Virtual  : 19770 MB
#-----------------------------------------------------------
source synth.tcl
# create_project dct_1d_8x1_proj ./dct_1d_8x1_proj -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_verified/dct_1d_8x1_proj'
# set_property target_language Verilog [current_project]
# add_files -norecurse {../chen_1d_dct.v ../chen_2d_dct.v}
# update_compile_order -fileset sources_1
# set_property top dct8x8_2d [current_fileset]
# synth_design -top dct8x8_2d -part xc7z020clg484-1
Command: synth_design -top dct8x8_2d -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53256
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1131.070 ; gain = 462.477
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near 'signed' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:37]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'signed' used in incorrect context [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:37]
ERROR: [Synth 8-2716] syntax error near 'begin' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:51]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'begin' used in incorrect context [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:51]
ERROR: [Synth 8-2716] syntax error near 'end' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:55]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'end' used in incorrect context [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:55]
ERROR: [Synth 8-2716] syntax error near 'begin' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:104]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'begin' used in incorrect context [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:104]
ERROR: [Synth 8-2716] syntax error near 'end' [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:108]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'end' used in incorrect context [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:108]
ERROR: [Synth 8-8896] 'int' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:26]
ERROR: [Synth 8-8896] 'int' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:27]
ERROR: [Synth 8-8896] 'int' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:28]
ERROR: [Synth 8-8896] 'logic' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:30]
ERROR: [Synth 8-36] 'logic' is not declared [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:30]
ERROR: [Synth 8-8896] 'logic' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:31]
ERROR: [Synth 8-36] 'logic' is not declared [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:31]
ERROR: [Synth 8-8896] 'typedef' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:37]
ERROR: [Synth 8-8896] 'sample_t' is an unknown type [C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v:40]
ERROR: [Synth 8-12188] Failed to read verilog 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/connection/rtl/new_dct_test/chen_2d_dct.v'
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.715 ; gain = 562.121
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 21 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 00:14:18 2025...
