Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jun 18 12:16:54 2025
| Host         : temp-mati running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    58          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (149)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: U2/lcd_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (149)
--------------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.789        0.000                      0                  165        0.162        0.000                      0                  165        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.789        0.000                      0                  165        0.162        0.000                      0                  165        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 2.804ns (53.906%)  route 2.398ns (46.094%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.377 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.377    counter_reg[20]_i_1_n_6
    SLICE_X0Y27          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 2.783ns (53.719%)  route 2.398ns (46.281%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.356 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.356    counter_reg[20]_i_1_n_4
    SLICE_X0Y27          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 2.709ns (53.048%)  route 2.398ns (46.952%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.282 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.282    counter_reg[20]_i_1_n_5
    SLICE_X0Y27          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 2.693ns (52.901%)  route 2.398ns (47.099%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.043    counter_reg[16]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.266 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.266    counter_reg[20]_i_1_n_7
    SLICE_X0Y27          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508    14.880    Clock100MHz_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    15.165    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.690ns (52.873%)  route 2.398ns (47.127%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.263 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.263    counter_reg[16]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 2.669ns (52.677%)  route 2.398ns (47.323%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.242 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.242    counter_reg[16]_i_1_n_4
    SLICE_X0Y26          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 2.595ns (51.976%)  route 2.398ns (48.024%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.168 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.168    counter_reg[16]_i_1_n_5
    SLICE_X0Y26          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.579ns (51.822%)  route 2.398ns (48.178%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.929    counter_reg[12]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.152 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.152    counter_reg[16]_i_1_n_7
    SLICE_X0Y26          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.507    14.879    Clock100MHz_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.259    15.138    
                         clock uncertainty           -0.035    15.102    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.062    15.164    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 2.576ns (51.793%)  route 2.398ns (48.207%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.149 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.149    counter_reg[12]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.555ns (51.588%)  route 2.398ns (48.412%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    Clock100MHz_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  counter_reg[3]/Q
                         net (fo=3, routed)           0.810     6.441    spi_master_inst/counter_reg[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I0_O)        0.124     6.565 r  spi_master_inst/spi_start_pulse_i_23/O
                         net (fo=1, routed)           0.000     6.565    spi_master_inst/spi_start_pulse_i_23_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.115 r  spi_master_inst/spi_start_pulse_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.115    spi_master_inst/spi_start_pulse_reg_i_11_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  spi_master_inst/spi_start_pulse_reg_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.238    spi_master_inst/spi_start_pulse_reg_i_3_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 f  spi_master_inst/spi_start_pulse_reg_i_2/CO[3]
                         net (fo=28, routed)          1.570     8.922    spi_master_inst_n_3
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.124     9.046 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.000     9.046    counter[0]_i_7_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.578 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.578    counter_reg[0]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.692 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.692    counter_reg[4]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.815    counter_reg[8]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.128 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.128    counter_reg[12]_i_1_n_4
    SLICE_X0Y25          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.505    14.877    Clock100MHz_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.062    15.162    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 spi_master_inst/busy_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X3Y23          FDRE                                         r  spi_master_inst/busy_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/busy_int_reg/Q
                         net (fo=3, routed)           0.109     1.749    spi_master_inst/spi_busy
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.045     1.794 r  spi_master_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    spi_master_inst_n_4
    SLICE_X2Y23          FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.120     1.631    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_master_inst/busy_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X3Y23          FDRE                                         r  spi_master_inst/busy_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/busy_int_reg/Q
                         net (fo=3, routed)           0.113     1.753    spi_master_inst/spi_busy
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  spi_master_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    spi_master_inst_n_2
    SLICE_X2Y23          FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.121     1.632    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     1.747    spi_master_inst/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X4Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X4Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.070     1.579    spi_master_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spi_start_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/busy_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    Clock100MHz_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  spi_start_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  spi_start_pulse_reg/Q
                         net (fo=3, routed)           0.063     1.726    spi_master_inst/start
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.045     1.771 r  spi_master_inst/busy_int_i_1/O
                         net (fo=1, routed)           0.000     1.771    spi_master_inst/busy_int_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  spi_master_inst/busy_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X3Y23          FDRE                                         r  spi_master_inst/busy_int_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.091     1.602    spi_master_inst/busy_int_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X5Y23          FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     1.754    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X4Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X4Y23          FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.071     1.580    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 spi_master_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.274%)  route 0.141ns (42.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/bit_count_reg[0]/Q
                         net (fo=14, routed)          0.141     1.778    spi_master_inst/bit_count_reg[0]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.048     1.826 r  spi_master_inst/bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.826    spi_master_inst/p_0_in[3]
    SLICE_X5Y26          FDRE                                         r  spi_master_inst/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X5Y26          FDRE                                         r  spi_master_inst/bit_count_reg[3]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.107     1.616    spi_master_inst/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 spi_master_inst/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.882%)  route 0.141ns (43.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.583     1.496    spi_master_inst/CLK
    SLICE_X4Y26          FDRE                                         r  spi_master_inst/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  spi_master_inst/bit_count_reg[0]/Q
                         net (fo=14, routed)          0.141     1.778    spi_master_inst/bit_count_reg[0]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  spi_master_inst/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    spi_master_inst/p_0_in[2]
    SLICE_X5Y26          FDRE                                         r  spi_master_inst/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     2.009    spi_master_inst/CLK
    SLICE_X5Y26          FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091     1.600    spi_master_inst/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.187ns (53.864%)  route 0.160ns (46.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=9, routed)           0.160     1.800    spi_master_inst/clk_div_counter[0]
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.046     1.846 r  spi_master_inst/clk_div_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.846    spi_master_inst/clk_div_counter_0[3]
    SLICE_X5Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X5Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[3]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.107     1.618    spi_master_inst/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=9, routed)           0.160     1.800    spi_master_inst/clk_div_counter[0]
    SLICE_X5Y22          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  spi_master_inst/clk_div_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    spi_master_inst/clk_div_counter_0[4]
    SLICE_X5Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X5Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092     1.603    spi_master_inst/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 spi_master_inst/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.731%)  route 0.160ns (46.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/clk_div_counter_reg[0]/Q
                         net (fo=9, routed)           0.160     1.800    spi_master_inst/clk_div_counter[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  spi_master_inst/clk_div_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    spi_master_inst/clk_div_counter_0[2]
    SLICE_X5Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X5Y22          FDRE                                         r  spi_master_inst/clk_div_counter_reg[2]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091     1.602    spi_master_inst/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24     counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26     counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/temperature_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.639ns  (logic 11.447ns (28.878%)  route 28.192ns (71.122%))
  Logic Levels:           35  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  U2/temperature_int_reg[9]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  U2/temperature_int_reg[9]/Q
                         net (fo=95, routed)          4.547     4.969    U2/temperature_int_reg[9]
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.322     5.291 r  U2/znak[3]_i_495/O
                         net (fo=2, routed)           0.673     5.964    U2/znak[3]_i_495_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  U2/znak[3]_i_499/O
                         net (fo=1, routed)           0.000     6.290    U2/znak[3]_i_499_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.670 r  U2/znak_reg[3]_i_308/CO[3]
                         net (fo=1, routed)           0.000     6.670    U2/znak_reg[3]_i_308_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.787 r  U2/znak_reg[3]_i_187/CO[3]
                         net (fo=34, routed)          1.166     7.953    U2/znak_reg[3]_i_187_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.561 r  U2/znak_reg[3]_i_700/CO[2]
                         net (fo=5, routed)           0.654     9.215    U2/znak_reg[3]_i_700_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     9.996 r  U2/znak_reg[3]_i_529/CO[3]
                         net (fo=17, routed)          1.352    11.348    U2/znak_reg[3]_i_529_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.152    11.500 r  U2/znak[3]_i_523/O
                         net (fo=2, routed)           1.014    12.513    U2/znak[3]_i_523_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.348    12.861 r  U2/znak[3]_i_527/O
                         net (fo=1, routed)           0.000    12.861    U2/znak[3]_i_527_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.441 r  U2/znak_reg[3]_i_340/O[2]
                         net (fo=13, routed)          2.464    15.905    U2/znak_reg[3]_i_340_n_5
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.302    16.207 r  U2/znak[3]_i_335/O
                         net (fo=1, routed)           0.568    16.775    U2/znak[3]_i_335_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.301 r  U2/znak_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    17.301    U2/znak_reg[3]_i_199_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.635 r  U2/znak_reg[3]_i_92/O[1]
                         net (fo=3, routed)           1.119    18.754    U2/znak_reg[3]_i_92_n_6
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.303    19.057 r  U2/znak[3]_i_195/O
                         net (fo=1, routed)           0.000    19.057    U2/znak[3]_i_195_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.458 r  U2/znak_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.458    U2/znak_reg[3]_i_83_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.572 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          1.642    21.215    U2/znak_reg[3]_i_41_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  U2/znak[3]_i_582/O
                         net (fo=77, routed)          3.041    24.380    U2/znak[3]_i_582_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I2_O)        0.124    24.504 r  U2/znak[3]_i_426/O
                         net (fo=2, routed)           1.027    25.530    U2/znak[3]_i_426_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.056 r  U2/znak_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    26.056    U2/znak_reg[3]_i_546_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.170 r  U2/znak_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.170    U2/znak_reg[3]_i_363_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.392 r  U2/znak_reg[3]_i_609/O[0]
                         net (fo=3, routed)           1.011    27.403    U2/znak_reg[3]_i_609_n_7
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.299    27.702 r  U2/znak[3]_i_398/O
                         net (fo=1, routed)           0.000    27.702    U2/znak[3]_i_398_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.126 r  U2/znak_reg[3]_i_228/O[1]
                         net (fo=3, routed)           1.021    29.147    U2/znak_reg[3]_i_228_n_6
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.303    29.450 r  U2/znak[3]_i_232/O
                         net (fo=2, routed)           1.175    30.625    U2/znak[3]_i_232_n_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.153    30.778 r  U2/znak[3]_i_104/O
                         net (fo=2, routed)           0.992    31.770    U2/znak[3]_i_104_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.327    32.097 r  U2/znak[3]_i_108/O
                         net (fo=1, routed)           0.000    32.097    U2/znak[3]_i_108_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    32.705 r  U2/znak_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.985    33.690    U2/znak_reg[3]_i_45_n_4
    SLICE_X14Y54         LUT2 (Prop_lut2_I1_O)        0.307    33.997 r  U2/znak[3]_i_99/O
                         net (fo=1, routed)           0.000    33.997    U2/znak[3]_i_99_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    34.227 r  U2/znak_reg[3]_i_44/O[1]
                         net (fo=1, routed)           1.014    35.241    U2/znak_reg[3]_i_44_n_6
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.306    35.547 r  U2/znak[3]_i_22/O
                         net (fo=1, routed)           0.000    35.547    U2/znak[3]_i_22_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.923 r  U2/znak_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.923    U2/znak_reg[3]_i_14_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.142 r  U2/znak_reg[3]_i_15/O[0]
                         net (fo=3, routed)           1.004    37.147    U2/znak_reg[3]_i_15_n_7
    SLICE_X12Y47         LUT4 (Prop_lut4_I0_O)        0.317    37.464 r  U2/znak[1]_i_4/O
                         net (fo=1, routed)           0.918    38.382    U2/znak4__0[1]
    SLICE_X12Y35         LUT6 (Prop_lut6_I2_O)        0.328    38.710 r  U2/znak[1]_i_3/O
                         net (fo=1, routed)           0.806    39.515    U2/znak[1]_i_3_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I4_O)        0.124    39.639 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000    39.639    U2/p_1_in[1]
    SLICE_X12Y33         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.122ns  (logic 11.221ns (28.682%)  route 27.901ns (71.318%))
  Logic Levels:           35  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  U2/temperature_int_reg[9]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  U2/temperature_int_reg[9]/Q
                         net (fo=95, routed)          4.547     4.969    U2/temperature_int_reg[9]
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.322     5.291 r  U2/znak[3]_i_495/O
                         net (fo=2, routed)           0.673     5.964    U2/znak[3]_i_495_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  U2/znak[3]_i_499/O
                         net (fo=1, routed)           0.000     6.290    U2/znak[3]_i_499_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.670 r  U2/znak_reg[3]_i_308/CO[3]
                         net (fo=1, routed)           0.000     6.670    U2/znak_reg[3]_i_308_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.787 r  U2/znak_reg[3]_i_187/CO[3]
                         net (fo=34, routed)          1.166     7.953    U2/znak_reg[3]_i_187_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.561 r  U2/znak_reg[3]_i_700/CO[2]
                         net (fo=5, routed)           0.654     9.215    U2/znak_reg[3]_i_700_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     9.996 r  U2/znak_reg[3]_i_529/CO[3]
                         net (fo=17, routed)          1.352    11.348    U2/znak_reg[3]_i_529_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.152    11.500 r  U2/znak[3]_i_523/O
                         net (fo=2, routed)           1.014    12.513    U2/znak[3]_i_523_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.348    12.861 r  U2/znak[3]_i_527/O
                         net (fo=1, routed)           0.000    12.861    U2/znak[3]_i_527_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.441 r  U2/znak_reg[3]_i_340/O[2]
                         net (fo=13, routed)          2.464    15.905    U2/znak_reg[3]_i_340_n_5
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.302    16.207 r  U2/znak[3]_i_335/O
                         net (fo=1, routed)           0.568    16.775    U2/znak[3]_i_335_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.301 r  U2/znak_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    17.301    U2/znak_reg[3]_i_199_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.635 r  U2/znak_reg[3]_i_92/O[1]
                         net (fo=3, routed)           1.119    18.754    U2/znak_reg[3]_i_92_n_6
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.303    19.057 r  U2/znak[3]_i_195/O
                         net (fo=1, routed)           0.000    19.057    U2/znak[3]_i_195_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.458 r  U2/znak_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.458    U2/znak_reg[3]_i_83_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.572 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          1.642    21.215    U2/znak_reg[3]_i_41_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  U2/znak[3]_i_582/O
                         net (fo=77, routed)          3.041    24.380    U2/znak[3]_i_582_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I2_O)        0.124    24.504 r  U2/znak[3]_i_426/O
                         net (fo=2, routed)           1.027    25.530    U2/znak[3]_i_426_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.056 r  U2/znak_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    26.056    U2/znak_reg[3]_i_546_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.170 r  U2/znak_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.170    U2/znak_reg[3]_i_363_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.392 r  U2/znak_reg[3]_i_609/O[0]
                         net (fo=3, routed)           1.011    27.403    U2/znak_reg[3]_i_609_n_7
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.299    27.702 r  U2/znak[3]_i_398/O
                         net (fo=1, routed)           0.000    27.702    U2/znak[3]_i_398_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.126 r  U2/znak_reg[3]_i_228/O[1]
                         net (fo=3, routed)           1.021    29.147    U2/znak_reg[3]_i_228_n_6
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.303    29.450 r  U2/znak[3]_i_232/O
                         net (fo=2, routed)           1.175    30.625    U2/znak[3]_i_232_n_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.153    30.778 r  U2/znak[3]_i_104/O
                         net (fo=2, routed)           0.992    31.770    U2/znak[3]_i_104_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.327    32.097 r  U2/znak[3]_i_108/O
                         net (fo=1, routed)           0.000    32.097    U2/znak[3]_i_108_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    32.705 r  U2/znak_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.985    33.690    U2/znak_reg[3]_i_45_n_4
    SLICE_X14Y54         LUT2 (Prop_lut2_I1_O)        0.307    33.997 r  U2/znak[3]_i_99/O
                         net (fo=1, routed)           0.000    33.997    U2/znak[3]_i_99_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    34.227 r  U2/znak_reg[3]_i_44/O[1]
                         net (fo=1, routed)           1.014    35.241    U2/znak_reg[3]_i_44_n_6
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.306    35.547 r  U2/znak[3]_i_22/O
                         net (fo=1, routed)           0.000    35.547    U2/znak[3]_i_22_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.923 r  U2/znak_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.923    U2/znak_reg[3]_i_14_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.142 r  U2/znak_reg[3]_i_15/O[0]
                         net (fo=3, routed)           1.004    37.147    U2/znak_reg[3]_i_15_n_7
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.295    37.442 r  U2/znak[3]_i_7/O
                         net (fo=1, routed)           0.981    38.422    U2/znak4__0[3]
    SLICE_X12Y32         LUT5 (Prop_lut5_I2_O)        0.124    38.546 r  U2/znak[3]_i_3/O
                         net (fo=1, routed)           0.452    38.998    U2/znak[3]_i_3_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.122 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000    39.122    U2/p_1_in[3]
    SLICE_X12Y32         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.682ns  (logic 11.221ns (29.008%)  route 27.461ns (70.992%))
  Logic Levels:           35  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  U2/temperature_int_reg[9]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  U2/temperature_int_reg[9]/Q
                         net (fo=95, routed)          4.547     4.969    U2/temperature_int_reg[9]
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.322     5.291 r  U2/znak[3]_i_495/O
                         net (fo=2, routed)           0.673     5.964    U2/znak[3]_i_495_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  U2/znak[3]_i_499/O
                         net (fo=1, routed)           0.000     6.290    U2/znak[3]_i_499_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.670 r  U2/znak_reg[3]_i_308/CO[3]
                         net (fo=1, routed)           0.000     6.670    U2/znak_reg[3]_i_308_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.787 r  U2/znak_reg[3]_i_187/CO[3]
                         net (fo=34, routed)          1.166     7.953    U2/znak_reg[3]_i_187_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.561 r  U2/znak_reg[3]_i_700/CO[2]
                         net (fo=5, routed)           0.654     9.215    U2/znak_reg[3]_i_700_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     9.996 r  U2/znak_reg[3]_i_529/CO[3]
                         net (fo=17, routed)          1.352    11.348    U2/znak_reg[3]_i_529_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.152    11.500 r  U2/znak[3]_i_523/O
                         net (fo=2, routed)           1.014    12.513    U2/znak[3]_i_523_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.348    12.861 r  U2/znak[3]_i_527/O
                         net (fo=1, routed)           0.000    12.861    U2/znak[3]_i_527_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.441 r  U2/znak_reg[3]_i_340/O[2]
                         net (fo=13, routed)          2.464    15.905    U2/znak_reg[3]_i_340_n_5
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.302    16.207 r  U2/znak[3]_i_335/O
                         net (fo=1, routed)           0.568    16.775    U2/znak[3]_i_335_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.301 r  U2/znak_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    17.301    U2/znak_reg[3]_i_199_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.635 r  U2/znak_reg[3]_i_92/O[1]
                         net (fo=3, routed)           1.119    18.754    U2/znak_reg[3]_i_92_n_6
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.303    19.057 r  U2/znak[3]_i_195/O
                         net (fo=1, routed)           0.000    19.057    U2/znak[3]_i_195_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.458 r  U2/znak_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.458    U2/znak_reg[3]_i_83_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.572 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          1.642    21.215    U2/znak_reg[3]_i_41_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124    21.339 r  U2/znak[3]_i_582/O
                         net (fo=77, routed)          3.041    24.380    U2/znak[3]_i_582_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I2_O)        0.124    24.504 r  U2/znak[3]_i_426/O
                         net (fo=2, routed)           1.027    25.530    U2/znak[3]_i_426_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.056 r  U2/znak_reg[3]_i_546/CO[3]
                         net (fo=1, routed)           0.000    26.056    U2/znak_reg[3]_i_546_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.170 r  U2/znak_reg[3]_i_363/CO[3]
                         net (fo=1, routed)           0.000    26.170    U2/znak_reg[3]_i_363_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.392 r  U2/znak_reg[3]_i_609/O[0]
                         net (fo=3, routed)           1.011    27.403    U2/znak_reg[3]_i_609_n_7
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.299    27.702 r  U2/znak[3]_i_398/O
                         net (fo=1, routed)           0.000    27.702    U2/znak[3]_i_398_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    28.126 r  U2/znak_reg[3]_i_228/O[1]
                         net (fo=3, routed)           1.021    29.147    U2/znak_reg[3]_i_228_n_6
    SLICE_X13Y53         LUT3 (Prop_lut3_I1_O)        0.303    29.450 r  U2/znak[3]_i_232/O
                         net (fo=2, routed)           1.175    30.625    U2/znak[3]_i_232_n_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.153    30.778 r  U2/znak[3]_i_104/O
                         net (fo=2, routed)           0.992    31.770    U2/znak[3]_i_104_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I0_O)        0.327    32.097 r  U2/znak[3]_i_108/O
                         net (fo=1, routed)           0.000    32.097    U2/znak[3]_i_108_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    32.705 r  U2/znak_reg[3]_i_45/O[3]
                         net (fo=2, routed)           0.985    33.690    U2/znak_reg[3]_i_45_n_4
    SLICE_X14Y54         LUT2 (Prop_lut2_I1_O)        0.307    33.997 r  U2/znak[3]_i_99/O
                         net (fo=1, routed)           0.000    33.997    U2/znak[3]_i_99_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    34.227 r  U2/znak_reg[3]_i_44/O[1]
                         net (fo=1, routed)           1.014    35.241    U2/znak_reg[3]_i_44_n_6
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.306    35.547 r  U2/znak[3]_i_22/O
                         net (fo=1, routed)           0.000    35.547    U2/znak[3]_i_22_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.923 r  U2/znak_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.923    U2/znak_reg[3]_i_14_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.142 r  U2/znak_reg[3]_i_15/O[0]
                         net (fo=3, routed)           0.809    36.951    U2/znak_reg[3]_i_15_n_7
    SLICE_X12Y47         LUT4 (Prop_lut4_I3_O)        0.295    37.246 r  U2/znak[2]_i_6/O
                         net (fo=1, routed)           0.884    38.130    U2/znak4__0[2]
    SLICE_X12Y35         LUT5 (Prop_lut5_I2_O)        0.124    38.254 r  U2/znak[2]_i_3/O
                         net (fo=1, routed)           0.304    38.558    U2/znak[2]_i_3_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I4_O)        0.124    38.682 r  U2/znak[2]_i_1/O
                         net (fo=1, routed)           0.000    38.682    U2/p_1_in[2]
    SLICE_X13Y34         FDCE                                         r  U2/znak_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temperature_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/znak_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.539ns  (logic 6.935ns (27.155%)  route 18.604ns (72.845%))
  Logic Levels:           21  (CARRY4=10 FDRE=1 LUT3=3 LUT4=2 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE                         0.000     0.000 r  U2/temperature_int_reg[9]/C
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.422     0.422 f  U2/temperature_int_reg[9]/Q
                         net (fo=95, routed)          4.547     4.969    U2/temperature_int_reg[9]
    SLICE_X15Y39         LUT3 (Prop_lut3_I2_O)        0.322     5.291 r  U2/znak[3]_i_495/O
                         net (fo=2, routed)           0.673     5.964    U2/znak[3]_i_495_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.326     6.290 r  U2/znak[3]_i_499/O
                         net (fo=1, routed)           0.000     6.290    U2/znak[3]_i_499_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.670 r  U2/znak_reg[3]_i_308/CO[3]
                         net (fo=1, routed)           0.000     6.670    U2/znak_reg[3]_i_308_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.787 r  U2/znak_reg[3]_i_187/CO[3]
                         net (fo=34, routed)          1.166     7.953    U2/znak_reg[3]_i_187_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608     8.561 r  U2/znak_reg[3]_i_700/CO[2]
                         net (fo=5, routed)           0.654     9.215    U2/znak_reg[3]_i_700_n_1
    SLICE_X14Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781     9.996 r  U2/znak_reg[3]_i_529/CO[3]
                         net (fo=17, routed)          1.352    11.348    U2/znak_reg[3]_i_529_n_0
    SLICE_X12Y47         LUT4 (Prop_lut4_I1_O)        0.152    11.500 r  U2/znak[3]_i_523/O
                         net (fo=2, routed)           1.014    12.513    U2/znak[3]_i_523_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I4_O)        0.348    12.861 r  U2/znak[3]_i_527/O
                         net (fo=1, routed)           0.000    12.861    U2/znak[3]_i_527_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.441 r  U2/znak_reg[3]_i_340/O[2]
                         net (fo=13, routed)          2.464    15.905    U2/znak_reg[3]_i_340_n_5
    SLICE_X4Y52          LUT3 (Prop_lut3_I2_O)        0.302    16.207 r  U2/znak[3]_i_335/O
                         net (fo=1, routed)           0.568    16.775    U2/znak[3]_i_335_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.301 r  U2/znak_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    17.301    U2/znak_reg[3]_i_199_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.635 r  U2/znak_reg[3]_i_92/O[1]
                         net (fo=3, routed)           1.119    18.754    U2/znak_reg[3]_i_92_n_6
    SLICE_X0Y52          LUT3 (Prop_lut3_I1_O)        0.303    19.057 r  U2/znak[3]_i_195/O
                         net (fo=1, routed)           0.000    19.057    U2/znak[3]_i_195_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.458 r  U2/znak_reg[3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.458    U2/znak_reg[3]_i_83_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.572 r  U2/znak_reg[3]_i_41/CO[3]
                         net (fo=41, routed)          2.152    21.724    U2/znak_reg[3]_i_41_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I3_O)        0.124    21.848 r  U2/znak[3]_i_25/O
                         net (fo=1, routed)           0.000    21.848    U2/znak[3]_i_25_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    22.100 r  U2/znak_reg[3]_i_14/O[0]
                         net (fo=1, routed)           1.350    23.450    U2/znak4[0]
    SLICE_X13Y35         LUT5 (Prop_lut5_I2_O)        0.295    23.745 r  U2/znak[0]_i_3/O
                         net (fo=1, routed)           0.877    24.622    U2/znak[0]_i_3_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I0_O)        0.124    24.746 r  U2/znak[0]_i_2/O
                         net (fo=1, routed)           0.669    25.415    U2/znak[0]_i_2_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I2_O)        0.124    25.539 r  U2/znak[0]_i_1/O
                         net (fo=1, routed)           0.000    25.539    U2/p_1_in[0]
    SLICE_X14Y34         FDCE                                         r  U2/znak_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 4.127ns (59.675%)  route 2.789ns (40.325%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[3]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.789     3.208    LCD_DATA_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.708     6.917 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.917    LCD_DATA[3]
    T11                                                               r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_E_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 4.055ns (62.356%)  route 2.448ns (37.644%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDPE                         0.000     0.000 r  U2/LCD_E_reg/C
    SLICE_X10Y28         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  U2/LCD_E_reg/Q
                         net (fo=1, routed)           2.448     2.966    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     6.504 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     6.504    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.432ns  (logic 4.002ns (62.225%)  route 2.430ns (37.775%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[0]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.430     2.886    LCD_DATA_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.546     6.432 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.432    LCD_DATA[0]
    V16                                                               r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 4.065ns (63.210%)  route 2.366ns (36.790%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE                         0.000     0.000 r  U2/LCD_RS_reg/C
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U2/LCD_RS_reg/Q
                         net (fo=1, routed)           2.366     2.884    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547     6.431 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     6.431    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 4.129ns (65.416%)  route 2.183ns (34.584%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[1]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.183     2.602    LCD_DATA_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.710     6.312 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.312    LCD_DATA[1]
    P14                                                               r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 3.981ns (64.602%)  route 2.181ns (35.398%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE                         0.000     0.000 r  U2/LCD_DATA_reg[2]/C
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.181     2.637    LCD_DATA_OBUF[2]
    M13                  OBUF (Prop_obuf_I_O)         3.525     6.162 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.162    LCD_DATA[2]
    M13                                                               r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[1]/C
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[1]/Q
                         net (fo=1, routed)           0.082     0.246    U2/LCD_DATA_VALUE_reg_n_0_[1]
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.048     0.294 r  U2/LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    U2/LCD_DATA[1]_i_1_n_0
    SLICE_X13Y31         FDRE                                         r  U2/LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/LCD_E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE                         0.000     0.000 r  U2/ready_reg/C
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/ready_reg/Q
                         net (fo=6, routed)           0.121     0.262    U2/ready
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.048     0.310 r  U2/LCD_E_i_2/O
                         net (fo=1, routed)           0.000     0.310    U2/LCD_E_i_2_n_0
    SLICE_X10Y28         FDPE                                         r  U2/LCD_E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.212ns (65.803%)  route 0.110ns (34.197%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE                         0.000     0.000 r  U2/znak_reg[3]/C
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U2/znak_reg[3]/Q
                         net (fo=1, routed)           0.110     0.277    U2/znak[3]
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.322 r  U2/LCD_DATA_VALUE[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    U2/LCD_DATA_VALUE[3]
    SLICE_X12Y31         FDCE                                         r  U2/LCD_DATA_VALUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/LCD_DATA_VALUE_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDCE                         0.000     0.000 r  U2/LCD_DATA_VALUE_reg[3]/C
    SLICE_X12Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/LCD_DATA_VALUE_reg[3]/Q
                         net (fo=1, routed)           0.135     0.299    U2/LCD_DATA_VALUE_reg_n_0_[3]
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.344 r  U2/LCD_DATA[3]_i_2/O
                         net (fo=1, routed)           0.000     0.344    U2/LCD_DATA[3]_i_2_n_0
    SLICE_X13Y31         FDRE                                         r  U2/LCD_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.462%)  route 0.137ns (39.538%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.137     0.301    U2/char_no_reg_n_0_[2]
    SLICE_X12Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  U2/znak[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    U2/p_1_in[1]
    SLICE_X12Y33         FDCE                                         r  U2/znak_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.254ns (73.333%)  route 0.092ns (26.667%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDCE                         0.000     0.000 r  U2/state_reg[4]/C
    SLICE_X14Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/state_reg[4]/Q
                         net (fo=17, routed)          0.092     0.256    U2/state_reg_n_0_[4]
    SLICE_X14Y28         MUXF7 (Prop_muxf7_S_O)       0.090     0.346 r  U2/state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.346    U2/state[4]
    SLICE_X14Y28         FDCE                                         r  U2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.216ns (59.640%)  route 0.146ns (40.360%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDCE                         0.000     0.000 r  U2/znak_reg[7]/C
    SLICE_X12Y32         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U2/znak_reg[7]/Q
                         net (fo=1, routed)           0.146     0.313    U2/znak[7]
    SLICE_X12Y31         LUT4 (Prop_lut4_I3_O)        0.049     0.362 r  U2/LCD_DATA_VALUE[7]_i_1/O
                         net (fo=1, routed)           0.000     0.362    U2/LCD_DATA_VALUE[7]
    SLICE_X12Y31         FDCE                                         r  U2/LCD_DATA_VALUE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.433%)  route 0.161ns (43.567%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.161     0.325    U2/char_no_reg_n_0_[2]
    SLICE_X12Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  U2/znak[7]_i_2/O
                         net (fo=1, routed)           0.000     0.370    U2/p_1_in[7]
    SLICE_X12Y32         FDCE                                         r  U2/znak_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/char_no_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/znak_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.129%)  route 0.163ns (43.871%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDCE                         0.000     0.000 r  U2/char_no_reg[2]/C
    SLICE_X14Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U2/char_no_reg[2]/Q
                         net (fo=13, routed)          0.163     0.327    U2/char_no_reg_n_0_[2]
    SLICE_X12Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.372 r  U2/znak[3]_i_1/O
                         net (fo=1, routed)           0.000     0.372    U2/p_1_in[3]
    SLICE_X12Y32         FDCE                                         r  U2/znak_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/znak_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/LCD_DATA_VALUE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.775%)  route 0.185ns (49.225%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE                         0.000     0.000 r  U2/znak_reg[6]/C
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U2/znak_reg[6]/Q
                         net (fo=1, routed)           0.185     0.331    U2/znak[6]
    SLICE_X14Y32         LUT4 (Prop_lut4_I1_O)        0.045     0.376 r  U2/LCD_DATA_VALUE[6]_i_1/O
                         net (fo=1, routed)           0.000     0.376    U2/LCD_DATA_VALUE[6]
    SLICE_X14Y32         FDCE                                         r  U2/LCD_DATA_VALUE_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 3.992ns (65.299%)  route 2.122ns (34.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.169    spi_master_inst/CLK
    SLICE_X4Y24          FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.456     5.625 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=3, routed)           2.122     7.746    SPI_SCK_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.536    11.283 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.283    SPI_SCK
    U18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.885ns  (logic 3.985ns (67.707%)  route 1.901ns (32.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.169    spi_master_inst/CLK
    SLICE_X5Y24          FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456     5.625 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           1.901     7.525    SPI_SS_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.054 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.054    SPI_SS
    R17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.264ns  (logic 0.642ns (19.669%)  route 2.622ns (80.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.649     8.374    U2/temperature_int[10]_i_1_n_0
    SLICE_X2Y28          FDRE                                         r  U2/temperature_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.642ns (21.436%)  route 2.353ns (78.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.380     8.105    U2/temperature_int[10]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  U2/temperature_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.642ns (21.436%)  route 2.353ns (78.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.380     8.105    U2/temperature_int[10]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  U2/temperature_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.642ns (21.436%)  route 2.353ns (78.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.380     8.105    U2/temperature_int[10]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  U2/temperature_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 0.642ns (21.436%)  route 2.353ns (78.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.380     8.105    U2/temperature_int[10]_i_1_n_0
    SLICE_X6Y28          FDRE                                         r  U2/temperature_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.175    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     5.631 f  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=4, routed)           1.002     6.633    U2/Q[6]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.757 f  U2/temperature_int[10]_i_3/O
                         net (fo=4, routed)           0.658     7.415    spi_master_inst/temperature_int_reg[10]
    SLICE_X7Y28          LUT2 (Prop_lut2_I0_O)        0.124     7.539 r  spi_master_inst/temperature_int[10]_rep__0_i_1/O
                         net (fo=1, routed)           0.471     8.010    U2/temperature_int_reg[10]_rep__0_0
    SLICE_X7Y28          FDRE                                         r  U2/temperature_int_reg[10]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 0.642ns (22.726%)  route 2.183ns (77.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.210     7.935    U2/temperature_int[10]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  U2/temperature_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.812ns  (logic 0.642ns (22.827%)  route 2.170ns (77.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.558     5.110    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518     5.628 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.973     6.600    U2/reset
    SLICE_X14Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.724 r  U2/temperature_int[10]_i_1/O
                         net (fo=13, routed)          1.198     7.922    U2/temperature_int[10]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  U2/temperature_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    spi_master_inst/CLK
    SLICE_X3Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/miso_buffer_reg[3]/Q
                         net (fo=1, routed)           0.145     1.787    U2/Q[0]
    SLICE_X2Y27          FDRE                                         r  U2/temperature_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.287%)  route 0.113ns (37.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spi_master_inst/miso_buffer_reg[9]/Q
                         net (fo=4, routed)           0.113     1.752    spi_master_inst/miso_buffer_reg[11]_0[6]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  spi_master_inst/temperature_int[8]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U2/D[2]
    SLICE_X6Y28          FDRE                                         r  U2/temperature_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.500    spi_master_inst/CLK
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  spi_master_inst/miso_buffer_reg[4]/Q
                         net (fo=1, routed)           0.170     1.812    U2/Q[1]
    SLICE_X2Y28          FDRE                                         r  U2/temperature_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[10]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.220%)  route 0.139ns (42.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.498    spi_master_inst/CLK
    SLICE_X4Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  spi_master_inst/miso_buffer_reg[12]/Q
                         net (fo=4, routed)           0.139     1.778    spi_master_inst/spi_miso_data[11]
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  spi_master_inst/temperature_int[10]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.823    U2/temperature_int_reg[10]_rep_0
    SLICE_X7Y28          FDRE                                         r  U2/temperature_int_reg[10]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.164ns (45.510%)  route 0.196ns (54.490%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.196     1.833    U2/reset
    SLICE_X12Y29         FDPE                                         f  U2/next_command_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.164ns (45.510%)  route 0.196ns (54.490%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.196     1.833    U2/reset
    SLICE_X12Y29         FDCE                                         f  U2/next_command_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/next_command_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.164ns (45.510%)  route 0.196ns (54.490%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.196     1.833    U2/reset
    SLICE_X12Y29         FDCE                                         f  U2/next_command_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/miso_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/temperature_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.443%)  route 0.199ns (58.557%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.499    spi_master_inst/CLK
    SLICE_X7Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  spi_master_inst/miso_buffer_reg[5]/Q
                         net (fo=1, routed)           0.199     1.840    U2/Q[2]
    SLICE_X8Y29          FDRE                                         r  U2/temperature_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.164ns (39.892%)  route 0.247ns (60.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.247     1.883    U2/reset
    SLICE_X14Y28         FDCE                                         f  U2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.164ns (39.892%)  route 0.247ns (60.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.559     1.472    Clock100MHz_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  lcd_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  lcd_reset_reg/Q
                         net (fo=42, routed)          0.247     1.883    U2/reset
    SLICE_X14Y28         FDCE                                         f  U2/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 1.491ns (42.030%)  route 2.057ns (57.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          2.057     3.548    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.491ns (42.912%)  route 1.984ns (57.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.984     3.475    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.491ns (45.971%)  route 1.752ns (54.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.752     3.244    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.508     4.880    spi_master_inst/CLK
    SLICE_X3Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 1.491ns (48.256%)  route 1.599ns (51.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.599     3.090    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506     4.878    spi_master_inst/CLK
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.090ns  (logic 1.491ns (48.256%)  route 1.599ns (51.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.599     3.090    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506     4.878    spi_master_inst/CLK
    SLICE_X7Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 1.491ns (49.224%)  route 1.538ns (50.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.538     3.029    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X6Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.938ns  (logic 1.491ns (50.754%)  route 1.447ns (49.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.447     2.938    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.509     4.881    spi_master_inst/CLK
    SLICE_X7Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 1.491ns (53.404%)  route 1.301ns (46.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.301     2.792    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506     4.878    spi_master_inst/CLK
    SLICE_X4Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 1.491ns (53.516%)  route 1.295ns (46.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.295     2.786    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.506     4.878    spi_master_inst/CLK
    SLICE_X5Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 1.491ns (57.089%)  route 1.121ns (42.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          1.121     2.612    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.510     4.882    spi_master_inst/CLK
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.259ns (37.209%)  route 0.437ns (62.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.437     0.696    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.856     2.014    spi_master_inst/CLK
    SLICE_X3Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[4]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.259ns (32.274%)  route 0.543ns (67.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.543     0.802    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X5Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[7]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.259ns (32.040%)  route 0.549ns (67.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.549     0.808    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X4Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[12]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.259ns (30.464%)  route 0.591ns (69.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.591     0.850    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X7Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[5]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.259ns (29.994%)  route 0.604ns (70.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.604     0.863    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X6Y29          FDRE                                         r  spi_master_inst/miso_buffer_reg[11]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.259ns (28.203%)  route 0.659ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.659     0.918    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X6Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[6]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.259ns (28.203%)  route 0.659ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.659     0.918    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X7Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     2.011    spi_master_inst/CLK
    SLICE_X7Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[8]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.926%)  route 0.702ns (73.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.702     0.961    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X3Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     2.013    spi_master_inst/CLK
    SLICE_X3Y27          FDRE                                         r  spi_master_inst/miso_buffer_reg[3]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.259ns (24.733%)  route 0.788ns (75.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.788     1.047    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X5Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[10]/C

Slack:                    inf
  Source:                 SPI_MISO
                            (input port)
  Destination:            spi_master_inst/miso_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.259ns (23.956%)  route 0.822ns (76.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SPI_MISO (IN)
                         net (fo=0)                   0.000     0.000    SPI_MISO
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SPI_MISO_IBUF_inst/O
                         net (fo=10, routed)          0.822     1.080    spi_master_inst/miso_buffer_reg[3]_0[0]
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     2.012    spi_master_inst/CLK
    SLICE_X4Y28          FDRE                                         r  spi_master_inst/miso_buffer_reg[9]/C





