* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Mar 13 2025 09:46:39

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  106
    LUTs:                 109
    RAMs:                 0
    IOBs:                 5
    GBs:                  3
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 109/7680
        Combinational Logic Cells: 3        out of   7680      0.0390625%
        Sequential Logic Cells:    106      out of   7680      1.38021%
        Logic Tiles:               19       out of   960       1.97917%
    Registers: 
        Logic Registers:           106      out of   7680      1.38021%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                4        out of   63        6.34921%
        Output Pins:               1        out of   63        1.5873%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   18        27.7778%
    Bank 1: 0        out of   15        0%
    Bank 0: 0        out of   17        0%
    Bank 2: 0        out of   13        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    C3          Input      SB_LVCMOS    No       3        Simple Input   RST_N       
    D3          Input      SB_LVCMOS    No       3        Simple Input   CLK         
    E4          Input      SB_LVCMOS    No       3        Simple Input   SELSTAT     
    H2          Input      SB_LVCMOS    No       3        Simple Input   SELDYN      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    G2          Output     SB_LVCMOS    No       3        Simple Output  signal_out  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name   
    -------------  -------  ---------  ------  -----------   
    4              3        IO         106     CLK_c_g       
    6              3                   106     RST_N_c_i_g   
    3              3                   88      SELDYN_c_i_g  
