[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2523558 heartbeat IPC: 3.963 cumulative IPC: 3.963 (Simulation time: 00 hr 00 min 18 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2523558 cumulative IPC: 3.963 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2523558 cumulative IPC: 3.963 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 10192391 heartbeat IPC: 1.304 cumulative IPC: 1.304 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 17596882 heartbeat IPC: 1.351 cumulative IPC: 1.327 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 25116496 heartbeat IPC: 1.33 cumulative IPC: 1.328 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32586746 heartbeat IPC: 1.339 cumulative IPC: 1.331 (Simulation time: 00 hr 01 min 54 sec)
Simulation finished CPU 0 instructions: 50000002 cycles: 37681837 cumulative IPC: 1.327 (Simulation time: 00 hr 02 min 18 sec)
Simulation complete CPU 0 instructions: 50000002 cycles: 37681837 cumulative IPC: 1.327 (Simulation time: 00 hr 02 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.327 instructions: 50000002 cycles: 37681837
CPU 0 Branch Prediction Accuracy: 87.91% MPKI: 20.35 Average ROB Occupancy at Mispredict: 22.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5307
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.82
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

cpu0->cpu0_STLB TOTAL        ACCESS:         37 HIT:          0 MISS:         37 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:         37 HIT:          0 MISS:         37 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 356.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      22950 HIT:      21823 MISS:       1127 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      22854 HIT:      21823 MISS:       1031 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         70 HIT:          0 MISS:         70 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         26 HIT:          0 MISS:         26 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 181.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1328141 HIT:    1287470 MISS:      40671 MSHR_MERGE:      17861
cpu0->cpu0_L1I LOAD         ACCESS:    1328141 HIT:    1287470 MISS:      40671 MSHR_MERGE:      17861
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13877763 HIT:   13876941 MISS:        822 MSHR_MERGE:        682
cpu0->cpu0_L1D LOAD         ACCESS:    8032856 HIT:    8032763 MISS:         93 MSHR_MERGE:         49
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5844869 HIT:    5844166 MISS:        703 MSHR_MERGE:        633
cpu0->cpu0_L1D TRANSLATION  ACCESS:         38 HIT:         12 MISS:         26 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 207.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1046210 HIT:    1046150 MISS:         60 MSHR_MERGE:         36
cpu0->cpu0_ITLB LOAD         ACCESS:    1046210 HIT:    1046150 MISS:         60 MSHR_MERGE:         36
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 339.8 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12838917 HIT:   12838871 MISS:         46 MSHR_MERGE:         33
cpu0->cpu0_DTLB LOAD         ACCESS:   12838917 HIT:   12838871 MISS:         46 MSHR_MERGE:         33
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 403.7 cycles
cpu0->LLC TOTAL        ACCESS:       1127 HIT:          0 MISS:       1127 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       1031 HIT:          0 MISS:       1031 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         70 HIT:          0 MISS:         70 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         26 HIT:          0 MISS:         26 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         58
  ROW_BUFFER_MISS:       1069
  AVG DBUS CONGESTED CYCLE: 2.967
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3140
