<h1 id="id-2019-05-03Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li><strong>Legato performance verification statistics</strong> is in progress. Syed will update with the findings.</li><li>In Legato performance modeling parameter (match with RTL) and custom routing (to match with RTL is done. In progress of building N-Mesh 4x4 as per RTL configuration. Schedule is updated and we need to add couple more weeks. Now Chandra will be back to DV (50%) two weeks late (May 17th instead of May 3rd).</li><li><strong>CTL_layer bring-up is completed.</strong>.. we are able to pass 1000 random RD+WR transaction on both request and response paths successfully.<ol><li>Checker able to successfully verify each transaction order and contents in REQUEST + RESPONSE paths.</li></ol></li><li><strong>Rate adapter (with limited parameter values) verification is DONE</strong>... Need Maestro Randomizer tool for full coverage of TACHL code.</li><li>Start ramp-up on AXI_UVC and add features as needed from requirement Excel sheet. Also move it new interface format.</li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=8</strong><strong>, Resolved=8, Updated=18. </strong>Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a> </li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/bugs_stats.jpg?api=v2"></span></li><li>Symphony <strong>RTL+DV bugs</strong> statistics in last week: <strong>Created=16, Resolved=10, Updated=26.</strong> Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a></li><li>Blocker JIRA 
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 resolved... Much thanks for Robin, Steve &amp; Bhavin.</li><li>Symphony nightly regressions are running since 4/30 due to some scripting issues ... Debugging in progress since late afternoon Friday 5/3.</li><li>Worked on Symphony verification schedule updates. Plan to release it to Ashutosh Monday (5/6) / Tuesday (5/7).</li><li>Sync-up meeting with Robin regarding resource rollover timeline... new tentative timeline is also move forward.</li><li>QoS meeting with Syed, John, Chandra, Kavish &amp; SteveK on the latest updates and timeline.</li><li>Meeting with <a class="confluence-userlink user-mention" data-account-id="624b36ec5f63fd0069b55477" href="https://arterisip.atlassian.net/wiki/people/624b36ec5f63fd0069b55477?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ashutosh Pradhan (Deactivated)</a> on Symphony verification schedule updates. </li><li>Multiple sync-up meetings with Kavish on top_smi testbench and SMI UVC enhancement needed to support performance statistics.</li><li>CTL bring-up meetings with Eric &amp; Andrew.</li><li>Frequent Sync-up meetings with Archit &amp; Prayank (our Consultants from AumRaj India) to make sure we all are in-sync with progress and priorities.</li><li>Mentor licenses utilization in not efficient (as shown below). <strong>Goal is to make it ~100% using interactive queues (suspension or re-queuing mechanisms).</strong> For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a></li></ol><p style="margin-left: 30.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/lic_status.jpg?api=v2"></span></p><h1 id="id-2019-05-03Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li>Generated link bandwidth rate per ingress, egress ports in the simulation statistics report as no.of beats/clock cycles</li><li>Changes in latency calculation to use clock from tb_top json file.</li><li>Experimenting with the combinations Syed is providing for the QoS verif analysis</li><li>Symphony top level model changes to remove implicit routing.(3 days) -Done</li><li>Symphony top level model changes to match rtl parameters. (this task would be partially done )</li><ul><li>Changes done to switch and path look up parameters to match rtl.(2 days) -Done</li></ul><li>Symphony top level mesh model bringup.(3 days) -Started</li><li>Resolving issues with routing when cascading switches are added.</li><li>Analysing top_axi tb, adding wrap and fixed burst support.</li><li>Top_smi/top_atp regression fail debug/fixes.</li><li>JIRA</li><ul><li>990 – Debug RTL issue</li><li>994 – TB fix added</li><li>993 – TB changes – ongoing.</li><li>997 – TB changes added</li><li>998 – Debug TB changes to be added.</li><li>1000 – Debug RTL issue.</li><li>1008 – Debug RTL issue.</li><li>989 : debug RTL issue.</li><li>999 : add/debug TB changes.</li><li>1007: debug RTL issue.<br/><br/></li></ul></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Synchronized with Robin/Saad/Bhavin for scratch3/dv_reg cleanup. Modified the script to be executed on the server by Bhavin.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Sync-up meeting with Robin regarding resource rollover timeline... new tentative timeline is also move forward.</li><li>QoS meeting with Syed, John, Chandra, Kavish &amp; SteveK on the latest updates and timeline.</li><li>Meeting with <a class="confluence-userlink user-mention" data-account-id="624b36ec5f63fd0069b55477" href="https://arterisip.atlassian.net/wiki/people/624b36ec5f63fd0069b55477?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ashutosh Pradhan (Deactivated)</a> on Symphony verification schedule updates. </li><li>Multiple sync-up meetings with Kavish on top_smi testbench and SMI UVC enhancement needed to support performance statistics.</li><li>CTL bring-up meetings with Eric &amp; Andrew.</li><li>Frequent Sync-up meetings with Archit &amp; Prayank (our Consultants from AumRaj India) to make sure we all are in-sync with progress and priorities.</li><li>Multiple sycn-up meetings between DV and Design on our outstanding / blocking items.</li><li><strong>Chandra's transition plan is moved by two more weeks new date is May 16.</strong></li></ul></li></ul><p style="margin-left: 90.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/transition_plan.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Kavish – PTO 5/20</li><li>Saad – Two weeks in August 2019.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-03Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16160242/legato_status.jpg?api=v2"></span><br/></strong></u></p>