
camera_stabilizer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010be8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e38  08010db8  08010db8  00011db8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011bf0  08011bf0  000131e8  2**0
                  CONTENTS
  4 .ARM          00000008  08011bf0  08011bf0  00012bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011bf8  08011bf8  000131e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011bf8  08011bf8  00012bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011bfc  08011bfc  00012bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08011c00  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b678  200001e8  08011de8  000131e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000b860  08011de8  00013860  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020d4f  00000000  00000000  00013218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000487c  00000000  00000000  00033f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc8  00000000  00000000  000387e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001681  00000000  00000000  0003a4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a41  00000000  00000000  0003bb31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023fdc  00000000  00000000  00065572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0408  00000000  00000000  0008954e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00179956  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009144  00000000  00000000  0017999c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00182ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010da0 	.word	0x08010da0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	08010da0 	.word	0x08010da0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <computeDT>:
#include "compute_angles.h"

PitchRollYaw resultsPRY;
CompFilter resultsCompFilter;

double computeDT(uint32_t *prevTick) {
 8000f78:	b5b0      	push	{r4, r5, r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    uint32_t currTick = osKernelGetTickCount();  // Get current tick
 8000f80:	f007 fc2c 	bl	80087dc <osKernelGetTickCount>
 8000f84:	61b8      	str	r0, [r7, #24]
    uint32_t tickFreq = osKernelGetTickFreq();  // Get tick frequency (e.g., 1000 Hz)
 8000f86:	f007 fc3e 	bl	8008806 <osKernelGetTickFreq>
 8000f8a:	6178      	str	r0, [r7, #20]

    // Ensure tick frequency is valid
    if (tickFreq == 0) {
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d107      	bne.n	8000fa2 <computeDT+0x2a>
        printf("Error: Tick frequency is zero!\n");
 8000f92:	481c      	ldr	r0, [pc, #112]	@ (8001004 <computeDT+0x8c>)
 8000f94:	f00b ff8a 	bl	800ceac <puts>
        return 0.0;  // Avoid division by zero
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	e026      	b.n	8000ff0 <computeDT+0x78>
    }

    uint32_t deltaTicks;
    if (currTick >= *prevTick) {
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d305      	bcc.n	8000fb8 <computeDT+0x40>
        deltaTicks = currTick - *prevTick;  // Normal case
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	1ad3      	subs	r3, r2, r3
 8000fb4:	61fb      	str	r3, [r7, #28]
 8000fb6:	e004      	b.n	8000fc2 <computeDT+0x4a>
    } else {
        deltaTicks = (0xFFFFFFFF - *prevTick) + currTick + 1;  // Handle overflow
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	61fb      	str	r3, [r7, #28]
    }

    *prevTick = currTick;  // Update previous tick for the next call
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	601a      	str	r2, [r3, #0]

    double dt = (double)deltaTicks / tickFreq;  // Convert ticks to seconds
 8000fc8:	69f8      	ldr	r0, [r7, #28]
 8000fca:	f7ff fabb 	bl	8000544 <__aeabi_ui2d>
 8000fce:	4604      	mov	r4, r0
 8000fd0:	460d      	mov	r5, r1
 8000fd2:	6978      	ldr	r0, [r7, #20]
 8000fd4:	f7ff fab6 	bl	8000544 <__aeabi_ui2d>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	460b      	mov	r3, r1
 8000fdc:	4620      	mov	r0, r4
 8000fde:	4629      	mov	r1, r5
 8000fe0:	f7ff fc54 	bl	800088c <__aeabi_ddiv>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	e9c7 2302 	strd	r2, r3, [r7, #8]

    // Debugging output
//    printf("computeDT -> currTick: %lu, prevTick: %lu, deltaTicks: %lu, tickFreq: %lu, dt: %.6f\n",
//           currTick, *prevTick, deltaTicks, tickFreq, dt);

    return dt;  // Return time difference in seconds
 8000fec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8000ff0:	ec43 2b17 	vmov	d7, r2, r3
 8000ff4:	eeb0 0a47 	vmov.f32	s0, s14
 8000ff8:	eef0 0a67 	vmov.f32	s1, s15
 8000ffc:	3720      	adds	r7, #32
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bdb0      	pop	{r4, r5, r7, pc}
 8001002:	bf00      	nop
 8001004:	08010db8 	.word	0x08010db8

08001008 <radiansToDegrees>:

float radiansToDegrees(float radians) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / M_PI);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff fab8 	bl	8000588 <__aeabi_f2d>
 8001018:	a309      	add	r3, pc, #36	@ (adr r3, 8001040 <radiansToDegrees+0x38>)
 800101a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101e:	f7ff fb0b 	bl	8000638 <__aeabi_dmul>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4610      	mov	r0, r2
 8001028:	4619      	mov	r1, r3
 800102a:	f7ff fddd 	bl	8000be8 <__aeabi_d2f>
 800102e:	4603      	mov	r3, r0
 8001030:	ee07 3a90 	vmov	s15, r3
}
 8001034:	eeb0 0a67 	vmov.f32	s0, s15
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	1a63c1f8 	.word	0x1a63c1f8
 8001044:	404ca5dc 	.word	0x404ca5dc

08001048 <Kalman_Init>:
}

// Initialize the Kalman filter

//The Measurement Noise (R) for the Kalman filter, based on the accelerometer noise density of 400 ug/sqrt(Hz) at 8kHz sample rate is R=0.000640
void Kalman_Init(KalmanFilter *kf, float Q_angle, float Q_bias, float R_measure) {
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	ed87 0a02 	vstr	s0, [r7, #8]
 8001054:	edc7 0a01 	vstr	s1, [r7, #4]
 8001058:	ed87 1a00 	vstr	s2, [r7]
    // Initialization of states
    kf->angle = 0.0f; // θ₀|₀ = 0
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f04f 0200 	mov.w	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
    kf->bias = 0.0f;  // b₀|₀ = 0
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	605a      	str	r2, [r3, #4]
    kf->rate = 0.0f;  // Unbiased angular rate is initialized to 0
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	f04f 0200 	mov.w	r2, #0
 8001072:	609a      	str	r2, [r3, #8]

    // Initialize the error covariance matrix P₀|₀
    kf->P[0][0] = 1.0f; kf->P[0][1] = 0.0f;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f04f 0200 	mov.w	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
    kf->P[1][0] = 0.0f; kf->P[1][1] = 1.0f;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	615a      	str	r2, [r3, #20]
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001092:	619a      	str	r2, [r3, #24]

    // Set process and measurement noise covariances
    kf->Q_angle = Q_angle;    // Q_θ: Variance in angle
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	61da      	str	r2, [r3, #28]
    kf->Q_bias = Q_bias;      // Q_b: Variance in gyroscope bias
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	621a      	str	r2, [r3, #32]
    kf->R_measure = R_measure; // R: Variance in accelerometer measurement
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010a6:	bf00      	nop
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <Kalman_Update>:

// Update the Kalman filter with new sensor data
float Kalman_Update(KalmanFilter *kf, float new_angle, float new_rate, float dt) {
 80010b2:	b480      	push	{r7}
 80010b4:	b08b      	sub	sp, #44	@ 0x2c
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	60f8      	str	r0, [r7, #12]
 80010ba:	ed87 0a02 	vstr	s0, [r7, #8]
 80010be:	edc7 0a01 	vstr	s1, [r7, #4]
 80010c2:	ed87 1a00 	vstr	s2, [r7]
    // Step 1: Prediction

    // Predict the unbiased rate: ωₖ - bₖ
    kf->rate = new_rate - kf->bias; // Equation: ωₖ - bₖ
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80010cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80010d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	edc3 7a02 	vstr	s15, [r3, #8]

    // Predict the angle: θₖ|ₖ₋₁ = θₖ₋₁|ₖ₋₁ + Δt * (ωₖ - bₖ)
    kf->angle += dt * kf->rate; // θₖ|ₖ₋₁ = θₖ₋₁|ₖ₋₁ + Δt * rate
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	ed93 7a00 	vldr	s14, [r3]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	edd3 6a02 	vldr	s13, [r3, #8]
 80010e6:	edd7 7a00 	vldr	s15, [r7]
 80010ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	edc3 7a00 	vstr	s15, [r3]

    // Update the error covariance matrix:
    // Pₖ|ₖ₋₁ = F * Pₖ₋₁|ₖ₋₁ * Fᵀ + Q
    kf->P[0][0] += dt * (dt * kf->P[1][1] - kf->P[0][1] - kf->P[1][0] + kf->Q_angle); // Update Pₖ|ₖ₋₁[0][0]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	ed93 7a03 	vldr	s14, [r3, #12]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	edd3 6a06 	vldr	s13, [r3, #24]
 8001104:	edd7 7a00 	vldr	s15, [r7]
 8001108:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001112:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	edd3 7a05 	vldr	s15, [r3, #20]
 800111c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	edd3 7a07 	vldr	s15, [r3, #28]
 8001126:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800112a:	edd7 7a00 	vldr	s15, [r7]
 800112e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001132:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	edc3 7a03 	vstr	s15, [r3, #12]
    kf->P[0][1] -= dt * kf->P[1][1]; // Update Pₖ|ₖ₋₁[0][1]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	edd3 6a06 	vldr	s13, [r3, #24]
 8001148:	edd7 7a00 	vldr	s15, [r7]
 800114c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001150:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->P[1][0] -= dt * kf->P[1][1]; // Update Pₖ|ₖ₋₁[1][0]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	edd3 6a06 	vldr	s13, [r3, #24]
 8001166:	edd7 7a00 	vldr	s15, [r7]
 800116a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800116e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	edc3 7a05 	vstr	s15, [r3, #20]
    kf->P[1][1] += kf->Q_bias * dt;  // Update Pₖ|ₖ₋₁[1][1]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	ed93 7a06 	vldr	s14, [r3, #24]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	edd3 6a08 	vldr	s13, [r3, #32]
 8001184:	edd7 7a00 	vldr	s15, [r7]
 8001188:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	edc3 7a06 	vstr	s15, [r3, #24]

    // Step 2: Update

    // Compute the innovation: yₖ = zₖ - H * θₖ|ₖ₋₁
    float y = new_angle - kf->angle; // Innovation: yₖ = zₖ - θₖ|ₖ₋₁
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	ed97 7a02 	vldr	s14, [r7, #8]
 80011a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Compute the innovation covariance: S = H * Pₖ|ₖ₋₁ * Hᵀ + R
    float S = kf->P[0][0] + kf->R_measure; // S = Pₖ|ₖ₋₁[0][0] + R
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	ed93 7a03 	vldr	s14, [r3, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b8:	edc7 7a08 	vstr	s15, [r7, #32]

    // Compute the Kalman gain: K = Pₖ|ₖ₋₁ * Hᵀ / S
    float K[2];
    K[0] = kf->P[0][0] / S; // K₁ = Pₖ|ₖ₋₁[0][0] / S
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	edd3 6a03 	vldr	s13, [r3, #12]
 80011c2:	ed97 7a08 	vldr	s14, [r7, #32]
 80011c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ca:	edc7 7a04 	vstr	s15, [r7, #16]
    K[1] = kf->P[1][0] / S; // K₂ = Pₖ|ₖ₋₁[1][0] / S
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	edd3 6a05 	vldr	s13, [r3, #20]
 80011d4:	ed97 7a08 	vldr	s14, [r7, #32]
 80011d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011dc:	edc7 7a05 	vstr	s15, [r7, #20]

    // Update the state estimates: θₖ|ₖ = θₖ|ₖ₋₁ + K₁ * yₖ
    kf->angle += K[0] * y; // θₖ|ₖ = θₖ|ₖ₋₁ + K₁ * yₖ
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	ed93 7a00 	vldr	s14, [r3]
 80011e6:	edd7 6a04 	vldr	s13, [r7, #16]
 80011ea:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80011ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	edc3 7a00 	vstr	s15, [r3]

    // Update the bias: bₖ|ₖ = bₖ|ₖ₋₁ + K₂ * yₖ
    kf->bias += K[1] * y; // bₖ|ₖ = bₖ|ₖ₋₁ + K₂ * yₖ
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	ed93 7a01 	vldr	s14, [r3, #4]
 8001202:	edd7 6a05 	vldr	s13, [r7, #20]
 8001206:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800120a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800120e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	edc3 7a01 	vstr	s15, [r3, #4]

    // Update the error covariance matrix:
    // Pₖ|ₖ = (I - K * H) * Pₖ|ₖ₋₁
    float P00_temp = kf->P[0][0]; // Temporary value to hold Pₖ|ₖ₋₁[0][0]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	61fb      	str	r3, [r7, #28]
    float P01_temp = kf->P[0][1]; // Temporary value to hold Pₖ|ₖ₋₁[0][1]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	61bb      	str	r3, [r7, #24]

    kf->P[0][0] -= K[0] * P00_temp; // Update Pₖ|ₖ[0][0]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	ed93 7a03 	vldr	s14, [r3, #12]
 800122a:	edd7 6a04 	vldr	s13, [r7, #16]
 800122e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001232:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001236:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	edc3 7a03 	vstr	s15, [r3, #12]
    kf->P[0][1] -= K[0] * P01_temp; // Update Pₖ|ₖ[0][1]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	ed93 7a04 	vldr	s14, [r3, #16]
 8001246:	edd7 6a04 	vldr	s13, [r7, #16]
 800124a:	edd7 7a06 	vldr	s15, [r7, #24]
 800124e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001252:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	edc3 7a04 	vstr	s15, [r3, #16]
    kf->P[1][0] -= K[1] * P00_temp; // Update Pₖ|ₖ[1][0]
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001262:	edd7 6a05 	vldr	s13, [r7, #20]
 8001266:	edd7 7a07 	vldr	s15, [r7, #28]
 800126a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800126e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	edc3 7a05 	vstr	s15, [r3, #20]
    kf->P[1][1] -= K[1] * P01_temp; // Update Pₖ|ₖ[1][1]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	ed93 7a06 	vldr	s14, [r3, #24]
 800127e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001282:	edd7 7a06 	vldr	s15, [r7, #24]
 8001286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800128a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	edc3 7a06 	vstr	s15, [r3, #24]

    // Return the updated angle estimate
    return kf->angle; // Return θₖ|ₖ
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	ee07 3a90 	vmov	s15, r3
}
 800129c:	eeb0 0a67 	vmov.f32	s0, s15
 80012a0:	372c      	adds	r7, #44	@ 0x2c
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	0000      	movs	r0, r0
 80012ac:	0000      	movs	r0, r0
	...

080012b0 <computeAngles>:


PitchRollYaw* computeAngles(MPU6050_Data *dataToProcess, uint32_t *prevTick) {
 80012b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	6039      	str	r1, [r7, #0]
	resultsPRY.pitchAcc = atan2(dataToProcess->accelY, sqrt(pow(dataToProcess->accelX,2)+pow(dataToProcess->accelZ,2)));
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f961 	bl	8000588 <__aeabi_f2d>
 80012c6:	4604      	mov	r4, r0
 80012c8:	460d      	mov	r5, r1
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f95a 	bl	8000588 <__aeabi_f2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	ed9f 1b7d 	vldr	d1, [pc, #500]	@ 80014d0 <computeAngles+0x220>
 80012dc:	ec43 2b10 	vmov	d0, r2, r3
 80012e0:	f00d fe38 	bl	800ef54 <pow>
 80012e4:	ec59 8b10 	vmov	r8, r9, d0
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f94b 	bl	8000588 <__aeabi_f2d>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	ed9f 1b76 	vldr	d1, [pc, #472]	@ 80014d0 <computeAngles+0x220>
 80012fa:	ec43 2b10 	vmov	d0, r2, r3
 80012fe:	f00d fe29 	bl	800ef54 <pow>
 8001302:	ec53 2b10 	vmov	r2, r3, d0
 8001306:	4640      	mov	r0, r8
 8001308:	4649      	mov	r1, r9
 800130a:	f7fe ffdf 	bl	80002cc <__adddf3>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	ec43 2b17 	vmov	d7, r2, r3
 8001316:	eeb0 0a47 	vmov.f32	s0, s14
 800131a:	eef0 0a67 	vmov.f32	s1, s15
 800131e:	f00d fe89 	bl	800f034 <sqrt>
 8001322:	eeb0 7a40 	vmov.f32	s14, s0
 8001326:	eef0 7a60 	vmov.f32	s15, s1
 800132a:	eeb0 1a47 	vmov.f32	s2, s14
 800132e:	eef0 1a67 	vmov.f32	s3, s15
 8001332:	ec45 4b10 	vmov	d0, r4, r5
 8001336:	f00d fe0b 	bl	800ef50 <atan2>
 800133a:	ec53 2b10 	vmov	r2, r3, d0
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fc51 	bl	8000be8 <__aeabi_d2f>
 8001346:	4603      	mov	r3, r0
 8001348:	4a63      	ldr	r2, [pc, #396]	@ (80014d8 <computeAngles+0x228>)
 800134a:	6013      	str	r3, [r2, #0]
	resultsPRY.rollAcc = atan2(dataToProcess->accelX, sqrt(pow(dataToProcess->accelY,2)+pow(dataToProcess->accelZ,2)));
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f919 	bl	8000588 <__aeabi_f2d>
 8001356:	4604      	mov	r4, r0
 8001358:	460d      	mov	r5, r1
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff f912 	bl	8000588 <__aeabi_f2d>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	ed9f 1b59 	vldr	d1, [pc, #356]	@ 80014d0 <computeAngles+0x220>
 800136c:	ec43 2b10 	vmov	d0, r2, r3
 8001370:	f00d fdf0 	bl	800ef54 <pow>
 8001374:	ec59 8b10 	vmov	r8, r9, d0
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f903 	bl	8000588 <__aeabi_f2d>
 8001382:	4602      	mov	r2, r0
 8001384:	460b      	mov	r3, r1
 8001386:	ed9f 1b52 	vldr	d1, [pc, #328]	@ 80014d0 <computeAngles+0x220>
 800138a:	ec43 2b10 	vmov	d0, r2, r3
 800138e:	f00d fde1 	bl	800ef54 <pow>
 8001392:	ec53 2b10 	vmov	r2, r3, d0
 8001396:	4640      	mov	r0, r8
 8001398:	4649      	mov	r1, r9
 800139a:	f7fe ff97 	bl	80002cc <__adddf3>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	ec43 2b17 	vmov	d7, r2, r3
 80013a6:	eeb0 0a47 	vmov.f32	s0, s14
 80013aa:	eef0 0a67 	vmov.f32	s1, s15
 80013ae:	f00d fe41 	bl	800f034 <sqrt>
 80013b2:	eeb0 7a40 	vmov.f32	s14, s0
 80013b6:	eef0 7a60 	vmov.f32	s15, s1
 80013ba:	eeb0 1a47 	vmov.f32	s2, s14
 80013be:	eef0 1a67 	vmov.f32	s3, s15
 80013c2:	ec45 4b10 	vmov	d0, r4, r5
 80013c6:	f00d fdc3 	bl	800ef50 <atan2>
 80013ca:	ec53 2b10 	vmov	r2, r3, d0
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f7ff fc09 	bl	8000be8 <__aeabi_d2f>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a3f      	ldr	r2, [pc, #252]	@ (80014d8 <computeAngles+0x228>)
 80013da:	6053      	str	r3, [r2, #4]

    resultsPRY.pitchAcc = radiansToDegrees(resultsPRY.pitchAcc);
 80013dc:	4b3e      	ldr	r3, [pc, #248]	@ (80014d8 <computeAngles+0x228>)
 80013de:	edd3 7a00 	vldr	s15, [r3]
 80013e2:	eeb0 0a67 	vmov.f32	s0, s15
 80013e6:	f7ff fe0f 	bl	8001008 <radiansToDegrees>
 80013ea:	eef0 7a40 	vmov.f32	s15, s0
 80013ee:	4b3a      	ldr	r3, [pc, #232]	@ (80014d8 <computeAngles+0x228>)
 80013f0:	edc3 7a00 	vstr	s15, [r3]
    resultsPRY.rollAcc = radiansToDegrees(resultsPRY.rollAcc);
 80013f4:	4b38      	ldr	r3, [pc, #224]	@ (80014d8 <computeAngles+0x228>)
 80013f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80013fa:	eeb0 0a67 	vmov.f32	s0, s15
 80013fe:	f7ff fe03 	bl	8001008 <radiansToDegrees>
 8001402:	eef0 7a40 	vmov.f32	s15, s0
 8001406:	4b34      	ldr	r3, [pc, #208]	@ (80014d8 <computeAngles+0x228>)
 8001408:	edc3 7a01 	vstr	s15, [r3, #4]

    double dt = computeDT(prevTick);
 800140c:	6838      	ldr	r0, [r7, #0]
 800140e:	f7ff fdb3 	bl	8000f78 <computeDT>
 8001412:	ed87 0b02 	vstr	d0, [r7, #8]

    resultsPRY.pitchGyroDelta = dataToProcess->gyroX * dt;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f8b4 	bl	8000588 <__aeabi_f2d>
 8001420:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001424:	f7ff f908 	bl	8000638 <__aeabi_dmul>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff fbda 	bl	8000be8 <__aeabi_d2f>
 8001434:	4603      	mov	r3, r0
 8001436:	4a28      	ldr	r2, [pc, #160]	@ (80014d8 <computeAngles+0x228>)
 8001438:	6153      	str	r3, [r2, #20]
    resultsPRY.rollGyroDelta = dataToProcess->gyroY * dt;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f8a2 	bl	8000588 <__aeabi_f2d>
 8001444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001448:	f7ff f8f6 	bl	8000638 <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	f7ff fbc8 	bl	8000be8 <__aeabi_d2f>
 8001458:	4603      	mov	r3, r0
 800145a:	4a1f      	ldr	r2, [pc, #124]	@ (80014d8 <computeAngles+0x228>)
 800145c:	6193      	str	r3, [r2, #24]
    resultsPRY.yawGyroDelta = dataToProcess->gyroZ * dt;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	695b      	ldr	r3, [r3, #20]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f890 	bl	8000588 <__aeabi_f2d>
 8001468:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800146c:	f7ff f8e4 	bl	8000638 <__aeabi_dmul>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4610      	mov	r0, r2
 8001476:	4619      	mov	r1, r3
 8001478:	f7ff fbb6 	bl	8000be8 <__aeabi_d2f>
 800147c:	4603      	mov	r3, r0
 800147e:	4a16      	ldr	r2, [pc, #88]	@ (80014d8 <computeAngles+0x228>)
 8001480:	61d3      	str	r3, [r2, #28]

    resultsPRY.pitchGyro += resultsPRY.pitchGyroDelta;
 8001482:	4b15      	ldr	r3, [pc, #84]	@ (80014d8 <computeAngles+0x228>)
 8001484:	ed93 7a02 	vldr	s14, [r3, #8]
 8001488:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <computeAngles+0x228>)
 800148a:	edd3 7a05 	vldr	s15, [r3, #20]
 800148e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001492:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <computeAngles+0x228>)
 8001494:	edc3 7a02 	vstr	s15, [r3, #8]
    resultsPRY.rollGyro += resultsPRY.rollGyroDelta;
 8001498:	4b0f      	ldr	r3, [pc, #60]	@ (80014d8 <computeAngles+0x228>)
 800149a:	ed93 7a03 	vldr	s14, [r3, #12]
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <computeAngles+0x228>)
 80014a0:	edd3 7a06 	vldr	s15, [r3, #24]
 80014a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a8:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <computeAngles+0x228>)
 80014aa:	edc3 7a03 	vstr	s15, [r3, #12]
    resultsPRY.yawGyro += resultsPRY.yawGyroDelta;
 80014ae:	4b0a      	ldr	r3, [pc, #40]	@ (80014d8 <computeAngles+0x228>)
 80014b0:	ed93 7a04 	vldr	s14, [r3, #16]
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <computeAngles+0x228>)
 80014b6:	edd3 7a07 	vldr	s15, [r3, #28]
 80014ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <computeAngles+0x228>)
 80014c0:	edc3 7a04 	vstr	s15, [r3, #16]

    return &resultsPRY;
 80014c4:	4b04      	ldr	r3, [pc, #16]	@ (80014d8 <computeAngles+0x228>)
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014d0:	00000000 	.word	0x00000000
 80014d4:	40000000 	.word	0x40000000
 80014d8:	20000204 	.word	0x20000204

080014dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e0:	f002 f920 	bl	8003724 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014e4:	f000 f872 	bl	80015cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e8:	f000 fc76 	bl	8001dd8 <MX_GPIO_Init>
  MX_DMA_Init();
 80014ec:	f000 fc44 	bl	8001d78 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014f0:	f000 fc18 	bl	8001d24 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80014f4:	f000 f928 	bl	8001748 <MX_I2C1_Init>
  MX_SPI1_Init();
 80014f8:	f000 f954 	bl	80017a4 <MX_SPI1_Init>
  MX_ADC1_Init();
 80014fc:	f000 f8d2 	bl	80016a4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001500:	f000 f986 	bl	8001810 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001504:	f000 fa48 	bl	8001998 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001508:	f000 fac6 	bl	8001a98 <MX_TIM3_Init>
  MX_TIM8_Init();
 800150c:	f000 fb46 	bl	8001b9c <MX_TIM8_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001510:	f007 f91a 	bl	8008748 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of uartMutex */
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 8001514:	481c      	ldr	r0, [pc, #112]	@ (8001588 <main+0xac>)
 8001516:	f007 fa2c 	bl	8008972 <osMutexNew>
 800151a:	4603      	mov	r3, r0
 800151c:	4a1b      	ldr	r2, [pc, #108]	@ (800158c <main+0xb0>)
 800151e:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of dmaTxCompleteSemaphore */
  dmaTxCompleteSemaphoreHandle = osSemaphoreNew(1, 1, &dmaTxCompleteSemaphore_attributes);
 8001520:	4a1b      	ldr	r2, [pc, #108]	@ (8001590 <main+0xb4>)
 8001522:	2101      	movs	r1, #1
 8001524:	2001      	movs	r0, #1
 8001526:	f007 fb32 	bl	8008b8e <osSemaphoreNew>
 800152a:	4603      	mov	r3, r0
 800152c:	4a19      	ldr	r2, [pc, #100]	@ (8001594 <main+0xb8>)
 800152e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of MPU6050Data */
  MPU6050DataHandle = osMessageQueueNew (10, sizeof(MPU6050_Data), &MPU6050Data_attributes);
 8001530:	4a19      	ldr	r2, [pc, #100]	@ (8001598 <main+0xbc>)
 8001532:	2124      	movs	r1, #36	@ 0x24
 8001534:	200a      	movs	r0, #10
 8001536:	f007 fc05 	bl	8008d44 <osMessageQueueNew>
 800153a:	4603      	mov	r3, r0
 800153c:	4a17      	ldr	r2, [pc, #92]	@ (800159c <main+0xc0>)
 800153e:	6013      	str	r3, [r2, #0]

  /* creation of KalmanAngle */
  KalmanAngleHandle = osMessageQueueNew (80, sizeof(KalmanFilter), &KalmanAngle_attributes);
 8001540:	4a17      	ldr	r2, [pc, #92]	@ (80015a0 <main+0xc4>)
 8001542:	2128      	movs	r1, #40	@ 0x28
 8001544:	2050      	movs	r0, #80	@ 0x50
 8001546:	f007 fbfd 	bl	8008d44 <osMessageQueueNew>
 800154a:	4603      	mov	r3, r0
 800154c:	4a15      	ldr	r2, [pc, #84]	@ (80015a4 <main+0xc8>)
 800154e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of MotorRun */
  MotorRunHandle = osThreadNew(motorRun, NULL, &MotorRun_attributes);
 8001550:	4a15      	ldr	r2, [pc, #84]	@ (80015a8 <main+0xcc>)
 8001552:	2100      	movs	r1, #0
 8001554:	4815      	ldr	r0, [pc, #84]	@ (80015ac <main+0xd0>)
 8001556:	f007 f95f 	bl	8008818 <osThreadNew>
 800155a:	4603      	mov	r3, r0
 800155c:	4a14      	ldr	r2, [pc, #80]	@ (80015b0 <main+0xd4>)
 800155e:	6013      	str	r3, [r2, #0]

  /* creation of MPU6050Task */
  MPU6050TaskHandle = osThreadNew(mpu6050_ReadData, NULL, &MPU6050Task_attributes);
 8001560:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <main+0xd8>)
 8001562:	2100      	movs	r1, #0
 8001564:	4814      	ldr	r0, [pc, #80]	@ (80015b8 <main+0xdc>)
 8001566:	f007 f957 	bl	8008818 <osThreadNew>
 800156a:	4603      	mov	r3, r0
 800156c:	4a13      	ldr	r2, [pc, #76]	@ (80015bc <main+0xe0>)
 800156e:	6013      	str	r3, [r2, #0]

  /* creation of DataProcessingT */
  DataProcessingTHandle = osThreadNew(DataProcessing, NULL, &DataProcessingT_attributes);
 8001570:	4a13      	ldr	r2, [pc, #76]	@ (80015c0 <main+0xe4>)
 8001572:	2100      	movs	r1, #0
 8001574:	4813      	ldr	r0, [pc, #76]	@ (80015c4 <main+0xe8>)
 8001576:	f007 f94f 	bl	8008818 <osThreadNew>
 800157a:	4603      	mov	r3, r0
 800157c:	4a12      	ldr	r2, [pc, #72]	@ (80015c8 <main+0xec>)
 800157e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001580:	f007 f906 	bl	8008790 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <main+0xa8>
 8001588:	080111f4 	.word	0x080111f4
 800158c:	200005b4 	.word	0x200005b4
 8001590:	08011204 	.word	0x08011204
 8001594:	200005b8 	.word	0x200005b8
 8001598:	080111c4 	.word	0x080111c4
 800159c:	200005ac 	.word	0x200005ac
 80015a0:	080111dc 	.word	0x080111dc
 80015a4:	200005b0 	.word	0x200005b0
 80015a8:	08011158 	.word	0x08011158
 80015ac:	08002a0d 	.word	0x08002a0d
 80015b0:	200005a0 	.word	0x200005a0
 80015b4:	0801117c 	.word	0x0801117c
 80015b8:	08002729 	.word	0x08002729
 80015bc:	200005a4 	.word	0x200005a4
 80015c0:	080111a0 	.word	0x080111a0
 80015c4:	080028a5 	.word	0x080028a5
 80015c8:	200005a8 	.word	0x200005a8

080015cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b094      	sub	sp, #80	@ 0x50
 80015d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d2:	f107 031c 	add.w	r3, r7, #28
 80015d6:	2234      	movs	r2, #52	@ 0x34
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f00b fd7a 	bl	800d0d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e0:	f107 0308 	add.w	r3, r7, #8
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	4b29      	ldr	r3, [pc, #164]	@ (800169c <SystemClock_Config+0xd0>)
 80015f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f8:	4a28      	ldr	r2, [pc, #160]	@ (800169c <SystemClock_Config+0xd0>)
 80015fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001600:	4b26      	ldr	r3, [pc, #152]	@ (800169c <SystemClock_Config+0xd0>)
 8001602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001604:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800160c:	2300      	movs	r3, #0
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	4b23      	ldr	r3, [pc, #140]	@ (80016a0 <SystemClock_Config+0xd4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a22      	ldr	r2, [pc, #136]	@ (80016a0 <SystemClock_Config+0xd4>)
 8001616:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800161a:	6013      	str	r3, [r2, #0]
 800161c:	4b20      	ldr	r3, [pc, #128]	@ (80016a0 <SystemClock_Config+0xd4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001624:	603b      	str	r3, [r7, #0]
 8001626:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001628:	2302      	movs	r3, #2
 800162a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800162c:	2301      	movs	r3, #1
 800162e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001630:	2310      	movs	r3, #16
 8001632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001634:	2302      	movs	r3, #2
 8001636:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001638:	2300      	movs	r3, #0
 800163a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800163c:	2308      	movs	r3, #8
 800163e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 150;
 8001640:	2396      	movs	r3, #150	@ 0x96
 8001642:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001644:	2302      	movs	r3, #2
 8001646:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001648:	2302      	movs	r3, #2
 800164a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800164c:	2302      	movs	r3, #2
 800164e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001650:	f107 031c 	add.w	r3, r7, #28
 8001654:	4618      	mov	r0, r3
 8001656:	f004 feaf 	bl	80063b8 <HAL_RCC_OscConfig>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001660:	f000 fc28 	bl	8001eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001664:	230f      	movs	r3, #15
 8001666:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001668:	2302      	movs	r3, #2
 800166a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800166c:	2300      	movs	r3, #0
 800166e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001670:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001674:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001676:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800167a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800167c:	f107 0308 	add.w	r3, r7, #8
 8001680:	2104      	movs	r1, #4
 8001682:	4618      	mov	r0, r3
 8001684:	f004 fb4e 	bl	8005d24 <HAL_RCC_ClockConfig>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800168e:	f000 fc11 	bl	8001eb4 <Error_Handler>
  }
}
 8001692:	bf00      	nop
 8001694:	3750      	adds	r7, #80	@ 0x50
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800
 80016a0:	40007000 	.word	0x40007000

080016a4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016aa:	463b      	mov	r3, r7
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016b6:	4b21      	ldr	r3, [pc, #132]	@ (800173c <MX_ADC1_Init+0x98>)
 80016b8:	4a21      	ldr	r2, [pc, #132]	@ (8001740 <MX_ADC1_Init+0x9c>)
 80016ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016bc:	4b1f      	ldr	r3, [pc, #124]	@ (800173c <MX_ADC1_Init+0x98>)
 80016be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016c4:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <MX_ADC1_Init+0x98>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80016ca:	4b1c      	ldr	r3, [pc, #112]	@ (800173c <MX_ADC1_Init+0x98>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016d0:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <MX_ADC1_Init+0x98>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016d6:	4b19      	ldr	r3, [pc, #100]	@ (800173c <MX_ADC1_Init+0x98>)
 80016d8:	2200      	movs	r2, #0
 80016da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016de:	4b17      	ldr	r3, [pc, #92]	@ (800173c <MX_ADC1_Init+0x98>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016e4:	4b15      	ldr	r3, [pc, #84]	@ (800173c <MX_ADC1_Init+0x98>)
 80016e6:	4a17      	ldr	r2, [pc, #92]	@ (8001744 <MX_ADC1_Init+0xa0>)
 80016e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016ea:	4b14      	ldr	r3, [pc, #80]	@ (800173c <MX_ADC1_Init+0x98>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016f0:	4b12      	ldr	r3, [pc, #72]	@ (800173c <MX_ADC1_Init+0x98>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016f6:	4b11      	ldr	r3, [pc, #68]	@ (800173c <MX_ADC1_Init+0x98>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016fe:	4b0f      	ldr	r3, [pc, #60]	@ (800173c <MX_ADC1_Init+0x98>)
 8001700:	2201      	movs	r2, #1
 8001702:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001704:	480d      	ldr	r0, [pc, #52]	@ (800173c <MX_ADC1_Init+0x98>)
 8001706:	f002 f8a3 	bl	8003850 <HAL_ADC_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001710:	f000 fbd0 	bl	8001eb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001714:	230a      	movs	r3, #10
 8001716:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001718:	2301      	movs	r3, #1
 800171a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800171c:	2300      	movs	r3, #0
 800171e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001720:	463b      	mov	r3, r7
 8001722:	4619      	mov	r1, r3
 8001724:	4805      	ldr	r0, [pc, #20]	@ (800173c <MX_ADC1_Init+0x98>)
 8001726:	f002 f8d7 	bl	80038d8 <HAL_ADC_ConfigChannel>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001730:	f000 fbc0 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000224 	.word	0x20000224
 8001740:	40012000 	.word	0x40012000
 8001744:	0f000001 	.word	0x0f000001

08001748 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <MX_I2C1_Init+0x50>)
 800174e:	4a13      	ldr	r2, [pc, #76]	@ (800179c <MX_I2C1_Init+0x54>)
 8001750:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001752:	4b11      	ldr	r3, [pc, #68]	@ (8001798 <MX_I2C1_Init+0x50>)
 8001754:	4a12      	ldr	r2, [pc, #72]	@ (80017a0 <MX_I2C1_Init+0x58>)
 8001756:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001758:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <MX_I2C1_Init+0x50>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800175e:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <MX_I2C1_Init+0x50>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001764:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <MX_I2C1_Init+0x50>)
 8001766:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800176a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800176c:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <MX_I2C1_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001772:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <MX_I2C1_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001778:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <MX_I2C1_Init+0x50>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800177e:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <MX_I2C1_Init+0x50>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001784:	4804      	ldr	r0, [pc, #16]	@ (8001798 <MX_I2C1_Init+0x50>)
 8001786:	f003 f91d 	bl	80049c4 <HAL_I2C_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001790:	f000 fb90 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	2000026c 	.word	0x2000026c
 800179c:	40005400 	.word	0x40005400
 80017a0:	00061a80 	.word	0x00061a80

080017a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017aa:	4a18      	ldr	r2, [pc, #96]	@ (800180c <MX_SPI1_Init+0x68>)
 80017ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017ae:	4b16      	ldr	r3, [pc, #88]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017b6:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017bc:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017be:	2200      	movs	r2, #0
 80017c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017c2:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017d8:	2200      	movs	r2, #0
 80017da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017de:	2200      	movs	r2, #0
 80017e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e8:	4b07      	ldr	r3, [pc, #28]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017f0:	220a      	movs	r2, #10
 80017f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017f4:	4804      	ldr	r0, [pc, #16]	@ (8001808 <MX_SPI1_Init+0x64>)
 80017f6:	f005 f87d 	bl	80068f4 <HAL_SPI_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001800:	f000 fb58 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000380 	.word	0x20000380
 800180c:	40013000 	.word	0x40013000

08001810 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b096      	sub	sp, #88	@ 0x58
 8001814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001816:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001824:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800182e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	605a      	str	r2, [r3, #4]
 8001838:	609a      	str	r2, [r3, #8]
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	611a      	str	r2, [r3, #16]
 800183e:	615a      	str	r2, [r3, #20]
 8001840:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	2220      	movs	r2, #32
 8001846:	2100      	movs	r1, #0
 8001848:	4618      	mov	r0, r3
 800184a:	f00b fc43 	bl	800d0d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800184e:	4b50      	ldr	r3, [pc, #320]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001850:	4a50      	ldr	r2, [pc, #320]	@ (8001994 <MX_TIM1_Init+0x184>)
 8001852:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001854:	4b4e      	ldr	r3, [pc, #312]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001856:	2200      	movs	r2, #0
 8001858:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185a:	4b4d      	ldr	r3, [pc, #308]	@ (8001990 <MX_TIM1_Init+0x180>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001860:	4b4b      	ldr	r3, [pc, #300]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001862:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001866:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001868:	4b49      	ldr	r3, [pc, #292]	@ (8001990 <MX_TIM1_Init+0x180>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800186e:	4b48      	ldr	r3, [pc, #288]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001870:	2200      	movs	r2, #0
 8001872:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001874:	4b46      	ldr	r3, [pc, #280]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001876:	2200      	movs	r2, #0
 8001878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800187a:	4845      	ldr	r0, [pc, #276]	@ (8001990 <MX_TIM1_Init+0x180>)
 800187c:	f005 fae4 	bl	8006e48 <HAL_TIM_Base_Init>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001886:	f000 fb15 	bl	8001eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800188a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001890:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001894:	4619      	mov	r1, r3
 8001896:	483e      	ldr	r0, [pc, #248]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001898:	f005 fd08 	bl	80072ac <HAL_TIM_ConfigClockSource>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80018a2:	f000 fb07 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018a6:	483a      	ldr	r0, [pc, #232]	@ (8001990 <MX_TIM1_Init+0x180>)
 80018a8:	f005 fb1d 	bl	8006ee6 <HAL_TIM_PWM_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80018b2:	f000 faff 	bl	8001eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b6:	2300      	movs	r3, #0
 80018b8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018be:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018c2:	4619      	mov	r1, r3
 80018c4:	4832      	ldr	r0, [pc, #200]	@ (8001990 <MX_TIM1_Init+0x180>)
 80018c6:	f006 f8d5 	bl	8007a74 <HAL_TIMEx_MasterConfigSynchronization>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80018d0:	f000 faf0 	bl	8001eb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018d4:	2360      	movs	r3, #96	@ 0x60
 80018d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018dc:	2300      	movs	r3, #0
 80018de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018e0:	2300      	movs	r3, #0
 80018e2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018e4:	2300      	movs	r3, #0
 80018e6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018e8:	2300      	movs	r3, #0
 80018ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018ec:	2300      	movs	r3, #0
 80018ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018f4:	2200      	movs	r2, #0
 80018f6:	4619      	mov	r1, r3
 80018f8:	4825      	ldr	r0, [pc, #148]	@ (8001990 <MX_TIM1_Init+0x180>)
 80018fa:	f005 fc15 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001904:	f000 fad6 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190c:	2204      	movs	r2, #4
 800190e:	4619      	mov	r1, r3
 8001910:	481f      	ldr	r0, [pc, #124]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001912:	f005 fc09 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800191c:	f000 faca 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001920:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001924:	2208      	movs	r2, #8
 8001926:	4619      	mov	r1, r3
 8001928:	4819      	ldr	r0, [pc, #100]	@ (8001990 <MX_TIM1_Init+0x180>)
 800192a:	f005 fbfd 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001934:	f000 fabe 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001938:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193c:	220c      	movs	r2, #12
 800193e:	4619      	mov	r1, r3
 8001940:	4813      	ldr	r0, [pc, #76]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001942:	f005 fbf1 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800194c:	f000 fab2 	bl	8001eb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800195c:	2300      	movs	r3, #0
 800195e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001964:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001968:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800196e:	1d3b      	adds	r3, r7, #4
 8001970:	4619      	mov	r1, r3
 8001972:	4807      	ldr	r0, [pc, #28]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001974:	f006 f8fa 	bl	8007b6c <HAL_TIMEx_ConfigBreakDeadTime>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800197e:	f000 fa99 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001982:	4803      	ldr	r0, [pc, #12]	@ (8001990 <MX_TIM1_Init+0x180>)
 8001984:	f001 fc62 	bl	800324c <HAL_TIM_MspPostInit>

}
 8001988:	bf00      	nop
 800198a:	3758      	adds	r7, #88	@ 0x58
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	200003d8 	.word	0x200003d8
 8001994:	40010000 	.word	0x40010000

08001998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08e      	sub	sp, #56	@ 0x38
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800199e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	605a      	str	r2, [r3, #4]
 80019a8:	609a      	str	r2, [r3, #8]
 80019aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ac:	f107 0320 	add.w	r3, r7, #32
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
 80019c4:	615a      	str	r2, [r3, #20]
 80019c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019c8:	4b32      	ldr	r3, [pc, #200]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019d0:	4b30      	ldr	r3, [pc, #192]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019d8:	2200      	movs	r2, #0
 80019da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80019e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019f0:	4828      	ldr	r0, [pc, #160]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 80019f2:	f005 fa29 	bl	8006e48 <HAL_TIM_Base_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80019fc:	f000 fa5a 	bl	8001eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4821      	ldr	r0, [pc, #132]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 8001a0e:	f005 fc4d 	bl	80072ac <HAL_TIM_ConfigClockSource>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a18:	f000 fa4c 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a1c:	481d      	ldr	r0, [pc, #116]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 8001a1e:	f005 fa62 	bl	8006ee6 <HAL_TIM_PWM_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a28:	f000 fa44 	bl	8001eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a30:	2300      	movs	r3, #0
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a34:	f107 0320 	add.w	r3, r7, #32
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4816      	ldr	r0, [pc, #88]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 8001a3c:	f006 f81a 	bl	8007a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a46:	f000 fa35 	bl	8001eb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a4a:	2360      	movs	r3, #96	@ 0x60
 8001a4c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a5a:	1d3b      	adds	r3, r7, #4
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	4619      	mov	r1, r3
 8001a60:	480c      	ldr	r0, [pc, #48]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 8001a62:	f005 fb61 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a6c:	f000 fa22 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2204      	movs	r2, #4
 8001a74:	4619      	mov	r1, r3
 8001a76:	4807      	ldr	r0, [pc, #28]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 8001a78:	f005 fb56 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001a82:	f000 fa17 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a86:	4803      	ldr	r0, [pc, #12]	@ (8001a94 <MX_TIM2_Init+0xfc>)
 8001a88:	f001 fbe0 	bl	800324c <HAL_TIM_MspPostInit>

}
 8001a8c:	bf00      	nop
 8001a8e:	3738      	adds	r7, #56	@ 0x38
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000420 	.word	0x20000420

08001a98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08e      	sub	sp, #56	@ 0x38
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aac:	f107 0320 	add.w	r3, r7, #32
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
 8001ac4:	615a      	str	r2, [r3, #20]
 8001ac6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ac8:	4b32      	ldr	r3, [pc, #200]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001aca:	4a33      	ldr	r2, [pc, #204]	@ (8001b98 <MX_TIM3_Init+0x100>)
 8001acc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ace:	4b31      	ldr	r3, [pc, #196]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad4:	4b2f      	ldr	r3, [pc, #188]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ada:	4b2e      	ldr	r3, [pc, #184]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001adc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ae0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae2:	4b2c      	ldr	r3, [pc, #176]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae8:	4b2a      	ldr	r3, [pc, #168]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001aee:	4829      	ldr	r0, [pc, #164]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001af0:	f005 f9aa 	bl	8006e48 <HAL_TIM_Base_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001afa:	f000 f9db 	bl	8001eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001afe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4822      	ldr	r0, [pc, #136]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001b0c:	f005 fbce 	bl	80072ac <HAL_TIM_ConfigClockSource>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001b16:	f000 f9cd 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b1a:	481e      	ldr	r0, [pc, #120]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001b1c:	f005 f9e3 	bl	8006ee6 <HAL_TIM_PWM_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001b26:	f000 f9c5 	bl	8001eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b32:	f107 0320 	add.w	r3, r7, #32
 8001b36:	4619      	mov	r1, r3
 8001b38:	4816      	ldr	r0, [pc, #88]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001b3a:	f005 ff9b 	bl	8007a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b44:	f000 f9b6 	bl	8001eb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b48:	2360      	movs	r3, #96	@ 0x60
 8001b4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	480d      	ldr	r0, [pc, #52]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001b60:	f005 fae2 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001b6a:	f000 f9a3 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2204      	movs	r2, #4
 8001b72:	4619      	mov	r1, r3
 8001b74:	4807      	ldr	r0, [pc, #28]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001b76:	f005 fad7 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001b80:	f000 f998 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b84:	4803      	ldr	r0, [pc, #12]	@ (8001b94 <MX_TIM3_Init+0xfc>)
 8001b86:	f001 fb61 	bl	800324c <HAL_TIM_MspPostInit>

}
 8001b8a:	bf00      	nop
 8001b8c:	3738      	adds	r7, #56	@ 0x38
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000468 	.word	0x20000468
 8001b98:	40000400 	.word	0x40000400

08001b9c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b096      	sub	sp, #88	@ 0x58
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ba2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	609a      	str	r2, [r3, #8]
 8001bae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
 8001bc8:	611a      	str	r2, [r3, #16]
 8001bca:	615a      	str	r2, [r3, #20]
 8001bcc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f00b fa7d 	bl	800d0d4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001bda:	4b50      	ldr	r3, [pc, #320]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001bdc:	4a50      	ldr	r2, [pc, #320]	@ (8001d20 <MX_TIM8_Init+0x184>)
 8001bde:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001be0:	4b4e      	ldr	r3, [pc, #312]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be6:	4b4d      	ldr	r3, [pc, #308]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001bec:	4b4b      	ldr	r3, [pc, #300]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001bee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bf2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf4:	4b49      	ldr	r3, [pc, #292]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001bfa:	4b48      	ldr	r3, [pc, #288]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c00:	4b46      	ldr	r3, [pc, #280]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001c06:	4845      	ldr	r0, [pc, #276]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c08:	f005 f91e 	bl	8006e48 <HAL_TIM_Base_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001c12:	f000 f94f 	bl	8001eb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001c1c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c20:	4619      	mov	r1, r3
 8001c22:	483e      	ldr	r0, [pc, #248]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c24:	f005 fb42 	bl	80072ac <HAL_TIM_ConfigClockSource>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001c2e:	f000 f941 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001c32:	483a      	ldr	r0, [pc, #232]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c34:	f005 f957 	bl	8006ee6 <HAL_TIM_PWM_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001c3e:	f000 f939 	bl	8001eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c42:	2300      	movs	r3, #0
 8001c44:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c46:	2300      	movs	r3, #0
 8001c48:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c4a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4832      	ldr	r0, [pc, #200]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c52:	f005 ff0f 	bl	8007a74 <HAL_TIMEx_MasterConfigSynchronization>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001c5c:	f000 f92a 	bl	8001eb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c60:	2360      	movs	r3, #96	@ 0x60
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c74:	2300      	movs	r3, #0
 8001c76:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c80:	2200      	movs	r2, #0
 8001c82:	4619      	mov	r1, r3
 8001c84:	4825      	ldr	r0, [pc, #148]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c86:	f005 fa4f 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001c90:	f000 f910 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c98:	2204      	movs	r2, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	481f      	ldr	r0, [pc, #124]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001c9e:	f005 fa43 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001ca8:	f000 f904 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb0:	2208      	movs	r2, #8
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4819      	ldr	r0, [pc, #100]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001cb6:	f005 fa37 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001cc0:	f000 f8f8 	bl	8001eb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cc8:	220c      	movs	r2, #12
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4813      	ldr	r0, [pc, #76]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001cce:	f005 fa2b 	bl	8007128 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001cd8:	f000 f8ec 	bl	8001eb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cf0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cf4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4807      	ldr	r0, [pc, #28]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001d00:	f005 ff34 	bl	8007b6c <HAL_TIMEx_ConfigBreakDeadTime>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8001d0a:	f000 f8d3 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001d0e:	4803      	ldr	r0, [pc, #12]	@ (8001d1c <MX_TIM8_Init+0x180>)
 8001d10:	f001 fa9c 	bl	800324c <HAL_TIM_MspPostInit>

}
 8001d14:	bf00      	nop
 8001d16:	3758      	adds	r7, #88	@ 0x58
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	200004b0 	.word	0x200004b0
 8001d20:	40010400 	.word	0x40010400

08001d24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d28:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d2a:	4a12      	ldr	r2, [pc, #72]	@ (8001d74 <MX_USART2_UART_Init+0x50>)
 8001d2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d2e:	4b10      	ldr	r3, [pc, #64]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d36:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d42:	4b0b      	ldr	r3, [pc, #44]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d48:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d4a:	220c      	movs	r2, #12
 8001d4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d4e:	4b08      	ldr	r3, [pc, #32]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d54:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d5a:	4805      	ldr	r0, [pc, #20]	@ (8001d70 <MX_USART2_UART_Init+0x4c>)
 8001d5c:	f005 ff58 	bl	8007c10 <HAL_UART_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d66:	f000 f8a5 	bl	8001eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	200004f8 	.word	0x200004f8
 8001d74:	40004400 	.word	0x40004400

08001d78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	607b      	str	r3, [r7, #4]
 8001d82:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <MX_DMA_Init+0x5c>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	4a13      	ldr	r2, [pc, #76]	@ (8001dd4 <MX_DMA_Init+0x5c>)
 8001d88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8e:	4b11      	ldr	r3, [pc, #68]	@ (8001dd4 <MX_DMA_Init+0x5c>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d96:	607b      	str	r3, [r7, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	2105      	movs	r1, #5
 8001d9e:	200b      	movs	r0, #11
 8001da0:	f002 f8a3 	bl	8003eea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001da4:	200b      	movs	r0, #11
 8001da6:	f002 f8bc 	bl	8003f22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2105      	movs	r1, #5
 8001dae:	2011      	movs	r0, #17
 8001db0:	f002 f89b 	bl	8003eea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001db4:	2011      	movs	r0, #17
 8001db6:	f002 f8b4 	bl	8003f22 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2105      	movs	r1, #5
 8001dbe:	202f      	movs	r0, #47	@ 0x2f
 8001dc0:	f002 f893 	bl	8003eea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001dc4:	202f      	movs	r0, #47	@ 0x2f
 8001dc6:	f002 f8ac 	bl	8003f22 <HAL_NVIC_EnableIRQ>

}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40023800 	.word	0x40023800

08001dd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	@ 0x28
 8001ddc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	609a      	str	r2, [r3, #8]
 8001dea:	60da      	str	r2, [r3, #12]
 8001dec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a2c      	ldr	r2, [pc, #176]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	613b      	str	r3, [r7, #16]
 8001e08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	4a25      	ldr	r2, [pc, #148]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b18      	ldr	r3, [pc, #96]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	4a17      	ldr	r2, [pc, #92]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e4c:	f043 0302 	orr.w	r3, r3, #2
 8001e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e52:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <MX_GPIO_Init+0xd0>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2106      	movs	r1, #6
 8001e62:	4812      	ldr	r0, [pc, #72]	@ (8001eac <MX_GPIO_Init+0xd4>)
 8001e64:	f002 fd94 	bl	8004990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e6e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	480c      	ldr	r0, [pc, #48]	@ (8001eb0 <MX_GPIO_Init+0xd8>)
 8001e80:	f002 fbda 	bl	8004638 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001e84:	2306      	movs	r3, #6
 8001e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4804      	ldr	r0, [pc, #16]	@ (8001eac <MX_GPIO_Init+0xd4>)
 8001e9c:	f002 fbcc 	bl	8004638 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ea0:	bf00      	nop
 8001ea2:	3728      	adds	r7, #40	@ 0x28
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40020400 	.word	0x40020400
 8001eb0:	40020800 	.word	0x40020800

08001eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eb8:	b672      	cpsid	i
}
 8001eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ebc:	bf00      	nop
 8001ebe:	e7fd      	b.n	8001ebc <Error_Handler+0x8>

08001ec0 <pwmInit>:
 */

#include "motorControlPID.h"
#include "math.h"

void pwmInit(void) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, MOTOR_PITCH_PWM_PIN_UL);
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	480c      	ldr	r0, [pc, #48]	@ (8001ef8 <pwmInit+0x38>)
 8001ec8:	f005 f866 	bl	8006f98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, MOTOR_PITCH_PWM_PIN_UH);
 8001ecc:	2104      	movs	r1, #4
 8001ece:	480a      	ldr	r0, [pc, #40]	@ (8001ef8 <pwmInit+0x38>)
 8001ed0:	f005 f862 	bl	8006f98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, MOTOR_PITCH_PWM_PIN_VL);
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	4809      	ldr	r0, [pc, #36]	@ (8001efc <pwmInit+0x3c>)
 8001ed8:	f005 f85e 	bl	8006f98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, MOTOR_PITCH_PWM_PIN_VH);
 8001edc:	2104      	movs	r1, #4
 8001ede:	4807      	ldr	r0, [pc, #28]	@ (8001efc <pwmInit+0x3c>)
 8001ee0:	f005 f85a 	bl	8006f98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, MOTOR_PITCH_PWM_PIN_WL);
 8001ee4:	2108      	movs	r1, #8
 8001ee6:	4805      	ldr	r0, [pc, #20]	@ (8001efc <pwmInit+0x3c>)
 8001ee8:	f005 f856 	bl	8006f98 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, MOTOR_PITCH_PWM_PIN_WH);
 8001eec:	210c      	movs	r1, #12
 8001eee:	4803      	ldr	r0, [pc, #12]	@ (8001efc <pwmInit+0x3c>)
 8001ef0:	f005 f852 	bl	8006f98 <HAL_TIM_PWM_Start>
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20000420 	.word	0x20000420
 8001efc:	200003d8 	.word	0x200003d8

08001f00 <controlLoop>:

void controlLoop(motorControlPID *motorControlPID, uint8_t motor_pitch_roll)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	460b      	mov	r3, r1
 8001f0a:	70fb      	strb	r3, [r7, #3]
    // Calculate error
	motorControlPID->error = motorControlPID->target_position - motorControlPID->current_position;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	edd3 7a00 	vldr	s15, [r3]
 8001f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	edc3 7a07 	vstr	s15, [r3, #28]

    // Check if the position is reached
    if (fabs(motorControlPID->error) < 0.01f) { // Error threshold
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f28:	eef0 7ae7 	vabs.f32	s15, s15
 8001f2c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002080 <controlLoop+0x180>
 8001f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	d504      	bpl.n	8001f44 <controlLoop+0x44>
    	motorControlPID->position_reached = 1; // Mark position as stabilized
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001f40:	609a      	str	r2, [r3, #8]
 8001f42:	e003      	b.n	8001f4c <controlLoop+0x4c>
    } else {
    	motorControlPID->position_reached = 0; // Motor is still moving
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
    }

    // PID control
    motorControlPID->proportional = motorControlPID->kp * motorControlPID->error;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    motorControlPID->integral += motorControlPID->error; // Accumulate integral
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    motorControlPID->integral_term = motorControlPID->ki * motorControlPID->integral;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	ed93 7a05 	vldr	s14, [r3, #20]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001f84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    motorControlPID->derivative = motorControlPID->error - motorControlPID->previous_error;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	edd3 7a08 	vldr	s15, [r3, #32]
 8001f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    motorControlPID->derivative_term = motorControlPID->kd * motorControlPID->derivative;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	ed93 7a06 	vldr	s14, [r3, #24]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    motorControlPID->control_output = motorControlPID->proportional + motorControlPID->integral_term + motorControlPID->derivative_term;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001fc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

    // Update motor phase
    motorControlPID->phase += motorControlPID->control_output; // Adjust phase based on control output
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	ed93 7a03 	vldr	s14, [r3, #12]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001fe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	edc3 7a03 	vstr	s15, [r3, #12]
    if (motorControlPID->phase >= TWO_PI) {
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ff6:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8002084 <controlLoop+0x184>
 8001ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002002:	db0a      	blt.n	800201a <controlLoop+0x11a>
    	motorControlPID->phase -= TWO_PI;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	edd3 7a03 	vldr	s15, [r3, #12]
 800200a:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002084 <controlLoop+0x184>
 800200e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	edc3 7a03 	vstr	s15, [r3, #12]
 8002018:	e011      	b.n	800203e <controlLoop+0x13e>
    } else if (motorControlPID->phase < 0.0f) {
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002020:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002028:	d509      	bpl.n	800203e <controlLoop+0x13e>
    	motorControlPID->phase += TWO_PI;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002030:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002084 <controlLoop+0x184>
 8002034:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	edc3 7a03 	vstr	s15, [r3, #12]
    }

    // Apply PWM signal
    setPWMDutyCyclePosition(motorControlPID->phase, motor_pitch_roll);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	edd3 7a03 	vldr	s15, [r3, #12]
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	4618      	mov	r0, r3
 8002048:	eeb0 0a67 	vmov.f32	s0, s15
 800204c:	f000 f81c 	bl	8002088 <setPWMDutyCyclePosition>

    // Update current position (simulated, replace with actual feedback if available)
    motorControlPID->current_position += motorControlPID->control_output / MOTOR_POLE_PAIRS;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	ed93 7a00 	vldr	s14, [r3]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 800205c:	eeb1 6a0c 	vmov.f32	s12, #28	@ 0x40e00000  7.0
 8002060:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	edc3 7a00 	vstr	s15, [r3]

    // Store previous error
    motorControlPID->previous_error = motorControlPID->error;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69da      	ldr	r2, [r3, #28]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	621a      	str	r2, [r3, #32]
}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	3c23d70a 	.word	0x3c23d70a
 8002084:	40c90fdb 	.word	0x40c90fdb

08002088 <setPWMDutyCyclePosition>:

void setPWMDutyCyclePosition(float electrical_angle, uint8_t motor_pitch_roll) {
 8002088:	b580      	push	{r7, lr}
 800208a:	ed2d 8b02 	vpush	{d8}
 800208e:	b08a      	sub	sp, #40	@ 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	ed87 0a01 	vstr	s0, [r7, #4]
 8002096:	4603      	mov	r3, r0
 8002098:	70fb      	strb	r3, [r7, #3]
    // // Calculate sine values for each phase
    // float sin_u = 0.5f + 0.5f * sinf(electrical_angle);                // Phase U
    // float sin_v = 0.5f + 0.5f * sinf(electrical_angle - TWO_PI / 3.0); // Phase V
    // float sin_w = 0.5f + 0.5f * sinf(electrical_angle + TWO_PI / 3.0); // Phase W

    float amplitude = 1.0f; // Normalized amplitude (scale as needed)
 800209a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800209e:	627b      	str	r3, [r7, #36]	@ 0x24
    float sin3_alpha = sinf(3 * electrical_angle);
 80020a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80020a4:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80020a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020ac:	eeb0 0a67 	vmov.f32	s0, s15
 80020b0:	f00c ffec 	bl	800f08c <sinf>
 80020b4:	ed87 0a08 	vstr	s0, [r7, #32]

    // Calculate PWM values for each phase
    float sin_u = (1 / sqrtf(3)) * amplitude * (sinf(electrical_angle) + (1.0f / 6.0f) * sin3_alpha) + 0.5f;
 80020b8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80020bc:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002210 <setPWMDutyCyclePosition+0x188>
 80020c0:	ee27 8a87 	vmul.f32	s16, s15, s14
 80020c4:	ed97 0a01 	vldr	s0, [r7, #4]
 80020c8:	f00c ffe0 	bl	800f08c <sinf>
 80020cc:	eeb0 7a40 	vmov.f32	s14, s0
 80020d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80020d4:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002214 <setPWMDutyCyclePosition+0x18c>
 80020d8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e0:	ee68 7a27 	vmul.f32	s15, s16, s15
 80020e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80020e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020ec:	edc7 7a07 	vstr	s15, [r7, #28]
    float sin_v = (1 / sqrtf(3)) * amplitude * (sinf(electrical_angle - TWO_PI / 3.0) + (1.0f / 6.0f) * sin3_alpha) + 0.5f;
 80020f0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80020f4:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002210 <setPWMDutyCyclePosition+0x188>
 80020f8:	ee27 8a87 	vmul.f32	s16, s15, s14
 80020fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002100:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002218 <setPWMDutyCyclePosition+0x190>
 8002104:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002108:	eeb0 0a67 	vmov.f32	s0, s15
 800210c:	f00c ffbe 	bl	800f08c <sinf>
 8002110:	eeb0 7a40 	vmov.f32	s14, s0
 8002114:	edd7 7a08 	vldr	s15, [r7, #32]
 8002118:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002214 <setPWMDutyCyclePosition+0x18c>
 800211c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002124:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002128:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800212c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002130:	edc7 7a06 	vstr	s15, [r7, #24]
    float sin_w = (1 / sqrtf(3)) * amplitude * (sinf(electrical_angle + TWO_PI / 3.0) + (1.0f / 6.0f) * sin3_alpha) + 0.5f;
 8002134:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002138:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002210 <setPWMDutyCyclePosition+0x188>
 800213c:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002140:	edd7 7a01 	vldr	s15, [r7, #4]
 8002144:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002218 <setPWMDutyCyclePosition+0x190>
 8002148:	ee77 7a87 	vadd.f32	s15, s15, s14
 800214c:	eeb0 0a67 	vmov.f32	s0, s15
 8002150:	f00c ff9c 	bl	800f08c <sinf>
 8002154:	eeb0 7a40 	vmov.f32	s14, s0
 8002158:	edd7 7a08 	vldr	s15, [r7, #32]
 800215c:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8002214 <setPWMDutyCyclePosition+0x18c>
 8002160:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002168:	ee68 7a27 	vmul.f32	s15, s16, s15
 800216c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002174:	edc7 7a05 	vstr	s15, [r7, #20]

    // printf("Duty U: %.2f, Duty V: %.2f, Duty W: %.2f\r\n", sin_u, sin_v, sin_w);

    // Convert sine values to PWM duty cycles
    uint16_t duty_u = (uint16_t)(sin_u * PWM_PERIOD);
 8002178:	edd7 7a07 	vldr	s15, [r7, #28]
 800217c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800221c <setPWMDutyCyclePosition+0x194>
 8002180:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002184:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002188:	ee17 3a90 	vmov	r3, s15
 800218c:	827b      	strh	r3, [r7, #18]
    uint16_t duty_v = (uint16_t)(sin_v * PWM_PERIOD);
 800218e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002192:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800221c <setPWMDutyCyclePosition+0x194>
 8002196:	ee67 7a87 	vmul.f32	s15, s15, s14
 800219a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800219e:	ee17 3a90 	vmov	r3, s15
 80021a2:	823b      	strh	r3, [r7, #16]
    uint16_t duty_w = (uint16_t)(sin_w * PWM_PERIOD);
 80021a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80021a8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800221c <setPWMDutyCyclePosition+0x194>
 80021ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021b4:	ee17 3a90 	vmov	r3, s15
 80021b8:	81fb      	strh	r3, [r7, #14]

    if (motor_pitch_roll) {
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d01e      	beq.n	80021fe <setPWMDutyCyclePosition+0x176>
		// Set high-side PWM channels
		__HAL_TIM_SET_COMPARE(&htim2, MOTOR_PITCH_PWM_PIN_UH, duty_u); // UH
 80021c0:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <setPWMDutyCyclePosition+0x198>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	8a7a      	ldrh	r2, [r7, #18]
 80021c6:	639a      	str	r2, [r3, #56]	@ 0x38
		__HAL_TIM_SET_COMPARE(&htim1, MOTOR_PITCH_PWM_PIN_VH, duty_v); // VH
 80021c8:	4b16      	ldr	r3, [pc, #88]	@ (8002224 <setPWMDutyCyclePosition+0x19c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	8a3a      	ldrh	r2, [r7, #16]
 80021ce:	639a      	str	r2, [r3, #56]	@ 0x38
		__HAL_TIM_SET_COMPARE(&htim1, MOTOR_PITCH_PWM_PIN_WH, duty_w); // WH
 80021d0:	4b14      	ldr	r3, [pc, #80]	@ (8002224 <setPWMDutyCyclePosition+0x19c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	89fa      	ldrh	r2, [r7, #14]
 80021d6:	641a      	str	r2, [r3, #64]	@ 0x40

		// Set low-side PWM channels
		__HAL_TIM_SET_COMPARE(&htim2, MOTOR_PITCH_PWM_PIN_UL, PWM_PERIOD - duty_u); // UL
 80021d8:	8a7b      	ldrh	r3, [r7, #18]
 80021da:	f5c3 7248 	rsb	r2, r3, #800	@ 0x320
 80021de:	4b10      	ldr	r3, [pc, #64]	@ (8002220 <setPWMDutyCyclePosition+0x198>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, MOTOR_PITCH_PWM_PIN_VL, PWM_PERIOD - duty_v); // VL
 80021e4:	8a3b      	ldrh	r3, [r7, #16]
 80021e6:	f5c3 7248 	rsb	r2, r3, #800	@ 0x320
 80021ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002224 <setPWMDutyCyclePosition+0x19c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim1, MOTOR_PITCH_PWM_PIN_WL, PWM_PERIOD - duty_w); // WL
 80021f0:	89fb      	ldrh	r3, [r7, #14]
 80021f2:	f5c3 7248 	rsb	r2, r3, #800	@ 0x320
 80021f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <setPWMDutyCyclePosition+0x19c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
    	printf("SECOND MOTOR");
    }

}
 80021fc:	e002      	b.n	8002204 <setPWMDutyCyclePosition+0x17c>
    	printf("SECOND MOTOR");
 80021fe:	480a      	ldr	r0, [pc, #40]	@ (8002228 <setPWMDutyCyclePosition+0x1a0>)
 8002200:	f00a fdec 	bl	800cddc <iprintf>
}
 8002204:	bf00      	nop
 8002206:	3728      	adds	r7, #40	@ 0x28
 8002208:	46bd      	mov	sp, r7
 800220a:	ecbd 8b02 	vpop	{d8}
 800220e:	bd80      	pop	{r7, pc}
 8002210:	3f13cd3a 	.word	0x3f13cd3a
 8002214:	3e2aaaab 	.word	0x3e2aaaab
 8002218:	40060a92 	.word	0x40060a92
 800221c:	44480000 	.word	0x44480000
 8002220:	20000420 	.word	0x20000420
 8002224:	200003d8 	.word	0x200003d8
 8002228:	08010e3c 	.word	0x08010e3c

0800222c <MPU6050_Init>:

#include "mpu6050.h"
#include "write_printf.h"
#include "main.h"

void MPU6050_Init(void) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	@ 0x28
 8002230:	af04      	add	r7, sp, #16
    uint8_t data[2];

//    MPU6050_SoftReset();

    HAL_Delay(2000);
 8002232:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002236:	f001 fae7 	bl	8003808 <HAL_Delay>

    // Wake up the MPU6050 (write 0 to PWR_MGMT_1 register)
    data[0] = 0x6B;  // Register address
 800223a:	236b      	movs	r3, #107	@ 0x6b
 800223c:	733b      	strb	r3, [r7, #12]
    data[1] = 0x00;  // Data to write
 800223e:	2300      	movs	r3, #0
 8002240:	737b      	strb	r3, [r7, #13]
    HAL_StatusTypeDef status;
	status = HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDR, data, 2, HAL_MAX_DELAY);
 8002242:	f107 020c 	add.w	r2, r7, #12
 8002246:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2302      	movs	r3, #2
 800224e:	21d0      	movs	r1, #208	@ 0xd0
 8002250:	485e      	ldr	r0, [pc, #376]	@ (80023cc <MPU6050_Init+0x1a0>)
 8002252:	f002 fcfb 	bl	8004c4c <HAL_I2C_Master_Transmit>
 8002256:	4603      	mov	r3, r0
 8002258:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 800225a:	7dfb      	ldrb	r3, [r7, #23]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d00a      	beq.n	8002276 <MPU6050_Init+0x4a>
		uint32_t err = HAL_I2C_GetError(&hi2c1);
 8002260:	485a      	ldr	r0, [pc, #360]	@ (80023cc <MPU6050_Init+0x1a0>)
 8002262:	f003 f91d 	bl	80054a0 <HAL_I2C_GetError>
 8002266:	6138      	str	r0, [r7, #16]
		printf("I2C transmit failed, status: %d, error: 0x%08lx\r\n", status, err);
 8002268:	7dfb      	ldrb	r3, [r7, #23]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4619      	mov	r1, r3
 800226e:	4858      	ldr	r0, [pc, #352]	@ (80023d0 <MPU6050_Init+0x1a4>)
 8002270:	f00a fdb4 	bl	800cddc <iprintf>
 8002274:	e002      	b.n	800227c <MPU6050_Init+0x50>
	} else {
		printf("I2C transmit succeeded.\r\n");
 8002276:	4857      	ldr	r0, [pc, #348]	@ (80023d4 <MPU6050_Init+0x1a8>)
 8002278:	f00a fe18 	bl	800ceac <puts>
	}

    uint8_t data_config;

    // Set accelerometer range to ±2g
    data_config = 0x00;
 800227c:	2300      	movs	r3, #0
 800227e:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG, 1, &data_config, 1, HAL_MAX_DELAY);
 8002280:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002284:	9302      	str	r3, [sp, #8]
 8002286:	2301      	movs	r3, #1
 8002288:	9301      	str	r3, [sp, #4]
 800228a:	f107 030b 	add.w	r3, r7, #11
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2301      	movs	r3, #1
 8002292:	221c      	movs	r2, #28
 8002294:	21d0      	movs	r1, #208	@ 0xd0
 8002296:	484d      	ldr	r0, [pc, #308]	@ (80023cc <MPU6050_Init+0x1a0>)
 8002298:	f002 fdd6 	bl	8004e48 <HAL_I2C_Mem_Write>

    // Set gyroscope range to ±250°/s
    data_config = 0x00;
 800229c:	2300      	movs	r3, #0
 800229e:	72fb      	strb	r3, [r7, #11]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG, 1, &data_config, 1, HAL_MAX_DELAY);
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022a4:	9302      	str	r3, [sp, #8]
 80022a6:	2301      	movs	r3, #1
 80022a8:	9301      	str	r3, [sp, #4]
 80022aa:	f107 030b 	add.w	r3, r7, #11
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2301      	movs	r3, #1
 80022b2:	221b      	movs	r2, #27
 80022b4:	21d0      	movs	r1, #208	@ 0xd0
 80022b6:	4845      	ldr	r0, [pc, #276]	@ (80023cc <MPU6050_Init+0x1a0>)
 80022b8:	f002 fdc6 	bl	8004e48 <HAL_I2C_Mem_Write>

    uint8_t config;
    // Set DLPF_CFG to 0x02 (21 Hz accelerometer, 20 Hz gyroscope bandwidth, 1 kHz sample rate)
    config = 0x00;
 80022bc:	2300      	movs	r3, #0
 80022be:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG, 1, &config, 1, HAL_MAX_DELAY);
 80022c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022c4:	9302      	str	r3, [sp, #8]
 80022c6:	2301      	movs	r3, #1
 80022c8:	9301      	str	r3, [sp, #4]
 80022ca:	f107 030a 	add.w	r3, r7, #10
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	2301      	movs	r3, #1
 80022d2:	221a      	movs	r2, #26
 80022d4:	21d0      	movs	r1, #208	@ 0xd0
 80022d6:	483d      	ldr	r0, [pc, #244]	@ (80023cc <MPU6050_Init+0x1a0>)
 80022d8:	f002 fdb6 	bl	8004e48 <HAL_I2C_Mem_Write>

    config = 0x00;  // ACCEL_HPF = 0x01 (5 Hz cutoff frequency)
 80022dc:	2300      	movs	r3, #0
 80022de:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG, 1, &config, 1, HAL_MAX_DELAY);
 80022e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022e4:	9302      	str	r3, [sp, #8]
 80022e6:	2301      	movs	r3, #1
 80022e8:	9301      	str	r3, [sp, #4]
 80022ea:	f107 030a 	add.w	r3, r7, #10
 80022ee:	9300      	str	r3, [sp, #0]
 80022f0:	2301      	movs	r3, #1
 80022f2:	221c      	movs	r2, #28
 80022f4:	21d0      	movs	r1, #208	@ 0xd0
 80022f6:	4835      	ldr	r0, [pc, #212]	@ (80023cc <MPU6050_Init+0x1a0>)
 80022f8:	f002 fda6 	bl	8004e48 <HAL_I2C_Mem_Write>

    // Set sample rate to 100 Hz
    config = 0x00; // 1000 / (1 + 9) = 100 Hz
 80022fc:	2300      	movs	r3, #0
 80022fe:	72bb      	strb	r3, [r7, #10]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPRT_DIV, 1, &config, 1, HAL_MAX_DELAY);
 8002300:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002304:	9302      	str	r3, [sp, #8]
 8002306:	2301      	movs	r3, #1
 8002308:	9301      	str	r3, [sp, #4]
 800230a:	f107 030a 	add.w	r3, r7, #10
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	2301      	movs	r3, #1
 8002312:	2219      	movs	r2, #25
 8002314:	21d0      	movs	r1, #208	@ 0xd0
 8002316:	482d      	ldr	r0, [pc, #180]	@ (80023cc <MPU6050_Init+0x1a0>)
 8002318:	f002 fd96 	bl	8004e48 <HAL_I2C_Mem_Write>



    uint8_t whoAmI = 0;
 800231c:	2300      	movs	r3, #0
 800231e:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &whoAmI, sizeof(whoAmI), HAL_MAX_DELAY);
 8002320:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002324:	9302      	str	r3, [sp, #8]
 8002326:	2301      	movs	r3, #1
 8002328:	9301      	str	r3, [sp, #4]
 800232a:	f107 0309 	add.w	r3, r7, #9
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	2301      	movs	r3, #1
 8002332:	2275      	movs	r2, #117	@ 0x75
 8002334:	21d0      	movs	r1, #208	@ 0xd0
 8002336:	4825      	ldr	r0, [pc, #148]	@ (80023cc <MPU6050_Init+0x1a0>)
 8002338:	f002 fe80 	bl	800503c <HAL_I2C_Mem_Read>
    if (whoAmI != 0x68) {
 800233c:	7a7b      	ldrb	r3, [r7, #9]
 800233e:	2b68      	cmp	r3, #104	@ 0x68
 8002340:	d005      	beq.n	800234e <MPU6050_Init+0x122>
        printf("MPU6050 not detected. WHO_AM_I = 0x%02X\r\n", whoAmI);
 8002342:	7a7b      	ldrb	r3, [r7, #9]
 8002344:	4619      	mov	r1, r3
 8002346:	4824      	ldr	r0, [pc, #144]	@ (80023d8 <MPU6050_Init+0x1ac>)
 8002348:	f00a fd48 	bl	800cddc <iprintf>
 800234c:	e004      	b.n	8002358 <MPU6050_Init+0x12c>
    } else {
        printf("MPU6050 detected. WHO_AM_I = 0x%02X\r\n", whoAmI);
 800234e:	7a7b      	ldrb	r3, [r7, #9]
 8002350:	4619      	mov	r1, r3
 8002352:	4822      	ldr	r0, [pc, #136]	@ (80023dc <MPU6050_Init+0x1b0>)
 8002354:	f00a fd42 	bl	800cddc <iprintf>
    }

    uint8_t fifoConfig, userCtrl, gConfig, sConfig;
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, FIFO_EN, 1, &fifoConfig, 1, HAL_MAX_DELAY);
 8002358:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800235c:	9302      	str	r3, [sp, #8]
 800235e:	2301      	movs	r3, #1
 8002360:	9301      	str	r3, [sp, #4]
 8002362:	f107 0308 	add.w	r3, r7, #8
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	2301      	movs	r3, #1
 800236a:	2223      	movs	r2, #35	@ 0x23
 800236c:	21d0      	movs	r1, #208	@ 0xd0
 800236e:	4817      	ldr	r0, [pc, #92]	@ (80023cc <MPU6050_Init+0x1a0>)
 8002370:	f002 fe64 	bl	800503c <HAL_I2C_Mem_Read>
//    printf("FIFO_EN: 0x%02X\r\n", fifoConfig);

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, USER_CTRL, 1, &userCtrl, 1, HAL_MAX_DELAY);
 8002374:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002378:	9302      	str	r3, [sp, #8]
 800237a:	2301      	movs	r3, #1
 800237c:	9301      	str	r3, [sp, #4]
 800237e:	1dfb      	adds	r3, r7, #7
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	2301      	movs	r3, #1
 8002384:	226a      	movs	r2, #106	@ 0x6a
 8002386:	21d0      	movs	r1, #208	@ 0xd0
 8002388:	4810      	ldr	r0, [pc, #64]	@ (80023cc <MPU6050_Init+0x1a0>)
 800238a:	f002 fe57 	bl	800503c <HAL_I2C_Mem_Read>
//    printf("USER_CTRL: 0x%02X\r\n", userCtrl);

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG, 1, &gConfig, 1, HAL_MAX_DELAY);
 800238e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002392:	9302      	str	r3, [sp, #8]
 8002394:	2301      	movs	r3, #1
 8002396:	9301      	str	r3, [sp, #4]
 8002398:	1dbb      	adds	r3, r7, #6
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	2301      	movs	r3, #1
 800239e:	221c      	movs	r2, #28
 80023a0:	21d0      	movs	r1, #208	@ 0xd0
 80023a2:	480a      	ldr	r0, [pc, #40]	@ (80023cc <MPU6050_Init+0x1a0>)
 80023a4:	f002 fe4a 	bl	800503c <HAL_I2C_Mem_Read>
//    printf("ACCEL CONFIG: 0x%02X\r\n", gConfig);

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_CONFIG, 1, &sConfig, 1, HAL_MAX_DELAY);
 80023a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023ac:	9302      	str	r3, [sp, #8]
 80023ae:	2301      	movs	r3, #1
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	1d7b      	adds	r3, r7, #5
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	2301      	movs	r3, #1
 80023b8:	221b      	movs	r2, #27
 80023ba:	21d0      	movs	r1, #208	@ 0xd0
 80023bc:	4803      	ldr	r0, [pc, #12]	@ (80023cc <MPU6050_Init+0x1a0>)
 80023be:	f002 fe3d 	bl	800503c <HAL_I2C_Mem_Read>
//    printf("GYRO CONFIG: 0x%02X\r\n", sConfig);
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	2000026c 	.word	0x2000026c
 80023d0:	08010e4c 	.word	0x08010e4c
 80023d4:	08010e80 	.word	0x08010e80
 80023d8:	08010e9c 	.word	0x08010e9c
 80023dc:	08010ec8 	.word	0x08010ec8

080023e0 <MPU6050_ReadAll>:

void MPU6050_ReadAll(MPU6050_Data *dataToProcess) {
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b08e      	sub	sp, #56	@ 0x38
 80023e4:	af04      	add	r7, sp, #16
 80023e6:	6078      	str	r0, [r7, #4]

    int16_t accelX, accelY, accelZ;
    int16_t gyroX, gyroY, gyroZ;

    // Read 14 bytes starting from register 0x3B
    if (HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, buffer, 14, HAL_MAX_DELAY) == HAL_OK) {
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023ec:	9302      	str	r3, [sp, #8]
 80023ee:	230e      	movs	r3, #14
 80023f0:	9301      	str	r3, [sp, #4]
 80023f2:	f107 030c 	add.w	r3, r7, #12
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	2301      	movs	r3, #1
 80023fa:	223b      	movs	r2, #59	@ 0x3b
 80023fc:	21d0      	movs	r1, #208	@ 0xd0
 80023fe:	4859      	ldr	r0, [pc, #356]	@ (8002564 <MPU6050_ReadAll+0x184>)
 8002400:	f002 fe1c 	bl	800503c <HAL_I2C_Mem_Read>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d159      	bne.n	80024be <MPU6050_ReadAll+0xde>
        accelX = (int16_t)((buffer[0] << 8) | buffer[1]) - dataToProcess->accelOffsets[0];
 800240a:	7b3b      	ldrb	r3, [r7, #12]
 800240c:	021b      	lsls	r3, r3, #8
 800240e:	b21a      	sxth	r2, r3
 8002410:	7b7b      	ldrb	r3, [r7, #13]
 8002412:	b21b      	sxth	r3, r3
 8002414:	4313      	orrs	r3, r2
 8002416:	b21b      	sxth	r3, r3
 8002418:	b29a      	uxth	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002420:	b29b      	uxth	r3, r3
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	b29b      	uxth	r3, r3
 8002426:	84fb      	strh	r3, [r7, #38]	@ 0x26
        accelY = (int16_t)((buffer[2] << 8) | buffer[3]) - dataToProcess->accelOffsets[1];
 8002428:	7bbb      	ldrb	r3, [r7, #14]
 800242a:	021b      	lsls	r3, r3, #8
 800242c:	b21a      	sxth	r2, r3
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	b21b      	sxth	r3, r3
 8002432:	4313      	orrs	r3, r2
 8002434:	b21b      	sxth	r3, r3
 8002436:	b29a      	uxth	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800243e:	b29b      	uxth	r3, r3
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	b29b      	uxth	r3, r3
 8002444:	84bb      	strh	r3, [r7, #36]	@ 0x24
        accelZ = (int16_t)((buffer[4] << 8) | buffer[5]) - dataToProcess->accelOffsets[2];
 8002446:	7c3b      	ldrb	r3, [r7, #16]
 8002448:	021b      	lsls	r3, r3, #8
 800244a:	b21a      	sxth	r2, r3
 800244c:	7c7b      	ldrb	r3, [r7, #17]
 800244e:	b21b      	sxth	r3, r3
 8002450:	4313      	orrs	r3, r2
 8002452:	b21b      	sxth	r3, r3
 8002454:	b29a      	uxth	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800245c:	b29b      	uxth	r3, r3
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	b29b      	uxth	r3, r3
 8002462:	847b      	strh	r3, [r7, #34]	@ 0x22
        gyroX  = (int16_t)((buffer[8] << 8) | buffer[9]) - dataToProcess->gyroOffsets[0];
 8002464:	7d3b      	ldrb	r3, [r7, #20]
 8002466:	021b      	lsls	r3, r3, #8
 8002468:	b21a      	sxth	r2, r3
 800246a:	7d7b      	ldrb	r3, [r7, #21]
 800246c:	b21b      	sxth	r3, r3
 800246e:	4313      	orrs	r3, r2
 8002470:	b21b      	sxth	r3, r3
 8002472:	b29a      	uxth	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800247a:	b29b      	uxth	r3, r3
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	b29b      	uxth	r3, r3
 8002480:	843b      	strh	r3, [r7, #32]
        gyroY  = (int16_t)((buffer[10] << 8) | buffer[11]) - dataToProcess->gyroOffsets[1];
 8002482:	7dbb      	ldrb	r3, [r7, #22]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	b21a      	sxth	r2, r3
 8002488:	7dfb      	ldrb	r3, [r7, #23]
 800248a:	b21b      	sxth	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	b29a      	uxth	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002498:	b29b      	uxth	r3, r3
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	b29b      	uxth	r3, r3
 800249e:	83fb      	strh	r3, [r7, #30]
        gyroZ  = (int16_t)((buffer[12] << 8) | buffer[13]) - dataToProcess->gyroOffsets[2];
 80024a0:	7e3b      	ldrb	r3, [r7, #24]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	b21a      	sxth	r2, r3
 80024a6:	7e7b      	ldrb	r3, [r7, #25]
 80024a8:	b21b      	sxth	r3, r3
 80024aa:	4313      	orrs	r3, r2
 80024ac:	b21b      	sxth	r3, r3
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	83bb      	strh	r3, [r7, #28]
    } else {
    	//Error handle
    }

    dataToProcess->accelX = accelX / 16384.0f;
 80024be:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80024c2:	ee07 3a90 	vmov	s15, r3
 80024c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024ca:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002568 <MPU6050_ReadAll+0x188>
 80024ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	edc3 7a00 	vstr	s15, [r3]
    dataToProcess->accelY = accelY / 16384.0f;
 80024d8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80024dc:	ee07 3a90 	vmov	s15, r3
 80024e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024e4:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8002568 <MPU6050_ReadAll+0x188>
 80024e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	edc3 7a01 	vstr	s15, [r3, #4]
    dataToProcess->accelZ = accelZ / 16384.0f;
 80024f2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80024f6:	ee07 3a90 	vmov	s15, r3
 80024fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024fe:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002568 <MPU6050_ReadAll+0x188>
 8002502:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	edc3 7a02 	vstr	s15, [r3, #8]

    dataToProcess->gyroX = gyroX / 131.0f;
 800250c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8002510:	ee07 3a90 	vmov	s15, r3
 8002514:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002518:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800256c <MPU6050_ReadAll+0x18c>
 800251c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	edc3 7a03 	vstr	s15, [r3, #12]
    dataToProcess->gyroY = gyroY / 131.0f;
 8002526:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800252a:	ee07 3a90 	vmov	s15, r3
 800252e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002532:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800256c <MPU6050_ReadAll+0x18c>
 8002536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	edc3 7a04 	vstr	s15, [r3, #16]
    dataToProcess->gyroZ = gyroZ / 131.0f;
 8002540:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002544:	ee07 3a90 	vmov	s15, r3
 8002548:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800254c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800256c <MPU6050_ReadAll+0x18c>
 8002550:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800255a:	bf00      	nop
 800255c:	3728      	adds	r7, #40	@ 0x28
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	2000026c 	.word	0x2000026c
 8002568:	46800000 	.word	0x46800000
 800256c:	43030000 	.word	0x43030000

08002570 <MPU6050_CalibrateExternal>:
    		dataToProcess->gyroOffsets[2]);

    HAL_Delay(2000);
}

void MPU6050_CalibrateExternal(MPU6050_Data *dataToProcess) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
    // Calculate offsets
    MPU6050_CalculateOffsets(dataToProcess->accelOffsets, dataToProcess->gyroOffsets);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f103 0218 	add.w	r2, r3, #24
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	331e      	adds	r3, #30
 8002582:	4619      	mov	r1, r3
 8002584:	4610      	mov	r0, r2
 8002586:	f000 f829 	bl	80025dc <MPU6050_CalculateOffsets>

    // Optional: Print offsets for debugging
    printf("Accel Offsets: X=%d, Y=%d, Z=%d\r\n", dataToProcess->accelOffsets[0], dataToProcess->accelOffsets[1],
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002590:	4619      	mov	r1, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002598:	461a      	mov	r2, r3
    		dataToProcess->accelOffsets[2]);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
    printf("Accel Offsets: X=%d, Y=%d, Z=%d\r\n", dataToProcess->accelOffsets[0], dataToProcess->accelOffsets[1],
 80025a0:	480c      	ldr	r0, [pc, #48]	@ (80025d4 <MPU6050_CalibrateExternal+0x64>)
 80025a2:	f00a fc1b 	bl	800cddc <iprintf>
    printf("Gyro Offsets: X=%d, Y=%d, Z=%d\r\n", dataToProcess->gyroOffsets[0], dataToProcess->gyroOffsets[1],
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80025ac:	4619      	mov	r1, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80025b4:	461a      	mov	r2, r3
    		dataToProcess->gyroOffsets[2]);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
    printf("Gyro Offsets: X=%d, Y=%d, Z=%d\r\n", dataToProcess->gyroOffsets[0], dataToProcess->gyroOffsets[1],
 80025bc:	4806      	ldr	r0, [pc, #24]	@ (80025d8 <MPU6050_CalibrateExternal+0x68>)
 80025be:	f00a fc0d 	bl	800cddc <iprintf>

    HAL_Delay(2000);
 80025c2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80025c6:	f001 f91f 	bl	8003808 <HAL_Delay>
}
 80025ca:	bf00      	nop
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	08010ef0 	.word	0x08010ef0
 80025d8:	08010f14 	.word	0x08010f14

080025dc <MPU6050_CalculateOffsets>:

void MPU6050_CalculateOffsets(int16_t *accelOffsets, int16_t *gyroOffsets) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b092      	sub	sp, #72	@ 0x48
 80025e0:	af04      	add	r7, sp, #16
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
    int32_t accelX_sum = 0, accelY_sum = 0, accelZ_sum = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ea:	2300      	movs	r3, #0
 80025ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80025ee:	2300      	movs	r3, #0
 80025f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int32_t gyroX_sum = 0, gyroY_sum = 0, gyroZ_sum = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025f6:	2300      	movs	r3, #0
 80025f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80025fa:	2300      	movs	r3, #0
 80025fc:	623b      	str	r3, [r7, #32]

    int n = 4000;
 80025fe:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8002602:	61bb      	str	r3, [r7, #24]

    uint8_t rawData[14];

    for (int i = 0; i < n; i++) {
 8002604:	2300      	movs	r3, #0
 8002606:	61fb      	str	r3, [r7, #28]
 8002608:	e056      	b.n	80026b8 <MPU6050_CalculateOffsets+0xdc>
        if (HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, rawData, 14, HAL_MAX_DELAY) == HAL_OK) {
 800260a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800260e:	9302      	str	r3, [sp, #8]
 8002610:	230e      	movs	r3, #14
 8002612:	9301      	str	r3, [sp, #4]
 8002614:	f107 0308 	add.w	r3, r7, #8
 8002618:	9300      	str	r3, [sp, #0]
 800261a:	2301      	movs	r3, #1
 800261c:	223b      	movs	r2, #59	@ 0x3b
 800261e:	21d0      	movs	r1, #208	@ 0xd0
 8002620:	4840      	ldr	r0, [pc, #256]	@ (8002724 <MPU6050_CalculateOffsets+0x148>)
 8002622:	f002 fd0b 	bl	800503c <HAL_I2C_Mem_Read>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d142      	bne.n	80026b2 <MPU6050_CalculateOffsets+0xd6>
        	accelX_sum += (int16_t)((rawData[0] << 8) | rawData[1]);
 800262c:	7a3b      	ldrb	r3, [r7, #8]
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	b21a      	sxth	r2, r3
 8002632:	7a7b      	ldrb	r3, [r7, #9]
 8002634:	b21b      	sxth	r3, r3
 8002636:	4313      	orrs	r3, r2
 8002638:	b21b      	sxth	r3, r3
 800263a:	461a      	mov	r2, r3
 800263c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800263e:	4413      	add	r3, r2
 8002640:	637b      	str	r3, [r7, #52]	@ 0x34
        	accelY_sum += (int16_t)((rawData[2] << 8) | rawData[3]);
 8002642:	7abb      	ldrb	r3, [r7, #10]
 8002644:	021b      	lsls	r3, r3, #8
 8002646:	b21a      	sxth	r2, r3
 8002648:	7afb      	ldrb	r3, [r7, #11]
 800264a:	b21b      	sxth	r3, r3
 800264c:	4313      	orrs	r3, r2
 800264e:	b21b      	sxth	r3, r3
 8002650:	461a      	mov	r2, r3
 8002652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002654:	4413      	add	r3, r2
 8002656:	633b      	str	r3, [r7, #48]	@ 0x30
        	accelZ_sum += (int16_t)((rawData[4] << 8) | rawData[5]) - 16384;
 8002658:	7b3b      	ldrb	r3, [r7, #12]
 800265a:	021b      	lsls	r3, r3, #8
 800265c:	b21a      	sxth	r2, r3
 800265e:	7b7b      	ldrb	r3, [r7, #13]
 8002660:	b21b      	sxth	r3, r3
 8002662:	4313      	orrs	r3, r2
 8002664:	b21b      	sxth	r3, r3
 8002666:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800266a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800266c:	4413      	add	r3, r2
 800266e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        	gyroX_sum  += (int16_t)((rawData[8] << 8) | rawData[9]);
 8002670:	7c3b      	ldrb	r3, [r7, #16]
 8002672:	021b      	lsls	r3, r3, #8
 8002674:	b21a      	sxth	r2, r3
 8002676:	7c7b      	ldrb	r3, [r7, #17]
 8002678:	b21b      	sxth	r3, r3
 800267a:	4313      	orrs	r3, r2
 800267c:	b21b      	sxth	r3, r3
 800267e:	461a      	mov	r2, r3
 8002680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002682:	4413      	add	r3, r2
 8002684:	62bb      	str	r3, [r7, #40]	@ 0x28
        	gyroY_sum  += (int16_t)((rawData[10] << 8) | rawData[11]);
 8002686:	7cbb      	ldrb	r3, [r7, #18]
 8002688:	021b      	lsls	r3, r3, #8
 800268a:	b21a      	sxth	r2, r3
 800268c:	7cfb      	ldrb	r3, [r7, #19]
 800268e:	b21b      	sxth	r3, r3
 8002690:	4313      	orrs	r3, r2
 8002692:	b21b      	sxth	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002698:	4413      	add	r3, r2
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
        	gyroZ_sum  += (int16_t)((rawData[12] << 8) | rawData[13]);
 800269c:	7d3b      	ldrb	r3, [r7, #20]
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	b21a      	sxth	r2, r3
 80026a2:	7d7b      	ldrb	r3, [r7, #21]
 80026a4:	b21b      	sxth	r3, r3
 80026a6:	4313      	orrs	r3, r2
 80026a8:	b21b      	sxth	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	4413      	add	r3, r2
 80026b0:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < n; i++) {
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3301      	adds	r3, #1
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	69fa      	ldr	r2, [r7, #28]
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	429a      	cmp	r2, r3
 80026be:	dba4      	blt.n	800260a <MPU6050_CalculateOffsets+0x2e>
        	//Error handle
        }
    }

    // Calculate average offsets
    accelOffsets[0] = (accelX_sum / n);
 80026c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80026c8:	b21a      	sxth	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	801a      	strh	r2, [r3, #0]
    accelOffsets[1] = (accelY_sum / n);
 80026ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	fb92 f2f3 	sdiv	r2, r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3302      	adds	r3, #2
 80026da:	b212      	sxth	r2, r2
 80026dc:	801a      	strh	r2, [r3, #0]
    accelOffsets[2] = (accelZ_sum / n);
 80026de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	fb92 f2f3 	sdiv	r2, r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	3304      	adds	r3, #4
 80026ea:	b212      	sxth	r2, r2
 80026ec:	801a      	strh	r2, [r3, #0]

    gyroOffsets[0] = (gyroX_sum / n);
 80026ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80026f6:	b21a      	sxth	r2, r3
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	801a      	strh	r2, [r3, #0]
    gyroOffsets[1] = (gyroY_sum / n);
 80026fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	fb92 f2f3 	sdiv	r2, r2, r3
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	3302      	adds	r3, #2
 8002708:	b212      	sxth	r2, r2
 800270a:	801a      	strh	r2, [r3, #0]
    gyroOffsets[2] = (gyroZ_sum / n);
 800270c:	6a3a      	ldr	r2, [r7, #32]
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	fb92 f2f3 	sdiv	r2, r2, r3
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	3304      	adds	r3, #4
 8002718:	b212      	sxth	r2, r2
 800271a:	801a      	strh	r2, [r3, #0]
}
 800271c:	bf00      	nop
 800271e:	3738      	adds	r7, #56	@ 0x38
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2000026c 	.word	0x2000026c

08002728 <mpu6050_ReadData>:
extern osMessageQueueId_t MPU6050DataHandle;
extern osMessageQueueId_t KalmanAngleHandle;
extern osMutexId_t uartMutexHandle;
extern osSemaphoreId_t dmaTxCompleteSemaphoreHandle;

void mpu6050_ReadData(void *argument) {
 8002728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800272c:	b0ce      	sub	sp, #312	@ 0x138
 800272e:	af0c      	add	r7, sp, #48	@ 0x30
 8002730:	6178      	str	r0, [r7, #20]
    MPU6050_Data dataToProcess;
    char buffer[200];

    SSD1306_Init();
 8002732:	f000 f9b5 	bl	8002aa0 <SSD1306_Init>
	printf("OLED initialized\r\n");
 8002736:	484e      	ldr	r0, [pc, #312]	@ (8002870 <mpu6050_ReadData+0x148>)
 8002738:	f00a fbb8 	bl	800ceac <puts>

    MPU6050_Init();
 800273c:	f7ff fd76 	bl	800222c <MPU6050_Init>
    printf("MPU6050 initialized\r\n");
 8002740:	484c      	ldr	r0, [pc, #304]	@ (8002874 <mpu6050_ReadData+0x14c>)
 8002742:	f00a fbb3 	bl	800ceac <puts>

    printf("MPU6050 calibrating...\r\n");
 8002746:	484c      	ldr	r0, [pc, #304]	@ (8002878 <mpu6050_ReadData+0x150>)
 8002748:	f00a fbb0 	bl	800ceac <puts>
    //MPU6050_CalibrateInternal(&dataToProcess);
    MPU6050_CalibrateExternal(&dataToProcess);
 800274c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff0d 	bl	8002570 <MPU6050_CalibrateExternal>
    printf("MPU6050 calibrated\r\n");
 8002756:	4849      	ldr	r0, [pc, #292]	@ (800287c <mpu6050_ReadData+0x154>)
 8002758:	f00a fba8 	bl	800ceac <puts>

    while (1) {
        // Read sensor data
        MPU6050_ReadAll(&dataToProcess);
 800275c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fe3d 	bl	80023e0 <MPU6050_ReadAll>

        //Format sensor data
        snprintf(buffer, sizeof(buffer),
                 "Xa=%6.2f Xg=%6.2f Ya=%6.2f Yg=%6.2f Za=%6.2f Zg=%6.2f\r\n",
                 dataToProcess.accelX, dataToProcess.gyroX, dataToProcess.accelY,
 8002766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
        snprintf(buffer, sizeof(buffer),
 800276a:	4618      	mov	r0, r3
 800276c:	f7fd ff0c 	bl	8000588 <__aeabi_f2d>
 8002770:	4604      	mov	r4, r0
 8002772:	460d      	mov	r5, r1
                 dataToProcess.accelX, dataToProcess.gyroX, dataToProcess.accelY,
 8002774:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
        snprintf(buffer, sizeof(buffer),
 8002778:	4618      	mov	r0, r3
 800277a:	f7fd ff05 	bl	8000588 <__aeabi_f2d>
 800277e:	4680      	mov	r8, r0
 8002780:	4689      	mov	r9, r1
                 dataToProcess.accelX, dataToProcess.gyroX, dataToProcess.accelY,
 8002782:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
        snprintf(buffer, sizeof(buffer),
 8002786:	4618      	mov	r0, r3
 8002788:	f7fd fefe 	bl	8000588 <__aeabi_f2d>
 800278c:	4682      	mov	sl, r0
 800278e:	468b      	mov	fp, r1
				 dataToProcess.gyroY, dataToProcess.accelZ, dataToProcess.gyroZ);
 8002790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
        snprintf(buffer, sizeof(buffer),
 8002794:	4618      	mov	r0, r3
 8002796:	f7fd fef7 	bl	8000588 <__aeabi_f2d>
 800279a:	e9c7 0102 	strd	r0, r1, [r7, #8]
				 dataToProcess.gyroY, dataToProcess.accelZ, dataToProcess.gyroZ);
 800279e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
        snprintf(buffer, sizeof(buffer),
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fd fef0 	bl	8000588 <__aeabi_f2d>
 80027a8:	e9c7 0100 	strd	r0, r1, [r7]
				 dataToProcess.gyroY, dataToProcess.accelZ, dataToProcess.gyroZ);
 80027ac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
        snprintf(buffer, sizeof(buffer),
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fd fee9 	bl	8000588 <__aeabi_f2d>
 80027b6:	4602      	mov	r2, r0
 80027b8:	460b      	mov	r3, r1
 80027ba:	f107 001c 	add.w	r0, r7, #28
 80027be:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80027c2:	ed97 7b00 	vldr	d7, [r7]
 80027c6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80027ca:	ed97 7b02 	vldr	d7, [r7, #8]
 80027ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80027d2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80027d6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80027da:	e9cd 4500 	strd	r4, r5, [sp]
 80027de:	4a28      	ldr	r2, [pc, #160]	@ (8002880 <mpu6050_ReadData+0x158>)
 80027e0:	21c8      	movs	r1, #200	@ 0xc8
 80027e2:	f00a fb6b 	bl	800cebc <sniprintf>

        //Transmit data over UART
        if (osMutexAcquire(uartMutexHandle, 100) == osOK) {  // Use timeout to avoid deadlocks
 80027e6:	4b27      	ldr	r3, [pc, #156]	@ (8002884 <mpu6050_ReadData+0x15c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2164      	movs	r1, #100	@ 0x64
 80027ec:	4618      	mov	r0, r3
 80027ee:	f006 f946 	bl	8008a7e <osMutexAcquire>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d125      	bne.n	8002844 <mpu6050_ReadData+0x11c>
            if (HAL_UART_Transmit_DMA(&huart2, (uint8_t *)buffer, strlen(buffer)) == HAL_OK) {
 80027f8:	f107 031c 	add.w	r3, r7, #28
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fd fd57 	bl	80002b0 <strlen>
 8002802:	4603      	mov	r3, r0
 8002804:	b29a      	uxth	r2, r3
 8002806:	f107 031c 	add.w	r3, r7, #28
 800280a:	4619      	mov	r1, r3
 800280c:	481e      	ldr	r0, [pc, #120]	@ (8002888 <mpu6050_ReadData+0x160>)
 800280e:	f005 fadb 	bl	8007dc8 <HAL_UART_Transmit_DMA>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10c      	bne.n	8002832 <mpu6050_ReadData+0x10a>
                if (osSemaphoreAcquire(dmaTxCompleteSemaphoreHandle, 100) != osOK) {
 8002818:	4b1c      	ldr	r3, [pc, #112]	@ (800288c <mpu6050_ReadData+0x164>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2164      	movs	r1, #100	@ 0x64
 800281e:	4618      	mov	r0, r3
 8002820:	f006 fa3e 	bl	8008ca0 <osSemaphoreAcquire>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d006      	beq.n	8002838 <mpu6050_ReadData+0x110>
                    printf("UART DMA timeout\r\n");
 800282a:	4819      	ldr	r0, [pc, #100]	@ (8002890 <mpu6050_ReadData+0x168>)
 800282c:	f00a fb3e 	bl	800ceac <puts>
 8002830:	e002      	b.n	8002838 <mpu6050_ReadData+0x110>
                }
            } else {
                printf("UART DMA transmission failed\r\n");
 8002832:	4818      	ldr	r0, [pc, #96]	@ (8002894 <mpu6050_ReadData+0x16c>)
 8002834:	f00a fb3a 	bl	800ceac <puts>
            }
            osMutexRelease(uartMutexHandle);  // Release mutex
 8002838:	4b12      	ldr	r3, [pc, #72]	@ (8002884 <mpu6050_ReadData+0x15c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f006 f969 	bl	8008b14 <osMutexRelease>
 8002842:	e002      	b.n	800284a <mpu6050_ReadData+0x122>
        } else {
            printf("UART mutex acquire failed\r\n");
 8002844:	4814      	ldr	r0, [pc, #80]	@ (8002898 <mpu6050_ReadData+0x170>)
 8002846:	f00a fb31 	bl	800ceac <puts>
        }

        // Send data to the queue
        if (osMessageQueuePut(MPU6050DataHandle, &dataToProcess, 0, 200) != osOK) {
 800284a:	4b14      	ldr	r3, [pc, #80]	@ (800289c <mpu6050_ReadData+0x174>)
 800284c:	6818      	ldr	r0, [r3, #0]
 800284e:	f107 01e4 	add.w	r1, r7, #228	@ 0xe4
 8002852:	23c8      	movs	r3, #200	@ 0xc8
 8002854:	2200      	movs	r2, #0
 8002856:	f006 fae9 	bl	8008e2c <osMessageQueuePut>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d002      	beq.n	8002866 <mpu6050_ReadData+0x13e>
            printf("Queue is full\r\n");
 8002860:	480f      	ldr	r0, [pc, #60]	@ (80028a0 <mpu6050_ReadData+0x178>)
 8002862:	f00a fb23 	bl	800ceac <puts>
        }

        osDelay(10);  // Prevent rapid polling
 8002866:	200a      	movs	r0, #10
 8002868:	f006 f868 	bl	800893c <osDelay>
        MPU6050_ReadAll(&dataToProcess);
 800286c:	e776      	b.n	800275c <mpu6050_ReadData+0x34>
 800286e:	bf00      	nop
 8002870:	08011014 	.word	0x08011014
 8002874:	08011028 	.word	0x08011028
 8002878:	08011040 	.word	0x08011040
 800287c:	08011058 	.word	0x08011058
 8002880:	0801106c 	.word	0x0801106c
 8002884:	200005b4 	.word	0x200005b4
 8002888:	200004f8 	.word	0x200004f8
 800288c:	200005b8 	.word	0x200005b8
 8002890:	080110a4 	.word	0x080110a4
 8002894:	080110b8 	.word	0x080110b8
 8002898:	080110d8 	.word	0x080110d8
 800289c:	200005ac 	.word	0x200005ac
 80028a0:	080110f4 	.word	0x080110f4

080028a4 <DataProcessing>:
    }
}


void DataProcessing(void *argument) {
 80028a4:	b580      	push	{r7, lr}
 80028a6:	ed2d 8b02 	vpush	{d8}
 80028aa:	b0d8      	sub	sp, #352	@ 0x160
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80028b2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80028b6:	6018      	str	r0, [r3, #0]
    float kalmanPitch;
    double dt;

    char buffer[200];

    printf("DataProcessing task started\r\n");
 80028b8:	484d      	ldr	r0, [pc, #308]	@ (80029f0 <DataProcessing+0x14c>)
 80028ba:	f00a faf7 	bl	800ceac <puts>

    Kalman_Init(&resultKalmanFilterPitch, 0.006f, 0.003f, 0.000640f); // Initialize the Kalman filter with noise parameters
 80028be:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80028c2:	ed9f 1a4c 	vldr	s2, [pc, #304]	@ 80029f4 <DataProcessing+0x150>
 80028c6:	eddf 0a4c 	vldr	s1, [pc, #304]	@ 80029f8 <DataProcessing+0x154>
 80028ca:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 80029fc <DataProcessing+0x158>
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fe fbba 	bl	8001048 <Kalman_Init>
    Kalman_Init(&resultKalmanFilterRoll, 0.006f, 0.003f, 0.000640f); // Initialize the Kalman filter with noise parameters
 80028d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80028d8:	ed9f 1a46 	vldr	s2, [pc, #280]	@ 80029f4 <DataProcessing+0x150>
 80028dc:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80029f8 <DataProcessing+0x154>
 80028e0:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 80029fc <DataProcessing+0x158>
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fe fbaf 	bl	8001048 <Kalman_Init>
    uint32_t prevTick = osKernelGetTickCount();  // Initialize previous tick
 80028ea:	f005 ff77 	bl	80087dc <osKernelGetTickCount>
 80028ee:	4602      	mov	r2, r0
 80028f0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80028f4:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80028f8:	601a      	str	r2, [r3, #0]

    while (1) {

        // Get data from queue
        if (osMessageQueueGet(MPU6050DataHandle, &receivedData, NULL, 200) == osOK) {
 80028fa:	4b41      	ldr	r3, [pc, #260]	@ (8002a00 <DataProcessing+0x15c>)
 80028fc:	6818      	ldr	r0, [r3, #0]
 80028fe:	f507 7192 	add.w	r1, r7, #292	@ 0x124
 8002902:	23c8      	movs	r3, #200	@ 0xc8
 8002904:	2200      	movs	r2, #0
 8002906:	f006 faf1 	bl	8008eec <osMessageQueueGet>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1f4      	bne.n	80028fa <DataProcessing+0x56>
        	// Record the start time
            SSD1306_DrawString(29, 16, "Pitch", 1); // Label for pitch
 8002910:	2301      	movs	r3, #1
 8002912:	4a3c      	ldr	r2, [pc, #240]	@ (8002a04 <DataProcessing+0x160>)
 8002914:	2110      	movs	r1, #16
 8002916:	201d      	movs	r0, #29
 8002918:	f000 fa7c 	bl	8002e14 <SSD1306_DrawString>
            SSD1306_DrawString(69, 16, "Roll", 1); // Label for pitch
 800291c:	2301      	movs	r3, #1
 800291e:	4a3a      	ldr	r2, [pc, #232]	@ (8002a08 <DataProcessing+0x164>)
 8002920:	2110      	movs	r1, #16
 8002922:	2045      	movs	r0, #69	@ 0x45
 8002924:	f000 fa76 	bl	8002e14 <SSD1306_DrawString>

            //resultsCompFilter = complementary_filter(&resultsPRY, &receivedData, &prevTick);
//            resultsPRY = computeAnglesAcc(&receivedData);
            resultsPRY = computeAngles(&receivedData, &prevTick);
 8002928:	f107 0208 	add.w	r2, r7, #8
 800292c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f7fe fcbc 	bl	80012b0 <computeAngles>
 8002938:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
            // Clear regions where pitch and roll values are displayed
            SSD1306_ClearRegion(29, 28, 40, 8); // Clear the region for pitch value
 800293c:	2308      	movs	r3, #8
 800293e:	2228      	movs	r2, #40	@ 0x28
 8002940:	211c      	movs	r1, #28
 8002942:	201d      	movs	r0, #29
 8002944:	f000 f940 	bl	8002bc8 <SSD1306_ClearRegion>
            SSD1306_ClearRegion(69, 28, 40, 8); // Clear the region for roll value
 8002948:	2308      	movs	r3, #8
 800294a:	2228      	movs	r2, #40	@ 0x28
 800294c:	211c      	movs	r1, #28
 800294e:	2045      	movs	r0, #69	@ 0x45
 8002950:	f000 f93a 	bl	8002bc8 <SSD1306_ClearRegion>

            dt = computeDT(&prevTick);
 8002954:	f107 0308 	add.w	r3, r7, #8
 8002958:	4618      	mov	r0, r3
 800295a:	f7fe fb0d 	bl	8000f78 <computeDT>
 800295e:	ed87 0b54 	vstr	d0, [r7, #336]	@ 0x150
            kalmanPitch = Kalman_Update(&resultKalmanFilterPitch, resultsPRY->pitchAcc, receivedData.gyroX, (float)dt);
 8002962:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002966:	ed93 8a00 	vldr	s16, [r3]
 800296a:	edd7 8a4c 	vldr	s17, [r7, #304]	@ 0x130
 800296e:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 8002972:	f7fe f939 	bl	8000be8 <__aeabi_d2f>
 8002976:	4602      	mov	r2, r0
 8002978:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800297c:	ee01 2a10 	vmov	s2, r2
 8002980:	eef0 0a68 	vmov.f32	s1, s17
 8002984:	eeb0 0a48 	vmov.f32	s0, s16
 8002988:	4618      	mov	r0, r3
 800298a:	f7fe fb92 	bl	80010b2 <Kalman_Update>
 800298e:	ed87 0a53 	vstr	s0, [r7, #332]	@ 0x14c
            kalmanRoll = Kalman_Update(&resultKalmanFilterRoll, resultsPRY->rollAcc, receivedData.gyroY, (float)dt);
 8002992:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002996:	ed93 8a01 	vldr	s16, [r3, #4]
 800299a:	edd7 8a4d 	vldr	s17, [r7, #308]	@ 0x134
 800299e:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 80029a2:	f7fe f921 	bl	8000be8 <__aeabi_d2f>
 80029a6:	4602      	mov	r2, r0
 80029a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80029ac:	ee01 2a10 	vmov	s2, r2
 80029b0:	eef0 0a68 	vmov.f32	s1, s17
 80029b4:	eeb0 0a48 	vmov.f32	s0, s16
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fe fb7a 	bl	80010b2 <Kalman_Update>
 80029be:	ed87 0a52 	vstr	s0, [r7, #328]	@ 0x148
             //SSD1306_DrawFloat(29, 28, resultsCompFilter->pitch, 1, 1);
            SSD1306_DrawFloat(29, 28, kalmanPitch, 1, 1);
 80029c2:	2301      	movs	r3, #1
 80029c4:	2201      	movs	r2, #1
 80029c6:	ed97 0a53 	vldr	s0, [r7, #332]	@ 0x14c
 80029ca:	211c      	movs	r1, #28
 80029cc:	201d      	movs	r0, #29
 80029ce:	f000 fa47 	bl	8002e60 <SSD1306_DrawFloat>

            //SSD1306_DrawFloat(69, 28, resultsCompFilter->roll, 1, 1);
            SSD1306_DrawFloat(69, 28, kalmanRoll, 1, 1);
 80029d2:	2301      	movs	r3, #1
 80029d4:	2201      	movs	r2, #1
 80029d6:	ed97 0a52 	vldr	s0, [r7, #328]	@ 0x148
 80029da:	211c      	movs	r1, #28
 80029dc:	2045      	movs	r0, #69	@ 0x45
 80029de:	f000 fa3f 	bl	8002e60 <SSD1306_DrawFloat>

            SSD1306_UpdateScreen();
 80029e2:	f000 f925 	bl	8002c30 <SSD1306_UpdateScreen>
//                }
//                osMutexRelease(uartMutex);  // Release mutex
//            } else {
//                printf("UART mutex acquire failed\r\n");
//            }
    		osDelay(5);  // Prevent rapid polling
 80029e6:	2005      	movs	r0, #5
 80029e8:	f005 ffa8 	bl	800893c <osDelay>
        if (osMessageQueueGet(MPU6050DataHandle, &receivedData, NULL, 200) == osOK) {
 80029ec:	e785      	b.n	80028fa <DataProcessing+0x56>
 80029ee:	bf00      	nop
 80029f0:	08011104 	.word	0x08011104
 80029f4:	3a27c5ac 	.word	0x3a27c5ac
 80029f8:	3b449ba6 	.word	0x3b449ba6
 80029fc:	3bc49ba6 	.word	0x3bc49ba6
 8002a00:	200005ac 	.word	0x200005ac
 8002a04:	08011124 	.word	0x08011124
 8002a08:	0801112c 	.word	0x0801112c

08002a0c <motorRun>:
//            printf("Queue is empty\r\n");
        }
    }
}

void motorRun(void *argument) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]

	motorControlPID *motorControlPID;

	// Start PWM on all channels
	pwmInit();
 8002a14:	f7ff fa54 	bl	8001ec0 <pwmInit>
	// set_pwm_duty_cycle(phase, motor_speed);
	// delay_us(&htim4, 170); // 1 ms delay for ~1 kHz update rate
	// Calculate error

	// Check user button
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8002a18:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a1c:	480d      	ldr	r0, [pc, #52]	@ (8002a54 <motorRun+0x48>)
 8002a1e:	f001 ff9f 	bl	8004960 <HAL_GPIO_ReadPin>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d10f      	bne.n	8002a48 <motorRun+0x3c>
		// Increment target position by 1.57 rad (90 degrees)


		// Wait until button is released (debounce)
		while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET);
 8002a28:	bf00      	nop
 8002a2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a2e:	4809      	ldr	r0, [pc, #36]	@ (8002a54 <motorRun+0x48>)
 8002a30:	f001 ff96 	bl	8004960 <HAL_GPIO_ReadPin>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0f7      	beq.n	8002a2a <motorRun+0x1e>

		// Wait for the motor to stabilize
		// wait_for_stabilization();
		motorControlPID->current_position = 0;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
		motorControlPID->target_position = 1.57f;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4a04      	ldr	r2, [pc, #16]	@ (8002a58 <motorRun+0x4c>)
 8002a46:	605a      	str	r2, [r3, #4]
	}
	// Continue control loop
	controlLoop(motorControlPID, 0);
 8002a48:	2100      	movs	r1, #0
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f7ff fa58 	bl	8001f00 <controlLoop>
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8002a50:	e7e2      	b.n	8002a18 <motorRun+0xc>
 8002a52:	bf00      	nop
 8002a54:	40020800 	.word	0x40020800
 8002a58:	3fc8f5c3 	.word	0x3fc8f5c3

08002a5c <SSD1306_Write>:
    HAL_GPIO_WritePin(SSD1306_RESET_GPIO, SSD1306_RESET_PIN, GPIO_PIN_RESET);
    HAL_Delay(10);
    HAL_GPIO_WritePin(SSD1306_RESET_GPIO, SSD1306_RESET_PIN, GPIO_PIN_SET);
}

void SSD1306_Write(uint8_t data, uint8_t cmd) {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	460a      	mov	r2, r1
 8002a66:	71fb      	strb	r3, [r7, #7]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, cmd == SSD1306_DATA ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002a6c:	79bb      	ldrb	r3, [r7, #6]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	bf0c      	ite	eq
 8002a72:	2301      	moveq	r3, #1
 8002a74:	2300      	movne	r3, #0
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2104      	movs	r1, #4
 8002a7c:	4806      	ldr	r0, [pc, #24]	@ (8002a98 <SSD1306_Write+0x3c>)
 8002a7e:	f001 ff87 	bl	8004990 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(SSD1306_SPI, &data, 1, HAL_MAX_DELAY);
 8002a82:	1df9      	adds	r1, r7, #7
 8002a84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002a88:	2201      	movs	r2, #1
 8002a8a:	4804      	ldr	r0, [pc, #16]	@ (8002a9c <SSD1306_Write+0x40>)
 8002a8c:	f003 ffbb 	bl	8006a06 <HAL_SPI_Transmit>
}
 8002a90:	bf00      	nop
 8002a92:	3708      	adds	r7, #8
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40020400 	.word	0x40020400
 8002a9c:	20000380 	.word	0x20000380

08002aa0 <SSD1306_Init>:

void SSD1306_Init(void) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
    // Reset the OLED (if the RESET pin is connected)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // Replace GPIOB and PIN_2 with your RESET pin
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	2102      	movs	r1, #2
 8002aa8:	4840      	ldr	r0, [pc, #256]	@ (8002bac <SSD1306_Init+0x10c>)
 8002aaa:	f001 ff71 	bl	8004990 <HAL_GPIO_WritePin>
    HAL_Delay(10);                                        // Wait 10ms
 8002aae:	200a      	movs	r0, #10
 8002ab0:	f000 feaa 	bl	8003808 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	2102      	movs	r1, #2
 8002ab8:	483c      	ldr	r0, [pc, #240]	@ (8002bac <SSD1306_Init+0x10c>)
 8002aba:	f001 ff69 	bl	8004990 <HAL_GPIO_WritePin>

    // Initialization commands for SSD1306
    SSD1306_Write(0xAE, SSD1306_COMMAND); // Display OFF
 8002abe:	2100      	movs	r1, #0
 8002ac0:	20ae      	movs	r0, #174	@ 0xae
 8002ac2:	f7ff ffcb 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x20, SSD1306_COMMAND); // Set Memory Addressing Mode
 8002ac6:	2100      	movs	r1, #0
 8002ac8:	2020      	movs	r0, #32
 8002aca:	f7ff ffc7 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x00, SSD1306_COMMAND); // Horizontal Addressing Mode
 8002ace:	2100      	movs	r1, #0
 8002ad0:	2000      	movs	r0, #0
 8002ad2:	f7ff ffc3 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xB0, SSD1306_COMMAND); // Set Page Start Address
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	20b0      	movs	r0, #176	@ 0xb0
 8002ada:	f7ff ffbf 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xC8, SSD1306_COMMAND); // COM Output Scan Direction
 8002ade:	2100      	movs	r1, #0
 8002ae0:	20c8      	movs	r0, #200	@ 0xc8
 8002ae2:	f7ff ffbb 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x00, SSD1306_COMMAND); // Set Low Column Address
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f7ff ffb7 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x10, SSD1306_COMMAND); // Set High Column Address
 8002aee:	2100      	movs	r1, #0
 8002af0:	2010      	movs	r0, #16
 8002af2:	f7ff ffb3 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x40, SSD1306_COMMAND); // Set Start Line Address
 8002af6:	2100      	movs	r1, #0
 8002af8:	2040      	movs	r0, #64	@ 0x40
 8002afa:	f7ff ffaf 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x81, SSD1306_COMMAND); // Set Contrast Control
 8002afe:	2100      	movs	r1, #0
 8002b00:	2081      	movs	r0, #129	@ 0x81
 8002b02:	f7ff ffab 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xFF, SSD1306_COMMAND); // Max contrast
 8002b06:	2100      	movs	r1, #0
 8002b08:	20ff      	movs	r0, #255	@ 0xff
 8002b0a:	f7ff ffa7 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xA1, SSD1306_COMMAND); // Set Segment Re-map
 8002b0e:	2100      	movs	r1, #0
 8002b10:	20a1      	movs	r0, #161	@ 0xa1
 8002b12:	f7ff ffa3 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xA6, SSD1306_COMMAND); // Set Normal Display
 8002b16:	2100      	movs	r1, #0
 8002b18:	20a6      	movs	r0, #166	@ 0xa6
 8002b1a:	f7ff ff9f 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xA8, SSD1306_COMMAND); // Set Multiplex Ratio
 8002b1e:	2100      	movs	r1, #0
 8002b20:	20a8      	movs	r0, #168	@ 0xa8
 8002b22:	f7ff ff9b 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x3F, SSD1306_COMMAND); // 1/64 Duty
 8002b26:	2100      	movs	r1, #0
 8002b28:	203f      	movs	r0, #63	@ 0x3f
 8002b2a:	f7ff ff97 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xA4, SSD1306_COMMAND); // Disable Entire Display ON
 8002b2e:	2100      	movs	r1, #0
 8002b30:	20a4      	movs	r0, #164	@ 0xa4
 8002b32:	f7ff ff93 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xD3, SSD1306_COMMAND); // Set Display Offset
 8002b36:	2100      	movs	r1, #0
 8002b38:	20d3      	movs	r0, #211	@ 0xd3
 8002b3a:	f7ff ff8f 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x00, SSD1306_COMMAND); // No offset
 8002b3e:	2100      	movs	r1, #0
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff ff8b 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xD5, SSD1306_COMMAND); // Set Display Clock Divide Ratio
 8002b46:	2100      	movs	r1, #0
 8002b48:	20d5      	movs	r0, #213	@ 0xd5
 8002b4a:	f7ff ff87 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x80, SSD1306_COMMAND); // Default clock ratio
 8002b4e:	2100      	movs	r1, #0
 8002b50:	2080      	movs	r0, #128	@ 0x80
 8002b52:	f7ff ff83 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xD9, SSD1306_COMMAND); // Set Pre-charge Period
 8002b56:	2100      	movs	r1, #0
 8002b58:	20d9      	movs	r0, #217	@ 0xd9
 8002b5a:	f7ff ff7f 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xF1, SSD1306_COMMAND); // Default pre-charge
 8002b5e:	2100      	movs	r1, #0
 8002b60:	20f1      	movs	r0, #241	@ 0xf1
 8002b62:	f7ff ff7b 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xDA, SSD1306_COMMAND); // Set COM Pins Hardware Configuration
 8002b66:	2100      	movs	r1, #0
 8002b68:	20da      	movs	r0, #218	@ 0xda
 8002b6a:	f7ff ff77 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x12, SSD1306_COMMAND); // Alternative COM pins
 8002b6e:	2100      	movs	r1, #0
 8002b70:	2012      	movs	r0, #18
 8002b72:	f7ff ff73 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xDB, SSD1306_COMMAND); // Set VCOMH Deselect Level
 8002b76:	2100      	movs	r1, #0
 8002b78:	20db      	movs	r0, #219	@ 0xdb
 8002b7a:	f7ff ff6f 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x40, SSD1306_COMMAND); // Default VCOMH
 8002b7e:	2100      	movs	r1, #0
 8002b80:	2040      	movs	r0, #64	@ 0x40
 8002b82:	f7ff ff6b 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x8D, SSD1306_COMMAND); // Enable charge pump
 8002b86:	2100      	movs	r1, #0
 8002b88:	208d      	movs	r0, #141	@ 0x8d
 8002b8a:	f7ff ff67 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0x14, SSD1306_COMMAND);
 8002b8e:	2100      	movs	r1, #0
 8002b90:	2014      	movs	r0, #20
 8002b92:	f7ff ff63 	bl	8002a5c <SSD1306_Write>
    SSD1306_Write(0xAF, SSD1306_COMMAND); // Display ON
 8002b96:	2100      	movs	r1, #0
 8002b98:	20af      	movs	r0, #175	@ 0xaf
 8002b9a:	f7ff ff5f 	bl	8002a5c <SSD1306_Write>

    SSD1306_Clear();
 8002b9e:	f000 f807 	bl	8002bb0 <SSD1306_Clear>
    SSD1306_UpdateScreen();
 8002ba2:	f000 f845 	bl	8002c30 <SSD1306_UpdateScreen>
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40020400 	.word	0x40020400

08002bb0 <SSD1306_Clear>:

void SSD1306_Clear(void) {
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
    memset(SSD1306_Buffer, 0x00, sizeof(SSD1306_Buffer));
 8002bb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bb8:	2100      	movs	r1, #0
 8002bba:	4802      	ldr	r0, [pc, #8]	@ (8002bc4 <SSD1306_Clear+0x14>)
 8002bbc:	f00a fa8a 	bl	800d0d4 <memset>
}
 8002bc0:	bf00      	nop
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	200005bc 	.word	0x200005bc

08002bc8 <SSD1306_ClearRegion>:

void SSD1306_ClearRegion(uint8_t x, uint8_t y, uint8_t width, uint8_t height) {
 8002bc8:	b590      	push	{r4, r7, lr}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	4604      	mov	r4, r0
 8002bd0:	4608      	mov	r0, r1
 8002bd2:	4611      	mov	r1, r2
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	4623      	mov	r3, r4
 8002bd8:	71fb      	strb	r3, [r7, #7]
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71bb      	strb	r3, [r7, #6]
 8002bde:	460b      	mov	r3, r1
 8002be0:	717b      	strb	r3, [r7, #5]
 8002be2:	4613      	mov	r3, r2
 8002be4:	713b      	strb	r3, [r7, #4]
    for (uint8_t i = 0; i < width; i++) {
 8002be6:	2300      	movs	r3, #0
 8002be8:	73fb      	strb	r3, [r7, #15]
 8002bea:	e018      	b.n	8002c1e <SSD1306_ClearRegion+0x56>
        for (uint8_t j = 0; j < height; j++) {
 8002bec:	2300      	movs	r3, #0
 8002bee:	73bb      	strb	r3, [r7, #14]
 8002bf0:	e00e      	b.n	8002c10 <SSD1306_ClearRegion+0x48>
            SSD1306_DrawPixel(x + i, y + j, 0); // Draw black pixels
 8002bf2:	79fa      	ldrb	r2, [r7, #7]
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	b2d8      	uxtb	r0, r3
 8002bfa:	79ba      	ldrb	r2, [r7, #6]
 8002bfc:	7bbb      	ldrb	r3, [r7, #14]
 8002bfe:	4413      	add	r3, r2
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2200      	movs	r2, #0
 8002c04:	4619      	mov	r1, r3
 8002c06:	f000 f849 	bl	8002c9c <SSD1306_DrawPixel>
        for (uint8_t j = 0; j < height; j++) {
 8002c0a:	7bbb      	ldrb	r3, [r7, #14]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	73bb      	strb	r3, [r7, #14]
 8002c10:	7bba      	ldrb	r2, [r7, #14]
 8002c12:	793b      	ldrb	r3, [r7, #4]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d3ec      	bcc.n	8002bf2 <SSD1306_ClearRegion+0x2a>
    for (uint8_t i = 0; i < width; i++) {
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
 8002c1e:	7bfa      	ldrb	r2, [r7, #15]
 8002c20:	797b      	ldrb	r3, [r7, #5]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d3e2      	bcc.n	8002bec <SSD1306_ClearRegion+0x24>
        }
    }
}
 8002c26:	bf00      	nop
 8002c28:	bf00      	nop
 8002c2a:	3714      	adds	r7, #20
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd90      	pop	{r4, r7, pc}

08002c30 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
    for (uint8_t page = 0; page < 8; page++) {
 8002c36:	2300      	movs	r3, #0
 8002c38:	71fb      	strb	r3, [r7, #7]
 8002c3a:	e020      	b.n	8002c7e <SSD1306_UpdateScreen+0x4e>
        SSD1306_Write(0xB0 + page, SSD1306_COMMAND);
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	3b50      	subs	r3, #80	@ 0x50
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2100      	movs	r1, #0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff09 	bl	8002a5c <SSD1306_Write>
        SSD1306_Write(0x00, SSD1306_COMMAND);
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	f7ff ff05 	bl	8002a5c <SSD1306_Write>
        SSD1306_Write(0x10, SSD1306_COMMAND);
 8002c52:	2100      	movs	r1, #0
 8002c54:	2010      	movs	r0, #16
 8002c56:	f7ff ff01 	bl	8002a5c <SSD1306_Write>
        HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	2104      	movs	r1, #4
 8002c5e:	480c      	ldr	r0, [pc, #48]	@ (8002c90 <SSD1306_UpdateScreen+0x60>)
 8002c60:	f001 fe96 	bl	8004990 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(SSD1306_SPI, &SSD1306_Buffer[page * SSD1306_WIDTH], SSD1306_WIDTH, HAL_MAX_DELAY);
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	01db      	lsls	r3, r3, #7
 8002c68:	4a0a      	ldr	r2, [pc, #40]	@ (8002c94 <SSD1306_UpdateScreen+0x64>)
 8002c6a:	1899      	adds	r1, r3, r2
 8002c6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c70:	2280      	movs	r2, #128	@ 0x80
 8002c72:	4809      	ldr	r0, [pc, #36]	@ (8002c98 <SSD1306_UpdateScreen+0x68>)
 8002c74:	f003 fec7 	bl	8006a06 <HAL_SPI_Transmit>
    for (uint8_t page = 0; page < 8; page++) {
 8002c78:	79fb      	ldrb	r3, [r7, #7]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	71fb      	strb	r3, [r7, #7]
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	2b07      	cmp	r3, #7
 8002c82:	d9db      	bls.n	8002c3c <SSD1306_UpdateScreen+0xc>
    }
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	3708      	adds	r7, #8
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40020400 	.word	0x40020400
 8002c94:	200005bc 	.word	0x200005bc
 8002c98:	20000380 	.word	0x20000380

08002c9c <SSD1306_DrawPixel>:
        }
    }
}


void SSD1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color) {
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	71fb      	strb	r3, [r7, #7]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	71bb      	strb	r3, [r7, #6]
 8002caa:	4613      	mov	r3, r2
 8002cac:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8002cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	db3d      	blt.n	8002d32 <SSD1306_DrawPixel+0x96>
 8002cb6:	79bb      	ldrb	r3, [r7, #6]
 8002cb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cba:	d83a      	bhi.n	8002d32 <SSD1306_DrawPixel+0x96>

    if (color) {
 8002cbc:	797b      	ldrb	r3, [r7, #5]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d01a      	beq.n	8002cf8 <SSD1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8002cc2:	79fa      	ldrb	r2, [r7, #7]
 8002cc4:	79bb      	ldrb	r3, [r7, #6]
 8002cc6:	08db      	lsrs	r3, r3, #3
 8002cc8:	b2d8      	uxtb	r0, r3
 8002cca:	4603      	mov	r3, r0
 8002ccc:	01db      	lsls	r3, r3, #7
 8002cce:	4413      	add	r3, r2
 8002cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d40 <SSD1306_DrawPixel+0xa4>)
 8002cd2:	5cd3      	ldrb	r3, [r2, r3]
 8002cd4:	b25a      	sxtb	r2, r3
 8002cd6:	79bb      	ldrb	r3, [r7, #6]
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	2101      	movs	r1, #1
 8002cde:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce2:	b25b      	sxtb	r3, r3
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	b259      	sxtb	r1, r3
 8002ce8:	79fa      	ldrb	r2, [r7, #7]
 8002cea:	4603      	mov	r3, r0
 8002cec:	01db      	lsls	r3, r3, #7
 8002cee:	4413      	add	r3, r2
 8002cf0:	b2c9      	uxtb	r1, r1
 8002cf2:	4a13      	ldr	r2, [pc, #76]	@ (8002d40 <SSD1306_DrawPixel+0xa4>)
 8002cf4:	54d1      	strb	r1, [r2, r3]
 8002cf6:	e01d      	b.n	8002d34 <SSD1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002cf8:	79fa      	ldrb	r2, [r7, #7]
 8002cfa:	79bb      	ldrb	r3, [r7, #6]
 8002cfc:	08db      	lsrs	r3, r3, #3
 8002cfe:	b2d8      	uxtb	r0, r3
 8002d00:	4603      	mov	r3, r0
 8002d02:	01db      	lsls	r3, r3, #7
 8002d04:	4413      	add	r3, r2
 8002d06:	4a0e      	ldr	r2, [pc, #56]	@ (8002d40 <SSD1306_DrawPixel+0xa4>)
 8002d08:	5cd3      	ldrb	r3, [r2, r3]
 8002d0a:	b25a      	sxtb	r2, r3
 8002d0c:	79bb      	ldrb	r3, [r7, #6]
 8002d0e:	f003 0307 	and.w	r3, r3, #7
 8002d12:	2101      	movs	r1, #1
 8002d14:	fa01 f303 	lsl.w	r3, r1, r3
 8002d18:	b25b      	sxtb	r3, r3
 8002d1a:	43db      	mvns	r3, r3
 8002d1c:	b25b      	sxtb	r3, r3
 8002d1e:	4013      	ands	r3, r2
 8002d20:	b259      	sxtb	r1, r3
 8002d22:	79fa      	ldrb	r2, [r7, #7]
 8002d24:	4603      	mov	r3, r0
 8002d26:	01db      	lsls	r3, r3, #7
 8002d28:	4413      	add	r3, r2
 8002d2a:	b2c9      	uxtb	r1, r1
 8002d2c:	4a04      	ldr	r2, [pc, #16]	@ (8002d40 <SSD1306_DrawPixel+0xa4>)
 8002d2e:	54d1      	strb	r1, [r2, r3]
 8002d30:	e000      	b.n	8002d34 <SSD1306_DrawPixel+0x98>
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8002d32:	bf00      	nop
    }
}
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	200005bc 	.word	0x200005bc

08002d44 <SSD1306_DrawChar>:

void SSD1306_DrawChar(uint8_t x, uint8_t y, char c, uint8_t color) {
 8002d44:	b590      	push	{r4, r7, lr}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4604      	mov	r4, r0
 8002d4c:	4608      	mov	r0, r1
 8002d4e:	4611      	mov	r1, r2
 8002d50:	461a      	mov	r2, r3
 8002d52:	4623      	mov	r3, r4
 8002d54:	71fb      	strb	r3, [r7, #7]
 8002d56:	4603      	mov	r3, r0
 8002d58:	71bb      	strb	r3, [r7, #6]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	717b      	strb	r3, [r7, #5]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	713b      	strb	r3, [r7, #4]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8002d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	db4e      	blt.n	8002e08 <SSD1306_DrawChar+0xc4>
 8002d6a:	79bb      	ldrb	r3, [r7, #6]
 8002d6c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d6e:	d84b      	bhi.n	8002e08 <SSD1306_DrawChar+0xc4>

    if (c < 32 || c > 126) c = '?'; // Replace unsupported characters with '?'
 8002d70:	797b      	ldrb	r3, [r7, #5]
 8002d72:	2b1f      	cmp	r3, #31
 8002d74:	d902      	bls.n	8002d7c <SSD1306_DrawChar+0x38>
 8002d76:	797b      	ldrb	r3, [r7, #5]
 8002d78:	2b7e      	cmp	r3, #126	@ 0x7e
 8002d7a:	d901      	bls.n	8002d80 <SSD1306_DrawChar+0x3c>
 8002d7c:	233f      	movs	r3, #63	@ 0x3f
 8002d7e:	717b      	strb	r3, [r7, #5]

    for (uint8_t i = 0; i < 5; i++) { // Each character is 5 pixels wide
 8002d80:	2300      	movs	r3, #0
 8002d82:	73fb      	strb	r3, [r7, #15]
 8002d84:	e03c      	b.n	8002e00 <SSD1306_DrawChar+0xbc>
        uint8_t line = Font5x7[(c - 32) * 5 + i];
 8002d86:	797b      	ldrb	r3, [r7, #5]
 8002d88:	f1a3 0220 	sub.w	r2, r3, #32
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	441a      	add	r2, r3
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	4413      	add	r3, r2
 8002d96:	4a1e      	ldr	r2, [pc, #120]	@ (8002e10 <SSD1306_DrawChar+0xcc>)
 8002d98:	5cd3      	ldrb	r3, [r2, r3]
 8002d9a:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) { // Each character is 7 pixels tall
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	73bb      	strb	r3, [r7, #14]
 8002da0:	e028      	b.n	8002df4 <SSD1306_DrawChar+0xb0>
            if (line & (1 << j)) {
 8002da2:	7b7a      	ldrb	r2, [r7, #13]
 8002da4:	7bbb      	ldrb	r3, [r7, #14]
 8002da6:	fa42 f303 	asr.w	r3, r2, r3
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00c      	beq.n	8002dcc <SSD1306_DrawChar+0x88>
                SSD1306_DrawPixel(x + i, y + j, color);
 8002db2:	79fa      	ldrb	r2, [r7, #7]
 8002db4:	7bfb      	ldrb	r3, [r7, #15]
 8002db6:	4413      	add	r3, r2
 8002db8:	b2d8      	uxtb	r0, r3
 8002dba:	79ba      	ldrb	r2, [r7, #6]
 8002dbc:	7bbb      	ldrb	r3, [r7, #14]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	793a      	ldrb	r2, [r7, #4]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	f7ff ff69 	bl	8002c9c <SSD1306_DrawPixel>
 8002dca:	e010      	b.n	8002dee <SSD1306_DrawChar+0xaa>
            } else {
                SSD1306_DrawPixel(x + i, y + j, !color);
 8002dcc:	79fa      	ldrb	r2, [r7, #7]
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	b2d8      	uxtb	r0, r3
 8002dd4:	79ba      	ldrb	r2, [r7, #6]
 8002dd6:	7bbb      	ldrb	r3, [r7, #14]
 8002dd8:	4413      	add	r3, r2
 8002dda:	b2d9      	uxtb	r1, r3
 8002ddc:	793b      	ldrb	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	bf0c      	ite	eq
 8002de2:	2301      	moveq	r3, #1
 8002de4:	2300      	movne	r3, #0
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	461a      	mov	r2, r3
 8002dea:	f7ff ff57 	bl	8002c9c <SSD1306_DrawPixel>
        for (uint8_t j = 0; j < 8; j++) { // Each character is 7 pixels tall
 8002dee:	7bbb      	ldrb	r3, [r7, #14]
 8002df0:	3301      	adds	r3, #1
 8002df2:	73bb      	strb	r3, [r7, #14]
 8002df4:	7bbb      	ldrb	r3, [r7, #14]
 8002df6:	2b07      	cmp	r3, #7
 8002df8:	d9d3      	bls.n	8002da2 <SSD1306_DrawChar+0x5e>
    for (uint8_t i = 0; i < 5; i++) { // Each character is 5 pixels wide
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	73fb      	strb	r3, [r7, #15]
 8002e00:	7bfb      	ldrb	r3, [r7, #15]
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d9bf      	bls.n	8002d86 <SSD1306_DrawChar+0x42>
 8002e06:	e000      	b.n	8002e0a <SSD1306_DrawChar+0xc6>
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8002e08:	bf00      	nop
            }
        }
    }
}
 8002e0a:	3714      	adds	r7, #20
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd90      	pop	{r4, r7, pc}
 8002e10:	08011214 	.word	0x08011214

08002e14 <SSD1306_DrawString>:

void SSD1306_DrawString(uint8_t x, uint8_t y, const char* str, uint8_t color) {
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	603a      	str	r2, [r7, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	4603      	mov	r3, r0
 8002e20:	71fb      	strb	r3, [r7, #7]
 8002e22:	460b      	mov	r3, r1
 8002e24:	71bb      	strb	r3, [r7, #6]
 8002e26:	4613      	mov	r3, r2
 8002e28:	717b      	strb	r3, [r7, #5]
    while (*str) {
 8002e2a:	e00f      	b.n	8002e4c <SSD1306_DrawString+0x38>
        SSD1306_DrawChar(x, y, *str, color);
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	781a      	ldrb	r2, [r3, #0]
 8002e30:	797b      	ldrb	r3, [r7, #5]
 8002e32:	79b9      	ldrb	r1, [r7, #6]
 8002e34:	79f8      	ldrb	r0, [r7, #7]
 8002e36:	f7ff ff85 	bl	8002d44 <SSD1306_DrawChar>
        x += 6; // Move to the next character (5 pixels + 1 space)
 8002e3a:	79fb      	ldrb	r3, [r7, #7]
 8002e3c:	3306      	adds	r3, #6
 8002e3e:	71fb      	strb	r3, [r7, #7]
        str++;
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	3301      	adds	r3, #1
 8002e44:	603b      	str	r3, [r7, #0]
        if (x + 5 >= SSD1306_WIDTH) break; // Stop if the string goes off-screen
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	2b7a      	cmp	r3, #122	@ 0x7a
 8002e4a:	d804      	bhi.n	8002e56 <SSD1306_DrawString+0x42>
    while (*str) {
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1eb      	bne.n	8002e2c <SSD1306_DrawString+0x18>
    }
}
 8002e54:	e000      	b.n	8002e58 <SSD1306_DrawString+0x44>
        if (x + 5 >= SSD1306_WIDTH) break; // Stop if the string goes off-screen
 8002e56:	bf00      	nop
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <SSD1306_DrawFloat>:
    char buffer[12]; // Buffer to hold the number as a string
    snprintf(buffer, sizeof(buffer), "%d", number); // Convert number to string
    SSD1306_DrawString(x, y, buffer, color);
}

void SSD1306_DrawFloat(uint8_t x, uint8_t y, float number, uint8_t decimal_places, uint8_t color) {
 8002e60:	b590      	push	{r4, r7, lr}
 8002e62:	b08b      	sub	sp, #44	@ 0x2c
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	4604      	mov	r4, r0
 8002e68:	4608      	mov	r0, r1
 8002e6a:	ed87 0a00 	vstr	s0, [r7]
 8002e6e:	4611      	mov	r1, r2
 8002e70:	461a      	mov	r2, r3
 8002e72:	4623      	mov	r3, r4
 8002e74:	71fb      	strb	r3, [r7, #7]
 8002e76:	4603      	mov	r3, r0
 8002e78:	71bb      	strb	r3, [r7, #6]
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	717b      	strb	r3, [r7, #5]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	713b      	strb	r3, [r7, #4]
    char buffer[20]; // Buffer to hold the converted float as a string
    snprintf(buffer, sizeof(buffer), "%.*f", decimal_places, number); // Convert float to string
 8002e82:	797c      	ldrb	r4, [r7, #5]
 8002e84:	6838      	ldr	r0, [r7, #0]
 8002e86:	f7fd fb7f 	bl	8000588 <__aeabi_f2d>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	f107 000c 	add.w	r0, r7, #12
 8002e92:	e9cd 2300 	strd	r2, r3, [sp]
 8002e96:	4623      	mov	r3, r4
 8002e98:	4a07      	ldr	r2, [pc, #28]	@ (8002eb8 <SSD1306_DrawFloat+0x58>)
 8002e9a:	2114      	movs	r1, #20
 8002e9c:	f00a f80e 	bl	800cebc <sniprintf>
    SSD1306_DrawString(x, y, buffer, color); // Use the existing string drawing function
 8002ea0:	793b      	ldrb	r3, [r7, #4]
 8002ea2:	f107 020c 	add.w	r2, r7, #12
 8002ea6:	79b9      	ldrb	r1, [r7, #6]
 8002ea8:	79f8      	ldrb	r0, [r7, #7]
 8002eaa:	f7ff ffb3 	bl	8002e14 <SSD1306_DrawString>
}
 8002eae:	bf00      	nop
 8002eb0:	3724      	adds	r7, #36	@ 0x24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd90      	pop	{r4, r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	08011138 	.word	0x08011138

08002ebc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	607b      	str	r3, [r7, #4]
 8002ec6:	4b12      	ldr	r3, [pc, #72]	@ (8002f10 <HAL_MspInit+0x54>)
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eca:	4a11      	ldr	r2, [pc, #68]	@ (8002f10 <HAL_MspInit+0x54>)
 8002ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f10 <HAL_MspInit+0x54>)
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eda:	607b      	str	r3, [r7, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f10 <HAL_MspInit+0x54>)
 8002ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f10 <HAL_MspInit+0x54>)
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eec:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eee:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <HAL_MspInit+0x54>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	210f      	movs	r1, #15
 8002efe:	f06f 0001 	mvn.w	r0, #1
 8002f02:	f000 fff2 	bl	8003eea <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40023800 	.word	0x40023800

08002f14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08a      	sub	sp, #40	@ 0x28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
 8002f24:	605a      	str	r2, [r3, #4]
 8002f26:	609a      	str	r2, [r3, #8]
 8002f28:	60da      	str	r2, [r3, #12]
 8002f2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a17      	ldr	r2, [pc, #92]	@ (8002f90 <HAL_ADC_MspInit+0x7c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d127      	bne.n	8002f86 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	613b      	str	r3, [r7, #16]
 8002f3a:	4b16      	ldr	r3, [pc, #88]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	4a15      	ldr	r2, [pc, #84]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f46:	4b13      	ldr	r3, [pc, #76]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f52:	2300      	movs	r3, #0
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	4b0f      	ldr	r3, [pc, #60]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f5c:	f043 0304 	orr.w	r3, r3, #4
 8002f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f62:	4b0c      	ldr	r3, [pc, #48]	@ (8002f94 <HAL_ADC_MspInit+0x80>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f72:	2303      	movs	r3, #3
 8002f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f7a:	f107 0314 	add.w	r3, r7, #20
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4805      	ldr	r0, [pc, #20]	@ (8002f98 <HAL_ADC_MspInit+0x84>)
 8002f82:	f001 fb59 	bl	8004638 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002f86:	bf00      	nop
 8002f88:	3728      	adds	r7, #40	@ 0x28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40012000 	.word	0x40012000
 8002f94:	40023800 	.word	0x40023800
 8002f98:	40020800 	.word	0x40020800

08002f9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b08a      	sub	sp, #40	@ 0x28
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa4:	f107 0314 	add.w	r3, r7, #20
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a48      	ldr	r2, [pc, #288]	@ (80030dc <HAL_I2C_MspInit+0x140>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	f040 808a 	bne.w	80030d4 <HAL_I2C_MspInit+0x138>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	4b46      	ldr	r3, [pc, #280]	@ (80030e0 <HAL_I2C_MspInit+0x144>)
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	4a45      	ldr	r2, [pc, #276]	@ (80030e0 <HAL_I2C_MspInit+0x144>)
 8002fca:	f043 0302 	orr.w	r3, r3, #2
 8002fce:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd0:	4b43      	ldr	r3, [pc, #268]	@ (80030e0 <HAL_I2C_MspInit+0x144>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fdc:	23c0      	movs	r3, #192	@ 0xc0
 8002fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fe0:	2312      	movs	r3, #18
 8002fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fec:	2304      	movs	r3, #4
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff0:	f107 0314 	add.w	r3, r7, #20
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	483b      	ldr	r0, [pc, #236]	@ (80030e4 <HAL_I2C_MspInit+0x148>)
 8002ff8:	f001 fb1e 	bl	8004638 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	4b37      	ldr	r3, [pc, #220]	@ (80030e0 <HAL_I2C_MspInit+0x144>)
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	4a36      	ldr	r2, [pc, #216]	@ (80030e0 <HAL_I2C_MspInit+0x144>)
 8003006:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800300a:	6413      	str	r3, [r2, #64]	@ 0x40
 800300c:	4b34      	ldr	r3, [pc, #208]	@ (80030e0 <HAL_I2C_MspInit+0x144>)
 800300e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003014:	60fb      	str	r3, [r7, #12]
 8003016:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8003018:	4b33      	ldr	r3, [pc, #204]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 800301a:	4a34      	ldr	r2, [pc, #208]	@ (80030ec <HAL_I2C_MspInit+0x150>)
 800301c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800301e:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003020:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003024:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003026:	4b30      	ldr	r3, [pc, #192]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003028:	2240      	movs	r2, #64	@ 0x40
 800302a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800302c:	4b2e      	ldr	r3, [pc, #184]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 800302e:	2200      	movs	r2, #0
 8003030:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003032:	4b2d      	ldr	r3, [pc, #180]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003034:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003038:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800303a:	4b2b      	ldr	r3, [pc, #172]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 800303c:	2200      	movs	r2, #0
 800303e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003040:	4b29      	ldr	r3, [pc, #164]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003042:	2200      	movs	r2, #0
 8003044:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003046:	4b28      	ldr	r3, [pc, #160]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003048:	2200      	movs	r2, #0
 800304a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800304c:	4b26      	ldr	r3, [pc, #152]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 800304e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003052:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003054:	4b24      	ldr	r3, [pc, #144]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003056:	2200      	movs	r2, #0
 8003058:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800305a:	4823      	ldr	r0, [pc, #140]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 800305c:	f000 ff7c 	bl	8003f58 <HAL_DMA_Init>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8003066:	f7fe ff25 	bl	8001eb4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a1e      	ldr	r2, [pc, #120]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 800306e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003070:	4a1d      	ldr	r2, [pc, #116]	@ (80030e8 <HAL_I2C_MspInit+0x14c>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8003076:	4b1e      	ldr	r3, [pc, #120]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 8003078:	4a1e      	ldr	r2, [pc, #120]	@ (80030f4 <HAL_I2C_MspInit+0x158>)
 800307a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800307c:	4b1c      	ldr	r3, [pc, #112]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 800307e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003082:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003084:	4b1a      	ldr	r3, [pc, #104]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800308a:	4b19      	ldr	r3, [pc, #100]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 800308c:	2200      	movs	r2, #0
 800308e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003090:	4b17      	ldr	r3, [pc, #92]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 8003092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003096:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003098:	4b15      	ldr	r3, [pc, #84]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 800309a:	2200      	movs	r2, #0
 800309c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800309e:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80030a4:	4b12      	ldr	r3, [pc, #72]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80030aa:	4b11      	ldr	r3, [pc, #68]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030b0:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030b2:	4b0f      	ldr	r3, [pc, #60]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030b4:	2200      	movs	r2, #0
 80030b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80030b8:	480d      	ldr	r0, [pc, #52]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030ba:	f000 ff4d 	bl	8003f58 <HAL_DMA_Init>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 80030c4:	f7fe fef6 	bl	8001eb4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a09      	ldr	r2, [pc, #36]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80030ce:	4a08      	ldr	r2, [pc, #32]	@ (80030f0 <HAL_I2C_MspInit+0x154>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80030d4:	bf00      	nop
 80030d6:	3728      	adds	r7, #40	@ 0x28
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40005400 	.word	0x40005400
 80030e0:	40023800 	.word	0x40023800
 80030e4:	40020400 	.word	0x40020400
 80030e8:	200002c0 	.word	0x200002c0
 80030ec:	400260b8 	.word	0x400260b8
 80030f0:	20000320 	.word	0x20000320
 80030f4:	40026010 	.word	0x40026010

080030f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b08a      	sub	sp, #40	@ 0x28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003100:	f107 0314 	add.w	r3, r7, #20
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	605a      	str	r2, [r3, #4]
 800310a:	609a      	str	r2, [r3, #8]
 800310c:	60da      	str	r2, [r3, #12]
 800310e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a19      	ldr	r2, [pc, #100]	@ (800317c <HAL_SPI_MspInit+0x84>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d12b      	bne.n	8003172 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800311a:	2300      	movs	r3, #0
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	4b18      	ldr	r3, [pc, #96]	@ (8003180 <HAL_SPI_MspInit+0x88>)
 8003120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003122:	4a17      	ldr	r2, [pc, #92]	@ (8003180 <HAL_SPI_MspInit+0x88>)
 8003124:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003128:	6453      	str	r3, [r2, #68]	@ 0x44
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <HAL_SPI_MspInit+0x88>)
 800312c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800312e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003132:	613b      	str	r3, [r7, #16]
 8003134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	60fb      	str	r3, [r7, #12]
 800313a:	4b11      	ldr	r3, [pc, #68]	@ (8003180 <HAL_SPI_MspInit+0x88>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313e:	4a10      	ldr	r2, [pc, #64]	@ (8003180 <HAL_SPI_MspInit+0x88>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	6313      	str	r3, [r2, #48]	@ 0x30
 8003146:	4b0e      	ldr	r3, [pc, #56]	@ (8003180 <HAL_SPI_MspInit+0x88>)
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	60fb      	str	r3, [r7, #12]
 8003150:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003152:	23e0      	movs	r3, #224	@ 0xe0
 8003154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003156:	2302      	movs	r3, #2
 8003158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315a:	2300      	movs	r3, #0
 800315c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315e:	2303      	movs	r3, #3
 8003160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003162:	2305      	movs	r3, #5
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003166:	f107 0314 	add.w	r3, r7, #20
 800316a:	4619      	mov	r1, r3
 800316c:	4805      	ldr	r0, [pc, #20]	@ (8003184 <HAL_SPI_MspInit+0x8c>)
 800316e:	f001 fa63 	bl	8004638 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003172:	bf00      	nop
 8003174:	3728      	adds	r7, #40	@ 0x28
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40013000 	.word	0x40013000
 8003180:	40023800 	.word	0x40023800
 8003184:	40020000 	.word	0x40020000

08003188 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a29      	ldr	r2, [pc, #164]	@ (800323c <HAL_TIM_Base_MspInit+0xb4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d10e      	bne.n	80031b8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
 800319e:	4b28      	ldr	r3, [pc, #160]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a2:	4a27      	ldr	r2, [pc, #156]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031a4:	f043 0301 	orr.w	r3, r3, #1
 80031a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031aa:	4b25      	ldr	r3, [pc, #148]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	617b      	str	r3, [r7, #20]
 80031b4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80031b6:	e03a      	b.n	800322e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031c0:	d10e      	bne.n	80031e0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	613b      	str	r3, [r7, #16]
 80031c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	613b      	str	r3, [r7, #16]
 80031dc:	693b      	ldr	r3, [r7, #16]
}
 80031de:	e026      	b.n	800322e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a17      	ldr	r2, [pc, #92]	@ (8003244 <HAL_TIM_Base_MspInit+0xbc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d10e      	bne.n	8003208 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031ea:	2300      	movs	r3, #0
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	4b14      	ldr	r3, [pc, #80]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	4a13      	ldr	r2, [pc, #76]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031f4:	f043 0302 	orr.w	r3, r3, #2
 80031f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031fa:	4b11      	ldr	r3, [pc, #68]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	68fb      	ldr	r3, [r7, #12]
}
 8003206:	e012      	b.n	800322e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM8)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a0e      	ldr	r2, [pc, #56]	@ (8003248 <HAL_TIM_Base_MspInit+0xc0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d10d      	bne.n	800322e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	60bb      	str	r3, [r7, #8]
 8003216:	4b0a      	ldr	r3, [pc, #40]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	4a09      	ldr	r2, [pc, #36]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 800321c:	f043 0302 	orr.w	r3, r3, #2
 8003220:	6453      	str	r3, [r2, #68]	@ 0x44
 8003222:	4b07      	ldr	r3, [pc, #28]	@ (8003240 <HAL_TIM_Base_MspInit+0xb8>)
 8003224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	68bb      	ldr	r3, [r7, #8]
}
 800322e:	bf00      	nop
 8003230:	371c      	adds	r7, #28
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40010000 	.word	0x40010000
 8003240:	40023800 	.word	0x40023800
 8003244:	40000400 	.word	0x40000400
 8003248:	40010400 	.word	0x40010400

0800324c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08c      	sub	sp, #48	@ 0x30
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003254:	f107 031c 	add.w	r3, r7, #28
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]
 800325c:	605a      	str	r2, [r3, #4]
 800325e:	609a      	str	r2, [r3, #8]
 8003260:	60da      	str	r2, [r3, #12]
 8003262:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a49      	ldr	r2, [pc, #292]	@ (8003390 <HAL_TIM_MspPostInit+0x144>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d11f      	bne.n	80032ae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	61bb      	str	r3, [r7, #24]
 8003272:	4b48      	ldr	r3, [pc, #288]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	4a47      	ldr	r2, [pc, #284]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	6313      	str	r3, [r2, #48]	@ 0x30
 800327e:	4b45      	ldr	r3, [pc, #276]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	61bb      	str	r3, [r7, #24]
 8003288:	69bb      	ldr	r3, [r7, #24]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800328a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800328e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003290:	2302      	movs	r3, #2
 8003292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003294:	2300      	movs	r3, #0
 8003296:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003298:	2301      	movs	r3, #1
 800329a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800329c:	2301      	movs	r3, #1
 800329e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032a0:	f107 031c 	add.w	r3, r7, #28
 80032a4:	4619      	mov	r1, r3
 80032a6:	483c      	ldr	r0, [pc, #240]	@ (8003398 <HAL_TIM_MspPostInit+0x14c>)
 80032a8:	f001 f9c6 	bl	8004638 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80032ac:	e06b      	b.n	8003386 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM2)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b6:	d11e      	bne.n	80032f6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]
 80032bc:	4b35      	ldr	r3, [pc, #212]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 80032be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c0:	4a34      	ldr	r2, [pc, #208]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 80032c2:	f043 0301 	orr.w	r3, r3, #1
 80032c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c8:	4b32      	ldr	r3, [pc, #200]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 80032ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	617b      	str	r3, [r7, #20]
 80032d2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80032d4:	2303      	movs	r3, #3
 80032d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d8:	2302      	movs	r3, #2
 80032da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032dc:	2300      	movs	r3, #0
 80032de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80032e0:	2301      	movs	r3, #1
 80032e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032e4:	2301      	movs	r3, #1
 80032e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e8:	f107 031c 	add.w	r3, r7, #28
 80032ec:	4619      	mov	r1, r3
 80032ee:	482a      	ldr	r0, [pc, #168]	@ (8003398 <HAL_TIM_MspPostInit+0x14c>)
 80032f0:	f001 f9a2 	bl	8004638 <HAL_GPIO_Init>
}
 80032f4:	e047      	b.n	8003386 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM3)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a28      	ldr	r2, [pc, #160]	@ (800339c <HAL_TIM_MspPostInit+0x150>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d11e      	bne.n	800333e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003300:	2300      	movs	r3, #0
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	4b23      	ldr	r3, [pc, #140]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 8003306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003308:	4a22      	ldr	r2, [pc, #136]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 800330a:	f043 0302 	orr.w	r3, r3, #2
 800330e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003310:	4b20      	ldr	r3, [pc, #128]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 8003312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800331c:	2330      	movs	r3, #48	@ 0x30
 800331e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003320:	2302      	movs	r3, #2
 8003322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003324:	2300      	movs	r3, #0
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003328:	2301      	movs	r3, #1
 800332a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800332c:	2302      	movs	r3, #2
 800332e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003330:	f107 031c 	add.w	r3, r7, #28
 8003334:	4619      	mov	r1, r3
 8003336:	481a      	ldr	r0, [pc, #104]	@ (80033a0 <HAL_TIM_MspPostInit+0x154>)
 8003338:	f001 f97e 	bl	8004638 <HAL_GPIO_Init>
}
 800333c:	e023      	b.n	8003386 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM8)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a18      	ldr	r2, [pc, #96]	@ (80033a4 <HAL_TIM_MspPostInit+0x158>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d11e      	bne.n	8003386 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003348:	2300      	movs	r3, #0
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 800334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003350:	4a10      	ldr	r2, [pc, #64]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 8003352:	f043 0304 	orr.w	r3, r3, #4
 8003356:	6313      	str	r3, [r2, #48]	@ 0x30
 8003358:	4b0e      	ldr	r3, [pc, #56]	@ (8003394 <HAL_TIM_MspPostInit+0x148>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335c:	f003 0304 	and.w	r3, r3, #4
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003364:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8003368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336a:	2302      	movs	r3, #2
 800336c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	2300      	movs	r3, #0
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003372:	2301      	movs	r3, #1
 8003374:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003376:	2303      	movs	r3, #3
 8003378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800337a:	f107 031c 	add.w	r3, r7, #28
 800337e:	4619      	mov	r1, r3
 8003380:	4809      	ldr	r0, [pc, #36]	@ (80033a8 <HAL_TIM_MspPostInit+0x15c>)
 8003382:	f001 f959 	bl	8004638 <HAL_GPIO_Init>
}
 8003386:	bf00      	nop
 8003388:	3730      	adds	r7, #48	@ 0x30
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40010000 	.word	0x40010000
 8003394:	40023800 	.word	0x40023800
 8003398:	40020000 	.word	0x40020000
 800339c:	40000400 	.word	0x40000400
 80033a0:	40020400 	.word	0x40020400
 80033a4:	40010400 	.word	0x40010400
 80033a8:	40020800 	.word	0x40020800

080033ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08a      	sub	sp, #40	@ 0x28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b4:	f107 0314 	add.w	r3, r7, #20
 80033b8:	2200      	movs	r2, #0
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	605a      	str	r2, [r3, #4]
 80033be:	609a      	str	r2, [r3, #8]
 80033c0:	60da      	str	r2, [r3, #12]
 80033c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a30      	ldr	r2, [pc, #192]	@ (800348c <HAL_UART_MspInit+0xe0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d159      	bne.n	8003482 <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	613b      	str	r3, [r7, #16]
 80033d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003490 <HAL_UART_MspInit+0xe4>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	4a2e      	ldr	r2, [pc, #184]	@ (8003490 <HAL_UART_MspInit+0xe4>)
 80033d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80033de:	4b2c      	ldr	r3, [pc, #176]	@ (8003490 <HAL_UART_MspInit+0xe4>)
 80033e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ea:	2300      	movs	r3, #0
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	4b28      	ldr	r3, [pc, #160]	@ (8003490 <HAL_UART_MspInit+0xe4>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	4a27      	ldr	r2, [pc, #156]	@ (8003490 <HAL_UART_MspInit+0xe4>)
 80033f4:	f043 0301 	orr.w	r3, r3, #1
 80033f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033fa:	4b25      	ldr	r3, [pc, #148]	@ (8003490 <HAL_UART_MspInit+0xe4>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003406:	230c      	movs	r3, #12
 8003408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800340a:	2302      	movs	r3, #2
 800340c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340e:	2300      	movs	r3, #0
 8003410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003412:	2303      	movs	r3, #3
 8003414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003416:	2307      	movs	r3, #7
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800341a:	f107 0314 	add.w	r3, r7, #20
 800341e:	4619      	mov	r1, r3
 8003420:	481c      	ldr	r0, [pc, #112]	@ (8003494 <HAL_UART_MspInit+0xe8>)
 8003422:	f001 f909 	bl	8004638 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003426:	4b1c      	ldr	r3, [pc, #112]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003428:	4a1c      	ldr	r2, [pc, #112]	@ (800349c <HAL_UART_MspInit+0xf0>)
 800342a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800342c:	4b1a      	ldr	r3, [pc, #104]	@ (8003498 <HAL_UART_MspInit+0xec>)
 800342e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003432:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003434:	4b18      	ldr	r3, [pc, #96]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003436:	2240      	movs	r2, #64	@ 0x40
 8003438:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800343a:	4b17      	ldr	r3, [pc, #92]	@ (8003498 <HAL_UART_MspInit+0xec>)
 800343c:	2200      	movs	r2, #0
 800343e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003440:	4b15      	ldr	r3, [pc, #84]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003442:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003446:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003448:	4b13      	ldr	r3, [pc, #76]	@ (8003498 <HAL_UART_MspInit+0xec>)
 800344a:	2200      	movs	r2, #0
 800344c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800344e:	4b12      	ldr	r3, [pc, #72]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003450:	2200      	movs	r2, #0
 8003452:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003454:	4b10      	ldr	r3, [pc, #64]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003456:	2200      	movs	r2, #0
 8003458:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800345a:	4b0f      	ldr	r3, [pc, #60]	@ (8003498 <HAL_UART_MspInit+0xec>)
 800345c:	2200      	movs	r2, #0
 800345e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003460:	4b0d      	ldr	r3, [pc, #52]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003462:	2200      	movs	r2, #0
 8003464:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003466:	480c      	ldr	r0, [pc, #48]	@ (8003498 <HAL_UART_MspInit+0xec>)
 8003468:	f000 fd76 	bl	8003f58 <HAL_DMA_Init>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003472:	f7fe fd1f 	bl	8001eb4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a07      	ldr	r2, [pc, #28]	@ (8003498 <HAL_UART_MspInit+0xec>)
 800347a:	639a      	str	r2, [r3, #56]	@ 0x38
 800347c:	4a06      	ldr	r2, [pc, #24]	@ (8003498 <HAL_UART_MspInit+0xec>)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003482:	bf00      	nop
 8003484:	3728      	adds	r7, #40	@ 0x28
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40004400 	.word	0x40004400
 8003490:	40023800 	.word	0x40023800
 8003494:	40020000 	.word	0x40020000
 8003498:	20000540 	.word	0x20000540
 800349c:	400260a0 	.word	0x400260a0

080034a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034a4:	bf00      	nop
 80034a6:	e7fd      	b.n	80034a4 <NMI_Handler+0x4>

080034a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034ac:	bf00      	nop
 80034ae:	e7fd      	b.n	80034ac <HardFault_Handler+0x4>

080034b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034b4:	bf00      	nop
 80034b6:	e7fd      	b.n	80034b4 <MemManage_Handler+0x4>

080034b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034bc:	bf00      	nop
 80034be:	e7fd      	b.n	80034bc <BusFault_Handler+0x4>

080034c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034c4:	bf00      	nop
 80034c6:	e7fd      	b.n	80034c4 <UsageFault_Handler+0x4>

080034c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034cc:	bf00      	nop
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80034da:	f000 f975 	bl	80037c8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80034de:	f007 fceb 	bl	800aeb8 <xTaskGetSchedulerState>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d001      	beq.n	80034ec <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80034e8:	f008 fbe6 	bl	800bcb8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80034ec:	bf00      	nop
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80034f4:	4802      	ldr	r0, [pc, #8]	@ (8003500 <DMA1_Stream0_IRQHandler+0x10>)
 80034f6:	f000 fe35 	bl	8004164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000320 	.word	0x20000320

08003504 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003508:	4802      	ldr	r0, [pc, #8]	@ (8003514 <DMA1_Stream6_IRQHandler+0x10>)
 800350a:	f000 fe2b 	bl	8004164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800350e:	bf00      	nop
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20000540 	.word	0x20000540

08003518 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800351c:	4802      	ldr	r0, [pc, #8]	@ (8003528 <DMA1_Stream7_IRQHandler+0x10>)
 800351e:	f000 fe21 	bl	8004164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	200002c0 	.word	0x200002c0

0800352c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800352c:	b480      	push	{r7}
 800352e:	af00      	add	r7, sp, #0
  return 1;
 8003530:	2301      	movs	r3, #1
}
 8003532:	4618      	mov	r0, r3
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <_kill>:

int _kill(int pid, int sig)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003546:	f009 fe27 	bl	800d198 <__errno>
 800354a:	4603      	mov	r3, r0
 800354c:	2216      	movs	r2, #22
 800354e:	601a      	str	r2, [r3, #0]
  return -1;
 8003550:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003554:	4618      	mov	r0, r3
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <_exit>:

void _exit (int status)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003564:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7ff ffe7 	bl	800353c <_kill>
  while (1) {}    /* Make sure we hang here */
 800356e:	bf00      	nop
 8003570:	e7fd      	b.n	800356e <_exit+0x12>

08003572 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	b086      	sub	sp, #24
 8003576:	af00      	add	r7, sp, #0
 8003578:	60f8      	str	r0, [r7, #12]
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
 8003582:	e00a      	b.n	800359a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003584:	f3af 8000 	nop.w
 8003588:	4601      	mov	r1, r0
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	1c5a      	adds	r2, r3, #1
 800358e:	60ba      	str	r2, [r7, #8]
 8003590:	b2ca      	uxtb	r2, r1
 8003592:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	3301      	adds	r3, #1
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	429a      	cmp	r2, r3
 80035a0:	dbf0      	blt.n	8003584 <_read+0x12>
  }

  return len;
 80035a2:	687b      	ldr	r3, [r7, #4]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <_close>:
  }
  return len;
}

int _close(int file)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80035d4:	605a      	str	r2, [r3, #4]
  return 0;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <_isatty>:

int _isatty(int file)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035ec:	2301      	movs	r3, #1
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b085      	sub	sp, #20
 80035fe:	af00      	add	r7, sp, #0
 8003600:	60f8      	str	r0, [r7, #12]
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800361c:	4a14      	ldr	r2, [pc, #80]	@ (8003670 <_sbrk+0x5c>)
 800361e:	4b15      	ldr	r3, [pc, #84]	@ (8003674 <_sbrk+0x60>)
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003628:	4b13      	ldr	r3, [pc, #76]	@ (8003678 <_sbrk+0x64>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d102      	bne.n	8003636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003630:	4b11      	ldr	r3, [pc, #68]	@ (8003678 <_sbrk+0x64>)
 8003632:	4a12      	ldr	r2, [pc, #72]	@ (800367c <_sbrk+0x68>)
 8003634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003636:	4b10      	ldr	r3, [pc, #64]	@ (8003678 <_sbrk+0x64>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4413      	add	r3, r2
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	429a      	cmp	r2, r3
 8003642:	d207      	bcs.n	8003654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003644:	f009 fda8 	bl	800d198 <__errno>
 8003648:	4603      	mov	r3, r0
 800364a:	220c      	movs	r2, #12
 800364c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800364e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003652:	e009      	b.n	8003668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003654:	4b08      	ldr	r3, [pc, #32]	@ (8003678 <_sbrk+0x64>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800365a:	4b07      	ldr	r3, [pc, #28]	@ (8003678 <_sbrk+0x64>)
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4413      	add	r3, r2
 8003662:	4a05      	ldr	r2, [pc, #20]	@ (8003678 <_sbrk+0x64>)
 8003664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003666:	68fb      	ldr	r3, [r7, #12]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	20020000 	.word	0x20020000
 8003674:	00000400 	.word	0x00000400
 8003678:	200009bc 	.word	0x200009bc
 800367c:	2000b860 	.word	0x2000b860

08003680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003684:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <SystemInit+0x20>)
 8003686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368a:	4a05      	ldr	r2, [pc, #20]	@ (80036a0 <SystemInit+0x20>)
 800368c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003694:	bf00      	nop
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	e000ed00 	.word	0xe000ed00

080036a4 <_write>:
 *      Author: patryk
 */

#include "write_printf.h"

int _write(int file, char *data, int len) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)data, len, HAL_MAX_DELAY);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036b8:	68b9      	ldr	r1, [r7, #8]
 80036ba:	4804      	ldr	r0, [pc, #16]	@ (80036cc <_write+0x28>)
 80036bc:	f004 faf8 	bl	8007cb0 <HAL_UART_Transmit>
    return len;
 80036c0:	687b      	ldr	r3, [r7, #4]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	200004f8 	.word	0x200004f8

080036d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80036d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003708 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80036d4:	f7ff ffd4 	bl	8003680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036d8:	480c      	ldr	r0, [pc, #48]	@ (800370c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80036da:	490d      	ldr	r1, [pc, #52]	@ (8003710 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80036dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003714 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80036de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036e0:	e002      	b.n	80036e8 <LoopCopyDataInit>

080036e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036e6:	3304      	adds	r3, #4

080036e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036ec:	d3f9      	bcc.n	80036e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003718 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80036f0:	4c0a      	ldr	r4, [pc, #40]	@ (800371c <LoopFillZerobss+0x22>)
  movs r3, #0
 80036f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036f4:	e001      	b.n	80036fa <LoopFillZerobss>

080036f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036f8:	3204      	adds	r2, #4

080036fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036fc:	d3fb      	bcc.n	80036f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80036fe:	f009 fd51 	bl	800d1a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003702:	f7fd feeb 	bl	80014dc <main>
  bx  lr    
 8003706:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003708:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800370c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003710:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8003714:	08011c00 	.word	0x08011c00
  ldr r2, =_sbss
 8003718:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800371c:	2000b860 	.word	0x2000b860

08003720 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003720:	e7fe      	b.n	8003720 <ADC_IRQHandler>
	...

08003724 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003728:	4b0e      	ldr	r3, [pc, #56]	@ (8003764 <HAL_Init+0x40>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a0d      	ldr	r2, [pc, #52]	@ (8003764 <HAL_Init+0x40>)
 800372e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003732:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003734:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <HAL_Init+0x40>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a0a      	ldr	r2, [pc, #40]	@ (8003764 <HAL_Init+0x40>)
 800373a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800373e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003740:	4b08      	ldr	r3, [pc, #32]	@ (8003764 <HAL_Init+0x40>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a07      	ldr	r2, [pc, #28]	@ (8003764 <HAL_Init+0x40>)
 8003746:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800374a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800374c:	2003      	movs	r0, #3
 800374e:	f000 fbc1 	bl	8003ed4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003752:	200f      	movs	r0, #15
 8003754:	f000 f808 	bl	8003768 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003758:	f7ff fbb0 	bl	8002ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40023c00 	.word	0x40023c00

08003768 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003770:	4b12      	ldr	r3, [pc, #72]	@ (80037bc <HAL_InitTick+0x54>)
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	4b12      	ldr	r3, [pc, #72]	@ (80037c0 <HAL_InitTick+0x58>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	4619      	mov	r1, r3
 800377a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800377e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003782:	fbb2 f3f3 	udiv	r3, r2, r3
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fbd9 	bl	8003f3e <HAL_SYSTICK_Config>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e00e      	b.n	80037b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2b0f      	cmp	r3, #15
 800379a:	d80a      	bhi.n	80037b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800379c:	2200      	movs	r2, #0
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037a4:	f000 fba1 	bl	8003eea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037a8:	4a06      	ldr	r2, [pc, #24]	@ (80037c4 <HAL_InitTick+0x5c>)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
 80037b0:	e000      	b.n	80037b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	20000000 	.word	0x20000000
 80037c0:	20000008 	.word	0x20000008
 80037c4:	20000004 	.word	0x20000004

080037c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80037cc:	4b06      	ldr	r3, [pc, #24]	@ (80037e8 <HAL_IncTick+0x20>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	461a      	mov	r2, r3
 80037d2:	4b06      	ldr	r3, [pc, #24]	@ (80037ec <HAL_IncTick+0x24>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4413      	add	r3, r2
 80037d8:	4a04      	ldr	r2, [pc, #16]	@ (80037ec <HAL_IncTick+0x24>)
 80037da:	6013      	str	r3, [r2, #0]
}
 80037dc:	bf00      	nop
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	20000008 	.word	0x20000008
 80037ec:	200009c0 	.word	0x200009c0

080037f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  return uwTick;
 80037f4:	4b03      	ldr	r3, [pc, #12]	@ (8003804 <HAL_GetTick+0x14>)
 80037f6:	681b      	ldr	r3, [r3, #0]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	200009c0 	.word	0x200009c0

08003808 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003810:	f7ff ffee 	bl	80037f0 <HAL_GetTick>
 8003814:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003820:	d005      	beq.n	800382e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003822:	4b0a      	ldr	r3, [pc, #40]	@ (800384c <HAL_Delay+0x44>)
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	461a      	mov	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4413      	add	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800382e:	bf00      	nop
 8003830:	f7ff ffde 	bl	80037f0 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	429a      	cmp	r2, r3
 800383e:	d8f7      	bhi.n	8003830 <HAL_Delay+0x28>
  {
  }
}
 8003840:	bf00      	nop
 8003842:	bf00      	nop
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000008 	.word	0x20000008

08003850 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003858:	2300      	movs	r3, #0
 800385a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e033      	b.n	80038ce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	2b00      	cmp	r3, #0
 800386c:	d109      	bne.n	8003882 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7ff fb50 	bl	8002f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003886:	f003 0310 	and.w	r3, r3, #16
 800388a:	2b00      	cmp	r3, #0
 800388c:	d118      	bne.n	80038c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003896:	f023 0302 	bic.w	r3, r3, #2
 800389a:	f043 0202 	orr.w	r2, r3, #2
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f94a 	bl	8003b3c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	f023 0303 	bic.w	r3, r3, #3
 80038b6:	f043 0201 	orr.w	r2, r3, #1
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80038be:	e001      	b.n	80038c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x1c>
 80038f0:	2302      	movs	r3, #2
 80038f2:	e113      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x244>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b09      	cmp	r3, #9
 8003902:	d925      	bls.n	8003950 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68d9      	ldr	r1, [r3, #12]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	b29b      	uxth	r3, r3
 8003910:	461a      	mov	r2, r3
 8003912:	4613      	mov	r3, r2
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	4413      	add	r3, r2
 8003918:	3b1e      	subs	r3, #30
 800391a:	2207      	movs	r2, #7
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43da      	mvns	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	400a      	ands	r2, r1
 8003928:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68d9      	ldr	r1, [r3, #12]
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	b29b      	uxth	r3, r3
 800393a:	4618      	mov	r0, r3
 800393c:	4603      	mov	r3, r0
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	4403      	add	r3, r0
 8003942:	3b1e      	subs	r3, #30
 8003944:	409a      	lsls	r2, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	60da      	str	r2, [r3, #12]
 800394e:	e022      	b.n	8003996 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6919      	ldr	r1, [r3, #16]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	b29b      	uxth	r3, r3
 800395c:	461a      	mov	r2, r3
 800395e:	4613      	mov	r3, r2
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	4413      	add	r3, r2
 8003964:	2207      	movs	r2, #7
 8003966:	fa02 f303 	lsl.w	r3, r2, r3
 800396a:	43da      	mvns	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	400a      	ands	r2, r1
 8003972:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6919      	ldr	r1, [r3, #16]
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	b29b      	uxth	r3, r3
 8003984:	4618      	mov	r0, r3
 8003986:	4603      	mov	r3, r0
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	4403      	add	r3, r0
 800398c:	409a      	lsls	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	2b06      	cmp	r3, #6
 800399c:	d824      	bhi.n	80039e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	4613      	mov	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	4413      	add	r3, r2
 80039ae:	3b05      	subs	r3, #5
 80039b0:	221f      	movs	r2, #31
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	43da      	mvns	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	400a      	ands	r2, r1
 80039be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	4618      	mov	r0, r3
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	4613      	mov	r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	4413      	add	r3, r2
 80039d8:	3b05      	subs	r3, #5
 80039da:	fa00 f203 	lsl.w	r2, r0, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80039e6:	e04c      	b.n	8003a82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b0c      	cmp	r3, #12
 80039ee:	d824      	bhi.n	8003a3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	4413      	add	r3, r2
 8003a00:	3b23      	subs	r3, #35	@ 0x23
 8003a02:	221f      	movs	r2, #31
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43da      	mvns	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	400a      	ands	r2, r1
 8003a10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	4618      	mov	r0, r3
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	3b23      	subs	r3, #35	@ 0x23
 8003a2c:	fa00 f203 	lsl.w	r2, r0, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a38:	e023      	b.n	8003a82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	3b41      	subs	r3, #65	@ 0x41
 8003a4c:	221f      	movs	r2, #31
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43da      	mvns	r2, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	400a      	ands	r2, r1
 8003a5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	4618      	mov	r0, r3
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685a      	ldr	r2, [r3, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	4413      	add	r3, r2
 8003a74:	3b41      	subs	r3, #65	@ 0x41
 8003a76:	fa00 f203 	lsl.w	r2, r0, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a82:	4b29      	ldr	r3, [pc, #164]	@ (8003b28 <HAL_ADC_ConfigChannel+0x250>)
 8003a84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a28      	ldr	r2, [pc, #160]	@ (8003b2c <HAL_ADC_ConfigChannel+0x254>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d10f      	bne.n	8003ab0 <HAL_ADC_ConfigChannel+0x1d8>
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b12      	cmp	r3, #18
 8003a96:	d10b      	bne.n	8003ab0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8003b2c <HAL_ADC_ConfigChannel+0x254>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d12b      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x23a>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a1c      	ldr	r2, [pc, #112]	@ (8003b30 <HAL_ADC_ConfigChannel+0x258>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d003      	beq.n	8003acc <HAL_ADC_ConfigChannel+0x1f4>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b11      	cmp	r3, #17
 8003aca:	d122      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a11      	ldr	r2, [pc, #68]	@ (8003b30 <HAL_ADC_ConfigChannel+0x258>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d111      	bne.n	8003b12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003aee:	4b11      	ldr	r3, [pc, #68]	@ (8003b34 <HAL_ADC_ConfigChannel+0x25c>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a11      	ldr	r2, [pc, #68]	@ (8003b38 <HAL_ADC_ConfigChannel+0x260>)
 8003af4:	fba2 2303 	umull	r2, r3, r2, r3
 8003af8:	0c9a      	lsrs	r2, r3, #18
 8003afa:	4613      	mov	r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	4413      	add	r3, r2
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003b04:	e002      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f9      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	40012300 	.word	0x40012300
 8003b2c:	40012000 	.word	0x40012000
 8003b30:	10000012 	.word	0x10000012
 8003b34:	20000000 	.word	0x20000000
 8003b38:	431bde83 	.word	0x431bde83

08003b3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b44:	4b79      	ldr	r3, [pc, #484]	@ (8003d2c <ADC_Init+0x1f0>)
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6859      	ldr	r1, [r3, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	021a      	lsls	r2, r3, #8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003b94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6859      	ldr	r1, [r3, #4]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689a      	ldr	r2, [r3, #8]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689a      	ldr	r2, [r3, #8]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6899      	ldr	r1, [r3, #8]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bce:	4a58      	ldr	r2, [pc, #352]	@ (8003d30 <ADC_Init+0x1f4>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d022      	beq.n	8003c1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003be2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6899      	ldr	r1, [r3, #8]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6899      	ldr	r1, [r3, #8]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	609a      	str	r2, [r3, #8]
 8003c18:	e00f      	b.n	8003c3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003c38:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0202 	bic.w	r2, r2, #2
 8003c48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6899      	ldr	r1, [r3, #8]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	7e1b      	ldrb	r3, [r3, #24]
 8003c54:	005a      	lsls	r2, r3, #1
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d01b      	beq.n	8003ca0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c76:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003c86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6859      	ldr	r1, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	3b01      	subs	r3, #1
 8003c94:	035a      	lsls	r2, r3, #13
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	430a      	orrs	r2, r1
 8003c9c:	605a      	str	r2, [r3, #4]
 8003c9e:	e007      	b.n	8003cb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685a      	ldr	r2, [r3, #4]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003cbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	051a      	lsls	r2, r3, #20
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	430a      	orrs	r2, r1
 8003cd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ce4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	6899      	ldr	r1, [r3, #8]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003cf2:	025a      	lsls	r2, r3, #9
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689a      	ldr	r2, [r3, #8]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6899      	ldr	r1, [r3, #8]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	029a      	lsls	r2, r3, #10
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	609a      	str	r2, [r3, #8]
}
 8003d20:	bf00      	nop
 8003d22:	3714      	adds	r7, #20
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	40012300 	.word	0x40012300
 8003d30:	0f000001 	.word	0x0f000001

08003d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d44:	4b0c      	ldr	r3, [pc, #48]	@ (8003d78 <__NVIC_SetPriorityGrouping+0x44>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d50:	4013      	ands	r3, r2
 8003d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d66:	4a04      	ldr	r2, [pc, #16]	@ (8003d78 <__NVIC_SetPriorityGrouping+0x44>)
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	60d3      	str	r3, [r2, #12]
}
 8003d6c:	bf00      	nop
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	e000ed00 	.word	0xe000ed00

08003d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d80:	4b04      	ldr	r3, [pc, #16]	@ (8003d94 <__NVIC_GetPriorityGrouping+0x18>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	0a1b      	lsrs	r3, r3, #8
 8003d86:	f003 0307 	and.w	r3, r3, #7
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	e000ed00 	.word	0xe000ed00

08003d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	db0b      	blt.n	8003dc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	f003 021f 	and.w	r2, r3, #31
 8003db0:	4907      	ldr	r1, [pc, #28]	@ (8003dd0 <__NVIC_EnableIRQ+0x38>)
 8003db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db6:	095b      	lsrs	r3, r3, #5
 8003db8:	2001      	movs	r0, #1
 8003dba:	fa00 f202 	lsl.w	r2, r0, r2
 8003dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	e000e100 	.word	0xe000e100

08003dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	6039      	str	r1, [r7, #0]
 8003dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	db0a      	blt.n	8003dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	490c      	ldr	r1, [pc, #48]	@ (8003e20 <__NVIC_SetPriority+0x4c>)
 8003dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df2:	0112      	lsls	r2, r2, #4
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	440b      	add	r3, r1
 8003df8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dfc:	e00a      	b.n	8003e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	4908      	ldr	r1, [pc, #32]	@ (8003e24 <__NVIC_SetPriority+0x50>)
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	3b04      	subs	r3, #4
 8003e0c:	0112      	lsls	r2, r2, #4
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	440b      	add	r3, r1
 8003e12:	761a      	strb	r2, [r3, #24]
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	e000e100 	.word	0xe000e100
 8003e24:	e000ed00 	.word	0xe000ed00

08003e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b089      	sub	sp, #36	@ 0x24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f1c3 0307 	rsb	r3, r3, #7
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	bf28      	it	cs
 8003e46:	2304      	movcs	r3, #4
 8003e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	2b06      	cmp	r3, #6
 8003e50:	d902      	bls.n	8003e58 <NVIC_EncodePriority+0x30>
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	3b03      	subs	r3, #3
 8003e56:	e000      	b.n	8003e5a <NVIC_EncodePriority+0x32>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e5c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	43da      	mvns	r2, r3
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	fa01 f303 	lsl.w	r3, r1, r3
 8003e7a:	43d9      	mvns	r1, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e80:	4313      	orrs	r3, r2
         );
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3724      	adds	r7, #36	@ 0x24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
	...

08003e90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ea0:	d301      	bcc.n	8003ea6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e00f      	b.n	8003ec6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed0 <SysTick_Config+0x40>)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003eae:	210f      	movs	r1, #15
 8003eb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003eb4:	f7ff ff8e 	bl	8003dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003eb8:	4b05      	ldr	r3, [pc, #20]	@ (8003ed0 <SysTick_Config+0x40>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ebe:	4b04      	ldr	r3, [pc, #16]	@ (8003ed0 <SysTick_Config+0x40>)
 8003ec0:	2207      	movs	r2, #7
 8003ec2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	e000e010 	.word	0xe000e010

08003ed4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f7ff ff29 	bl	8003d34 <__NVIC_SetPriorityGrouping>
}
 8003ee2:	bf00      	nop
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b086      	sub	sp, #24
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	60b9      	str	r1, [r7, #8]
 8003ef4:	607a      	str	r2, [r7, #4]
 8003ef6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003efc:	f7ff ff3e 	bl	8003d7c <__NVIC_GetPriorityGrouping>
 8003f00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	68b9      	ldr	r1, [r7, #8]
 8003f06:	6978      	ldr	r0, [r7, #20]
 8003f08:	f7ff ff8e 	bl	8003e28 <NVIC_EncodePriority>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f12:	4611      	mov	r1, r2
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff ff5d 	bl	8003dd4 <__NVIC_SetPriority>
}
 8003f1a:	bf00      	nop
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	4603      	mov	r3, r0
 8003f2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff ff31 	bl	8003d98 <__NVIC_EnableIRQ>
}
 8003f36:	bf00      	nop
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7ff ffa2 	bl	8003e90 <SysTick_Config>
 8003f4c:	4603      	mov	r3, r0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f64:	f7ff fc44 	bl	80037f0 <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e099      	b.n	80040a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0201 	bic.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f94:	e00f      	b.n	8003fb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f96:	f7ff fc2b 	bl	80037f0 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b05      	cmp	r3, #5
 8003fa2:	d908      	bls.n	8003fb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2203      	movs	r2, #3
 8003fae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e078      	b.n	80040a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1e8      	bne.n	8003f96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	4b38      	ldr	r3, [pc, #224]	@ (80040b0 <HAL_DMA_Init+0x158>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685a      	ldr	r2, [r3, #4]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fe2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ffa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	4313      	orrs	r3, r2
 8004006:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400c:	2b04      	cmp	r3, #4
 800400e:	d107      	bne.n	8004020 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004018:	4313      	orrs	r3, r2
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4313      	orrs	r3, r2
 800401e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	f023 0307 	bic.w	r3, r3, #7
 8004036:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	4313      	orrs	r3, r2
 8004040:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004046:	2b04      	cmp	r3, #4
 8004048:	d117      	bne.n	800407a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4313      	orrs	r3, r2
 8004052:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00e      	beq.n	800407a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 fa6f 	bl	8004540 <DMA_CheckFifoParam>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d008      	beq.n	800407a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2240      	movs	r2, #64	@ 0x40
 800406c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004076:	2301      	movs	r3, #1
 8004078:	e016      	b.n	80040a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fa26 	bl	80044d4 <DMA_CalcBaseAndBitshift>
 8004088:	4603      	mov	r3, r0
 800408a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004090:	223f      	movs	r2, #63	@ 0x3f
 8004092:	409a      	lsls	r2, r3
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3718      	adds	r7, #24
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	f010803f 	.word	0xf010803f

080040b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040c2:	2300      	movs	r3, #0
 80040c4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d101      	bne.n	80040da <HAL_DMA_Start_IT+0x26>
 80040d6:	2302      	movs	r3, #2
 80040d8:	e040      	b.n	800415c <HAL_DMA_Start_IT+0xa8>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d12f      	bne.n	800414e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2202      	movs	r2, #2
 80040f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 f9b8 	bl	8004478 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800410c:	223f      	movs	r2, #63	@ 0x3f
 800410e:	409a      	lsls	r2, r3
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0216 	orr.w	r2, r2, #22
 8004122:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d007      	beq.n	800413c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0208 	orr.w	r2, r2, #8
 800413a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	e005      	b.n	800415a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004156:	2302      	movs	r3, #2
 8004158:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800415a:	7dfb      	ldrb	r3, [r7, #23]
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b086      	sub	sp, #24
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004170:	4b8e      	ldr	r3, [pc, #568]	@ (80043ac <HAL_DMA_IRQHandler+0x248>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a8e      	ldr	r2, [pc, #568]	@ (80043b0 <HAL_DMA_IRQHandler+0x24c>)
 8004176:	fba2 2303 	umull	r2, r3, r2, r3
 800417a:	0a9b      	lsrs	r3, r3, #10
 800417c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004182:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418e:	2208      	movs	r2, #8
 8004190:	409a      	lsls	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4013      	ands	r3, r2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d01a      	beq.n	80041d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d013      	beq.n	80041d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0204 	bic.w	r2, r2, #4
 80041b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041bc:	2208      	movs	r2, #8
 80041be:	409a      	lsls	r2, r3
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c8:	f043 0201 	orr.w	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d4:	2201      	movs	r2, #1
 80041d6:	409a      	lsls	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4013      	ands	r3, r2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d012      	beq.n	8004206 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00b      	beq.n	8004206 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f2:	2201      	movs	r2, #1
 80041f4:	409a      	lsls	r2, r3
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fe:	f043 0202 	orr.w	r2, r3, #2
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420a:	2204      	movs	r2, #4
 800420c:	409a      	lsls	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	4013      	ands	r3, r2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d012      	beq.n	800423c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00b      	beq.n	800423c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004228:	2204      	movs	r2, #4
 800422a:	409a      	lsls	r2, r3
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004234:	f043 0204 	orr.w	r2, r3, #4
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004240:	2210      	movs	r2, #16
 8004242:	409a      	lsls	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	4013      	ands	r3, r2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d043      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0308 	and.w	r3, r3, #8
 8004256:	2b00      	cmp	r3, #0
 8004258:	d03c      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425e:	2210      	movs	r2, #16
 8004260:	409a      	lsls	r2, r3
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d018      	beq.n	80042a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d108      	bne.n	8004294 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004286:	2b00      	cmp	r3, #0
 8004288:	d024      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	4798      	blx	r3
 8004292:	e01f      	b.n	80042d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004298:	2b00      	cmp	r3, #0
 800429a:	d01b      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	4798      	blx	r3
 80042a4:	e016      	b.n	80042d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d107      	bne.n	80042c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 0208 	bic.w	r2, r2, #8
 80042c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d8:	2220      	movs	r2, #32
 80042da:	409a      	lsls	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	4013      	ands	r3, r2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f000 808f 	beq.w	8004404 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0310 	and.w	r3, r3, #16
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 8087 	beq.w	8004404 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042fa:	2220      	movs	r2, #32
 80042fc:	409a      	lsls	r2, r3
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b05      	cmp	r3, #5
 800430c:	d136      	bne.n	800437c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f022 0216 	bic.w	r2, r2, #22
 800431c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695a      	ldr	r2, [r3, #20]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800432c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d103      	bne.n	800433e <HAL_DMA_IRQHandler+0x1da>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0208 	bic.w	r2, r2, #8
 800434c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004352:	223f      	movs	r2, #63	@ 0x3f
 8004354:	409a      	lsls	r2, r3
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800436e:	2b00      	cmp	r3, #0
 8004370:	d07e      	beq.n	8004470 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	4798      	blx	r3
        }
        return;
 800437a:	e079      	b.n	8004470 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d01d      	beq.n	80043c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10d      	bne.n	80043b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439c:	2b00      	cmp	r3, #0
 800439e:	d031      	beq.n	8004404 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	4798      	blx	r3
 80043a8:	e02c      	b.n	8004404 <HAL_DMA_IRQHandler+0x2a0>
 80043aa:	bf00      	nop
 80043ac:	20000000 	.word	0x20000000
 80043b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d023      	beq.n	8004404 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	4798      	blx	r3
 80043c4:	e01e      	b.n	8004404 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10f      	bne.n	80043f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 0210 	bic.w	r2, r2, #16
 80043e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004408:	2b00      	cmp	r3, #0
 800440a:	d032      	beq.n	8004472 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d022      	beq.n	800445e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2205      	movs	r2, #5
 800441c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0201 	bic.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	3301      	adds	r3, #1
 8004434:	60bb      	str	r3, [r7, #8]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	429a      	cmp	r2, r3
 800443a:	d307      	bcc.n	800444c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f2      	bne.n	8004430 <HAL_DMA_IRQHandler+0x2cc>
 800444a:	e000      	b.n	800444e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800444c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004462:	2b00      	cmp	r3, #0
 8004464:	d005      	beq.n	8004472 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	4798      	blx	r3
 800446e:	e000      	b.n	8004472 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004470:	bf00      	nop
    }
  }
}
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
 8004484:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004494:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	2b40      	cmp	r3, #64	@ 0x40
 80044a4:	d108      	bne.n	80044b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68ba      	ldr	r2, [r7, #8]
 80044b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044b6:	e007      	b.n	80044c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	60da      	str	r2, [r3, #12]
}
 80044c8:	bf00      	nop
 80044ca:	3714      	adds	r7, #20
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	3b10      	subs	r3, #16
 80044e4:	4a14      	ldr	r2, [pc, #80]	@ (8004538 <DMA_CalcBaseAndBitshift+0x64>)
 80044e6:	fba2 2303 	umull	r2, r3, r2, r3
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80044ee:	4a13      	ldr	r2, [pc, #76]	@ (800453c <DMA_CalcBaseAndBitshift+0x68>)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4413      	add	r3, r2
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	461a      	mov	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2b03      	cmp	r3, #3
 8004500:	d909      	bls.n	8004516 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800450a:	f023 0303 	bic.w	r3, r3, #3
 800450e:	1d1a      	adds	r2, r3, #4
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	659a      	str	r2, [r3, #88]	@ 0x58
 8004514:	e007      	b.n	8004526 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800451e:	f023 0303 	bic.w	r3, r3, #3
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800452a:	4618      	mov	r0, r3
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	aaaaaaab 	.word	0xaaaaaaab
 800453c:	08011408 	.word	0x08011408

08004540 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004548:	2300      	movs	r3, #0
 800454a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004550:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d11f      	bne.n	800459a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	2b03      	cmp	r3, #3
 800455e:	d856      	bhi.n	800460e <DMA_CheckFifoParam+0xce>
 8004560:	a201      	add	r2, pc, #4	@ (adr r2, 8004568 <DMA_CheckFifoParam+0x28>)
 8004562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004566:	bf00      	nop
 8004568:	08004579 	.word	0x08004579
 800456c:	0800458b 	.word	0x0800458b
 8004570:	08004579 	.word	0x08004579
 8004574:	0800460f 	.word	0x0800460f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d046      	beq.n	8004612 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004588:	e043      	b.n	8004612 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004592:	d140      	bne.n	8004616 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004598:	e03d      	b.n	8004616 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	699b      	ldr	r3, [r3, #24]
 800459e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045a2:	d121      	bne.n	80045e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	2b03      	cmp	r3, #3
 80045a8:	d837      	bhi.n	800461a <DMA_CheckFifoParam+0xda>
 80045aa:	a201      	add	r2, pc, #4	@ (adr r2, 80045b0 <DMA_CheckFifoParam+0x70>)
 80045ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b0:	080045c1 	.word	0x080045c1
 80045b4:	080045c7 	.word	0x080045c7
 80045b8:	080045c1 	.word	0x080045c1
 80045bc:	080045d9 	.word	0x080045d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      break;
 80045c4:	e030      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d025      	beq.n	800461e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045d6:	e022      	b.n	800461e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045e0:	d11f      	bne.n	8004622 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80045e6:	e01c      	b.n	8004622 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d903      	bls.n	80045f6 <DMA_CheckFifoParam+0xb6>
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d003      	beq.n	80045fc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80045f4:	e018      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	73fb      	strb	r3, [r7, #15]
      break;
 80045fa:	e015      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004600:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00e      	beq.n	8004626 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	73fb      	strb	r3, [r7, #15]
      break;
 800460c:	e00b      	b.n	8004626 <DMA_CheckFifoParam+0xe6>
      break;
 800460e:	bf00      	nop
 8004610:	e00a      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      break;
 8004612:	bf00      	nop
 8004614:	e008      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      break;
 8004616:	bf00      	nop
 8004618:	e006      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      break;
 800461a:	bf00      	nop
 800461c:	e004      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      break;
 800461e:	bf00      	nop
 8004620:	e002      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      break;   
 8004622:	bf00      	nop
 8004624:	e000      	b.n	8004628 <DMA_CheckFifoParam+0xe8>
      break;
 8004626:	bf00      	nop
    }
  } 
  
  return status; 
 8004628:	7bfb      	ldrb	r3, [r7, #15]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3714      	adds	r7, #20
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop

08004638 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004638:	b480      	push	{r7}
 800463a:	b089      	sub	sp, #36	@ 0x24
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004642:	2300      	movs	r3, #0
 8004644:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004646:	2300      	movs	r3, #0
 8004648:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800464a:	2300      	movs	r3, #0
 800464c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800464e:	2300      	movs	r3, #0
 8004650:	61fb      	str	r3, [r7, #28]
 8004652:	e165      	b.n	8004920 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004654:	2201      	movs	r2, #1
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	697a      	ldr	r2, [r7, #20]
 8004664:	4013      	ands	r3, r2
 8004666:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	429a      	cmp	r2, r3
 800466e:	f040 8154 	bne.w	800491a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f003 0303 	and.w	r3, r3, #3
 800467a:	2b01      	cmp	r3, #1
 800467c:	d005      	beq.n	800468a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004686:	2b02      	cmp	r3, #2
 8004688:	d130      	bne.n	80046ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	2203      	movs	r2, #3
 8004696:	fa02 f303 	lsl.w	r3, r2, r3
 800469a:	43db      	mvns	r3, r3
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	4013      	ands	r3, r2
 80046a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	68da      	ldr	r2, [r3, #12]
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	69ba      	ldr	r2, [r7, #24]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	69ba      	ldr	r2, [r7, #24]
 80046b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046c0:	2201      	movs	r2, #1
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	43db      	mvns	r3, r3
 80046ca:	69ba      	ldr	r2, [r7, #24]
 80046cc:	4013      	ands	r3, r2
 80046ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	091b      	lsrs	r3, r3, #4
 80046d6:	f003 0201 	and.w	r2, r3, #1
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f003 0303 	and.w	r3, r3, #3
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d017      	beq.n	8004728 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	2203      	movs	r2, #3
 8004704:	fa02 f303 	lsl.w	r3, r2, r3
 8004708:	43db      	mvns	r3, r3
 800470a:	69ba      	ldr	r2, [r7, #24]
 800470c:	4013      	ands	r3, r2
 800470e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4313      	orrs	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 0303 	and.w	r3, r3, #3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d123      	bne.n	800477c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	08da      	lsrs	r2, r3, #3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3208      	adds	r2, #8
 800473c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004740:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	f003 0307 	and.w	r3, r3, #7
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	220f      	movs	r2, #15
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	43db      	mvns	r3, r3
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4013      	ands	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	691a      	ldr	r2, [r3, #16]
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	f003 0307 	and.w	r3, r3, #7
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	4313      	orrs	r3, r2
 800476c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	08da      	lsrs	r2, r3, #3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	3208      	adds	r2, #8
 8004776:	69b9      	ldr	r1, [r7, #24]
 8004778:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	2203      	movs	r2, #3
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	43db      	mvns	r3, r3
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	4013      	ands	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 0203 	and.w	r2, r3, #3
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	005b      	lsls	r3, r3, #1
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 80ae 	beq.w	800491a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047be:	2300      	movs	r3, #0
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	4b5d      	ldr	r3, [pc, #372]	@ (8004938 <HAL_GPIO_Init+0x300>)
 80047c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c6:	4a5c      	ldr	r2, [pc, #368]	@ (8004938 <HAL_GPIO_Init+0x300>)
 80047c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80047cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80047ce:	4b5a      	ldr	r3, [pc, #360]	@ (8004938 <HAL_GPIO_Init+0x300>)
 80047d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047d6:	60fb      	str	r3, [r7, #12]
 80047d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047da:	4a58      	ldr	r2, [pc, #352]	@ (800493c <HAL_GPIO_Init+0x304>)
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	089b      	lsrs	r3, r3, #2
 80047e0:	3302      	adds	r3, #2
 80047e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	f003 0303 	and.w	r3, r3, #3
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	220f      	movs	r2, #15
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	43db      	mvns	r3, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4013      	ands	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a4f      	ldr	r2, [pc, #316]	@ (8004940 <HAL_GPIO_Init+0x308>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d025      	beq.n	8004852 <HAL_GPIO_Init+0x21a>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a4e      	ldr	r2, [pc, #312]	@ (8004944 <HAL_GPIO_Init+0x30c>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d01f      	beq.n	800484e <HAL_GPIO_Init+0x216>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a4d      	ldr	r2, [pc, #308]	@ (8004948 <HAL_GPIO_Init+0x310>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d019      	beq.n	800484a <HAL_GPIO_Init+0x212>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a4c      	ldr	r2, [pc, #304]	@ (800494c <HAL_GPIO_Init+0x314>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d013      	beq.n	8004846 <HAL_GPIO_Init+0x20e>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a4b      	ldr	r2, [pc, #300]	@ (8004950 <HAL_GPIO_Init+0x318>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00d      	beq.n	8004842 <HAL_GPIO_Init+0x20a>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a4a      	ldr	r2, [pc, #296]	@ (8004954 <HAL_GPIO_Init+0x31c>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d007      	beq.n	800483e <HAL_GPIO_Init+0x206>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a49      	ldr	r2, [pc, #292]	@ (8004958 <HAL_GPIO_Init+0x320>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d101      	bne.n	800483a <HAL_GPIO_Init+0x202>
 8004836:	2306      	movs	r3, #6
 8004838:	e00c      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 800483a:	2307      	movs	r3, #7
 800483c:	e00a      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 800483e:	2305      	movs	r3, #5
 8004840:	e008      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 8004842:	2304      	movs	r3, #4
 8004844:	e006      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 8004846:	2303      	movs	r3, #3
 8004848:	e004      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 800484a:	2302      	movs	r3, #2
 800484c:	e002      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <HAL_GPIO_Init+0x21c>
 8004852:	2300      	movs	r3, #0
 8004854:	69fa      	ldr	r2, [r7, #28]
 8004856:	f002 0203 	and.w	r2, r2, #3
 800485a:	0092      	lsls	r2, r2, #2
 800485c:	4093      	lsls	r3, r2
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	4313      	orrs	r3, r2
 8004862:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004864:	4935      	ldr	r1, [pc, #212]	@ (800493c <HAL_GPIO_Init+0x304>)
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	089b      	lsrs	r3, r3, #2
 800486a:	3302      	adds	r3, #2
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004872:	4b3a      	ldr	r3, [pc, #232]	@ (800495c <HAL_GPIO_Init+0x324>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	43db      	mvns	r3, r3
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	4013      	ands	r3, r2
 8004880:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800488e:	69ba      	ldr	r2, [r7, #24]
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4313      	orrs	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004896:	4a31      	ldr	r2, [pc, #196]	@ (800495c <HAL_GPIO_Init+0x324>)
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800489c:	4b2f      	ldr	r3, [pc, #188]	@ (800495c <HAL_GPIO_Init+0x324>)
 800489e:	68db      	ldr	r3, [r3, #12]
 80048a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	43db      	mvns	r3, r3
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	4013      	ands	r3, r2
 80048aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80048c0:	4a26      	ldr	r2, [pc, #152]	@ (800495c <HAL_GPIO_Init+0x324>)
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80048c6:	4b25      	ldr	r3, [pc, #148]	@ (800495c <HAL_GPIO_Init+0x324>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	43db      	mvns	r3, r3
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4013      	ands	r3, r2
 80048d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048ea:	4a1c      	ldr	r2, [pc, #112]	@ (800495c <HAL_GPIO_Init+0x324>)
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048f0:	4b1a      	ldr	r3, [pc, #104]	@ (800495c <HAL_GPIO_Init+0x324>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	4313      	orrs	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004914:	4a11      	ldr	r2, [pc, #68]	@ (800495c <HAL_GPIO_Init+0x324>)
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	3301      	adds	r3, #1
 800491e:	61fb      	str	r3, [r7, #28]
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	2b0f      	cmp	r3, #15
 8004924:	f67f ae96 	bls.w	8004654 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004928:	bf00      	nop
 800492a:	bf00      	nop
 800492c:	3724      	adds	r7, #36	@ 0x24
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	40023800 	.word	0x40023800
 800493c:	40013800 	.word	0x40013800
 8004940:	40020000 	.word	0x40020000
 8004944:	40020400 	.word	0x40020400
 8004948:	40020800 	.word	0x40020800
 800494c:	40020c00 	.word	0x40020c00
 8004950:	40021000 	.word	0x40021000
 8004954:	40021400 	.word	0x40021400
 8004958:	40021800 	.word	0x40021800
 800495c:	40013c00 	.word	0x40013c00

08004960 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	887b      	ldrh	r3, [r7, #2]
 8004972:	4013      	ands	r3, r2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e001      	b.n	8004982 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800497e:	2300      	movs	r3, #0
 8004980:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004982:	7bfb      	ldrb	r3, [r7, #15]
}
 8004984:	4618      	mov	r0, r3
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr

08004990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	460b      	mov	r3, r1
 800499a:	807b      	strh	r3, [r7, #2]
 800499c:	4613      	mov	r3, r2
 800499e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049a0:	787b      	ldrb	r3, [r7, #1]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049a6:	887a      	ldrh	r2, [r7, #2]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049ac:	e003      	b.n	80049b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049ae:	887b      	ldrh	r3, [r7, #2]
 80049b0:	041a      	lsls	r2, r3, #16
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	619a      	str	r2, [r3, #24]
}
 80049b6:	bf00      	nop
 80049b8:	370c      	adds	r7, #12
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
	...

080049c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e12b      	b.n	8004c2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fe fad6 	bl	8002f9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2224      	movs	r2, #36	@ 0x24
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 0201 	bic.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a28:	f001 fa6e 	bl	8005f08 <HAL_RCC_GetPCLK1Freq>
 8004a2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	4a81      	ldr	r2, [pc, #516]	@ (8004c38 <HAL_I2C_Init+0x274>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d807      	bhi.n	8004a48 <HAL_I2C_Init+0x84>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4a80      	ldr	r2, [pc, #512]	@ (8004c3c <HAL_I2C_Init+0x278>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	bf94      	ite	ls
 8004a40:	2301      	movls	r3, #1
 8004a42:	2300      	movhi	r3, #0
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	e006      	b.n	8004a56 <HAL_I2C_Init+0x92>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4a7d      	ldr	r2, [pc, #500]	@ (8004c40 <HAL_I2C_Init+0x27c>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	bf94      	ite	ls
 8004a50:	2301      	movls	r3, #1
 8004a52:	2300      	movhi	r3, #0
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e0e7      	b.n	8004c2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	4a78      	ldr	r2, [pc, #480]	@ (8004c44 <HAL_I2C_Init+0x280>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	0c9b      	lsrs	r3, r3, #18
 8004a68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	4a6a      	ldr	r2, [pc, #424]	@ (8004c38 <HAL_I2C_Init+0x274>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d802      	bhi.n	8004a98 <HAL_I2C_Init+0xd4>
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	3301      	adds	r3, #1
 8004a96:	e009      	b.n	8004aac <HAL_I2C_Init+0xe8>
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004a9e:	fb02 f303 	mul.w	r3, r2, r3
 8004aa2:	4a69      	ldr	r2, [pc, #420]	@ (8004c48 <HAL_I2C_Init+0x284>)
 8004aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa8:	099b      	lsrs	r3, r3, #6
 8004aaa:	3301      	adds	r3, #1
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	6812      	ldr	r2, [r2, #0]
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004abe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	495c      	ldr	r1, [pc, #368]	@ (8004c38 <HAL_I2C_Init+0x274>)
 8004ac8:	428b      	cmp	r3, r1
 8004aca:	d819      	bhi.n	8004b00 <HAL_I2C_Init+0x13c>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	1e59      	subs	r1, r3, #1
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ada:	1c59      	adds	r1, r3, #1
 8004adc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ae0:	400b      	ands	r3, r1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <HAL_I2C_Init+0x138>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	1e59      	subs	r1, r3, #1
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004af4:	3301      	adds	r3, #1
 8004af6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004afa:	e051      	b.n	8004ba0 <HAL_I2C_Init+0x1dc>
 8004afc:	2304      	movs	r3, #4
 8004afe:	e04f      	b.n	8004ba0 <HAL_I2C_Init+0x1dc>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d111      	bne.n	8004b2c <HAL_I2C_Init+0x168>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	1e58      	subs	r0, r3, #1
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6859      	ldr	r1, [r3, #4]
 8004b10:	460b      	mov	r3, r1
 8004b12:	005b      	lsls	r3, r3, #1
 8004b14:	440b      	add	r3, r1
 8004b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	bf0c      	ite	eq
 8004b24:	2301      	moveq	r3, #1
 8004b26:	2300      	movne	r3, #0
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	e012      	b.n	8004b52 <HAL_I2C_Init+0x18e>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	1e58      	subs	r0, r3, #1
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6859      	ldr	r1, [r3, #4]
 8004b34:	460b      	mov	r3, r1
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	0099      	lsls	r1, r3, #2
 8004b3c:	440b      	add	r3, r1
 8004b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b42:	3301      	adds	r3, #1
 8004b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	bf0c      	ite	eq
 8004b4c:	2301      	moveq	r3, #1
 8004b4e:	2300      	movne	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <HAL_I2C_Init+0x196>
 8004b56:	2301      	movs	r3, #1
 8004b58:	e022      	b.n	8004ba0 <HAL_I2C_Init+0x1dc>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10e      	bne.n	8004b80 <HAL_I2C_Init+0x1bc>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	1e58      	subs	r0, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6859      	ldr	r1, [r3, #4]
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	440b      	add	r3, r1
 8004b70:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b74:	3301      	adds	r3, #1
 8004b76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b7e:	e00f      	b.n	8004ba0 <HAL_I2C_Init+0x1dc>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	1e58      	subs	r0, r3, #1
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6859      	ldr	r1, [r3, #4]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	0099      	lsls	r1, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b96:	3301      	adds	r3, #1
 8004b98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004ba0:	6879      	ldr	r1, [r7, #4]
 8004ba2:	6809      	ldr	r1, [r1, #0]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	69da      	ldr	r2, [r3, #28]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004bce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	6911      	ldr	r1, [r2, #16]
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	68d2      	ldr	r2, [r2, #12]
 8004bda:	4311      	orrs	r1, r2
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	6812      	ldr	r2, [r2, #0]
 8004be0:	430b      	orrs	r3, r1
 8004be2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	695a      	ldr	r2, [r3, #20]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0201 	orr.w	r2, r2, #1
 8004c0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	000186a0 	.word	0x000186a0
 8004c3c:	001e847f 	.word	0x001e847f
 8004c40:	003d08ff 	.word	0x003d08ff
 8004c44:	431bde83 	.word	0x431bde83
 8004c48:	10624dd3 	.word	0x10624dd3

08004c4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b088      	sub	sp, #32
 8004c50:	af02      	add	r7, sp, #8
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	607a      	str	r2, [r7, #4]
 8004c56:	461a      	mov	r2, r3
 8004c58:	460b      	mov	r3, r1
 8004c5a:	817b      	strh	r3, [r7, #10]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c60:	f7fe fdc6 	bl	80037f0 <HAL_GetTick>
 8004c64:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b20      	cmp	r3, #32
 8004c70:	f040 80e0 	bne.w	8004e34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	9300      	str	r3, [sp, #0]
 8004c78:	2319      	movs	r3, #25
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	4970      	ldr	r1, [pc, #448]	@ (8004e40 <HAL_I2C_Master_Transmit+0x1f4>)
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 fe1a 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	e0d3      	b.n	8004e36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d101      	bne.n	8004c9c <HAL_I2C_Master_Transmit+0x50>
 8004c98:	2302      	movs	r3, #2
 8004c9a:	e0cc      	b.n	8004e36 <HAL_I2C_Master_Transmit+0x1ea>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d007      	beq.n	8004cc2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0201 	orr.w	r2, r2, #1
 8004cc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2221      	movs	r2, #33	@ 0x21
 8004cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2210      	movs	r2, #16
 8004cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	893a      	ldrh	r2, [r7, #8]
 8004cf2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	4a50      	ldr	r2, [pc, #320]	@ (8004e44 <HAL_I2C_Master_Transmit+0x1f8>)
 8004d02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d04:	8979      	ldrh	r1, [r7, #10]
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	6a3a      	ldr	r2, [r7, #32]
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 fbd4 	bl	80054b8 <I2C_MasterRequestWrite>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d001      	beq.n	8004d1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e08d      	b.n	8004e36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	613b      	str	r3, [r7, #16]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	695b      	ldr	r3, [r3, #20]
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	613b      	str	r3, [r7, #16]
 8004d2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004d30:	e066      	b.n	8004e00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	6a39      	ldr	r1, [r7, #32]
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 fed8 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00d      	beq.n	8004d5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d46:	2b04      	cmp	r3, #4
 8004d48:	d107      	bne.n	8004d5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e06b      	b.n	8004e36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d62:	781a      	ldrb	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6e:	1c5a      	adds	r2, r3, #1
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	695b      	ldr	r3, [r3, #20]
 8004d94:	f003 0304 	and.w	r3, r3, #4
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d11b      	bne.n	8004dd4 <HAL_I2C_Master_Transmit+0x188>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d017      	beq.n	8004dd4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da8:	781a      	ldrb	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db4:	1c5a      	adds	r2, r3, #1
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	b29a      	uxth	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	6a39      	ldr	r1, [r7, #32]
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 fecf 	bl	8005b7c <I2C_WaitOnBTFFlagUntilTimeout>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d00d      	beq.n	8004e00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de8:	2b04      	cmp	r3, #4
 8004dea:	d107      	bne.n	8004dfc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dfa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e01a      	b.n	8004e36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d194      	bne.n	8004d32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	e000      	b.n	8004e36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e34:	2302      	movs	r3, #2
  }
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3718      	adds	r7, #24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	00100002 	.word	0x00100002
 8004e44:	ffff0000 	.word	0xffff0000

08004e48 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b088      	sub	sp, #32
 8004e4c:	af02      	add	r7, sp, #8
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	4608      	mov	r0, r1
 8004e52:	4611      	mov	r1, r2
 8004e54:	461a      	mov	r2, r3
 8004e56:	4603      	mov	r3, r0
 8004e58:	817b      	strh	r3, [r7, #10]
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	813b      	strh	r3, [r7, #8]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e62:	f7fe fcc5 	bl	80037f0 <HAL_GetTick>
 8004e66:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b20      	cmp	r3, #32
 8004e72:	f040 80d9 	bne.w	8005028 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	9300      	str	r3, [sp, #0]
 8004e7a:	2319      	movs	r3, #25
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	496d      	ldr	r1, [pc, #436]	@ (8005034 <HAL_I2C_Mem_Write+0x1ec>)
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fd19 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	e0cc      	b.n	800502a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d101      	bne.n	8004e9e <HAL_I2C_Mem_Write+0x56>
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	e0c5      	b.n	800502a <HAL_I2C_Mem_Write+0x1e2>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d007      	beq.n	8004ec4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0201 	orr.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ed2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2221      	movs	r2, #33	@ 0x21
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2240      	movs	r2, #64	@ 0x40
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6a3a      	ldr	r2, [r7, #32]
 8004eee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4a4d      	ldr	r2, [pc, #308]	@ (8005038 <HAL_I2C_Mem_Write+0x1f0>)
 8004f04:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f06:	88f8      	ldrh	r0, [r7, #6]
 8004f08:	893a      	ldrh	r2, [r7, #8]
 8004f0a:	8979      	ldrh	r1, [r7, #10]
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	9301      	str	r3, [sp, #4]
 8004f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f12:	9300      	str	r3, [sp, #0]
 8004f14:	4603      	mov	r3, r0
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 fb50 	bl	80055bc <I2C_RequestMemoryWrite>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d052      	beq.n	8004fc8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e081      	b.n	800502a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 fdde 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00d      	beq.n	8004f52 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f3a:	2b04      	cmp	r3, #4
 8004f3c:	d107      	bne.n	8004f4e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e06b      	b.n	800502a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	781a      	ldrb	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	f003 0304 	and.w	r3, r3, #4
 8004f8c:	2b04      	cmp	r3, #4
 8004f8e:	d11b      	bne.n	8004fc8 <HAL_I2C_Mem_Write+0x180>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d017      	beq.n	8004fc8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	781a      	ldrb	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1aa      	bne.n	8004f26 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 fdd1 	bl	8005b7c <I2C_WaitOnBTFFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00d      	beq.n	8004ffc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d107      	bne.n	8004ff8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ff6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e016      	b.n	800502a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800500a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2220      	movs	r2, #32
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005024:	2300      	movs	r3, #0
 8005026:	e000      	b.n	800502a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005028:	2302      	movs	r3, #2
  }
}
 800502a:	4618      	mov	r0, r3
 800502c:	3718      	adds	r7, #24
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	00100002 	.word	0x00100002
 8005038:	ffff0000 	.word	0xffff0000

0800503c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08c      	sub	sp, #48	@ 0x30
 8005040:	af02      	add	r7, sp, #8
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	4608      	mov	r0, r1
 8005046:	4611      	mov	r1, r2
 8005048:	461a      	mov	r2, r3
 800504a:	4603      	mov	r3, r0
 800504c:	817b      	strh	r3, [r7, #10]
 800504e:	460b      	mov	r3, r1
 8005050:	813b      	strh	r3, [r7, #8]
 8005052:	4613      	mov	r3, r2
 8005054:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005056:	f7fe fbcb 	bl	80037f0 <HAL_GetTick>
 800505a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b20      	cmp	r3, #32
 8005066:	f040 8214 	bne.w	8005492 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	2319      	movs	r3, #25
 8005070:	2201      	movs	r2, #1
 8005072:	497b      	ldr	r1, [pc, #492]	@ (8005260 <HAL_I2C_Mem_Read+0x224>)
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 fc1f 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005080:	2302      	movs	r3, #2
 8005082:	e207      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_I2C_Mem_Read+0x56>
 800508e:	2302      	movs	r3, #2
 8005090:	e200      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d007      	beq.n	80050b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0201 	orr.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2222      	movs	r2, #34	@ 0x22
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2240      	movs	r2, #64	@ 0x40
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80050e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4a5b      	ldr	r2, [pc, #364]	@ (8005264 <HAL_I2C_Mem_Read+0x228>)
 80050f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80050fa:	88f8      	ldrh	r0, [r7, #6]
 80050fc:	893a      	ldrh	r2, [r7, #8]
 80050fe:	8979      	ldrh	r1, [r7, #10]
 8005100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005102:	9301      	str	r3, [sp, #4]
 8005104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	4603      	mov	r3, r0
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 faec 	bl	80056e8 <I2C_RequestMemoryRead>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e1bc      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511e:	2b00      	cmp	r3, #0
 8005120:	d113      	bne.n	800514a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005122:	2300      	movs	r3, #0
 8005124:	623b      	str	r3, [r7, #32]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	695b      	ldr	r3, [r3, #20]
 800512c:	623b      	str	r3, [r7, #32]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	623b      	str	r3, [r7, #32]
 8005136:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	e190      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800514e:	2b01      	cmp	r3, #1
 8005150:	d11b      	bne.n	800518a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005160:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	61fb      	str	r3, [r7, #28]
 8005176:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005186:	601a      	str	r2, [r3, #0]
 8005188:	e170      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800518e:	2b02      	cmp	r3, #2
 8005190:	d11b      	bne.n	80051ca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051a0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b2:	2300      	movs	r3, #0
 80051b4:	61bb      	str	r3, [r7, #24]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	61bb      	str	r3, [r7, #24]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	61bb      	str	r3, [r7, #24]
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	e150      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ca:	2300      	movs	r3, #0
 80051cc:	617b      	str	r3, [r7, #20]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	617b      	str	r3, [r7, #20]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	617b      	str	r3, [r7, #20]
 80051de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80051e0:	e144      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e6:	2b03      	cmp	r3, #3
 80051e8:	f200 80f1 	bhi.w	80053ce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d123      	bne.n	800523c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f000 fd07 	bl	8005c0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e145      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691a      	ldr	r2, [r3, #16]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005212:	b2d2      	uxtb	r2, r2
 8005214:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005224:	3b01      	subs	r3, #1
 8005226:	b29a      	uxth	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005230:	b29b      	uxth	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	b29a      	uxth	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800523a:	e117      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005240:	2b02      	cmp	r3, #2
 8005242:	d14e      	bne.n	80052e2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800524a:	2200      	movs	r2, #0
 800524c:	4906      	ldr	r1, [pc, #24]	@ (8005268 <HAL_I2C_Mem_Read+0x22c>)
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 fb32 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d008      	beq.n	800526c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e11a      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
 800525e:	bf00      	nop
 8005260:	00100002 	.word	0x00100002
 8005264:	ffff0000 	.word	0xffff0000
 8005268:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800527a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	691a      	ldr	r2, [r3, #16]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005286:	b2d2      	uxtb	r2, r2
 8005288:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528e:	1c5a      	adds	r2, r3, #1
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	691a      	ldr	r2, [r3, #16]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b8:	b2d2      	uxtb	r2, r2
 80052ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c0:	1c5a      	adds	r2, r3, #1
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	3b01      	subs	r3, #1
 80052da:	b29a      	uxth	r2, r3
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052e0:	e0c4      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052e8:	2200      	movs	r2, #0
 80052ea:	496c      	ldr	r1, [pc, #432]	@ (800549c <HAL_I2C_Mem_Read+0x460>)
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 fae3 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e0cb      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800530a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691a      	ldr	r2, [r3, #16]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005334:	b29b      	uxth	r3, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005344:	2200      	movs	r2, #0
 8005346:	4955      	ldr	r1, [pc, #340]	@ (800549c <HAL_I2C_Mem_Read+0x460>)
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f000 fab5 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e09d      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	691a      	ldr	r2, [r3, #16]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005384:	3b01      	subs	r3, #1
 8005386:	b29a      	uxth	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	691a      	ldr	r2, [r3, #16]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a4:	b2d2      	uxtb	r2, r2
 80053a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	1c5a      	adds	r2, r3, #1
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053b6:	3b01      	subs	r3, #1
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b01      	subs	r3, #1
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053cc:	e04e      	b.n	800546c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 fc1a 	bl	8005c0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e058      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ec:	b2d2      	uxtb	r2, r2
 80053ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800540a:	b29b      	uxth	r3, r3
 800540c:	3b01      	subs	r3, #1
 800540e:	b29a      	uxth	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	695b      	ldr	r3, [r3, #20]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b04      	cmp	r3, #4
 8005420:	d124      	bne.n	800546c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005426:	2b03      	cmp	r3, #3
 8005428:	d107      	bne.n	800543a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005438:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	691a      	ldr	r2, [r3, #16]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005444:	b2d2      	uxtb	r2, r2
 8005446:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005456:	3b01      	subs	r3, #1
 8005458:	b29a      	uxth	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	f47f aeb6 	bne.w	80051e2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2220      	movs	r2, #32
 800547a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800548e:	2300      	movs	r3, #0
 8005490:	e000      	b.n	8005494 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005492:	2302      	movs	r3, #2
  }
}
 8005494:	4618      	mov	r0, r3
 8005496:	3728      	adds	r7, #40	@ 0x28
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	00010004 	.word	0x00010004

080054a0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b088      	sub	sp, #32
 80054bc:	af02      	add	r7, sp, #8
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	607a      	str	r2, [r7, #4]
 80054c2:	603b      	str	r3, [r7, #0]
 80054c4:	460b      	mov	r3, r1
 80054c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	2b08      	cmp	r3, #8
 80054d2:	d006      	beq.n	80054e2 <I2C_MasterRequestWrite+0x2a>
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d003      	beq.n	80054e2 <I2C_MasterRequestWrite+0x2a>
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80054e0:	d108      	bne.n	80054f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	e00b      	b.n	800550c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f8:	2b12      	cmp	r3, #18
 80054fa:	d107      	bne.n	800550c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800550a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	9300      	str	r3, [sp, #0]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 f9cd 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00d      	beq.n	8005540 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800552e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005532:	d103      	bne.n	800553c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800553a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e035      	b.n	80055ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005548:	d108      	bne.n	800555c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800554a:	897b      	ldrh	r3, [r7, #10]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	461a      	mov	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005558:	611a      	str	r2, [r3, #16]
 800555a:	e01b      	b.n	8005594 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800555c:	897b      	ldrh	r3, [r7, #10]
 800555e:	11db      	asrs	r3, r3, #7
 8005560:	b2db      	uxtb	r3, r3
 8005562:	f003 0306 	and.w	r3, r3, #6
 8005566:	b2db      	uxtb	r3, r3
 8005568:	f063 030f 	orn	r3, r3, #15
 800556c:	b2da      	uxtb	r2, r3
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	490e      	ldr	r1, [pc, #56]	@ (80055b4 <I2C_MasterRequestWrite+0xfc>)
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f000 fa16 	bl	80059ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e010      	b.n	80055ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800558a:	897b      	ldrh	r3, [r7, #10]
 800558c:	b2da      	uxtb	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	4907      	ldr	r1, [pc, #28]	@ (80055b8 <I2C_MasterRequestWrite+0x100>)
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 fa06 	bl	80059ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e000      	b.n	80055ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	00010008 	.word	0x00010008
 80055b8:	00010002 	.word	0x00010002

080055bc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b088      	sub	sp, #32
 80055c0:	af02      	add	r7, sp, #8
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	4608      	mov	r0, r1
 80055c6:	4611      	mov	r1, r2
 80055c8:	461a      	mov	r2, r3
 80055ca:	4603      	mov	r3, r0
 80055cc:	817b      	strh	r3, [r7, #10]
 80055ce:	460b      	mov	r3, r1
 80055d0:	813b      	strh	r3, [r7, #8]
 80055d2:	4613      	mov	r3, r2
 80055d4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	6a3b      	ldr	r3, [r7, #32]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 f960 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00d      	beq.n	800561a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005608:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800560c:	d103      	bne.n	8005616 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005614:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e05f      	b.n	80056da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800561a:	897b      	ldrh	r3, [r7, #10]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	461a      	mov	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005628:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800562a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562c:	6a3a      	ldr	r2, [r7, #32]
 800562e:	492d      	ldr	r1, [pc, #180]	@ (80056e4 <I2C_RequestMemoryWrite+0x128>)
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 f9bb 	bl	80059ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d001      	beq.n	8005640 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e04c      	b.n	80056da <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005640:	2300      	movs	r3, #0
 8005642:	617b      	str	r3, [r7, #20]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	617b      	str	r3, [r7, #20]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	617b      	str	r3, [r7, #20]
 8005654:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005658:	6a39      	ldr	r1, [r7, #32]
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 fa46 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00d      	beq.n	8005682 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566a:	2b04      	cmp	r3, #4
 800566c:	d107      	bne.n	800567e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800567c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e02b      	b.n	80056da <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005682:	88fb      	ldrh	r3, [r7, #6]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d105      	bne.n	8005694 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005688:	893b      	ldrh	r3, [r7, #8]
 800568a:	b2da      	uxtb	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	611a      	str	r2, [r3, #16]
 8005692:	e021      	b.n	80056d8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005694:	893b      	ldrh	r3, [r7, #8]
 8005696:	0a1b      	lsrs	r3, r3, #8
 8005698:	b29b      	uxth	r3, r3
 800569a:	b2da      	uxtb	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056a4:	6a39      	ldr	r1, [r7, #32]
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 fa20 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00d      	beq.n	80056ce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d107      	bne.n	80056ca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e005      	b.n	80056da <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056ce:	893b      	ldrh	r3, [r7, #8]
 80056d0:	b2da      	uxtb	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	00010002 	.word	0x00010002

080056e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	4608      	mov	r0, r1
 80056f2:	4611      	mov	r1, r2
 80056f4:	461a      	mov	r2, r3
 80056f6:	4603      	mov	r3, r0
 80056f8:	817b      	strh	r3, [r7, #10]
 80056fa:	460b      	mov	r3, r1
 80056fc:	813b      	strh	r3, [r7, #8]
 80056fe:	4613      	mov	r3, r2
 8005700:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005710:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005720:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	2200      	movs	r2, #0
 800572a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f000 f8c2 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00d      	beq.n	8005756 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005748:	d103      	bne.n	8005752 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005750:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e0aa      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005756:	897b      	ldrh	r3, [r7, #10]
 8005758:	b2db      	uxtb	r3, r3
 800575a:	461a      	mov	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005764:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005768:	6a3a      	ldr	r2, [r7, #32]
 800576a:	4952      	ldr	r1, [pc, #328]	@ (80058b4 <I2C_RequestMemoryRead+0x1cc>)
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f91d 	bl	80059ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d001      	beq.n	800577c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e097      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800577c:	2300      	movs	r3, #0
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	617b      	str	r3, [r7, #20]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005794:	6a39      	ldr	r1, [r7, #32]
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f000 f9a8 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00d      	beq.n	80057be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a6:	2b04      	cmp	r3, #4
 80057a8:	d107      	bne.n	80057ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e076      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057be:	88fb      	ldrh	r3, [r7, #6]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d105      	bne.n	80057d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057c4:	893b      	ldrh	r3, [r7, #8]
 80057c6:	b2da      	uxtb	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	611a      	str	r2, [r3, #16]
 80057ce:	e021      	b.n	8005814 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057d0:	893b      	ldrh	r3, [r7, #8]
 80057d2:	0a1b      	lsrs	r3, r3, #8
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057e0:	6a39      	ldr	r1, [r7, #32]
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f000 f982 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00d      	beq.n	800580a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d107      	bne.n	8005806 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005804:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e050      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800580a:	893b      	ldrh	r3, [r7, #8]
 800580c:	b2da      	uxtb	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005814:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005816:	6a39      	ldr	r1, [r7, #32]
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f000 f967 	bl	8005aec <I2C_WaitOnTXEFlagUntilTimeout>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00d      	beq.n	8005840 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005828:	2b04      	cmp	r3, #4
 800582a:	d107      	bne.n	800583c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800583a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e035      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800584e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	2200      	movs	r2, #0
 8005858:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 f82b 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00d      	beq.n	8005884 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005876:	d103      	bne.n	8005880 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800587e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e013      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005884:	897b      	ldrh	r3, [r7, #10]
 8005886:	b2db      	uxtb	r3, r3
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	b2da      	uxtb	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005896:	6a3a      	ldr	r2, [r7, #32]
 8005898:	4906      	ldr	r1, [pc, #24]	@ (80058b4 <I2C_RequestMemoryRead+0x1cc>)
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f886 	bl	80059ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e000      	b.n	80058ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3718      	adds	r7, #24
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	00010002 	.word	0x00010002

080058b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	4613      	mov	r3, r2
 80058c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058c8:	e048      	b.n	800595c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058d0:	d044      	beq.n	800595c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d2:	f7fd ff8d 	bl	80037f0 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	683a      	ldr	r2, [r7, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d302      	bcc.n	80058e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d139      	bne.n	800595c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	0c1b      	lsrs	r3, r3, #16
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d10d      	bne.n	800590e <I2C_WaitOnFlagUntilTimeout+0x56>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	43da      	mvns	r2, r3
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	4013      	ands	r3, r2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	bf0c      	ite	eq
 8005904:	2301      	moveq	r3, #1
 8005906:	2300      	movne	r3, #0
 8005908:	b2db      	uxtb	r3, r3
 800590a:	461a      	mov	r2, r3
 800590c:	e00c      	b.n	8005928 <I2C_WaitOnFlagUntilTimeout+0x70>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	43da      	mvns	r2, r3
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	4013      	ands	r3, r2
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	bf0c      	ite	eq
 8005920:	2301      	moveq	r3, #1
 8005922:	2300      	movne	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	461a      	mov	r2, r3
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	429a      	cmp	r2, r3
 800592c:	d116      	bne.n	800595c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2220      	movs	r2, #32
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005948:	f043 0220 	orr.w	r2, r3, #32
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e023      	b.n	80059a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	0c1b      	lsrs	r3, r3, #16
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b01      	cmp	r3, #1
 8005964:	d10d      	bne.n	8005982 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	43da      	mvns	r2, r3
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	4013      	ands	r3, r2
 8005972:	b29b      	uxth	r3, r3
 8005974:	2b00      	cmp	r3, #0
 8005976:	bf0c      	ite	eq
 8005978:	2301      	moveq	r3, #1
 800597a:	2300      	movne	r3, #0
 800597c:	b2db      	uxtb	r3, r3
 800597e:	461a      	mov	r2, r3
 8005980:	e00c      	b.n	800599c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	43da      	mvns	r2, r3
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	4013      	ands	r3, r2
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	bf0c      	ite	eq
 8005994:	2301      	moveq	r3, #1
 8005996:	2300      	movne	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	461a      	mov	r2, r3
 800599c:	79fb      	ldrb	r3, [r7, #7]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d093      	beq.n	80058ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059ba:	e071      	b.n	8005aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ca:	d123      	bne.n	8005a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a00:	f043 0204 	orr.w	r2, r3, #4
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e067      	b.n	8005ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a1a:	d041      	beq.n	8005aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1c:	f7fd fee8 	bl	80037f0 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d302      	bcc.n	8005a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d136      	bne.n	8005aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	0c1b      	lsrs	r3, r3, #16
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d10c      	bne.n	8005a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	43da      	mvns	r2, r3
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	4013      	ands	r3, r2
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	bf14      	ite	ne
 8005a4e:	2301      	movne	r3, #1
 8005a50:	2300      	moveq	r3, #0
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	e00b      	b.n	8005a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	43da      	mvns	r2, r3
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	4013      	ands	r3, r2
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	bf14      	ite	ne
 8005a68:	2301      	movne	r3, #1
 8005a6a:	2300      	moveq	r3, #0
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d016      	beq.n	8005aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8c:	f043 0220 	orr.w	r2, r3, #32
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e021      	b.n	8005ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	0c1b      	lsrs	r3, r3, #16
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d10c      	bne.n	8005ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	43da      	mvns	r2, r3
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	bf14      	ite	ne
 8005abc:	2301      	movne	r3, #1
 8005abe:	2300      	moveq	r3, #0
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	e00b      	b.n	8005adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	43da      	mvns	r2, r3
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	4013      	ands	r3, r2
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	bf14      	ite	ne
 8005ad6:	2301      	movne	r3, #1
 8005ad8:	2300      	moveq	r3, #0
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f47f af6d 	bne.w	80059bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005af8:	e034      	b.n	8005b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 f8e3 	bl	8005cc6 <I2C_IsAcknowledgeFailed>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e034      	b.n	8005b74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b10:	d028      	beq.n	8005b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b12:	f7fd fe6d 	bl	80037f0 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d302      	bcc.n	8005b28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d11d      	bne.n	8005b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b32:	2b80      	cmp	r3, #128	@ 0x80
 8005b34:	d016      	beq.n	8005b64 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b50:	f043 0220 	orr.w	r2, r3, #32
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e007      	b.n	8005b74 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b6e:	2b80      	cmp	r3, #128	@ 0x80
 8005b70:	d1c3      	bne.n	8005afa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b88:	e034      	b.n	8005bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 f89b 	bl	8005cc6 <I2C_IsAcknowledgeFailed>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e034      	b.n	8005c04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ba0:	d028      	beq.n	8005bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ba2:	f7fd fe25 	bl	80037f0 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d302      	bcc.n	8005bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d11d      	bne.n	8005bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b04      	cmp	r3, #4
 8005bc4:	d016      	beq.n	8005bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be0:	f043 0220 	orr.w	r2, r3, #32
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e007      	b.n	8005c04 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	f003 0304 	and.w	r3, r3, #4
 8005bfe:	2b04      	cmp	r3, #4
 8005c00:	d1c3      	bne.n	8005b8a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c18:	e049      	b.n	8005cae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	f003 0310 	and.w	r3, r3, #16
 8005c24:	2b10      	cmp	r3, #16
 8005c26:	d119      	bne.n	8005c5c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f06f 0210 	mvn.w	r2, #16
 8005c30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e030      	b.n	8005cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c5c:	f7fd fdc8 	bl	80037f0 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d302      	bcc.n	8005c72 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d11d      	bne.n	8005cae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c7c:	2b40      	cmp	r3, #64	@ 0x40
 8005c7e:	d016      	beq.n	8005cae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2220      	movs	r2, #32
 8005c8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9a:	f043 0220 	orr.w	r2, r3, #32
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e007      	b.n	8005cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb8:	2b40      	cmp	r3, #64	@ 0x40
 8005cba:	d1ae      	bne.n	8005c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cdc:	d11b      	bne.n	8005d16 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005ce6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d02:	f043 0204 	orr.w	r2, r3, #4
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e000      	b.n	8005d18 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d101      	bne.n	8005d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e0cc      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d38:	4b68      	ldr	r3, [pc, #416]	@ (8005edc <HAL_RCC_ClockConfig+0x1b8>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 030f 	and.w	r3, r3, #15
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d90c      	bls.n	8005d60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d46:	4b65      	ldr	r3, [pc, #404]	@ (8005edc <HAL_RCC_ClockConfig+0x1b8>)
 8005d48:	683a      	ldr	r2, [r7, #0]
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d4e:	4b63      	ldr	r3, [pc, #396]	@ (8005edc <HAL_RCC_ClockConfig+0x1b8>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 030f 	and.w	r3, r3, #15
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d001      	beq.n	8005d60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e0b8      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d020      	beq.n	8005dae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d005      	beq.n	8005d84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d78:	4b59      	ldr	r3, [pc, #356]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	4a58      	ldr	r2, [pc, #352]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0308 	and.w	r3, r3, #8
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d005      	beq.n	8005d9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d90:	4b53      	ldr	r3, [pc, #332]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	4a52      	ldr	r2, [pc, #328]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d96:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d9c:	4b50      	ldr	r3, [pc, #320]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	494d      	ldr	r1, [pc, #308]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d044      	beq.n	8005e44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d107      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dc2:	4b47      	ldr	r3, [pc, #284]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d119      	bne.n	8005e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e07f      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d003      	beq.n	8005de2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dde:	2b03      	cmp	r3, #3
 8005de0:	d107      	bne.n	8005df2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005de2:	4b3f      	ldr	r3, [pc, #252]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d109      	bne.n	8005e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e06f      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005df2:	4b3b      	ldr	r3, [pc, #236]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0302 	and.w	r3, r3, #2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e067      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e02:	4b37      	ldr	r3, [pc, #220]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f023 0203 	bic.w	r2, r3, #3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	4934      	ldr	r1, [pc, #208]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e14:	f7fd fcec 	bl	80037f0 <HAL_GetTick>
 8005e18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e1a:	e00a      	b.n	8005e32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e1c:	f7fd fce8 	bl	80037f0 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d901      	bls.n	8005e32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e04f      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e32:	4b2b      	ldr	r3, [pc, #172]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f003 020c 	and.w	r2, r3, #12
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d1eb      	bne.n	8005e1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e44:	4b25      	ldr	r3, [pc, #148]	@ (8005edc <HAL_RCC_ClockConfig+0x1b8>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 030f 	and.w	r3, r3, #15
 8005e4c:	683a      	ldr	r2, [r7, #0]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d20c      	bcs.n	8005e6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e52:	4b22      	ldr	r3, [pc, #136]	@ (8005edc <HAL_RCC_ClockConfig+0x1b8>)
 8005e54:	683a      	ldr	r2, [r7, #0]
 8005e56:	b2d2      	uxtb	r2, r2
 8005e58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e5a:	4b20      	ldr	r3, [pc, #128]	@ (8005edc <HAL_RCC_ClockConfig+0x1b8>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 030f 	and.w	r3, r3, #15
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d001      	beq.n	8005e6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e032      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 0304 	and.w	r3, r3, #4
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d008      	beq.n	8005e8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e78:	4b19      	ldr	r3, [pc, #100]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	4916      	ldr	r1, [pc, #88]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d009      	beq.n	8005eaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e96:	4b12      	ldr	r3, [pc, #72]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	490e      	ldr	r1, [pc, #56]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005eaa:	f000 f855 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee0 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	091b      	lsrs	r3, r3, #4
 8005eb6:	f003 030f 	and.w	r3, r3, #15
 8005eba:	490a      	ldr	r1, [pc, #40]	@ (8005ee4 <HAL_RCC_ClockConfig+0x1c0>)
 8005ebc:	5ccb      	ldrb	r3, [r1, r3]
 8005ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8005ec2:	4a09      	ldr	r2, [pc, #36]	@ (8005ee8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ec4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005ec6:	4b09      	ldr	r3, [pc, #36]	@ (8005eec <HAL_RCC_ClockConfig+0x1c8>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7fd fc4c 	bl	8003768 <HAL_InitTick>

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	40023c00 	.word	0x40023c00
 8005ee0:	40023800 	.word	0x40023800
 8005ee4:	080113f0 	.word	0x080113f0
 8005ee8:	20000000 	.word	0x20000000
 8005eec:	20000004 	.word	0x20000004

08005ef0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ef4:	4b03      	ldr	r3, [pc, #12]	@ (8005f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	20000000 	.word	0x20000000

08005f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f0c:	f7ff fff0 	bl	8005ef0 <HAL_RCC_GetHCLKFreq>
 8005f10:	4602      	mov	r2, r0
 8005f12:	4b05      	ldr	r3, [pc, #20]	@ (8005f28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	0a9b      	lsrs	r3, r3, #10
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	4903      	ldr	r1, [pc, #12]	@ (8005f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f1e:	5ccb      	ldrb	r3, [r1, r3]
 8005f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	40023800 	.word	0x40023800
 8005f2c:	08011400 	.word	0x08011400

08005f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f34:	f7ff ffdc 	bl	8005ef0 <HAL_RCC_GetHCLKFreq>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	4b05      	ldr	r3, [pc, #20]	@ (8005f50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	0b5b      	lsrs	r3, r3, #13
 8005f40:	f003 0307 	and.w	r3, r3, #7
 8005f44:	4903      	ldr	r1, [pc, #12]	@ (8005f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f46:	5ccb      	ldrb	r3, [r1, r3]
 8005f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	40023800 	.word	0x40023800
 8005f54:	08011400 	.word	0x08011400

08005f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f5c:	b0ae      	sub	sp, #184	@ 0xb8
 8005f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f7e:	4bcb      	ldr	r3, [pc, #812]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f003 030c 	and.w	r3, r3, #12
 8005f86:	2b0c      	cmp	r3, #12
 8005f88:	f200 8206 	bhi.w	8006398 <HAL_RCC_GetSysClockFreq+0x440>
 8005f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f92:	bf00      	nop
 8005f94:	08005fc9 	.word	0x08005fc9
 8005f98:	08006399 	.word	0x08006399
 8005f9c:	08006399 	.word	0x08006399
 8005fa0:	08006399 	.word	0x08006399
 8005fa4:	08005fd1 	.word	0x08005fd1
 8005fa8:	08006399 	.word	0x08006399
 8005fac:	08006399 	.word	0x08006399
 8005fb0:	08006399 	.word	0x08006399
 8005fb4:	08005fd9 	.word	0x08005fd9
 8005fb8:	08006399 	.word	0x08006399
 8005fbc:	08006399 	.word	0x08006399
 8005fc0:	08006399 	.word	0x08006399
 8005fc4:	080061c9 	.word	0x080061c9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fc8:	4bb9      	ldr	r3, [pc, #740]	@ (80062b0 <HAL_RCC_GetSysClockFreq+0x358>)
 8005fca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005fce:	e1e7      	b.n	80063a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fd0:	4bb8      	ldr	r3, [pc, #736]	@ (80062b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005fd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005fd6:	e1e3      	b.n	80063a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fd8:	4bb4      	ldr	r3, [pc, #720]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fe0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fe4:	4bb1      	ldr	r3, [pc, #708]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d071      	beq.n	80060d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ff0:	4bae      	ldr	r3, [pc, #696]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	099b      	lsrs	r3, r3, #6
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ffc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006000:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006008:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800600c:	2300      	movs	r3, #0
 800600e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006012:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006016:	4622      	mov	r2, r4
 8006018:	462b      	mov	r3, r5
 800601a:	f04f 0000 	mov.w	r0, #0
 800601e:	f04f 0100 	mov.w	r1, #0
 8006022:	0159      	lsls	r1, r3, #5
 8006024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006028:	0150      	lsls	r0, r2, #5
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4621      	mov	r1, r4
 8006030:	1a51      	subs	r1, r2, r1
 8006032:	6439      	str	r1, [r7, #64]	@ 0x40
 8006034:	4629      	mov	r1, r5
 8006036:	eb63 0301 	sbc.w	r3, r3, r1
 800603a:	647b      	str	r3, [r7, #68]	@ 0x44
 800603c:	f04f 0200 	mov.w	r2, #0
 8006040:	f04f 0300 	mov.w	r3, #0
 8006044:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006048:	4649      	mov	r1, r9
 800604a:	018b      	lsls	r3, r1, #6
 800604c:	4641      	mov	r1, r8
 800604e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006052:	4641      	mov	r1, r8
 8006054:	018a      	lsls	r2, r1, #6
 8006056:	4641      	mov	r1, r8
 8006058:	1a51      	subs	r1, r2, r1
 800605a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800605c:	4649      	mov	r1, r9
 800605e:	eb63 0301 	sbc.w	r3, r3, r1
 8006062:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006064:	f04f 0200 	mov.w	r2, #0
 8006068:	f04f 0300 	mov.w	r3, #0
 800606c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8006070:	4649      	mov	r1, r9
 8006072:	00cb      	lsls	r3, r1, #3
 8006074:	4641      	mov	r1, r8
 8006076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800607a:	4641      	mov	r1, r8
 800607c:	00ca      	lsls	r2, r1, #3
 800607e:	4610      	mov	r0, r2
 8006080:	4619      	mov	r1, r3
 8006082:	4603      	mov	r3, r0
 8006084:	4622      	mov	r2, r4
 8006086:	189b      	adds	r3, r3, r2
 8006088:	633b      	str	r3, [r7, #48]	@ 0x30
 800608a:	462b      	mov	r3, r5
 800608c:	460a      	mov	r2, r1
 800608e:	eb42 0303 	adc.w	r3, r2, r3
 8006092:	637b      	str	r3, [r7, #52]	@ 0x34
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80060a0:	4629      	mov	r1, r5
 80060a2:	024b      	lsls	r3, r1, #9
 80060a4:	4621      	mov	r1, r4
 80060a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80060aa:	4621      	mov	r1, r4
 80060ac:	024a      	lsls	r2, r1, #9
 80060ae:	4610      	mov	r0, r2
 80060b0:	4619      	mov	r1, r3
 80060b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80060c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80060c4:	f7fa fde0 	bl	8000c88 <__aeabi_uldivmod>
 80060c8:	4602      	mov	r2, r0
 80060ca:	460b      	mov	r3, r1
 80060cc:	4613      	mov	r3, r2
 80060ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060d2:	e067      	b.n	80061a4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060d4:	4b75      	ldr	r3, [pc, #468]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	099b      	lsrs	r3, r3, #6
 80060da:	2200      	movs	r2, #0
 80060dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060e0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80060e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80060e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80060ee:	2300      	movs	r3, #0
 80060f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80060f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80060f6:	4622      	mov	r2, r4
 80060f8:	462b      	mov	r3, r5
 80060fa:	f04f 0000 	mov.w	r0, #0
 80060fe:	f04f 0100 	mov.w	r1, #0
 8006102:	0159      	lsls	r1, r3, #5
 8006104:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006108:	0150      	lsls	r0, r2, #5
 800610a:	4602      	mov	r2, r0
 800610c:	460b      	mov	r3, r1
 800610e:	4621      	mov	r1, r4
 8006110:	1a51      	subs	r1, r2, r1
 8006112:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006114:	4629      	mov	r1, r5
 8006116:	eb63 0301 	sbc.w	r3, r3, r1
 800611a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800611c:	f04f 0200 	mov.w	r2, #0
 8006120:	f04f 0300 	mov.w	r3, #0
 8006124:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006128:	4649      	mov	r1, r9
 800612a:	018b      	lsls	r3, r1, #6
 800612c:	4641      	mov	r1, r8
 800612e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006132:	4641      	mov	r1, r8
 8006134:	018a      	lsls	r2, r1, #6
 8006136:	4641      	mov	r1, r8
 8006138:	ebb2 0a01 	subs.w	sl, r2, r1
 800613c:	4649      	mov	r1, r9
 800613e:	eb63 0b01 	sbc.w	fp, r3, r1
 8006142:	f04f 0200 	mov.w	r2, #0
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800614e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006152:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006156:	4692      	mov	sl, r2
 8006158:	469b      	mov	fp, r3
 800615a:	4623      	mov	r3, r4
 800615c:	eb1a 0303 	adds.w	r3, sl, r3
 8006160:	623b      	str	r3, [r7, #32]
 8006162:	462b      	mov	r3, r5
 8006164:	eb4b 0303 	adc.w	r3, fp, r3
 8006168:	627b      	str	r3, [r7, #36]	@ 0x24
 800616a:	f04f 0200 	mov.w	r2, #0
 800616e:	f04f 0300 	mov.w	r3, #0
 8006172:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006176:	4629      	mov	r1, r5
 8006178:	028b      	lsls	r3, r1, #10
 800617a:	4621      	mov	r1, r4
 800617c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006180:	4621      	mov	r1, r4
 8006182:	028a      	lsls	r2, r1, #10
 8006184:	4610      	mov	r0, r2
 8006186:	4619      	mov	r1, r3
 8006188:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800618c:	2200      	movs	r2, #0
 800618e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006190:	677a      	str	r2, [r7, #116]	@ 0x74
 8006192:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006196:	f7fa fd77 	bl	8000c88 <__aeabi_uldivmod>
 800619a:	4602      	mov	r2, r0
 800619c:	460b      	mov	r3, r1
 800619e:	4613      	mov	r3, r2
 80061a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80061a4:	4b41      	ldr	r3, [pc, #260]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	0c1b      	lsrs	r3, r3, #16
 80061aa:	f003 0303 	and.w	r3, r3, #3
 80061ae:	3301      	adds	r3, #1
 80061b0:	005b      	lsls	r3, r3, #1
 80061b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80061b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80061ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80061be:	fbb2 f3f3 	udiv	r3, r2, r3
 80061c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80061c6:	e0eb      	b.n	80063a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061c8:	4b38      	ldr	r3, [pc, #224]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061d4:	4b35      	ldr	r3, [pc, #212]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d06b      	beq.n	80062b8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061e0:	4b32      	ldr	r3, [pc, #200]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x354>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	099b      	lsrs	r3, r3, #6
 80061e6:	2200      	movs	r2, #0
 80061e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80061f4:	2300      	movs	r3, #0
 80061f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80061f8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80061fc:	4622      	mov	r2, r4
 80061fe:	462b      	mov	r3, r5
 8006200:	f04f 0000 	mov.w	r0, #0
 8006204:	f04f 0100 	mov.w	r1, #0
 8006208:	0159      	lsls	r1, r3, #5
 800620a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800620e:	0150      	lsls	r0, r2, #5
 8006210:	4602      	mov	r2, r0
 8006212:	460b      	mov	r3, r1
 8006214:	4621      	mov	r1, r4
 8006216:	1a51      	subs	r1, r2, r1
 8006218:	61b9      	str	r1, [r7, #24]
 800621a:	4629      	mov	r1, r5
 800621c:	eb63 0301 	sbc.w	r3, r3, r1
 8006220:	61fb      	str	r3, [r7, #28]
 8006222:	f04f 0200 	mov.w	r2, #0
 8006226:	f04f 0300 	mov.w	r3, #0
 800622a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800622e:	4659      	mov	r1, fp
 8006230:	018b      	lsls	r3, r1, #6
 8006232:	4651      	mov	r1, sl
 8006234:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006238:	4651      	mov	r1, sl
 800623a:	018a      	lsls	r2, r1, #6
 800623c:	4651      	mov	r1, sl
 800623e:	ebb2 0801 	subs.w	r8, r2, r1
 8006242:	4659      	mov	r1, fp
 8006244:	eb63 0901 	sbc.w	r9, r3, r1
 8006248:	f04f 0200 	mov.w	r2, #0
 800624c:	f04f 0300 	mov.w	r3, #0
 8006250:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006254:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006258:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800625c:	4690      	mov	r8, r2
 800625e:	4699      	mov	r9, r3
 8006260:	4623      	mov	r3, r4
 8006262:	eb18 0303 	adds.w	r3, r8, r3
 8006266:	613b      	str	r3, [r7, #16]
 8006268:	462b      	mov	r3, r5
 800626a:	eb49 0303 	adc.w	r3, r9, r3
 800626e:	617b      	str	r3, [r7, #20]
 8006270:	f04f 0200 	mov.w	r2, #0
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800627c:	4629      	mov	r1, r5
 800627e:	024b      	lsls	r3, r1, #9
 8006280:	4621      	mov	r1, r4
 8006282:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006286:	4621      	mov	r1, r4
 8006288:	024a      	lsls	r2, r1, #9
 800628a:	4610      	mov	r0, r2
 800628c:	4619      	mov	r1, r3
 800628e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006292:	2200      	movs	r2, #0
 8006294:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006296:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006298:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800629c:	f7fa fcf4 	bl	8000c88 <__aeabi_uldivmod>
 80062a0:	4602      	mov	r2, r0
 80062a2:	460b      	mov	r3, r1
 80062a4:	4613      	mov	r3, r2
 80062a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062aa:	e065      	b.n	8006378 <HAL_RCC_GetSysClockFreq+0x420>
 80062ac:	40023800 	.word	0x40023800
 80062b0:	00f42400 	.word	0x00f42400
 80062b4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062b8:	4b3d      	ldr	r3, [pc, #244]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x458>)
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	099b      	lsrs	r3, r3, #6
 80062be:	2200      	movs	r2, #0
 80062c0:	4618      	mov	r0, r3
 80062c2:	4611      	mov	r1, r2
 80062c4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80062c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80062ca:	2300      	movs	r3, #0
 80062cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80062ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80062d2:	4642      	mov	r2, r8
 80062d4:	464b      	mov	r3, r9
 80062d6:	f04f 0000 	mov.w	r0, #0
 80062da:	f04f 0100 	mov.w	r1, #0
 80062de:	0159      	lsls	r1, r3, #5
 80062e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062e4:	0150      	lsls	r0, r2, #5
 80062e6:	4602      	mov	r2, r0
 80062e8:	460b      	mov	r3, r1
 80062ea:	4641      	mov	r1, r8
 80062ec:	1a51      	subs	r1, r2, r1
 80062ee:	60b9      	str	r1, [r7, #8]
 80062f0:	4649      	mov	r1, r9
 80062f2:	eb63 0301 	sbc.w	r3, r3, r1
 80062f6:	60fb      	str	r3, [r7, #12]
 80062f8:	f04f 0200 	mov.w	r2, #0
 80062fc:	f04f 0300 	mov.w	r3, #0
 8006300:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006304:	4659      	mov	r1, fp
 8006306:	018b      	lsls	r3, r1, #6
 8006308:	4651      	mov	r1, sl
 800630a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800630e:	4651      	mov	r1, sl
 8006310:	018a      	lsls	r2, r1, #6
 8006312:	4651      	mov	r1, sl
 8006314:	1a54      	subs	r4, r2, r1
 8006316:	4659      	mov	r1, fp
 8006318:	eb63 0501 	sbc.w	r5, r3, r1
 800631c:	f04f 0200 	mov.w	r2, #0
 8006320:	f04f 0300 	mov.w	r3, #0
 8006324:	00eb      	lsls	r3, r5, #3
 8006326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800632a:	00e2      	lsls	r2, r4, #3
 800632c:	4614      	mov	r4, r2
 800632e:	461d      	mov	r5, r3
 8006330:	4643      	mov	r3, r8
 8006332:	18e3      	adds	r3, r4, r3
 8006334:	603b      	str	r3, [r7, #0]
 8006336:	464b      	mov	r3, r9
 8006338:	eb45 0303 	adc.w	r3, r5, r3
 800633c:	607b      	str	r3, [r7, #4]
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	f04f 0300 	mov.w	r3, #0
 8006346:	e9d7 4500 	ldrd	r4, r5, [r7]
 800634a:	4629      	mov	r1, r5
 800634c:	028b      	lsls	r3, r1, #10
 800634e:	4621      	mov	r1, r4
 8006350:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006354:	4621      	mov	r1, r4
 8006356:	028a      	lsls	r2, r1, #10
 8006358:	4610      	mov	r0, r2
 800635a:	4619      	mov	r1, r3
 800635c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006360:	2200      	movs	r2, #0
 8006362:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006364:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006366:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800636a:	f7fa fc8d 	bl	8000c88 <__aeabi_uldivmod>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	4613      	mov	r3, r2
 8006374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006378:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	0f1b      	lsrs	r3, r3, #28
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8006386:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800638a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800638e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006392:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006396:	e003      	b.n	80063a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006398:	4b06      	ldr	r3, [pc, #24]	@ (80063b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800639a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800639e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	37b8      	adds	r7, #184	@ 0xb8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063ae:	bf00      	nop
 80063b0:	40023800 	.word	0x40023800
 80063b4:	00f42400 	.word	0x00f42400

080063b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d101      	bne.n	80063ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	e28d      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 8083 	beq.w	80064de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80063d8:	4b94      	ldr	r3, [pc, #592]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f003 030c 	and.w	r3, r3, #12
 80063e0:	2b04      	cmp	r3, #4
 80063e2:	d019      	beq.n	8006418 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80063e4:	4b91      	ldr	r3, [pc, #580]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f003 030c 	and.w	r3, r3, #12
        || \
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d106      	bne.n	80063fe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80063f0:	4b8e      	ldr	r3, [pc, #568]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063fc:	d00c      	beq.n	8006418 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063fe:	4b8b      	ldr	r3, [pc, #556]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006406:	2b0c      	cmp	r3, #12
 8006408:	d112      	bne.n	8006430 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800640a:	4b88      	ldr	r3, [pc, #544]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006412:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006416:	d10b      	bne.n	8006430 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006418:	4b84      	ldr	r3, [pc, #528]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d05b      	beq.n	80064dc <HAL_RCC_OscConfig+0x124>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d157      	bne.n	80064dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e25a      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006438:	d106      	bne.n	8006448 <HAL_RCC_OscConfig+0x90>
 800643a:	4b7c      	ldr	r3, [pc, #496]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a7b      	ldr	r2, [pc, #492]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	e01d      	b.n	8006484 <HAL_RCC_OscConfig+0xcc>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006450:	d10c      	bne.n	800646c <HAL_RCC_OscConfig+0xb4>
 8006452:	4b76      	ldr	r3, [pc, #472]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a75      	ldr	r2, [pc, #468]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	4b73      	ldr	r3, [pc, #460]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a72      	ldr	r2, [pc, #456]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	e00b      	b.n	8006484 <HAL_RCC_OscConfig+0xcc>
 800646c:	4b6f      	ldr	r3, [pc, #444]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a6e      	ldr	r2, [pc, #440]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	4b6c      	ldr	r3, [pc, #432]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a6b      	ldr	r2, [pc, #428]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800647e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d013      	beq.n	80064b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648c:	f7fd f9b0 	bl	80037f0 <HAL_GetTick>
 8006490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006492:	e008      	b.n	80064a6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006494:	f7fd f9ac 	bl	80037f0 <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	2b64      	cmp	r3, #100	@ 0x64
 80064a0:	d901      	bls.n	80064a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e21f      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064a6:	4b61      	ldr	r3, [pc, #388]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0f0      	beq.n	8006494 <HAL_RCC_OscConfig+0xdc>
 80064b2:	e014      	b.n	80064de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b4:	f7fd f99c 	bl	80037f0 <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ba:	e008      	b.n	80064ce <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064bc:	f7fd f998 	bl	80037f0 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b64      	cmp	r3, #100	@ 0x64
 80064c8:	d901      	bls.n	80064ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e20b      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ce:	4b57      	ldr	r3, [pc, #348]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1f0      	bne.n	80064bc <HAL_RCC_OscConfig+0x104>
 80064da:	e000      	b.n	80064de <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d06f      	beq.n	80065ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80064ea:	4b50      	ldr	r3, [pc, #320]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d017      	beq.n	8006526 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80064f6:	4b4d      	ldr	r3, [pc, #308]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80064fe:	2b08      	cmp	r3, #8
 8006500:	d105      	bne.n	800650e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006502:	4b4a      	ldr	r3, [pc, #296]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00b      	beq.n	8006526 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800650e:	4b47      	ldr	r3, [pc, #284]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006516:	2b0c      	cmp	r3, #12
 8006518:	d11c      	bne.n	8006554 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800651a:	4b44      	ldr	r3, [pc, #272]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006522:	2b00      	cmp	r3, #0
 8006524:	d116      	bne.n	8006554 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006526:	4b41      	ldr	r3, [pc, #260]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0302 	and.w	r3, r3, #2
 800652e:	2b00      	cmp	r3, #0
 8006530:	d005      	beq.n	800653e <HAL_RCC_OscConfig+0x186>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	2b01      	cmp	r3, #1
 8006538:	d001      	beq.n	800653e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e1d3      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800653e:	4b3b      	ldr	r3, [pc, #236]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	00db      	lsls	r3, r3, #3
 800654c:	4937      	ldr	r1, [pc, #220]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800654e:	4313      	orrs	r3, r2
 8006550:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006552:	e03a      	b.n	80065ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d020      	beq.n	800659e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800655c:	4b34      	ldr	r3, [pc, #208]	@ (8006630 <HAL_RCC_OscConfig+0x278>)
 800655e:	2201      	movs	r2, #1
 8006560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006562:	f7fd f945 	bl	80037f0 <HAL_GetTick>
 8006566:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006568:	e008      	b.n	800657c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800656a:	f7fd f941 	bl	80037f0 <HAL_GetTick>
 800656e:	4602      	mov	r2, r0
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	2b02      	cmp	r3, #2
 8006576:	d901      	bls.n	800657c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006578:	2303      	movs	r3, #3
 800657a:	e1b4      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800657c:	4b2b      	ldr	r3, [pc, #172]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0302 	and.w	r3, r3, #2
 8006584:	2b00      	cmp	r3, #0
 8006586:	d0f0      	beq.n	800656a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006588:	4b28      	ldr	r3, [pc, #160]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	00db      	lsls	r3, r3, #3
 8006596:	4925      	ldr	r1, [pc, #148]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006598:	4313      	orrs	r3, r2
 800659a:	600b      	str	r3, [r1, #0]
 800659c:	e015      	b.n	80065ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800659e:	4b24      	ldr	r3, [pc, #144]	@ (8006630 <HAL_RCC_OscConfig+0x278>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a4:	f7fd f924 	bl	80037f0 <HAL_GetTick>
 80065a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065aa:	e008      	b.n	80065be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065ac:	f7fd f920 	bl	80037f0 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	d901      	bls.n	80065be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e193      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065be:	4b1b      	ldr	r3, [pc, #108]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1f0      	bne.n	80065ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f003 0308 	and.w	r3, r3, #8
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d036      	beq.n	8006644 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d016      	beq.n	800660c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065de:	4b15      	ldr	r3, [pc, #84]	@ (8006634 <HAL_RCC_OscConfig+0x27c>)
 80065e0:	2201      	movs	r2, #1
 80065e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e4:	f7fd f904 	bl	80037f0 <HAL_GetTick>
 80065e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065ea:	e008      	b.n	80065fe <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065ec:	f7fd f900 	bl	80037f0 <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e173      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065fe:	4b0b      	ldr	r3, [pc, #44]	@ (800662c <HAL_RCC_OscConfig+0x274>)
 8006600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d0f0      	beq.n	80065ec <HAL_RCC_OscConfig+0x234>
 800660a:	e01b      	b.n	8006644 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800660c:	4b09      	ldr	r3, [pc, #36]	@ (8006634 <HAL_RCC_OscConfig+0x27c>)
 800660e:	2200      	movs	r2, #0
 8006610:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006612:	f7fd f8ed 	bl	80037f0 <HAL_GetTick>
 8006616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006618:	e00e      	b.n	8006638 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800661a:	f7fd f8e9 	bl	80037f0 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	2b02      	cmp	r3, #2
 8006626:	d907      	bls.n	8006638 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e15c      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
 800662c:	40023800 	.word	0x40023800
 8006630:	42470000 	.word	0x42470000
 8006634:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006638:	4b8a      	ldr	r3, [pc, #552]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800663a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800663c:	f003 0302 	and.w	r3, r3, #2
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1ea      	bne.n	800661a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0304 	and.w	r3, r3, #4
 800664c:	2b00      	cmp	r3, #0
 800664e:	f000 8097 	beq.w	8006780 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006652:	2300      	movs	r3, #0
 8006654:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006656:	4b83      	ldr	r3, [pc, #524]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800665a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d10f      	bne.n	8006682 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006662:	2300      	movs	r3, #0
 8006664:	60bb      	str	r3, [r7, #8]
 8006666:	4b7f      	ldr	r3, [pc, #508]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800666a:	4a7e      	ldr	r2, [pc, #504]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800666c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006670:	6413      	str	r3, [r2, #64]	@ 0x40
 8006672:	4b7c      	ldr	r3, [pc, #496]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006676:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800667a:	60bb      	str	r3, [r7, #8]
 800667c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800667e:	2301      	movs	r3, #1
 8006680:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006682:	4b79      	ldr	r3, [pc, #484]	@ (8006868 <HAL_RCC_OscConfig+0x4b0>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800668a:	2b00      	cmp	r3, #0
 800668c:	d118      	bne.n	80066c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800668e:	4b76      	ldr	r3, [pc, #472]	@ (8006868 <HAL_RCC_OscConfig+0x4b0>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a75      	ldr	r2, [pc, #468]	@ (8006868 <HAL_RCC_OscConfig+0x4b0>)
 8006694:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800669a:	f7fd f8a9 	bl	80037f0 <HAL_GetTick>
 800669e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066a2:	f7fd f8a5 	bl	80037f0 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e118      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066b4:	4b6c      	ldr	r3, [pc, #432]	@ (8006868 <HAL_RCC_OscConfig+0x4b0>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d0f0      	beq.n	80066a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d106      	bne.n	80066d6 <HAL_RCC_OscConfig+0x31e>
 80066c8:	4b66      	ldr	r3, [pc, #408]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066cc:	4a65      	ldr	r2, [pc, #404]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066ce:	f043 0301 	orr.w	r3, r3, #1
 80066d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80066d4:	e01c      	b.n	8006710 <HAL_RCC_OscConfig+0x358>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	2b05      	cmp	r3, #5
 80066dc:	d10c      	bne.n	80066f8 <HAL_RCC_OscConfig+0x340>
 80066de:	4b61      	ldr	r3, [pc, #388]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066e2:	4a60      	ldr	r2, [pc, #384]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066e4:	f043 0304 	orr.w	r3, r3, #4
 80066e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80066ea:	4b5e      	ldr	r3, [pc, #376]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ee:	4a5d      	ldr	r2, [pc, #372]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066f0:	f043 0301 	orr.w	r3, r3, #1
 80066f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80066f6:	e00b      	b.n	8006710 <HAL_RCC_OscConfig+0x358>
 80066f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066fc:	4a59      	ldr	r2, [pc, #356]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80066fe:	f023 0301 	bic.w	r3, r3, #1
 8006702:	6713      	str	r3, [r2, #112]	@ 0x70
 8006704:	4b57      	ldr	r3, [pc, #348]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006708:	4a56      	ldr	r2, [pc, #344]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800670a:	f023 0304 	bic.w	r3, r3, #4
 800670e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d015      	beq.n	8006744 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006718:	f7fd f86a 	bl	80037f0 <HAL_GetTick>
 800671c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800671e:	e00a      	b.n	8006736 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006720:	f7fd f866 	bl	80037f0 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800672e:	4293      	cmp	r3, r2
 8006730:	d901      	bls.n	8006736 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e0d7      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006736:	4b4b      	ldr	r3, [pc, #300]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0ee      	beq.n	8006720 <HAL_RCC_OscConfig+0x368>
 8006742:	e014      	b.n	800676e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006744:	f7fd f854 	bl	80037f0 <HAL_GetTick>
 8006748:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800674a:	e00a      	b.n	8006762 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800674c:	f7fd f850 	bl	80037f0 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800675a:	4293      	cmp	r3, r2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e0c1      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006762:	4b40      	ldr	r3, [pc, #256]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1ee      	bne.n	800674c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800676e:	7dfb      	ldrb	r3, [r7, #23]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d105      	bne.n	8006780 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006774:	4b3b      	ldr	r3, [pc, #236]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 8006776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006778:	4a3a      	ldr	r2, [pc, #232]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800677a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800677e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 80ad 	beq.w	80068e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800678a:	4b36      	ldr	r3, [pc, #216]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f003 030c 	and.w	r3, r3, #12
 8006792:	2b08      	cmp	r3, #8
 8006794:	d060      	beq.n	8006858 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	2b02      	cmp	r3, #2
 800679c:	d145      	bne.n	800682a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800679e:	4b33      	ldr	r3, [pc, #204]	@ (800686c <HAL_RCC_OscConfig+0x4b4>)
 80067a0:	2200      	movs	r2, #0
 80067a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a4:	f7fd f824 	bl	80037f0 <HAL_GetTick>
 80067a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067aa:	e008      	b.n	80067be <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ac:	f7fd f820 	bl	80037f0 <HAL_GetTick>
 80067b0:	4602      	mov	r2, r0
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	2b02      	cmp	r3, #2
 80067b8:	d901      	bls.n	80067be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80067ba:	2303      	movs	r3, #3
 80067bc:	e093      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067be:	4b29      	ldr	r3, [pc, #164]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d1f0      	bne.n	80067ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	69da      	ldr	r2, [r3, #28]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a1b      	ldr	r3, [r3, #32]
 80067d2:	431a      	orrs	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d8:	019b      	lsls	r3, r3, #6
 80067da:	431a      	orrs	r2, r3
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e0:	085b      	lsrs	r3, r3, #1
 80067e2:	3b01      	subs	r3, #1
 80067e4:	041b      	lsls	r3, r3, #16
 80067e6:	431a      	orrs	r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ec:	061b      	lsls	r3, r3, #24
 80067ee:	431a      	orrs	r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f4:	071b      	lsls	r3, r3, #28
 80067f6:	491b      	ldr	r1, [pc, #108]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067fc:	4b1b      	ldr	r3, [pc, #108]	@ (800686c <HAL_RCC_OscConfig+0x4b4>)
 80067fe:	2201      	movs	r2, #1
 8006800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006802:	f7fc fff5 	bl	80037f0 <HAL_GetTick>
 8006806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006808:	e008      	b.n	800681c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800680a:	f7fc fff1 	bl	80037f0 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b02      	cmp	r3, #2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e064      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800681c:	4b11      	ldr	r3, [pc, #68]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0f0      	beq.n	800680a <HAL_RCC_OscConfig+0x452>
 8006828:	e05c      	b.n	80068e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800682a:	4b10      	ldr	r3, [pc, #64]	@ (800686c <HAL_RCC_OscConfig+0x4b4>)
 800682c:	2200      	movs	r2, #0
 800682e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006830:	f7fc ffde 	bl	80037f0 <HAL_GetTick>
 8006834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006836:	e008      	b.n	800684a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006838:	f7fc ffda 	bl	80037f0 <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	2b02      	cmp	r3, #2
 8006844:	d901      	bls.n	800684a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	e04d      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800684a:	4b06      	ldr	r3, [pc, #24]	@ (8006864 <HAL_RCC_OscConfig+0x4ac>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1f0      	bne.n	8006838 <HAL_RCC_OscConfig+0x480>
 8006856:	e045      	b.n	80068e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d107      	bne.n	8006870 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e040      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
 8006864:	40023800 	.word	0x40023800
 8006868:	40007000 	.word	0x40007000
 800686c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006870:	4b1f      	ldr	r3, [pc, #124]	@ (80068f0 <HAL_RCC_OscConfig+0x538>)
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d030      	beq.n	80068e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006888:	429a      	cmp	r2, r3
 800688a:	d129      	bne.n	80068e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006896:	429a      	cmp	r2, r3
 8006898:	d122      	bne.n	80068e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80068a0:	4013      	ands	r3, r2
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80068a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d119      	bne.n	80068e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b6:	085b      	lsrs	r3, r3, #1
 80068b8:	3b01      	subs	r3, #1
 80068ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80068bc:	429a      	cmp	r2, r3
 80068be:	d10f      	bne.n	80068e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d107      	bne.n	80068e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068dc:	429a      	cmp	r2, r3
 80068de:	d001      	beq.n	80068e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3718      	adds	r7, #24
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	40023800 	.word	0x40023800

080068f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d101      	bne.n	8006906 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e07b      	b.n	80069fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690a:	2b00      	cmp	r3, #0
 800690c:	d108      	bne.n	8006920 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006916:	d009      	beq.n	800692c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	61da      	str	r2, [r3, #28]
 800691e:	e005      	b.n	800692c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d106      	bne.n	800694c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f7fc fbd6 	bl	80030f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006962:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006974:	431a      	orrs	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	431a      	orrs	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	431a      	orrs	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	699b      	ldr	r3, [r3, #24]
 8006998:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800699c:	431a      	orrs	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069a6:	431a      	orrs	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6a1b      	ldr	r3, [r3, #32]
 80069ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b0:	ea42 0103 	orr.w	r1, r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	0c1b      	lsrs	r3, r3, #16
 80069ca:	f003 0104 	and.w	r1, r3, #4
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	f003 0210 	and.w	r2, r3, #16
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	430a      	orrs	r2, r1
 80069dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b088      	sub	sp, #32
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	60f8      	str	r0, [r7, #12]
 8006a0e:	60b9      	str	r1, [r7, #8]
 8006a10:	603b      	str	r3, [r7, #0]
 8006a12:	4613      	mov	r3, r2
 8006a14:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a16:	f7fc feeb 	bl	80037f0 <HAL_GetTick>
 8006a1a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006a1c:	88fb      	ldrh	r3, [r7, #6]
 8006a1e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d001      	beq.n	8006a30 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	e12a      	b.n	8006c86 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d002      	beq.n	8006a3c <HAL_SPI_Transmit+0x36>
 8006a36:	88fb      	ldrh	r3, [r7, #6]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d101      	bne.n	8006a40 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e122      	b.n	8006c86 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d101      	bne.n	8006a4e <HAL_SPI_Transmit+0x48>
 8006a4a:	2302      	movs	r3, #2
 8006a4c:	e11b      	b.n	8006c86 <HAL_SPI_Transmit+0x280>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2203      	movs	r2, #3
 8006a5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	68ba      	ldr	r2, [r7, #8]
 8006a68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	88fa      	ldrh	r2, [r7, #6]
 8006a6e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	88fa      	ldrh	r2, [r7, #6]
 8006a74:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a9c:	d10f      	bne.n	8006abe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006aac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006abc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ac8:	2b40      	cmp	r3, #64	@ 0x40
 8006aca:	d007      	beq.n	8006adc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ada:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ae4:	d152      	bne.n	8006b8c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <HAL_SPI_Transmit+0xee>
 8006aee:	8b7b      	ldrh	r3, [r7, #26]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d145      	bne.n	8006b80 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af8:	881a      	ldrh	r2, [r3, #0]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b04:	1c9a      	adds	r2, r3, #2
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	3b01      	subs	r3, #1
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b18:	e032      	b.n	8006b80 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f003 0302 	and.w	r3, r3, #2
 8006b24:	2b02      	cmp	r3, #2
 8006b26:	d112      	bne.n	8006b4e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2c:	881a      	ldrh	r2, [r3, #0]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b38:	1c9a      	adds	r2, r3, #2
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	3b01      	subs	r3, #1
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006b4c:	e018      	b.n	8006b80 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b4e:	f7fc fe4f 	bl	80037f0 <HAL_GetTick>
 8006b52:	4602      	mov	r2, r0
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d803      	bhi.n	8006b66 <HAL_SPI_Transmit+0x160>
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b64:	d102      	bne.n	8006b6c <HAL_SPI_Transmit+0x166>
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d109      	bne.n	8006b80 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006b7c:	2303      	movs	r3, #3
 8006b7e:	e082      	b.n	8006c86 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1c7      	bne.n	8006b1a <HAL_SPI_Transmit+0x114>
 8006b8a:	e053      	b.n	8006c34 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d002      	beq.n	8006b9a <HAL_SPI_Transmit+0x194>
 8006b94:	8b7b      	ldrh	r3, [r7, #26]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d147      	bne.n	8006c2a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	330c      	adds	r3, #12
 8006ba4:	7812      	ldrb	r2, [r2, #0]
 8006ba6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bac:	1c5a      	adds	r2, r3, #1
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	b29a      	uxth	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006bc0:	e033      	b.n	8006c2a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f003 0302 	and.w	r3, r3, #2
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d113      	bne.n	8006bf8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	330c      	adds	r3, #12
 8006bda:	7812      	ldrb	r2, [r2, #0]
 8006bdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006bf6:	e018      	b.n	8006c2a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bf8:	f7fc fdfa 	bl	80037f0 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	683a      	ldr	r2, [r7, #0]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d803      	bhi.n	8006c10 <HAL_SPI_Transmit+0x20a>
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c0e:	d102      	bne.n	8006c16 <HAL_SPI_Transmit+0x210>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d109      	bne.n	8006c2a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e02d      	b.n	8006c86 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1c6      	bne.n	8006bc2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c34:	69fa      	ldr	r2, [r7, #28]
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f000 f8b1 	bl	8006da0 <SPI_EndRxTxTransaction>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2220      	movs	r2, #32
 8006c48:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10a      	bne.n	8006c68 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c52:	2300      	movs	r3, #0
 8006c54:	617b      	str	r3, [r7, #20]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	617b      	str	r3, [r7, #20]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e000      	b.n	8006c86 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006c84:	2300      	movs	r3, #0
  }
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3720      	adds	r7, #32
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
	...

08006c90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b088      	sub	sp, #32
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	603b      	str	r3, [r7, #0]
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ca0:	f7fc fda6 	bl	80037f0 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	1a9b      	subs	r3, r3, r2
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	4413      	add	r3, r2
 8006cae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006cb0:	f7fc fd9e 	bl	80037f0 <HAL_GetTick>
 8006cb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006cb6:	4b39      	ldr	r3, [pc, #228]	@ (8006d9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	015b      	lsls	r3, r3, #5
 8006cbc:	0d1b      	lsrs	r3, r3, #20
 8006cbe:	69fa      	ldr	r2, [r7, #28]
 8006cc0:	fb02 f303 	mul.w	r3, r2, r3
 8006cc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cc6:	e054      	b.n	8006d72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cce:	d050      	beq.n	8006d72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006cd0:	f7fc fd8e 	bl	80037f0 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	69fa      	ldr	r2, [r7, #28]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d902      	bls.n	8006ce6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d13d      	bne.n	8006d62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cfe:	d111      	bne.n	8006d24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d08:	d004      	beq.n	8006d14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d12:	d107      	bne.n	8006d24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d2c:	d10f      	bne.n	8006d4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d3c:	601a      	str	r2, [r3, #0]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e017      	b.n	8006d92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	bf0c      	ite	eq
 8006d82:	2301      	moveq	r3, #1
 8006d84:	2300      	movne	r3, #0
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	461a      	mov	r2, r3
 8006d8a:	79fb      	ldrb	r3, [r7, #7]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d19b      	bne.n	8006cc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d90:	2300      	movs	r3, #0
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3720      	adds	r7, #32
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop
 8006d9c:	20000000 	.word	0x20000000

08006da0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af02      	add	r7, sp, #8
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	9300      	str	r3, [sp, #0]
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	2201      	movs	r2, #1
 8006db4:	2102      	movs	r1, #2
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f7ff ff6a 	bl	8006c90 <SPI_WaitFlagStateUntilTimeout>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d007      	beq.n	8006dd2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dc6:	f043 0220 	orr.w	r2, r3, #32
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e032      	b.n	8006e38 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006e40 <SPI_EndRxTxTransaction+0xa0>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8006e44 <SPI_EndRxTxTransaction+0xa4>)
 8006dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8006ddc:	0d5b      	lsrs	r3, r3, #21
 8006dde:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006de2:	fb02 f303 	mul.w	r3, r2, r3
 8006de6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006df0:	d112      	bne.n	8006e18 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	2180      	movs	r1, #128	@ 0x80
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f7ff ff47 	bl	8006c90 <SPI_WaitFlagStateUntilTimeout>
 8006e02:	4603      	mov	r3, r0
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d016      	beq.n	8006e36 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e0c:	f043 0220 	orr.w	r2, r3, #32
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e00f      	b.n	8006e38 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00a      	beq.n	8006e34 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	3b01      	subs	r3, #1
 8006e22:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2e:	2b80      	cmp	r3, #128	@ 0x80
 8006e30:	d0f2      	beq.n	8006e18 <SPI_EndRxTxTransaction+0x78>
 8006e32:	e000      	b.n	8006e36 <SPI_EndRxTxTransaction+0x96>
        break;
 8006e34:	bf00      	nop
  }

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3718      	adds	r7, #24
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	20000000 	.word	0x20000000
 8006e44:	165e9f81 	.word	0x165e9f81

08006e48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d101      	bne.n	8006e5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e041      	b.n	8006ede <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d106      	bne.n	8006e74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7fc f98a 	bl	8003188 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4619      	mov	r1, r3
 8006e86:	4610      	mov	r0, r2
 8006e88:	f000 fad8 	bl	800743c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}

08006ee6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ee6:	b580      	push	{r7, lr}
 8006ee8:	b082      	sub	sp, #8
 8006eea:	af00      	add	r7, sp, #0
 8006eec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d101      	bne.n	8006ef8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e041      	b.n	8006f7c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d106      	bne.n	8006f12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 f839 	bl	8006f84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2202      	movs	r2, #2
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3304      	adds	r3, #4
 8006f22:	4619      	mov	r1, r3
 8006f24:	4610      	mov	r0, r2
 8006f26:	f000 fa89 	bl	800743c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2201      	movs	r2, #1
 8006f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2201      	movs	r2, #1
 8006f56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3708      	adds	r7, #8
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f8c:	bf00      	nop
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d109      	bne.n	8006fbc <HAL_TIM_PWM_Start+0x24>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	bf14      	ite	ne
 8006fb4:	2301      	movne	r3, #1
 8006fb6:	2300      	moveq	r3, #0
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	e022      	b.n	8007002 <HAL_TIM_PWM_Start+0x6a>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	2b04      	cmp	r3, #4
 8006fc0:	d109      	bne.n	8006fd6 <HAL_TIM_PWM_Start+0x3e>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	2b01      	cmp	r3, #1
 8006fcc:	bf14      	ite	ne
 8006fce:	2301      	movne	r3, #1
 8006fd0:	2300      	moveq	r3, #0
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	e015      	b.n	8007002 <HAL_TIM_PWM_Start+0x6a>
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	2b08      	cmp	r3, #8
 8006fda:	d109      	bne.n	8006ff0 <HAL_TIM_PWM_Start+0x58>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	bf14      	ite	ne
 8006fe8:	2301      	movne	r3, #1
 8006fea:	2300      	moveq	r3, #0
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	e008      	b.n	8007002 <HAL_TIM_PWM_Start+0x6a>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	bf14      	ite	ne
 8006ffc:	2301      	movne	r3, #1
 8006ffe:	2300      	moveq	r3, #0
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e07c      	b.n	8007104 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d104      	bne.n	800701a <HAL_TIM_PWM_Start+0x82>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007018:	e013      	b.n	8007042 <HAL_TIM_PWM_Start+0xaa>
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2b04      	cmp	r3, #4
 800701e:	d104      	bne.n	800702a <HAL_TIM_PWM_Start+0x92>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007028:	e00b      	b.n	8007042 <HAL_TIM_PWM_Start+0xaa>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b08      	cmp	r3, #8
 800702e:	d104      	bne.n	800703a <HAL_TIM_PWM_Start+0xa2>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007038:	e003      	b.n	8007042 <HAL_TIM_PWM_Start+0xaa>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2202      	movs	r2, #2
 800703e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2201      	movs	r2, #1
 8007048:	6839      	ldr	r1, [r7, #0]
 800704a:	4618      	mov	r0, r3
 800704c:	f000 fcec 	bl	8007a28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a2d      	ldr	r2, [pc, #180]	@ (800710c <HAL_TIM_PWM_Start+0x174>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d004      	beq.n	8007064 <HAL_TIM_PWM_Start+0xcc>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a2c      	ldr	r2, [pc, #176]	@ (8007110 <HAL_TIM_PWM_Start+0x178>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d101      	bne.n	8007068 <HAL_TIM_PWM_Start+0xd0>
 8007064:	2301      	movs	r3, #1
 8007066:	e000      	b.n	800706a <HAL_TIM_PWM_Start+0xd2>
 8007068:	2300      	movs	r3, #0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d007      	beq.n	800707e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800707c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a22      	ldr	r2, [pc, #136]	@ (800710c <HAL_TIM_PWM_Start+0x174>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d022      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007090:	d01d      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a1f      	ldr	r2, [pc, #124]	@ (8007114 <HAL_TIM_PWM_Start+0x17c>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d018      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a1d      	ldr	r2, [pc, #116]	@ (8007118 <HAL_TIM_PWM_Start+0x180>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d013      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a1c      	ldr	r2, [pc, #112]	@ (800711c <HAL_TIM_PWM_Start+0x184>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d00e      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a16      	ldr	r2, [pc, #88]	@ (8007110 <HAL_TIM_PWM_Start+0x178>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d009      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a18      	ldr	r2, [pc, #96]	@ (8007120 <HAL_TIM_PWM_Start+0x188>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d004      	beq.n	80070ce <HAL_TIM_PWM_Start+0x136>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a16      	ldr	r2, [pc, #88]	@ (8007124 <HAL_TIM_PWM_Start+0x18c>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d111      	bne.n	80070f2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f003 0307 	and.w	r3, r3, #7
 80070d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2b06      	cmp	r3, #6
 80070de:	d010      	beq.n	8007102 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0201 	orr.w	r2, r2, #1
 80070ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070f0:	e007      	b.n	8007102 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f042 0201 	orr.w	r2, r2, #1
 8007100:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	40010000 	.word	0x40010000
 8007110:	40010400 	.word	0x40010400
 8007114:	40000400 	.word	0x40000400
 8007118:	40000800 	.word	0x40000800
 800711c:	40000c00 	.word	0x40000c00
 8007120:	40014000 	.word	0x40014000
 8007124:	40001800 	.word	0x40001800

08007128 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800713e:	2b01      	cmp	r3, #1
 8007140:	d101      	bne.n	8007146 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007142:	2302      	movs	r3, #2
 8007144:	e0ae      	b.n	80072a4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2b0c      	cmp	r3, #12
 8007152:	f200 809f 	bhi.w	8007294 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007156:	a201      	add	r2, pc, #4	@ (adr r2, 800715c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715c:	08007191 	.word	0x08007191
 8007160:	08007295 	.word	0x08007295
 8007164:	08007295 	.word	0x08007295
 8007168:	08007295 	.word	0x08007295
 800716c:	080071d1 	.word	0x080071d1
 8007170:	08007295 	.word	0x08007295
 8007174:	08007295 	.word	0x08007295
 8007178:	08007295 	.word	0x08007295
 800717c:	08007213 	.word	0x08007213
 8007180:	08007295 	.word	0x08007295
 8007184:	08007295 	.word	0x08007295
 8007188:	08007295 	.word	0x08007295
 800718c:	08007253 	.word	0x08007253
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	68b9      	ldr	r1, [r7, #8]
 8007196:	4618      	mov	r0, r3
 8007198:	f000 f9fc 	bl	8007594 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699a      	ldr	r2, [r3, #24]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f042 0208 	orr.w	r2, r2, #8
 80071aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	699a      	ldr	r2, [r3, #24]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 0204 	bic.w	r2, r2, #4
 80071ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6999      	ldr	r1, [r3, #24]
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	691a      	ldr	r2, [r3, #16]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	619a      	str	r2, [r3, #24]
      break;
 80071ce:	e064      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68b9      	ldr	r1, [r7, #8]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fa4c 	bl	8007674 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	699a      	ldr	r2, [r3, #24]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	699a      	ldr	r2, [r3, #24]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6999      	ldr	r1, [r3, #24]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	021a      	lsls	r2, r3, #8
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	619a      	str	r2, [r3, #24]
      break;
 8007210:	e043      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68b9      	ldr	r1, [r7, #8]
 8007218:	4618      	mov	r0, r3
 800721a:	f000 faa1 	bl	8007760 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f042 0208 	orr.w	r2, r2, #8
 800722c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69da      	ldr	r2, [r3, #28]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f022 0204 	bic.w	r2, r2, #4
 800723c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	69d9      	ldr	r1, [r3, #28]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	691a      	ldr	r2, [r3, #16]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	61da      	str	r2, [r3, #28]
      break;
 8007250:	e023      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	68b9      	ldr	r1, [r7, #8]
 8007258:	4618      	mov	r0, r3
 800725a:	f000 faf5 	bl	8007848 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	69da      	ldr	r2, [r3, #28]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800726c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	69da      	ldr	r2, [r3, #28]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800727c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	69d9      	ldr	r1, [r3, #28]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	021a      	lsls	r2, r3, #8
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	61da      	str	r2, [r3, #28]
      break;
 8007292:	e002      	b.n	800729a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	75fb      	strb	r3, [r7, #23]
      break;
 8007298:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3718      	adds	r7, #24
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072b6:	2300      	movs	r3, #0
 80072b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d101      	bne.n	80072c8 <HAL_TIM_ConfigClockSource+0x1c>
 80072c4:	2302      	movs	r3, #2
 80072c6:	e0b4      	b.n	8007432 <HAL_TIM_ConfigClockSource+0x186>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80072e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007300:	d03e      	beq.n	8007380 <HAL_TIM_ConfigClockSource+0xd4>
 8007302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007306:	f200 8087 	bhi.w	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 800730a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800730e:	f000 8086 	beq.w	800741e <HAL_TIM_ConfigClockSource+0x172>
 8007312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007316:	d87f      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007318:	2b70      	cmp	r3, #112	@ 0x70
 800731a:	d01a      	beq.n	8007352 <HAL_TIM_ConfigClockSource+0xa6>
 800731c:	2b70      	cmp	r3, #112	@ 0x70
 800731e:	d87b      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007320:	2b60      	cmp	r3, #96	@ 0x60
 8007322:	d050      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x11a>
 8007324:	2b60      	cmp	r3, #96	@ 0x60
 8007326:	d877      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007328:	2b50      	cmp	r3, #80	@ 0x50
 800732a:	d03c      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0xfa>
 800732c:	2b50      	cmp	r3, #80	@ 0x50
 800732e:	d873      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007330:	2b40      	cmp	r3, #64	@ 0x40
 8007332:	d058      	beq.n	80073e6 <HAL_TIM_ConfigClockSource+0x13a>
 8007334:	2b40      	cmp	r3, #64	@ 0x40
 8007336:	d86f      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007338:	2b30      	cmp	r3, #48	@ 0x30
 800733a:	d064      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 800733c:	2b30      	cmp	r3, #48	@ 0x30
 800733e:	d86b      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007340:	2b20      	cmp	r3, #32
 8007342:	d060      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 8007344:	2b20      	cmp	r3, #32
 8007346:	d867      	bhi.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d05c      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 800734c:	2b10      	cmp	r3, #16
 800734e:	d05a      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0x15a>
 8007350:	e062      	b.n	8007418 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007362:	f000 fb41 	bl	80079e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	609a      	str	r2, [r3, #8]
      break;
 800737e:	e04f      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007390:	f000 fb2a 	bl	80079e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689a      	ldr	r2, [r3, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073a2:	609a      	str	r2, [r3, #8]
      break;
 80073a4:	e03c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073b2:	461a      	mov	r2, r3
 80073b4:	f000 fa9e 	bl	80078f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2150      	movs	r1, #80	@ 0x50
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 faf7 	bl	80079b2 <TIM_ITRx_SetConfig>
      break;
 80073c4:	e02c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073d2:	461a      	mov	r2, r3
 80073d4:	f000 fabd 	bl	8007952 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2160      	movs	r1, #96	@ 0x60
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fae7 	bl	80079b2 <TIM_ITRx_SetConfig>
      break;
 80073e4:	e01c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073f2:	461a      	mov	r2, r3
 80073f4:	f000 fa7e 	bl	80078f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2140      	movs	r1, #64	@ 0x40
 80073fe:	4618      	mov	r0, r3
 8007400:	f000 fad7 	bl	80079b2 <TIM_ITRx_SetConfig>
      break;
 8007404:	e00c      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4619      	mov	r1, r3
 8007410:	4610      	mov	r0, r2
 8007412:	f000 face 	bl	80079b2 <TIM_ITRx_SetConfig>
      break;
 8007416:	e003      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	73fb      	strb	r3, [r7, #15]
      break;
 800741c:	e000      	b.n	8007420 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800741e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007430:	7bfb      	ldrb	r3, [r7, #15]
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
	...

0800743c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a46      	ldr	r2, [pc, #280]	@ (8007568 <TIM_Base_SetConfig+0x12c>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d013      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800745a:	d00f      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4a43      	ldr	r2, [pc, #268]	@ (800756c <TIM_Base_SetConfig+0x130>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d00b      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4a42      	ldr	r2, [pc, #264]	@ (8007570 <TIM_Base_SetConfig+0x134>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d007      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	4a41      	ldr	r2, [pc, #260]	@ (8007574 <TIM_Base_SetConfig+0x138>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d003      	beq.n	800747c <TIM_Base_SetConfig+0x40>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a40      	ldr	r2, [pc, #256]	@ (8007578 <TIM_Base_SetConfig+0x13c>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d108      	bne.n	800748e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007482:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	68fa      	ldr	r2, [r7, #12]
 800748a:	4313      	orrs	r3, r2
 800748c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a35      	ldr	r2, [pc, #212]	@ (8007568 <TIM_Base_SetConfig+0x12c>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d02b      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749c:	d027      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4a32      	ldr	r2, [pc, #200]	@ (800756c <TIM_Base_SetConfig+0x130>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d023      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a31      	ldr	r2, [pc, #196]	@ (8007570 <TIM_Base_SetConfig+0x134>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d01f      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a30      	ldr	r2, [pc, #192]	@ (8007574 <TIM_Base_SetConfig+0x138>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d01b      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007578 <TIM_Base_SetConfig+0x13c>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d017      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a2e      	ldr	r2, [pc, #184]	@ (800757c <TIM_Base_SetConfig+0x140>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d013      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007580 <TIM_Base_SetConfig+0x144>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d00f      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007584 <TIM_Base_SetConfig+0x148>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00b      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007588 <TIM_Base_SetConfig+0x14c>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d007      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a2a      	ldr	r2, [pc, #168]	@ (800758c <TIM_Base_SetConfig+0x150>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d003      	beq.n	80074ee <TIM_Base_SetConfig+0xb2>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a29      	ldr	r2, [pc, #164]	@ (8007590 <TIM_Base_SetConfig+0x154>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d108      	bne.n	8007500 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	689a      	ldr	r2, [r3, #8]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a10      	ldr	r2, [pc, #64]	@ (8007568 <TIM_Base_SetConfig+0x12c>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d003      	beq.n	8007534 <TIM_Base_SetConfig+0xf8>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a12      	ldr	r2, [pc, #72]	@ (8007578 <TIM_Base_SetConfig+0x13c>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d103      	bne.n	800753c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	691a      	ldr	r2, [r3, #16]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b01      	cmp	r3, #1
 800754c:	d105      	bne.n	800755a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	f023 0201 	bic.w	r2, r3, #1
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	611a      	str	r2, [r3, #16]
  }
}
 800755a:	bf00      	nop
 800755c:	3714      	adds	r7, #20
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	40010000 	.word	0x40010000
 800756c:	40000400 	.word	0x40000400
 8007570:	40000800 	.word	0x40000800
 8007574:	40000c00 	.word	0x40000c00
 8007578:	40010400 	.word	0x40010400
 800757c:	40014000 	.word	0x40014000
 8007580:	40014400 	.word	0x40014400
 8007584:	40014800 	.word	0x40014800
 8007588:	40001800 	.word	0x40001800
 800758c:	40001c00 	.word	0x40001c00
 8007590:	40002000 	.word	0x40002000

08007594 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	f023 0201 	bic.w	r2, r3, #1
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	699b      	ldr	r3, [r3, #24]
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f023 0303 	bic.w	r3, r3, #3
 80075ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f023 0302 	bic.w	r3, r3, #2
 80075dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a20      	ldr	r2, [pc, #128]	@ (800766c <TIM_OC1_SetConfig+0xd8>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d003      	beq.n	80075f8 <TIM_OC1_SetConfig+0x64>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	4a1f      	ldr	r2, [pc, #124]	@ (8007670 <TIM_OC1_SetConfig+0xdc>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d10c      	bne.n	8007612 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	f023 0308 	bic.w	r3, r3, #8
 80075fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f023 0304 	bic.w	r3, r3, #4
 8007610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a15      	ldr	r2, [pc, #84]	@ (800766c <TIM_OC1_SetConfig+0xd8>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d003      	beq.n	8007622 <TIM_OC1_SetConfig+0x8e>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a14      	ldr	r2, [pc, #80]	@ (8007670 <TIM_OC1_SetConfig+0xdc>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d111      	bne.n	8007646 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007622:	693b      	ldr	r3, [r7, #16]
 8007624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	4313      	orrs	r3, r2
 800763a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	4313      	orrs	r3, r2
 8007644:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	697a      	ldr	r2, [r7, #20]
 800765e:	621a      	str	r2, [r3, #32]
}
 8007660:	bf00      	nop
 8007662:	371c      	adds	r7, #28
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr
 800766c:	40010000 	.word	0x40010000
 8007670:	40010400 	.word	0x40010400

08007674 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007674:	b480      	push	{r7}
 8007676:	b087      	sub	sp, #28
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6a1b      	ldr	r3, [r3, #32]
 8007682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	f023 0210 	bic.w	r2, r3, #16
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	021b      	lsls	r3, r3, #8
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	f023 0320 	bic.w	r3, r3, #32
 80076be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	011b      	lsls	r3, r3, #4
 80076c6:	697a      	ldr	r2, [r7, #20]
 80076c8:	4313      	orrs	r3, r2
 80076ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	4a22      	ldr	r2, [pc, #136]	@ (8007758 <TIM_OC2_SetConfig+0xe4>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d003      	beq.n	80076dc <TIM_OC2_SetConfig+0x68>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a21      	ldr	r2, [pc, #132]	@ (800775c <TIM_OC2_SetConfig+0xe8>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d10d      	bne.n	80076f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	011b      	lsls	r3, r3, #4
 80076ea:	697a      	ldr	r2, [r7, #20]
 80076ec:	4313      	orrs	r3, r2
 80076ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	4a17      	ldr	r2, [pc, #92]	@ (8007758 <TIM_OC2_SetConfig+0xe4>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d003      	beq.n	8007708 <TIM_OC2_SetConfig+0x94>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a16      	ldr	r2, [pc, #88]	@ (800775c <TIM_OC2_SetConfig+0xe8>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d113      	bne.n	8007730 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800770e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007716:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	695b      	ldr	r3, [r3, #20]
 800771c:	009b      	lsls	r3, r3, #2
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	4313      	orrs	r3, r2
 8007722:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	693a      	ldr	r2, [r7, #16]
 800772c:	4313      	orrs	r3, r2
 800772e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	693a      	ldr	r2, [r7, #16]
 8007734:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	68fa      	ldr	r2, [r7, #12]
 800773a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	685a      	ldr	r2, [r3, #4]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	697a      	ldr	r2, [r7, #20]
 8007748:	621a      	str	r2, [r3, #32]
}
 800774a:	bf00      	nop
 800774c:	371c      	adds	r7, #28
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	40010000 	.word	0x40010000
 800775c:	40010400 	.word	0x40010400

08007760 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007760:	b480      	push	{r7}
 8007762:	b087      	sub	sp, #28
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a1b      	ldr	r3, [r3, #32]
 8007774:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800778e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f023 0303 	bic.w	r3, r3, #3
 8007796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80077a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	021b      	lsls	r3, r3, #8
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a21      	ldr	r2, [pc, #132]	@ (8007840 <TIM_OC3_SetConfig+0xe0>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d003      	beq.n	80077c6 <TIM_OC3_SetConfig+0x66>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a20      	ldr	r2, [pc, #128]	@ (8007844 <TIM_OC3_SetConfig+0xe4>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d10d      	bne.n	80077e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80077cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	021b      	lsls	r3, r3, #8
 80077d4:	697a      	ldr	r2, [r7, #20]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80077e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a16      	ldr	r2, [pc, #88]	@ (8007840 <TIM_OC3_SetConfig+0xe0>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d003      	beq.n	80077f2 <TIM_OC3_SetConfig+0x92>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4a15      	ldr	r2, [pc, #84]	@ (8007844 <TIM_OC3_SetConfig+0xe4>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d113      	bne.n	800781a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	4313      	orrs	r3, r2
 800780c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	011b      	lsls	r3, r3, #4
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	4313      	orrs	r3, r2
 8007818:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685a      	ldr	r2, [r3, #4]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	621a      	str	r2, [r3, #32]
}
 8007834:	bf00      	nop
 8007836:	371c      	adds	r7, #28
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	40010000 	.word	0x40010000
 8007844:	40010400 	.word	0x40010400

08007848 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007848:	b480      	push	{r7}
 800784a:	b087      	sub	sp, #28
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6a1b      	ldr	r3, [r3, #32]
 800785c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	69db      	ldr	r3, [r3, #28]
 800786e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800787e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	4313      	orrs	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007892:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	031b      	lsls	r3, r3, #12
 800789a:	693a      	ldr	r2, [r7, #16]
 800789c:	4313      	orrs	r3, r2
 800789e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a12      	ldr	r2, [pc, #72]	@ (80078ec <TIM_OC4_SetConfig+0xa4>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d003      	beq.n	80078b0 <TIM_OC4_SetConfig+0x68>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a11      	ldr	r2, [pc, #68]	@ (80078f0 <TIM_OC4_SetConfig+0xa8>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d109      	bne.n	80078c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	695b      	ldr	r3, [r3, #20]
 80078bc:	019b      	lsls	r3, r3, #6
 80078be:	697a      	ldr	r2, [r7, #20]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	68fa      	ldr	r2, [r7, #12]
 80078ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	693a      	ldr	r2, [r7, #16]
 80078dc:	621a      	str	r2, [r3, #32]
}
 80078de:	bf00      	nop
 80078e0:	371c      	adds	r7, #28
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	40010000 	.word	0x40010000
 80078f0:	40010400 	.word	0x40010400

080078f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b087      	sub	sp, #28
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a1b      	ldr	r3, [r3, #32]
 8007904:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	6a1b      	ldr	r3, [r3, #32]
 800790a:	f023 0201 	bic.w	r2, r3, #1
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800791e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	011b      	lsls	r3, r3, #4
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	4313      	orrs	r3, r2
 8007928:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f023 030a 	bic.w	r3, r3, #10
 8007930:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	621a      	str	r2, [r3, #32]
}
 8007946:	bf00      	nop
 8007948:	371c      	adds	r7, #28
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr

08007952 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007952:	b480      	push	{r7}
 8007954:	b087      	sub	sp, #28
 8007956:	af00      	add	r7, sp, #0
 8007958:	60f8      	str	r0, [r7, #12]
 800795a:	60b9      	str	r1, [r7, #8]
 800795c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a1b      	ldr	r3, [r3, #32]
 8007968:	f023 0210 	bic.w	r2, r3, #16
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800797c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	031b      	lsls	r3, r3, #12
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	4313      	orrs	r3, r2
 8007986:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800798e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	621a      	str	r2, [r3, #32]
}
 80079a6:	bf00      	nop
 80079a8:	371c      	adds	r7, #28
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr

080079b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b085      	sub	sp, #20
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
 80079ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079ca:	683a      	ldr	r2, [r7, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	f043 0307 	orr.w	r3, r3, #7
 80079d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	68fa      	ldr	r2, [r7, #12]
 80079da:	609a      	str	r2, [r3, #8]
}
 80079dc:	bf00      	nop
 80079de:	3714      	adds	r7, #20
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
 80079f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	021a      	lsls	r2, r3, #8
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	431a      	orrs	r2, r3
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	697a      	ldr	r2, [r7, #20]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	609a      	str	r2, [r3, #8]
}
 8007a1c:	bf00      	nop
 8007a1e:	371c      	adds	r7, #28
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f003 031f 	and.w	r3, r3, #31
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6a1a      	ldr	r2, [r3, #32]
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	43db      	mvns	r3, r3
 8007a4a:	401a      	ands	r2, r3
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6a1a      	ldr	r2, [r3, #32]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	f003 031f 	and.w	r3, r3, #31
 8007a5a:	6879      	ldr	r1, [r7, #4]
 8007a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007a60:	431a      	orrs	r2, r3
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	621a      	str	r2, [r3, #32]
}
 8007a66:	bf00      	nop
 8007a68:	371c      	adds	r7, #28
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
	...

08007a74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b085      	sub	sp, #20
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d101      	bne.n	8007a8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a88:	2302      	movs	r3, #2
 8007a8a:	e05a      	b.n	8007b42 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2202      	movs	r2, #2
 8007a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ab2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a21      	ldr	r2, [pc, #132]	@ (8007b50 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d022      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad8:	d01d      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a1d      	ldr	r2, [pc, #116]	@ (8007b54 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d018      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8007b58 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d013      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a1a      	ldr	r2, [pc, #104]	@ (8007b5c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d00e      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a18      	ldr	r2, [pc, #96]	@ (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d009      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a17      	ldr	r2, [pc, #92]	@ (8007b64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d004      	beq.n	8007b16 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a15      	ldr	r2, [pc, #84]	@ (8007b68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d10c      	bne.n	8007b30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	68ba      	ldr	r2, [r7, #8]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3714      	adds	r7, #20
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	40010000 	.word	0x40010000
 8007b54:	40000400 	.word	0x40000400
 8007b58:	40000800 	.word	0x40000800
 8007b5c:	40000c00 	.word	0x40000c00
 8007b60:	40010400 	.word	0x40010400
 8007b64:	40014000 	.word	0x40014000
 8007b68:	40001800 	.word	0x40001800

08007b6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d101      	bne.n	8007b88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007b84:	2302      	movs	r3, #2
 8007b86:	e03d      	b.n	8007c04 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	695b      	ldr	r3, [r3, #20]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	69db      	ldr	r3, [r3, #28]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c02:	2300      	movs	r3, #0
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d101      	bne.n	8007c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e042      	b.n	8007ca8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c28:	b2db      	uxtb	r3, r3
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d106      	bne.n	8007c3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f7fb fbb8 	bl	80033ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2224      	movs	r2, #36	@ 0x24
 8007c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68da      	ldr	r2, [r3, #12]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 facf 	bl	80081f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	691a      	ldr	r2, [r3, #16]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	695a      	ldr	r2, [r3, #20]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68da      	ldr	r2, [r3, #12]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2220      	movs	r2, #32
 8007c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2220      	movs	r2, #32
 8007c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3708      	adds	r7, #8
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b08a      	sub	sp, #40	@ 0x28
 8007cb4:	af02      	add	r7, sp, #8
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	603b      	str	r3, [r7, #0]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b20      	cmp	r3, #32
 8007cce:	d175      	bne.n	8007dbc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d002      	beq.n	8007cdc <HAL_UART_Transmit+0x2c>
 8007cd6:	88fb      	ldrh	r3, [r7, #6]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d101      	bne.n	8007ce0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e06e      	b.n	8007dbe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2221      	movs	r2, #33	@ 0x21
 8007cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007cee:	f7fb fd7f 	bl	80037f0 <HAL_GetTick>
 8007cf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	88fa      	ldrh	r2, [r7, #6]
 8007cf8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	88fa      	ldrh	r2, [r7, #6]
 8007cfe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d08:	d108      	bne.n	8007d1c <HAL_UART_Transmit+0x6c>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d104      	bne.n	8007d1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007d12:	2300      	movs	r3, #0
 8007d14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	61bb      	str	r3, [r7, #24]
 8007d1a:	e003      	b.n	8007d24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d20:	2300      	movs	r3, #0
 8007d22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d24:	e02e      	b.n	8007d84 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	9300      	str	r3, [sp, #0]
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	2180      	movs	r1, #128	@ 0x80
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 f97c 	bl	800802e <UART_WaitOnFlagUntilTimeout>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d005      	beq.n	8007d48 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007d44:	2303      	movs	r3, #3
 8007d46:	e03a      	b.n	8007dbe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10b      	bne.n	8007d66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	3302      	adds	r3, #2
 8007d62:	61bb      	str	r3, [r7, #24]
 8007d64:	e007      	b.n	8007d76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	781a      	ldrb	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	3301      	adds	r3, #1
 8007d74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007d7a:	b29b      	uxth	r3, r3
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	b29a      	uxth	r2, r3
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d1cb      	bne.n	8007d26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	9300      	str	r3, [sp, #0]
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2200      	movs	r2, #0
 8007d96:	2140      	movs	r1, #64	@ 0x40
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f000 f948 	bl	800802e <UART_WaitOnFlagUntilTimeout>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d005      	beq.n	8007db0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2220      	movs	r2, #32
 8007da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007dac:	2303      	movs	r3, #3
 8007dae:	e006      	b.n	8007dbe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2220      	movs	r2, #32
 8007db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007db8:	2300      	movs	r3, #0
 8007dba:	e000      	b.n	8007dbe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007dbc:	2302      	movs	r3, #2
  }
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3720      	adds	r7, #32
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
	...

08007dc8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b08c      	sub	sp, #48	@ 0x30
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b20      	cmp	r3, #32
 8007de0:	d156      	bne.n	8007e90 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d002      	beq.n	8007dee <HAL_UART_Transmit_DMA+0x26>
 8007de8:	88fb      	ldrh	r3, [r7, #6]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d101      	bne.n	8007df2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	e04f      	b.n	8007e92 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8007df2:	68ba      	ldr	r2, [r7, #8]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	88fa      	ldrh	r2, [r7, #6]
 8007dfc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	88fa      	ldrh	r2, [r7, #6]
 8007e02:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2221      	movs	r2, #33	@ 0x21
 8007e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e16:	4a21      	ldr	r2, [pc, #132]	@ (8007e9c <HAL_UART_Transmit_DMA+0xd4>)
 8007e18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1e:	4a20      	ldr	r2, [pc, #128]	@ (8007ea0 <HAL_UART_Transmit_DMA+0xd8>)
 8007e20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e26:	4a1f      	ldr	r2, [pc, #124]	@ (8007ea4 <HAL_UART_Transmit_DMA+0xdc>)
 8007e28:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e2e:	2200      	movs	r2, #0
 8007e30:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007e32:	f107 0308 	add.w	r3, r7, #8
 8007e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e3e:	6819      	ldr	r1, [r3, #0]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3304      	adds	r3, #4
 8007e46:	461a      	mov	r2, r3
 8007e48:	88fb      	ldrh	r3, [r7, #6]
 8007e4a:	f7fc f933 	bl	80040b4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007e56:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	3314      	adds	r3, #20
 8007e5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	617b      	str	r3, [r7, #20]
   return(result);
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	3314      	adds	r3, #20
 8007e76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e78:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e7c:	6a39      	ldr	r1, [r7, #32]
 8007e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e80:	e841 2300 	strex	r3, r2, [r1]
 8007e84:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d1e5      	bne.n	8007e58 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	e000      	b.n	8007e92 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8007e90:	2302      	movs	r3, #2
  }
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3730      	adds	r7, #48	@ 0x30
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	08007ee5 	.word	0x08007ee5
 8007ea0:	08007f7f 	.word	0x08007f7f
 8007ea4:	08007f9b 	.word	0x08007f9b

08007ea8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007ec4:	bf00      	nop
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b083      	sub	sp, #12
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007ed8:	bf00      	nop
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b090      	sub	sp, #64	@ 0x40
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d137      	bne.n	8007f70 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f02:	2200      	movs	r2, #0
 8007f04:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	3314      	adds	r3, #20
 8007f0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f10:	e853 3f00 	ldrex	r3, [r3]
 8007f14:	623b      	str	r3, [r7, #32]
   return(result);
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	3314      	adds	r3, #20
 8007f24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f26:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f2e:	e841 2300 	strex	r3, r2, [r1]
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1e5      	bne.n	8007f06 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	330c      	adds	r3, #12
 8007f40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	e853 3f00 	ldrex	r3, [r3]
 8007f48:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	330c      	adds	r3, #12
 8007f58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f5a:	61fa      	str	r2, [r7, #28]
 8007f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5e:	69b9      	ldr	r1, [r7, #24]
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	e841 2300 	strex	r3, r2, [r1]
 8007f66:	617b      	str	r3, [r7, #20]
   return(result);
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d1e5      	bne.n	8007f3a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f6e:	e002      	b.n	8007f76 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007f70:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007f72:	f7ff ff99 	bl	8007ea8 <HAL_UART_TxCpltCallback>
}
 8007f76:	bf00      	nop
 8007f78:	3740      	adds	r7, #64	@ 0x40
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b084      	sub	sp, #16
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007f8c:	68f8      	ldr	r0, [r7, #12]
 8007f8e:	f7ff ff95 	bl	8007ebc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f92:	bf00      	nop
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007faa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	695b      	ldr	r3, [r3, #20]
 8007fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fb6:	2b80      	cmp	r3, #128	@ 0x80
 8007fb8:	bf0c      	ite	eq
 8007fba:	2301      	moveq	r3, #1
 8007fbc:	2300      	movne	r3, #0
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	2b21      	cmp	r3, #33	@ 0x21
 8007fcc:	d108      	bne.n	8007fe0 <UART_DMAError+0x46>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d005      	beq.n	8007fe0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007fda:	68b8      	ldr	r0, [r7, #8]
 8007fdc:	f000 f880 	bl	80080e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	695b      	ldr	r3, [r3, #20]
 8007fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fea:	2b40      	cmp	r3, #64	@ 0x40
 8007fec:	bf0c      	ite	eq
 8007fee:	2301      	moveq	r3, #1
 8007ff0:	2300      	movne	r3, #0
 8007ff2:	b2db      	uxtb	r3, r3
 8007ff4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b22      	cmp	r3, #34	@ 0x22
 8008000:	d108      	bne.n	8008014 <UART_DMAError+0x7a>
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d005      	beq.n	8008014 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2200      	movs	r2, #0
 800800c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800800e:	68b8      	ldr	r0, [r7, #8]
 8008010:	f000 f88e 	bl	8008130 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008018:	f043 0210 	orr.w	r2, r3, #16
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008020:	68b8      	ldr	r0, [r7, #8]
 8008022:	f7ff ff55 	bl	8007ed0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008026:	bf00      	nop
 8008028:	3710      	adds	r7, #16
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}

0800802e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800802e:	b580      	push	{r7, lr}
 8008030:	b086      	sub	sp, #24
 8008032:	af00      	add	r7, sp, #0
 8008034:	60f8      	str	r0, [r7, #12]
 8008036:	60b9      	str	r1, [r7, #8]
 8008038:	603b      	str	r3, [r7, #0]
 800803a:	4613      	mov	r3, r2
 800803c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800803e:	e03b      	b.n	80080b8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008040:	6a3b      	ldr	r3, [r7, #32]
 8008042:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008046:	d037      	beq.n	80080b8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008048:	f7fb fbd2 	bl	80037f0 <HAL_GetTick>
 800804c:	4602      	mov	r2, r0
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	6a3a      	ldr	r2, [r7, #32]
 8008054:	429a      	cmp	r2, r3
 8008056:	d302      	bcc.n	800805e <UART_WaitOnFlagUntilTimeout+0x30>
 8008058:	6a3b      	ldr	r3, [r7, #32]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d101      	bne.n	8008062 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e03a      	b.n	80080d8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	f003 0304 	and.w	r3, r3, #4
 800806c:	2b00      	cmp	r3, #0
 800806e:	d023      	beq.n	80080b8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	2b80      	cmp	r3, #128	@ 0x80
 8008074:	d020      	beq.n	80080b8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2b40      	cmp	r3, #64	@ 0x40
 800807a:	d01d      	beq.n	80080b8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0308 	and.w	r3, r3, #8
 8008086:	2b08      	cmp	r3, #8
 8008088:	d116      	bne.n	80080b8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800808a:	2300      	movs	r3, #0
 800808c:	617b      	str	r3, [r7, #20]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	617b      	str	r3, [r7, #20]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	f000 f845 	bl	8008130 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2208      	movs	r2, #8
 80080aa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	e00f      	b.n	80080d8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681a      	ldr	r2, [r3, #0]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	4013      	ands	r3, r2
 80080c2:	68ba      	ldr	r2, [r7, #8]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	bf0c      	ite	eq
 80080c8:	2301      	moveq	r3, #1
 80080ca:	2300      	movne	r3, #0
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	461a      	mov	r2, r3
 80080d0:	79fb      	ldrb	r3, [r7, #7]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d0b4      	beq.n	8008040 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3718      	adds	r7, #24
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b089      	sub	sp, #36	@ 0x24
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	330c      	adds	r3, #12
 80080ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	e853 3f00 	ldrex	r3, [r3]
 80080f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80080fe:	61fb      	str	r3, [r7, #28]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	330c      	adds	r3, #12
 8008106:	69fa      	ldr	r2, [r7, #28]
 8008108:	61ba      	str	r2, [r7, #24]
 800810a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810c:	6979      	ldr	r1, [r7, #20]
 800810e:	69ba      	ldr	r2, [r7, #24]
 8008110:	e841 2300 	strex	r3, r2, [r1]
 8008114:	613b      	str	r3, [r7, #16]
   return(result);
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d1e5      	bne.n	80080e8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2220      	movs	r2, #32
 8008120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008124:	bf00      	nop
 8008126:	3724      	adds	r7, #36	@ 0x24
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008130:	b480      	push	{r7}
 8008132:	b095      	sub	sp, #84	@ 0x54
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	330c      	adds	r3, #12
 800813e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008142:	e853 3f00 	ldrex	r3, [r3]
 8008146:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800814e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	330c      	adds	r3, #12
 8008156:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008158:	643a      	str	r2, [r7, #64]	@ 0x40
 800815a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800815e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008160:	e841 2300 	strex	r3, r2, [r1]
 8008164:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e5      	bne.n	8008138 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	3314      	adds	r3, #20
 8008172:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008174:	6a3b      	ldr	r3, [r7, #32]
 8008176:	e853 3f00 	ldrex	r3, [r3]
 800817a:	61fb      	str	r3, [r7, #28]
   return(result);
 800817c:	69fb      	ldr	r3, [r7, #28]
 800817e:	f023 0301 	bic.w	r3, r3, #1
 8008182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	3314      	adds	r3, #20
 800818a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800818c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800818e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008190:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008192:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008194:	e841 2300 	strex	r3, r2, [r1]
 8008198:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800819a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1e5      	bne.n	800816c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d119      	bne.n	80081dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	330c      	adds	r3, #12
 80081ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	e853 3f00 	ldrex	r3, [r3]
 80081b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	f023 0310 	bic.w	r3, r3, #16
 80081be:	647b      	str	r3, [r7, #68]	@ 0x44
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	330c      	adds	r3, #12
 80081c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081c8:	61ba      	str	r2, [r7, #24]
 80081ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081cc:	6979      	ldr	r1, [r7, #20]
 80081ce:	69ba      	ldr	r2, [r7, #24]
 80081d0:	e841 2300 	strex	r3, r2, [r1]
 80081d4:	613b      	str	r3, [r7, #16]
   return(result);
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d1e5      	bne.n	80081a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2220      	movs	r2, #32
 80081e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80081ea:	bf00      	nop
 80081ec:	3754      	adds	r7, #84	@ 0x54
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
	...

080081f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081fc:	b0c0      	sub	sp, #256	@ 0x100
 80081fe:	af00      	add	r7, sp, #0
 8008200:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008214:	68d9      	ldr	r1, [r3, #12]
 8008216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	ea40 0301 	orr.w	r3, r0, r1
 8008220:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008226:	689a      	ldr	r2, [r3, #8]
 8008228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	431a      	orrs	r2, r3
 8008230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	431a      	orrs	r2, r3
 8008238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800823c:	69db      	ldr	r3, [r3, #28]
 800823e:	4313      	orrs	r3, r2
 8008240:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68db      	ldr	r3, [r3, #12]
 800824c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008250:	f021 010c 	bic.w	r1, r1, #12
 8008254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800825e:	430b      	orrs	r3, r1
 8008260:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800826e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008272:	6999      	ldr	r1, [r3, #24]
 8008274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	ea40 0301 	orr.w	r3, r0, r1
 800827e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	4b8f      	ldr	r3, [pc, #572]	@ (80084c4 <UART_SetConfig+0x2cc>)
 8008288:	429a      	cmp	r2, r3
 800828a:	d005      	beq.n	8008298 <UART_SetConfig+0xa0>
 800828c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	4b8d      	ldr	r3, [pc, #564]	@ (80084c8 <UART_SetConfig+0x2d0>)
 8008294:	429a      	cmp	r2, r3
 8008296:	d104      	bne.n	80082a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008298:	f7fd fe4a 	bl	8005f30 <HAL_RCC_GetPCLK2Freq>
 800829c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80082a0:	e003      	b.n	80082aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082a2:	f7fd fe31 	bl	8005f08 <HAL_RCC_GetPCLK1Freq>
 80082a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ae:	69db      	ldr	r3, [r3, #28]
 80082b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082b4:	f040 810c 	bne.w	80084d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082bc:	2200      	movs	r2, #0
 80082be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80082c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80082c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80082ca:	4622      	mov	r2, r4
 80082cc:	462b      	mov	r3, r5
 80082ce:	1891      	adds	r1, r2, r2
 80082d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80082d2:	415b      	adcs	r3, r3
 80082d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80082da:	4621      	mov	r1, r4
 80082dc:	eb12 0801 	adds.w	r8, r2, r1
 80082e0:	4629      	mov	r1, r5
 80082e2:	eb43 0901 	adc.w	r9, r3, r1
 80082e6:	f04f 0200 	mov.w	r2, #0
 80082ea:	f04f 0300 	mov.w	r3, #0
 80082ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80082f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80082f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80082fa:	4690      	mov	r8, r2
 80082fc:	4699      	mov	r9, r3
 80082fe:	4623      	mov	r3, r4
 8008300:	eb18 0303 	adds.w	r3, r8, r3
 8008304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008308:	462b      	mov	r3, r5
 800830a:	eb49 0303 	adc.w	r3, r9, r3
 800830e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800831e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008322:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008326:	460b      	mov	r3, r1
 8008328:	18db      	adds	r3, r3, r3
 800832a:	653b      	str	r3, [r7, #80]	@ 0x50
 800832c:	4613      	mov	r3, r2
 800832e:	eb42 0303 	adc.w	r3, r2, r3
 8008332:	657b      	str	r3, [r7, #84]	@ 0x54
 8008334:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008338:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800833c:	f7f8 fca4 	bl	8000c88 <__aeabi_uldivmod>
 8008340:	4602      	mov	r2, r0
 8008342:	460b      	mov	r3, r1
 8008344:	4b61      	ldr	r3, [pc, #388]	@ (80084cc <UART_SetConfig+0x2d4>)
 8008346:	fba3 2302 	umull	r2, r3, r3, r2
 800834a:	095b      	lsrs	r3, r3, #5
 800834c:	011c      	lsls	r4, r3, #4
 800834e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008352:	2200      	movs	r2, #0
 8008354:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008358:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800835c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008360:	4642      	mov	r2, r8
 8008362:	464b      	mov	r3, r9
 8008364:	1891      	adds	r1, r2, r2
 8008366:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008368:	415b      	adcs	r3, r3
 800836a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800836c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008370:	4641      	mov	r1, r8
 8008372:	eb12 0a01 	adds.w	sl, r2, r1
 8008376:	4649      	mov	r1, r9
 8008378:	eb43 0b01 	adc.w	fp, r3, r1
 800837c:	f04f 0200 	mov.w	r2, #0
 8008380:	f04f 0300 	mov.w	r3, #0
 8008384:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008388:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800838c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008390:	4692      	mov	sl, r2
 8008392:	469b      	mov	fp, r3
 8008394:	4643      	mov	r3, r8
 8008396:	eb1a 0303 	adds.w	r3, sl, r3
 800839a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800839e:	464b      	mov	r3, r9
 80083a0:	eb4b 0303 	adc.w	r3, fp, r3
 80083a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80083b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80083bc:	460b      	mov	r3, r1
 80083be:	18db      	adds	r3, r3, r3
 80083c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80083c2:	4613      	mov	r3, r2
 80083c4:	eb42 0303 	adc.w	r3, r2, r3
 80083c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80083ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80083ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80083d2:	f7f8 fc59 	bl	8000c88 <__aeabi_uldivmod>
 80083d6:	4602      	mov	r2, r0
 80083d8:	460b      	mov	r3, r1
 80083da:	4611      	mov	r1, r2
 80083dc:	4b3b      	ldr	r3, [pc, #236]	@ (80084cc <UART_SetConfig+0x2d4>)
 80083de:	fba3 2301 	umull	r2, r3, r3, r1
 80083e2:	095b      	lsrs	r3, r3, #5
 80083e4:	2264      	movs	r2, #100	@ 0x64
 80083e6:	fb02 f303 	mul.w	r3, r2, r3
 80083ea:	1acb      	subs	r3, r1, r3
 80083ec:	00db      	lsls	r3, r3, #3
 80083ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80083f2:	4b36      	ldr	r3, [pc, #216]	@ (80084cc <UART_SetConfig+0x2d4>)
 80083f4:	fba3 2302 	umull	r2, r3, r3, r2
 80083f8:	095b      	lsrs	r3, r3, #5
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008400:	441c      	add	r4, r3
 8008402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008406:	2200      	movs	r2, #0
 8008408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800840c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008410:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008414:	4642      	mov	r2, r8
 8008416:	464b      	mov	r3, r9
 8008418:	1891      	adds	r1, r2, r2
 800841a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800841c:	415b      	adcs	r3, r3
 800841e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008420:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008424:	4641      	mov	r1, r8
 8008426:	1851      	adds	r1, r2, r1
 8008428:	6339      	str	r1, [r7, #48]	@ 0x30
 800842a:	4649      	mov	r1, r9
 800842c:	414b      	adcs	r3, r1
 800842e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008430:	f04f 0200 	mov.w	r2, #0
 8008434:	f04f 0300 	mov.w	r3, #0
 8008438:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800843c:	4659      	mov	r1, fp
 800843e:	00cb      	lsls	r3, r1, #3
 8008440:	4651      	mov	r1, sl
 8008442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008446:	4651      	mov	r1, sl
 8008448:	00ca      	lsls	r2, r1, #3
 800844a:	4610      	mov	r0, r2
 800844c:	4619      	mov	r1, r3
 800844e:	4603      	mov	r3, r0
 8008450:	4642      	mov	r2, r8
 8008452:	189b      	adds	r3, r3, r2
 8008454:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008458:	464b      	mov	r3, r9
 800845a:	460a      	mov	r2, r1
 800845c:	eb42 0303 	adc.w	r3, r2, r3
 8008460:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008470:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008474:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008478:	460b      	mov	r3, r1
 800847a:	18db      	adds	r3, r3, r3
 800847c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800847e:	4613      	mov	r3, r2
 8008480:	eb42 0303 	adc.w	r3, r2, r3
 8008484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008486:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800848a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800848e:	f7f8 fbfb 	bl	8000c88 <__aeabi_uldivmod>
 8008492:	4602      	mov	r2, r0
 8008494:	460b      	mov	r3, r1
 8008496:	4b0d      	ldr	r3, [pc, #52]	@ (80084cc <UART_SetConfig+0x2d4>)
 8008498:	fba3 1302 	umull	r1, r3, r3, r2
 800849c:	095b      	lsrs	r3, r3, #5
 800849e:	2164      	movs	r1, #100	@ 0x64
 80084a0:	fb01 f303 	mul.w	r3, r1, r3
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	00db      	lsls	r3, r3, #3
 80084a8:	3332      	adds	r3, #50	@ 0x32
 80084aa:	4a08      	ldr	r2, [pc, #32]	@ (80084cc <UART_SetConfig+0x2d4>)
 80084ac:	fba2 2303 	umull	r2, r3, r2, r3
 80084b0:	095b      	lsrs	r3, r3, #5
 80084b2:	f003 0207 	and.w	r2, r3, #7
 80084b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4422      	add	r2, r4
 80084be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80084c0:	e106      	b.n	80086d0 <UART_SetConfig+0x4d8>
 80084c2:	bf00      	nop
 80084c4:	40011000 	.word	0x40011000
 80084c8:	40011400 	.word	0x40011400
 80084cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084d4:	2200      	movs	r2, #0
 80084d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80084de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80084e2:	4642      	mov	r2, r8
 80084e4:	464b      	mov	r3, r9
 80084e6:	1891      	adds	r1, r2, r2
 80084e8:	6239      	str	r1, [r7, #32]
 80084ea:	415b      	adcs	r3, r3
 80084ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80084ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084f2:	4641      	mov	r1, r8
 80084f4:	1854      	adds	r4, r2, r1
 80084f6:	4649      	mov	r1, r9
 80084f8:	eb43 0501 	adc.w	r5, r3, r1
 80084fc:	f04f 0200 	mov.w	r2, #0
 8008500:	f04f 0300 	mov.w	r3, #0
 8008504:	00eb      	lsls	r3, r5, #3
 8008506:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800850a:	00e2      	lsls	r2, r4, #3
 800850c:	4614      	mov	r4, r2
 800850e:	461d      	mov	r5, r3
 8008510:	4643      	mov	r3, r8
 8008512:	18e3      	adds	r3, r4, r3
 8008514:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008518:	464b      	mov	r3, r9
 800851a:	eb45 0303 	adc.w	r3, r5, r3
 800851e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008526:	685b      	ldr	r3, [r3, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800852e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008532:	f04f 0200 	mov.w	r2, #0
 8008536:	f04f 0300 	mov.w	r3, #0
 800853a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800853e:	4629      	mov	r1, r5
 8008540:	008b      	lsls	r3, r1, #2
 8008542:	4621      	mov	r1, r4
 8008544:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008548:	4621      	mov	r1, r4
 800854a:	008a      	lsls	r2, r1, #2
 800854c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008550:	f7f8 fb9a 	bl	8000c88 <__aeabi_uldivmod>
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	4b60      	ldr	r3, [pc, #384]	@ (80086dc <UART_SetConfig+0x4e4>)
 800855a:	fba3 2302 	umull	r2, r3, r3, r2
 800855e:	095b      	lsrs	r3, r3, #5
 8008560:	011c      	lsls	r4, r3, #4
 8008562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008566:	2200      	movs	r2, #0
 8008568:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800856c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008570:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008574:	4642      	mov	r2, r8
 8008576:	464b      	mov	r3, r9
 8008578:	1891      	adds	r1, r2, r2
 800857a:	61b9      	str	r1, [r7, #24]
 800857c:	415b      	adcs	r3, r3
 800857e:	61fb      	str	r3, [r7, #28]
 8008580:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008584:	4641      	mov	r1, r8
 8008586:	1851      	adds	r1, r2, r1
 8008588:	6139      	str	r1, [r7, #16]
 800858a:	4649      	mov	r1, r9
 800858c:	414b      	adcs	r3, r1
 800858e:	617b      	str	r3, [r7, #20]
 8008590:	f04f 0200 	mov.w	r2, #0
 8008594:	f04f 0300 	mov.w	r3, #0
 8008598:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800859c:	4659      	mov	r1, fp
 800859e:	00cb      	lsls	r3, r1, #3
 80085a0:	4651      	mov	r1, sl
 80085a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085a6:	4651      	mov	r1, sl
 80085a8:	00ca      	lsls	r2, r1, #3
 80085aa:	4610      	mov	r0, r2
 80085ac:	4619      	mov	r1, r3
 80085ae:	4603      	mov	r3, r0
 80085b0:	4642      	mov	r2, r8
 80085b2:	189b      	adds	r3, r3, r2
 80085b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80085b8:	464b      	mov	r3, r9
 80085ba:	460a      	mov	r2, r1
 80085bc:	eb42 0303 	adc.w	r3, r2, r3
 80085c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80085ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80085d0:	f04f 0200 	mov.w	r2, #0
 80085d4:	f04f 0300 	mov.w	r3, #0
 80085d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80085dc:	4649      	mov	r1, r9
 80085de:	008b      	lsls	r3, r1, #2
 80085e0:	4641      	mov	r1, r8
 80085e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085e6:	4641      	mov	r1, r8
 80085e8:	008a      	lsls	r2, r1, #2
 80085ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80085ee:	f7f8 fb4b 	bl	8000c88 <__aeabi_uldivmod>
 80085f2:	4602      	mov	r2, r0
 80085f4:	460b      	mov	r3, r1
 80085f6:	4611      	mov	r1, r2
 80085f8:	4b38      	ldr	r3, [pc, #224]	@ (80086dc <UART_SetConfig+0x4e4>)
 80085fa:	fba3 2301 	umull	r2, r3, r3, r1
 80085fe:	095b      	lsrs	r3, r3, #5
 8008600:	2264      	movs	r2, #100	@ 0x64
 8008602:	fb02 f303 	mul.w	r3, r2, r3
 8008606:	1acb      	subs	r3, r1, r3
 8008608:	011b      	lsls	r3, r3, #4
 800860a:	3332      	adds	r3, #50	@ 0x32
 800860c:	4a33      	ldr	r2, [pc, #204]	@ (80086dc <UART_SetConfig+0x4e4>)
 800860e:	fba2 2303 	umull	r2, r3, r2, r3
 8008612:	095b      	lsrs	r3, r3, #5
 8008614:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008618:	441c      	add	r4, r3
 800861a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800861e:	2200      	movs	r2, #0
 8008620:	673b      	str	r3, [r7, #112]	@ 0x70
 8008622:	677a      	str	r2, [r7, #116]	@ 0x74
 8008624:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008628:	4642      	mov	r2, r8
 800862a:	464b      	mov	r3, r9
 800862c:	1891      	adds	r1, r2, r2
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	415b      	adcs	r3, r3
 8008632:	60fb      	str	r3, [r7, #12]
 8008634:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008638:	4641      	mov	r1, r8
 800863a:	1851      	adds	r1, r2, r1
 800863c:	6039      	str	r1, [r7, #0]
 800863e:	4649      	mov	r1, r9
 8008640:	414b      	adcs	r3, r1
 8008642:	607b      	str	r3, [r7, #4]
 8008644:	f04f 0200 	mov.w	r2, #0
 8008648:	f04f 0300 	mov.w	r3, #0
 800864c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008650:	4659      	mov	r1, fp
 8008652:	00cb      	lsls	r3, r1, #3
 8008654:	4651      	mov	r1, sl
 8008656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800865a:	4651      	mov	r1, sl
 800865c:	00ca      	lsls	r2, r1, #3
 800865e:	4610      	mov	r0, r2
 8008660:	4619      	mov	r1, r3
 8008662:	4603      	mov	r3, r0
 8008664:	4642      	mov	r2, r8
 8008666:	189b      	adds	r3, r3, r2
 8008668:	66bb      	str	r3, [r7, #104]	@ 0x68
 800866a:	464b      	mov	r3, r9
 800866c:	460a      	mov	r2, r1
 800866e:	eb42 0303 	adc.w	r3, r2, r3
 8008672:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	663b      	str	r3, [r7, #96]	@ 0x60
 800867e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008680:	f04f 0200 	mov.w	r2, #0
 8008684:	f04f 0300 	mov.w	r3, #0
 8008688:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800868c:	4649      	mov	r1, r9
 800868e:	008b      	lsls	r3, r1, #2
 8008690:	4641      	mov	r1, r8
 8008692:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008696:	4641      	mov	r1, r8
 8008698:	008a      	lsls	r2, r1, #2
 800869a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800869e:	f7f8 faf3 	bl	8000c88 <__aeabi_uldivmod>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	4b0d      	ldr	r3, [pc, #52]	@ (80086dc <UART_SetConfig+0x4e4>)
 80086a8:	fba3 1302 	umull	r1, r3, r3, r2
 80086ac:	095b      	lsrs	r3, r3, #5
 80086ae:	2164      	movs	r1, #100	@ 0x64
 80086b0:	fb01 f303 	mul.w	r3, r1, r3
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	011b      	lsls	r3, r3, #4
 80086b8:	3332      	adds	r3, #50	@ 0x32
 80086ba:	4a08      	ldr	r2, [pc, #32]	@ (80086dc <UART_SetConfig+0x4e4>)
 80086bc:	fba2 2303 	umull	r2, r3, r2, r3
 80086c0:	095b      	lsrs	r3, r3, #5
 80086c2:	f003 020f 	and.w	r2, r3, #15
 80086c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4422      	add	r2, r4
 80086ce:	609a      	str	r2, [r3, #8]
}
 80086d0:	bf00      	nop
 80086d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80086d6:	46bd      	mov	sp, r7
 80086d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086dc:	51eb851f 	.word	0x51eb851f

080086e0 <__NVIC_SetPriority>:
{
 80086e0:	b480      	push	{r7}
 80086e2:	b083      	sub	sp, #12
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	4603      	mov	r3, r0
 80086e8:	6039      	str	r1, [r7, #0]
 80086ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80086ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	db0a      	blt.n	800870a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	b2da      	uxtb	r2, r3
 80086f8:	490c      	ldr	r1, [pc, #48]	@ (800872c <__NVIC_SetPriority+0x4c>)
 80086fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80086fe:	0112      	lsls	r2, r2, #4
 8008700:	b2d2      	uxtb	r2, r2
 8008702:	440b      	add	r3, r1
 8008704:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008708:	e00a      	b.n	8008720 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	b2da      	uxtb	r2, r3
 800870e:	4908      	ldr	r1, [pc, #32]	@ (8008730 <__NVIC_SetPriority+0x50>)
 8008710:	79fb      	ldrb	r3, [r7, #7]
 8008712:	f003 030f 	and.w	r3, r3, #15
 8008716:	3b04      	subs	r3, #4
 8008718:	0112      	lsls	r2, r2, #4
 800871a:	b2d2      	uxtb	r2, r2
 800871c:	440b      	add	r3, r1
 800871e:	761a      	strb	r2, [r3, #24]
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr
 800872c:	e000e100 	.word	0xe000e100
 8008730:	e000ed00 	.word	0xe000ed00

08008734 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008734:	b580      	push	{r7, lr}
 8008736:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008738:	2100      	movs	r1, #0
 800873a:	f06f 0004 	mvn.w	r0, #4
 800873e:	f7ff ffcf 	bl	80086e0 <__NVIC_SetPriority>
#endif
}
 8008742:	bf00      	nop
 8008744:	bd80      	pop	{r7, pc}
	...

08008748 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800874e:	f3ef 8305 	mrs	r3, IPSR
 8008752:	603b      	str	r3, [r7, #0]
  return(result);
 8008754:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008756:	2b00      	cmp	r3, #0
 8008758:	d003      	beq.n	8008762 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800875a:	f06f 0305 	mvn.w	r3, #5
 800875e:	607b      	str	r3, [r7, #4]
 8008760:	e00c      	b.n	800877c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008762:	4b0a      	ldr	r3, [pc, #40]	@ (800878c <osKernelInitialize+0x44>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d105      	bne.n	8008776 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800876a:	4b08      	ldr	r3, [pc, #32]	@ (800878c <osKernelInitialize+0x44>)
 800876c:	2201      	movs	r2, #1
 800876e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008770:	2300      	movs	r3, #0
 8008772:	607b      	str	r3, [r7, #4]
 8008774:	e002      	b.n	800877c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008776:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800877a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800877c:	687b      	ldr	r3, [r7, #4]
}
 800877e:	4618      	mov	r0, r3
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	200009c4 	.word	0x200009c4

08008790 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008796:	f3ef 8305 	mrs	r3, IPSR
 800879a:	603b      	str	r3, [r7, #0]
  return(result);
 800879c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d003      	beq.n	80087aa <osKernelStart+0x1a>
    stat = osErrorISR;
 80087a2:	f06f 0305 	mvn.w	r3, #5
 80087a6:	607b      	str	r3, [r7, #4]
 80087a8:	e010      	b.n	80087cc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80087aa:	4b0b      	ldr	r3, [pc, #44]	@ (80087d8 <osKernelStart+0x48>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2b01      	cmp	r3, #1
 80087b0:	d109      	bne.n	80087c6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80087b2:	f7ff ffbf 	bl	8008734 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80087b6:	4b08      	ldr	r3, [pc, #32]	@ (80087d8 <osKernelStart+0x48>)
 80087b8:	2202      	movs	r2, #2
 80087ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80087bc:	f001 ff0c 	bl	800a5d8 <vTaskStartScheduler>
      stat = osOK;
 80087c0:	2300      	movs	r3, #0
 80087c2:	607b      	str	r3, [r7, #4]
 80087c4:	e002      	b.n	80087cc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80087c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80087ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80087cc:	687b      	ldr	r3, [r7, #4]
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3708      	adds	r7, #8
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	200009c4 	.word	0x200009c4

080087dc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80087dc:	b580      	push	{r7, lr}
 80087de:	b082      	sub	sp, #8
 80087e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087e2:	f3ef 8305 	mrs	r3, IPSR
 80087e6:	603b      	str	r3, [r7, #0]
  return(result);
 80087e8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d003      	beq.n	80087f6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80087ee:	f002 f817 	bl	800a820 <xTaskGetTickCountFromISR>
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	e002      	b.n	80087fc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80087f6:	f002 f803 	bl	800a800 <xTaskGetTickCount>
 80087fa:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80087fc:	687b      	ldr	r3, [r7, #4]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3708      	adds	r7, #8
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}

08008806 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 8008806:	b480      	push	{r7}
 8008808:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800880a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
}
 800880e:	4618      	mov	r0, r3
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008818:	b580      	push	{r7, lr}
 800881a:	b08e      	sub	sp, #56	@ 0x38
 800881c:	af04      	add	r7, sp, #16
 800881e:	60f8      	str	r0, [r7, #12]
 8008820:	60b9      	str	r1, [r7, #8]
 8008822:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008824:	2300      	movs	r3, #0
 8008826:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008828:	f3ef 8305 	mrs	r3, IPSR
 800882c:	617b      	str	r3, [r7, #20]
  return(result);
 800882e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008830:	2b00      	cmp	r3, #0
 8008832:	d17e      	bne.n	8008932 <osThreadNew+0x11a>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d07b      	beq.n	8008932 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800883a:	2380      	movs	r3, #128	@ 0x80
 800883c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800883e:	2318      	movs	r3, #24
 8008840:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008842:	2300      	movs	r3, #0
 8008844:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008846:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800884a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d045      	beq.n	80088de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d002      	beq.n	8008860 <osThreadNew+0x48>
        name = attr->name;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d002      	beq.n	800886e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d008      	beq.n	8008886 <osThreadNew+0x6e>
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	2b38      	cmp	r3, #56	@ 0x38
 8008878:	d805      	bhi.n	8008886 <osThreadNew+0x6e>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f003 0301 	and.w	r3, r3, #1
 8008882:	2b00      	cmp	r3, #0
 8008884:	d001      	beq.n	800888a <osThreadNew+0x72>
        return (NULL);
 8008886:	2300      	movs	r3, #0
 8008888:	e054      	b.n	8008934 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d003      	beq.n	800889a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	695b      	ldr	r3, [r3, #20]
 8008896:	089b      	lsrs	r3, r3, #2
 8008898:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00e      	beq.n	80088c0 <osThreadNew+0xa8>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	2b5b      	cmp	r3, #91	@ 0x5b
 80088a8:	d90a      	bls.n	80088c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d006      	beq.n	80088c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d002      	beq.n	80088c0 <osThreadNew+0xa8>
        mem = 1;
 80088ba:	2301      	movs	r3, #1
 80088bc:	61bb      	str	r3, [r7, #24]
 80088be:	e010      	b.n	80088e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d10c      	bne.n	80088e2 <osThreadNew+0xca>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d108      	bne.n	80088e2 <osThreadNew+0xca>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d104      	bne.n	80088e2 <osThreadNew+0xca>
          mem = 0;
 80088d8:	2300      	movs	r3, #0
 80088da:	61bb      	str	r3, [r7, #24]
 80088dc:	e001      	b.n	80088e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80088de:	2300      	movs	r3, #0
 80088e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d110      	bne.n	800890a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80088f0:	9202      	str	r2, [sp, #8]
 80088f2:	9301      	str	r3, [sp, #4]
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	6a3a      	ldr	r2, [r7, #32]
 80088fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f001 fc8e 	bl	800a220 <xTaskCreateStatic>
 8008904:	4603      	mov	r3, r0
 8008906:	613b      	str	r3, [r7, #16]
 8008908:	e013      	b.n	8008932 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d110      	bne.n	8008932 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008910:	6a3b      	ldr	r3, [r7, #32]
 8008912:	b29a      	uxth	r2, r3
 8008914:	f107 0310 	add.w	r3, r7, #16
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	9300      	str	r3, [sp, #0]
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f001 fcdc 	bl	800a2e0 <xTaskCreate>
 8008928:	4603      	mov	r3, r0
 800892a:	2b01      	cmp	r3, #1
 800892c:	d001      	beq.n	8008932 <osThreadNew+0x11a>
            hTask = NULL;
 800892e:	2300      	movs	r3, #0
 8008930:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008932:	693b      	ldr	r3, [r7, #16]
}
 8008934:	4618      	mov	r0, r3
 8008936:	3728      	adds	r7, #40	@ 0x28
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008944:	f3ef 8305 	mrs	r3, IPSR
 8008948:	60bb      	str	r3, [r7, #8]
  return(result);
 800894a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800894c:	2b00      	cmp	r3, #0
 800894e:	d003      	beq.n	8008958 <osDelay+0x1c>
    stat = osErrorISR;
 8008950:	f06f 0305 	mvn.w	r3, #5
 8008954:	60fb      	str	r3, [r7, #12]
 8008956:	e007      	b.n	8008968 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008958:	2300      	movs	r3, #0
 800895a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d002      	beq.n	8008968 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f001 fe02 	bl	800a56c <vTaskDelay>
    }
  }

  return (stat);
 8008968:	68fb      	ldr	r3, [r7, #12]
}
 800896a:	4618      	mov	r0, r3
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008972:	b580      	push	{r7, lr}
 8008974:	b088      	sub	sp, #32
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800897a:	2300      	movs	r3, #0
 800897c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800897e:	f3ef 8305 	mrs	r3, IPSR
 8008982:	60bb      	str	r3, [r7, #8]
  return(result);
 8008984:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008986:	2b00      	cmp	r3, #0
 8008988:	d174      	bne.n	8008a74 <osMutexNew+0x102>
    if (attr != NULL) {
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d003      	beq.n	8008998 <osMutexNew+0x26>
      type = attr->attr_bits;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	61bb      	str	r3, [r7, #24]
 8008996:	e001      	b.n	800899c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8008998:	2300      	movs	r3, #0
 800899a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800899c:	69bb      	ldr	r3, [r7, #24]
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d002      	beq.n	80089ac <osMutexNew+0x3a>
      rmtx = 1U;
 80089a6:	2301      	movs	r3, #1
 80089a8:	617b      	str	r3, [r7, #20]
 80089aa:	e001      	b.n	80089b0 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80089ac:	2300      	movs	r3, #0
 80089ae:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80089b0:	69bb      	ldr	r3, [r7, #24]
 80089b2:	f003 0308 	and.w	r3, r3, #8
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d15c      	bne.n	8008a74 <osMutexNew+0x102>
      mem = -1;
 80089ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80089be:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d015      	beq.n	80089f2 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d006      	beq.n	80089dc <osMutexNew+0x6a>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	2b4f      	cmp	r3, #79	@ 0x4f
 80089d4:	d902      	bls.n	80089dc <osMutexNew+0x6a>
          mem = 1;
 80089d6:	2301      	movs	r3, #1
 80089d8:	613b      	str	r3, [r7, #16]
 80089da:	e00c      	b.n	80089f6 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d108      	bne.n	80089f6 <osMutexNew+0x84>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d104      	bne.n	80089f6 <osMutexNew+0x84>
            mem = 0;
 80089ec:	2300      	movs	r3, #0
 80089ee:	613b      	str	r3, [r7, #16]
 80089f0:	e001      	b.n	80089f6 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80089f2:	2300      	movs	r3, #0
 80089f4:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d112      	bne.n	8008a22 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d007      	beq.n	8008a12 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	4619      	mov	r1, r3
 8008a08:	2004      	movs	r0, #4
 8008a0a:	f000 fd2c 	bl	8009466 <xQueueCreateMutexStatic>
 8008a0e:	61f8      	str	r0, [r7, #28]
 8008a10:	e016      	b.n	8008a40 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	4619      	mov	r1, r3
 8008a18:	2001      	movs	r0, #1
 8008a1a:	f000 fd24 	bl	8009466 <xQueueCreateMutexStatic>
 8008a1e:	61f8      	str	r0, [r7, #28]
 8008a20:	e00e      	b.n	8008a40 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10b      	bne.n	8008a40 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d004      	beq.n	8008a38 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008a2e:	2004      	movs	r0, #4
 8008a30:	f000 fd01 	bl	8009436 <xQueueCreateMutex>
 8008a34:	61f8      	str	r0, [r7, #28]
 8008a36:	e003      	b.n	8008a40 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8008a38:	2001      	movs	r0, #1
 8008a3a:	f000 fcfc 	bl	8009436 <xQueueCreateMutex>
 8008a3e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8008a40:	69fb      	ldr	r3, [r7, #28]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d00c      	beq.n	8008a60 <osMutexNew+0xee>
        if (attr != NULL) {
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d003      	beq.n	8008a54 <osMutexNew+0xe2>
          name = attr->name;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	60fb      	str	r3, [r7, #12]
 8008a52:	e001      	b.n	8008a58 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8008a58:	68f9      	ldr	r1, [r7, #12]
 8008a5a:	69f8      	ldr	r0, [r7, #28]
 8008a5c:	f001 fb58 	bl	800a110 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d006      	beq.n	8008a74 <osMutexNew+0x102>
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d003      	beq.n	8008a74 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	f043 0301 	orr.w	r3, r3, #1
 8008a72:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8008a74:	69fb      	ldr	r3, [r7, #28]
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3720      	adds	r7, #32
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8008a7e:	b580      	push	{r7, lr}
 8008a80:	b086      	sub	sp, #24
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
 8008a86:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f023 0301 	bic.w	r3, r3, #1
 8008a8e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a9c:	f3ef 8305 	mrs	r3, IPSR
 8008aa0:	60bb      	str	r3, [r7, #8]
  return(result);
 8008aa2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d003      	beq.n	8008ab0 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8008aa8:	f06f 0305 	mvn.w	r3, #5
 8008aac:	617b      	str	r3, [r7, #20]
 8008aae:	e02c      	b.n	8008b0a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d103      	bne.n	8008abe <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8008ab6:	f06f 0303 	mvn.w	r3, #3
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	e025      	b.n	8008b0a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d011      	beq.n	8008ae8 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	6938      	ldr	r0, [r7, #16]
 8008ac8:	f000 fd1d 	bl	8009506 <xQueueTakeMutexRecursive>
 8008acc:	4603      	mov	r3, r0
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d01b      	beq.n	8008b0a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d003      	beq.n	8008ae0 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8008ad8:	f06f 0301 	mvn.w	r3, #1
 8008adc:	617b      	str	r3, [r7, #20]
 8008ade:	e014      	b.n	8008b0a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008ae0:	f06f 0302 	mvn.w	r3, #2
 8008ae4:	617b      	str	r3, [r7, #20]
 8008ae6:	e010      	b.n	8008b0a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	6938      	ldr	r0, [r7, #16]
 8008aec:	f001 f832 	bl	8009b54 <xQueueSemaphoreTake>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d009      	beq.n	8008b0a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d003      	beq.n	8008b04 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8008afc:	f06f 0301 	mvn.w	r3, #1
 8008b00:	617b      	str	r3, [r7, #20]
 8008b02:	e002      	b.n	8008b0a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008b04:	f06f 0302 	mvn.w	r3, #2
 8008b08:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8008b0a:	697b      	ldr	r3, [r7, #20]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3718      	adds	r7, #24
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b086      	sub	sp, #24
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f023 0301 	bic.w	r3, r3, #1
 8008b22:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f003 0301 	and.w	r3, r3, #1
 8008b2a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b30:	f3ef 8305 	mrs	r3, IPSR
 8008b34:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b36:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d003      	beq.n	8008b44 <osMutexRelease+0x30>
    stat = osErrorISR;
 8008b3c:	f06f 0305 	mvn.w	r3, #5
 8008b40:	617b      	str	r3, [r7, #20]
 8008b42:	e01f      	b.n	8008b84 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d103      	bne.n	8008b52 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8008b4a:	f06f 0303 	mvn.w	r3, #3
 8008b4e:	617b      	str	r3, [r7, #20]
 8008b50:	e018      	b.n	8008b84 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d009      	beq.n	8008b6c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008b58:	6938      	ldr	r0, [r7, #16]
 8008b5a:	f000 fc9f 	bl	800949c <xQueueGiveMutexRecursive>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d00f      	beq.n	8008b84 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008b64:	f06f 0302 	mvn.w	r3, #2
 8008b68:	617b      	str	r3, [r7, #20]
 8008b6a:	e00b      	b.n	8008b84 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	2200      	movs	r2, #0
 8008b70:	2100      	movs	r1, #0
 8008b72:	6938      	ldr	r0, [r7, #16]
 8008b74:	f000 fd6c 	bl	8009650 <xQueueGenericSend>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d002      	beq.n	8008b84 <osMutexRelease+0x70>
        stat = osErrorResource;
 8008b7e:	f06f 0302 	mvn.w	r3, #2
 8008b82:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008b84:	697b      	ldr	r3, [r7, #20]
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3718      	adds	r7, #24
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}

08008b8e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008b8e:	b580      	push	{r7, lr}
 8008b90:	b08a      	sub	sp, #40	@ 0x28
 8008b92:	af02      	add	r7, sp, #8
 8008b94:	60f8      	str	r0, [r7, #12]
 8008b96:	60b9      	str	r1, [r7, #8]
 8008b98:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b9e:	f3ef 8305 	mrs	r3, IPSR
 8008ba2:	613b      	str	r3, [r7, #16]
  return(result);
 8008ba4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d175      	bne.n	8008c96 <osSemaphoreNew+0x108>
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d072      	beq.n	8008c96 <osSemaphoreNew+0x108>
 8008bb0:	68ba      	ldr	r2, [r7, #8]
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d86e      	bhi.n	8008c96 <osSemaphoreNew+0x108>
    mem = -1;
 8008bb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008bbc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d015      	beq.n	8008bf0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d006      	beq.n	8008bda <osSemaphoreNew+0x4c>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	2b4f      	cmp	r3, #79	@ 0x4f
 8008bd2:	d902      	bls.n	8008bda <osSemaphoreNew+0x4c>
        mem = 1;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	61bb      	str	r3, [r7, #24]
 8008bd8:	e00c      	b.n	8008bf4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d108      	bne.n	8008bf4 <osSemaphoreNew+0x66>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	68db      	ldr	r3, [r3, #12]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d104      	bne.n	8008bf4 <osSemaphoreNew+0x66>
          mem = 0;
 8008bea:	2300      	movs	r3, #0
 8008bec:	61bb      	str	r3, [r7, #24]
 8008bee:	e001      	b.n	8008bf4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bfa:	d04c      	beq.n	8008c96 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d128      	bne.n	8008c54 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d10a      	bne.n	8008c1e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	2203      	movs	r2, #3
 8008c0e:	9200      	str	r2, [sp, #0]
 8008c10:	2200      	movs	r2, #0
 8008c12:	2100      	movs	r1, #0
 8008c14:	2001      	movs	r0, #1
 8008c16:	f000 fb19 	bl	800924c <xQueueGenericCreateStatic>
 8008c1a:	61f8      	str	r0, [r7, #28]
 8008c1c:	e005      	b.n	8008c2a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008c1e:	2203      	movs	r2, #3
 8008c20:	2100      	movs	r1, #0
 8008c22:	2001      	movs	r0, #1
 8008c24:	f000 fb8f 	bl	8009346 <xQueueGenericCreate>
 8008c28:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d022      	beq.n	8008c76 <osSemaphoreNew+0xe8>
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d01f      	beq.n	8008c76 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008c36:	2300      	movs	r3, #0
 8008c38:	2200      	movs	r2, #0
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	69f8      	ldr	r0, [r7, #28]
 8008c3e:	f000 fd07 	bl	8009650 <xQueueGenericSend>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d016      	beq.n	8008c76 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008c48:	69f8      	ldr	r0, [r7, #28]
 8008c4a:	f001 f915 	bl	8009e78 <vQueueDelete>
            hSemaphore = NULL;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	61fb      	str	r3, [r7, #28]
 8008c52:	e010      	b.n	8008c76 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d108      	bne.n	8008c6c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	461a      	mov	r2, r3
 8008c60:	68b9      	ldr	r1, [r7, #8]
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f000 fc86 	bl	8009574 <xQueueCreateCountingSemaphoreStatic>
 8008c68:	61f8      	str	r0, [r7, #28]
 8008c6a:	e004      	b.n	8008c76 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008c6c:	68b9      	ldr	r1, [r7, #8]
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f000 fcb9 	bl	80095e6 <xQueueCreateCountingSemaphore>
 8008c74:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00c      	beq.n	8008c96 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <osSemaphoreNew+0xfc>
          name = attr->name;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	617b      	str	r3, [r7, #20]
 8008c88:	e001      	b.n	8008c8e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008c8e:	6979      	ldr	r1, [r7, #20]
 8008c90:	69f8      	ldr	r0, [r7, #28]
 8008c92:	f001 fa3d 	bl	800a110 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008c96:	69fb      	ldr	r3, [r7, #28]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3720      	adds	r7, #32
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b086      	sub	sp, #24
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d103      	bne.n	8008cc0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008cb8:	f06f 0303 	mvn.w	r3, #3
 8008cbc:	617b      	str	r3, [r7, #20]
 8008cbe:	e039      	b.n	8008d34 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008cc0:	f3ef 8305 	mrs	r3, IPSR
 8008cc4:	60fb      	str	r3, [r7, #12]
  return(result);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d022      	beq.n	8008d12 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d003      	beq.n	8008cda <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008cd2:	f06f 0303 	mvn.w	r3, #3
 8008cd6:	617b      	str	r3, [r7, #20]
 8008cd8:	e02c      	b.n	8008d34 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008cde:	f107 0308 	add.w	r3, r7, #8
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	2100      	movs	r1, #0
 8008ce6:	6938      	ldr	r0, [r7, #16]
 8008ce8:	f001 f844 	bl	8009d74 <xQueueReceiveFromISR>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d003      	beq.n	8008cfa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008cf2:	f06f 0302 	mvn.w	r3, #2
 8008cf6:	617b      	str	r3, [r7, #20]
 8008cf8:	e01c      	b.n	8008d34 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d019      	beq.n	8008d34 <osSemaphoreAcquire+0x94>
 8008d00:	4b0f      	ldr	r3, [pc, #60]	@ (8008d40 <osSemaphoreAcquire+0xa0>)
 8008d02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d06:	601a      	str	r2, [r3, #0]
 8008d08:	f3bf 8f4f 	dsb	sy
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	e010      	b.n	8008d34 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008d12:	6839      	ldr	r1, [r7, #0]
 8008d14:	6938      	ldr	r0, [r7, #16]
 8008d16:	f000 ff1d 	bl	8009b54 <xQueueSemaphoreTake>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d009      	beq.n	8008d34 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d003      	beq.n	8008d2e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008d26:	f06f 0301 	mvn.w	r3, #1
 8008d2a:	617b      	str	r3, [r7, #20]
 8008d2c:	e002      	b.n	8008d34 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008d2e:	f06f 0302 	mvn.w	r3, #2
 8008d32:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008d34:	697b      	ldr	r3, [r7, #20]
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3718      	adds	r7, #24
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	e000ed04 	.word	0xe000ed04

08008d44 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08a      	sub	sp, #40	@ 0x28
 8008d48:	af02      	add	r7, sp, #8
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008d50:	2300      	movs	r3, #0
 8008d52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d54:	f3ef 8305 	mrs	r3, IPSR
 8008d58:	613b      	str	r3, [r7, #16]
  return(result);
 8008d5a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d15f      	bne.n	8008e20 <osMessageQueueNew+0xdc>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d05c      	beq.n	8008e20 <osMessageQueueNew+0xdc>
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d059      	beq.n	8008e20 <osMessageQueueNew+0xdc>
    mem = -1;
 8008d6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d70:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d029      	beq.n	8008dcc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	689b      	ldr	r3, [r3, #8]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d012      	beq.n	8008da6 <osMessageQueueNew+0x62>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	2b4f      	cmp	r3, #79	@ 0x4f
 8008d86:	d90e      	bls.n	8008da6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00a      	beq.n	8008da6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	695a      	ldr	r2, [r3, #20]
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	68b9      	ldr	r1, [r7, #8]
 8008d98:	fb01 f303 	mul.w	r3, r1, r3
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d302      	bcc.n	8008da6 <osMessageQueueNew+0x62>
        mem = 1;
 8008da0:	2301      	movs	r3, #1
 8008da2:	61bb      	str	r3, [r7, #24]
 8008da4:	e014      	b.n	8008dd0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d110      	bne.n	8008dd0 <osMessageQueueNew+0x8c>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	68db      	ldr	r3, [r3, #12]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10c      	bne.n	8008dd0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d108      	bne.n	8008dd0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	695b      	ldr	r3, [r3, #20]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d104      	bne.n	8008dd0 <osMessageQueueNew+0x8c>
          mem = 0;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	61bb      	str	r3, [r7, #24]
 8008dca:	e001      	b.n	8008dd0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008dd0:	69bb      	ldr	r3, [r7, #24]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d10b      	bne.n	8008dee <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	691a      	ldr	r2, [r3, #16]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	2100      	movs	r1, #0
 8008de0:	9100      	str	r1, [sp, #0]
 8008de2:	68b9      	ldr	r1, [r7, #8]
 8008de4:	68f8      	ldr	r0, [r7, #12]
 8008de6:	f000 fa31 	bl	800924c <xQueueGenericCreateStatic>
 8008dea:	61f8      	str	r0, [r7, #28]
 8008dec:	e008      	b.n	8008e00 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d105      	bne.n	8008e00 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008df4:	2200      	movs	r2, #0
 8008df6:	68b9      	ldr	r1, [r7, #8]
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f000 faa4 	bl	8009346 <xQueueGenericCreate>
 8008dfe:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00c      	beq.n	8008e20 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d003      	beq.n	8008e14 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	617b      	str	r3, [r7, #20]
 8008e12:	e001      	b.n	8008e18 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008e14:	2300      	movs	r3, #0
 8008e16:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008e18:	6979      	ldr	r1, [r7, #20]
 8008e1a:	69f8      	ldr	r0, [r7, #28]
 8008e1c:	f001 f978 	bl	800a110 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008e20:	69fb      	ldr	r3, [r7, #28]
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3720      	adds	r7, #32
 8008e26:	46bd      	mov	sp, r7
 8008e28:	bd80      	pop	{r7, pc}
	...

08008e2c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b088      	sub	sp, #32
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	603b      	str	r3, [r7, #0]
 8008e38:	4613      	mov	r3, r2
 8008e3a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008e40:	2300      	movs	r3, #0
 8008e42:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e44:	f3ef 8305 	mrs	r3, IPSR
 8008e48:	617b      	str	r3, [r7, #20]
  return(result);
 8008e4a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d028      	beq.n	8008ea2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008e50:	69bb      	ldr	r3, [r7, #24]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d005      	beq.n	8008e62 <osMessageQueuePut+0x36>
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d002      	beq.n	8008e62 <osMessageQueuePut+0x36>
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d003      	beq.n	8008e6a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008e62:	f06f 0303 	mvn.w	r3, #3
 8008e66:	61fb      	str	r3, [r7, #28]
 8008e68:	e038      	b.n	8008edc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008e6e:	f107 0210 	add.w	r2, r7, #16
 8008e72:	2300      	movs	r3, #0
 8008e74:	68b9      	ldr	r1, [r7, #8]
 8008e76:	69b8      	ldr	r0, [r7, #24]
 8008e78:	f000 fcec 	bl	8009854 <xQueueGenericSendFromISR>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d003      	beq.n	8008e8a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008e82:	f06f 0302 	mvn.w	r3, #2
 8008e86:	61fb      	str	r3, [r7, #28]
 8008e88:	e028      	b.n	8008edc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d025      	beq.n	8008edc <osMessageQueuePut+0xb0>
 8008e90:	4b15      	ldr	r3, [pc, #84]	@ (8008ee8 <osMessageQueuePut+0xbc>)
 8008e92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e96:	601a      	str	r2, [r3, #0]
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	e01c      	b.n	8008edc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008ea2:	69bb      	ldr	r3, [r7, #24]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <osMessageQueuePut+0x82>
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d103      	bne.n	8008eb6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8008eae:	f06f 0303 	mvn.w	r3, #3
 8008eb2:	61fb      	str	r3, [r7, #28]
 8008eb4:	e012      	b.n	8008edc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	683a      	ldr	r2, [r7, #0]
 8008eba:	68b9      	ldr	r1, [r7, #8]
 8008ebc:	69b8      	ldr	r0, [r7, #24]
 8008ebe:	f000 fbc7 	bl	8009650 <xQueueGenericSend>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d009      	beq.n	8008edc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d003      	beq.n	8008ed6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8008ece:	f06f 0301 	mvn.w	r3, #1
 8008ed2:	61fb      	str	r3, [r7, #28]
 8008ed4:	e002      	b.n	8008edc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008ed6:	f06f 0302 	mvn.w	r3, #2
 8008eda:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008edc:	69fb      	ldr	r3, [r7, #28]
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3720      	adds	r7, #32
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	e000ed04 	.word	0xe000ed04

08008eec <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b088      	sub	sp, #32
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
 8008ef8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f02:	f3ef 8305 	mrs	r3, IPSR
 8008f06:	617b      	str	r3, [r7, #20]
  return(result);
 8008f08:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d028      	beq.n	8008f60 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d005      	beq.n	8008f20 <osMessageQueueGet+0x34>
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d002      	beq.n	8008f20 <osMessageQueueGet+0x34>
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d003      	beq.n	8008f28 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008f20:	f06f 0303 	mvn.w	r3, #3
 8008f24:	61fb      	str	r3, [r7, #28]
 8008f26:	e037      	b.n	8008f98 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008f2c:	f107 0310 	add.w	r3, r7, #16
 8008f30:	461a      	mov	r2, r3
 8008f32:	68b9      	ldr	r1, [r7, #8]
 8008f34:	69b8      	ldr	r0, [r7, #24]
 8008f36:	f000 ff1d 	bl	8009d74 <xQueueReceiveFromISR>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d003      	beq.n	8008f48 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008f40:	f06f 0302 	mvn.w	r3, #2
 8008f44:	61fb      	str	r3, [r7, #28]
 8008f46:	e027      	b.n	8008f98 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d024      	beq.n	8008f98 <osMessageQueueGet+0xac>
 8008f4e:	4b15      	ldr	r3, [pc, #84]	@ (8008fa4 <osMessageQueueGet+0xb8>)
 8008f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f54:	601a      	str	r2, [r3, #0]
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	e01b      	b.n	8008f98 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d002      	beq.n	8008f6c <osMessageQueueGet+0x80>
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d103      	bne.n	8008f74 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008f6c:	f06f 0303 	mvn.w	r3, #3
 8008f70:	61fb      	str	r3, [r7, #28]
 8008f72:	e011      	b.n	8008f98 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008f74:	683a      	ldr	r2, [r7, #0]
 8008f76:	68b9      	ldr	r1, [r7, #8]
 8008f78:	69b8      	ldr	r0, [r7, #24]
 8008f7a:	f000 fd09 	bl	8009990 <xQueueReceive>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d009      	beq.n	8008f98 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008f8a:	f06f 0301 	mvn.w	r3, #1
 8008f8e:	61fb      	str	r3, [r7, #28]
 8008f90:	e002      	b.n	8008f98 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008f92:	f06f 0302 	mvn.w	r3, #2
 8008f96:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008f98:	69fb      	ldr	r3, [r7, #28]
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3720      	adds	r7, #32
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	e000ed04 	.word	0xe000ed04

08008fa8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	60f8      	str	r0, [r7, #12]
 8008fb0:	60b9      	str	r1, [r7, #8]
 8008fb2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	4a07      	ldr	r2, [pc, #28]	@ (8008fd4 <vApplicationGetIdleTaskMemory+0x2c>)
 8008fb8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	4a06      	ldr	r2, [pc, #24]	@ (8008fd8 <vApplicationGetIdleTaskMemory+0x30>)
 8008fbe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2280      	movs	r2, #128	@ 0x80
 8008fc4:	601a      	str	r2, [r3, #0]
}
 8008fc6:	bf00      	nop
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop
 8008fd4:	200009c8 	.word	0x200009c8
 8008fd8:	20000a24 	.word	0x20000a24

08008fdc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008fdc:	b480      	push	{r7}
 8008fde:	b085      	sub	sp, #20
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	60f8      	str	r0, [r7, #12]
 8008fe4:	60b9      	str	r1, [r7, #8]
 8008fe6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	4a07      	ldr	r2, [pc, #28]	@ (8009008 <vApplicationGetTimerTaskMemory+0x2c>)
 8008fec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	4a06      	ldr	r2, [pc, #24]	@ (800900c <vApplicationGetTimerTaskMemory+0x30>)
 8008ff2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008ffa:	601a      	str	r2, [r3, #0]
}
 8008ffc:	bf00      	nop
 8008ffe:	3714      	adds	r7, #20
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr
 8009008:	20000c24 	.word	0x20000c24
 800900c:	20000c80 	.word	0x20000c80

08009010 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009010:	b480      	push	{r7}
 8009012:	b083      	sub	sp, #12
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f103 0208 	add.w	r2, r3, #8
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009028:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f103 0208 	add.w	r2, r3, #8
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f103 0208 	add.w	r2, r3, #8
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009044:	bf00      	nop
 8009046:	370c      	adds	r7, #12
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr

08009050 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800905e:	bf00      	nop
 8009060:	370c      	adds	r7, #12
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr

0800906a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800906a:	b480      	push	{r7}
 800906c:	b085      	sub	sp, #20
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	68fa      	ldr	r2, [r7, #12]
 800907e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	689a      	ldr	r2, [r3, #8]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	683a      	ldr	r2, [r7, #0]
 800908e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	1c5a      	adds	r2, r3, #1
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	601a      	str	r2, [r3, #0]
}
 80090a6:	bf00      	nop
 80090a8:	3714      	adds	r7, #20
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr

080090b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80090b2:	b480      	push	{r7}
 80090b4:	b085      	sub	sp, #20
 80090b6:	af00      	add	r7, sp, #0
 80090b8:	6078      	str	r0, [r7, #4]
 80090ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090c8:	d103      	bne.n	80090d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	691b      	ldr	r3, [r3, #16]
 80090ce:	60fb      	str	r3, [r7, #12]
 80090d0:	e00c      	b.n	80090ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	3308      	adds	r3, #8
 80090d6:	60fb      	str	r3, [r7, #12]
 80090d8:	e002      	b.n	80090e0 <vListInsert+0x2e>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	60fb      	str	r3, [r7, #12]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	685b      	ldr	r3, [r3, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d2f6      	bcs.n	80090da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	685a      	ldr	r2, [r3, #4]
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	68fa      	ldr	r2, [r7, #12]
 8009100:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	1c5a      	adds	r2, r3, #1
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	601a      	str	r2, [r3, #0]
}
 8009118:	bf00      	nop
 800911a:	3714      	adds	r7, #20
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	691b      	ldr	r3, [r3, #16]
 8009130:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	6892      	ldr	r2, [r2, #8]
 800913a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	6852      	ldr	r2, [r2, #4]
 8009144:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	429a      	cmp	r2, r3
 800914e:	d103      	bne.n	8009158 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	689a      	ldr	r2, [r3, #8]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2200      	movs	r2, #0
 800915c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	1e5a      	subs	r2, r3, #1
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
}
 800916c:	4618      	mov	r0, r3
 800916e:	3714      	adds	r7, #20
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d10b      	bne.n	80091a4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800918c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009190:	f383 8811 	msr	BASEPRI, r3
 8009194:	f3bf 8f6f 	isb	sy
 8009198:	f3bf 8f4f 	dsb	sy
 800919c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800919e:	bf00      	nop
 80091a0:	bf00      	nop
 80091a2:	e7fd      	b.n	80091a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80091a4:	f002 fcf8 	bl	800bb98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b0:	68f9      	ldr	r1, [r7, #12]
 80091b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80091b4:	fb01 f303 	mul.w	r3, r1, r3
 80091b8:	441a      	add	r2, r3
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2200      	movs	r2, #0
 80091c2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091d4:	3b01      	subs	r3, #1
 80091d6:	68f9      	ldr	r1, [r7, #12]
 80091d8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80091da:	fb01 f303 	mul.w	r3, r1, r3
 80091de:	441a      	add	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	22ff      	movs	r2, #255	@ 0xff
 80091e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	22ff      	movs	r2, #255	@ 0xff
 80091f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d114      	bne.n	8009224 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	691b      	ldr	r3, [r3, #16]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d01a      	beq.n	8009238 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	3310      	adds	r3, #16
 8009206:	4618      	mov	r0, r3
 8009208:	f001 fc86 	bl	800ab18 <xTaskRemoveFromEventList>
 800920c:	4603      	mov	r3, r0
 800920e:	2b00      	cmp	r3, #0
 8009210:	d012      	beq.n	8009238 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009212:	4b0d      	ldr	r3, [pc, #52]	@ (8009248 <xQueueGenericReset+0xd0>)
 8009214:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009218:	601a      	str	r2, [r3, #0]
 800921a:	f3bf 8f4f 	dsb	sy
 800921e:	f3bf 8f6f 	isb	sy
 8009222:	e009      	b.n	8009238 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	3310      	adds	r3, #16
 8009228:	4618      	mov	r0, r3
 800922a:	f7ff fef1 	bl	8009010 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	3324      	adds	r3, #36	@ 0x24
 8009232:	4618      	mov	r0, r3
 8009234:	f7ff feec 	bl	8009010 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009238:	f002 fce0 	bl	800bbfc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800923c:	2301      	movs	r3, #1
}
 800923e:	4618      	mov	r0, r3
 8009240:	3710      	adds	r7, #16
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	e000ed04 	.word	0xe000ed04

0800924c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800924c:	b580      	push	{r7, lr}
 800924e:	b08e      	sub	sp, #56	@ 0x38
 8009250:	af02      	add	r7, sp, #8
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	60b9      	str	r1, [r7, #8]
 8009256:	607a      	str	r2, [r7, #4]
 8009258:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d10b      	bne.n	8009278 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009264:	f383 8811 	msr	BASEPRI, r3
 8009268:	f3bf 8f6f 	isb	sy
 800926c:	f3bf 8f4f 	dsb	sy
 8009270:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009272:	bf00      	nop
 8009274:	bf00      	nop
 8009276:	e7fd      	b.n	8009274 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d10b      	bne.n	8009296 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800927e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009282:	f383 8811 	msr	BASEPRI, r3
 8009286:	f3bf 8f6f 	isb	sy
 800928a:	f3bf 8f4f 	dsb	sy
 800928e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009290:	bf00      	nop
 8009292:	bf00      	nop
 8009294:	e7fd      	b.n	8009292 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d002      	beq.n	80092a2 <xQueueGenericCreateStatic+0x56>
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d001      	beq.n	80092a6 <xQueueGenericCreateStatic+0x5a>
 80092a2:	2301      	movs	r3, #1
 80092a4:	e000      	b.n	80092a8 <xQueueGenericCreateStatic+0x5c>
 80092a6:	2300      	movs	r3, #0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10b      	bne.n	80092c4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	623b      	str	r3, [r7, #32]
}
 80092be:	bf00      	nop
 80092c0:	bf00      	nop
 80092c2:	e7fd      	b.n	80092c0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d102      	bne.n	80092d0 <xQueueGenericCreateStatic+0x84>
 80092ca:	68bb      	ldr	r3, [r7, #8]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d101      	bne.n	80092d4 <xQueueGenericCreateStatic+0x88>
 80092d0:	2301      	movs	r3, #1
 80092d2:	e000      	b.n	80092d6 <xQueueGenericCreateStatic+0x8a>
 80092d4:	2300      	movs	r3, #0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d10b      	bne.n	80092f2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80092da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092de:	f383 8811 	msr	BASEPRI, r3
 80092e2:	f3bf 8f6f 	isb	sy
 80092e6:	f3bf 8f4f 	dsb	sy
 80092ea:	61fb      	str	r3, [r7, #28]
}
 80092ec:	bf00      	nop
 80092ee:	bf00      	nop
 80092f0:	e7fd      	b.n	80092ee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80092f2:	2350      	movs	r3, #80	@ 0x50
 80092f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	2b50      	cmp	r3, #80	@ 0x50
 80092fa:	d00b      	beq.n	8009314 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80092fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009300:	f383 8811 	msr	BASEPRI, r3
 8009304:	f3bf 8f6f 	isb	sy
 8009308:	f3bf 8f4f 	dsb	sy
 800930c:	61bb      	str	r3, [r7, #24]
}
 800930e:	bf00      	nop
 8009310:	bf00      	nop
 8009312:	e7fd      	b.n	8009310 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009314:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800931a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00d      	beq.n	800933c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009328:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800932c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800932e:	9300      	str	r3, [sp, #0]
 8009330:	4613      	mov	r3, r2
 8009332:	687a      	ldr	r2, [r7, #4]
 8009334:	68b9      	ldr	r1, [r7, #8]
 8009336:	68f8      	ldr	r0, [r7, #12]
 8009338:	f000 f840 	bl	80093bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800933c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800933e:	4618      	mov	r0, r3
 8009340:	3730      	adds	r7, #48	@ 0x30
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009346:	b580      	push	{r7, lr}
 8009348:	b08a      	sub	sp, #40	@ 0x28
 800934a:	af02      	add	r7, sp, #8
 800934c:	60f8      	str	r0, [r7, #12]
 800934e:	60b9      	str	r1, [r7, #8]
 8009350:	4613      	mov	r3, r2
 8009352:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d10b      	bne.n	8009372 <xQueueGenericCreate+0x2c>
	__asm volatile
 800935a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800935e:	f383 8811 	msr	BASEPRI, r3
 8009362:	f3bf 8f6f 	isb	sy
 8009366:	f3bf 8f4f 	dsb	sy
 800936a:	613b      	str	r3, [r7, #16]
}
 800936c:	bf00      	nop
 800936e:	bf00      	nop
 8009370:	e7fd      	b.n	800936e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	68ba      	ldr	r2, [r7, #8]
 8009376:	fb02 f303 	mul.w	r3, r2, r3
 800937a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800937c:	69fb      	ldr	r3, [r7, #28]
 800937e:	3350      	adds	r3, #80	@ 0x50
 8009380:	4618      	mov	r0, r3
 8009382:	f002 fd2b 	bl	800bddc <pvPortMalloc>
 8009386:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d011      	beq.n	80093b2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800938e:	69bb      	ldr	r3, [r7, #24]
 8009390:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	3350      	adds	r3, #80	@ 0x50
 8009396:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	2200      	movs	r2, #0
 800939c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80093a0:	79fa      	ldrb	r2, [r7, #7]
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	9300      	str	r3, [sp, #0]
 80093a6:	4613      	mov	r3, r2
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	68b9      	ldr	r1, [r7, #8]
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f000 f805 	bl	80093bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80093b2:	69bb      	ldr	r3, [r7, #24]
	}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3720      	adds	r7, #32
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
 80093c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d103      	bne.n	80093d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	69ba      	ldr	r2, [r7, #24]
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	e002      	b.n	80093de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80093de:	69bb      	ldr	r3, [r7, #24]
 80093e0:	68fa      	ldr	r2, [r7, #12]
 80093e2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80093e4:	69bb      	ldr	r3, [r7, #24]
 80093e6:	68ba      	ldr	r2, [r7, #8]
 80093e8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80093ea:	2101      	movs	r1, #1
 80093ec:	69b8      	ldr	r0, [r7, #24]
 80093ee:	f7ff fec3 	bl	8009178 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	78fa      	ldrb	r2, [r7, #3]
 80093f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80093fa:	bf00      	nop
 80093fc:	3710      	adds	r7, #16
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}

08009402 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009402:	b580      	push	{r7, lr}
 8009404:	b082      	sub	sp, #8
 8009406:	af00      	add	r7, sp, #0
 8009408:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d00e      	beq.n	800942e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2200      	movs	r2, #0
 8009414:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2200      	movs	r2, #0
 800941a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2200      	movs	r2, #0
 8009420:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009422:	2300      	movs	r3, #0
 8009424:	2200      	movs	r2, #0
 8009426:	2100      	movs	r1, #0
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f911 	bl	8009650 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800942e:	bf00      	nop
 8009430:	3708      	adds	r7, #8
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009436:	b580      	push	{r7, lr}
 8009438:	b086      	sub	sp, #24
 800943a:	af00      	add	r7, sp, #0
 800943c:	4603      	mov	r3, r0
 800943e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009440:	2301      	movs	r3, #1
 8009442:	617b      	str	r3, [r7, #20]
 8009444:	2300      	movs	r3, #0
 8009446:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009448:	79fb      	ldrb	r3, [r7, #7]
 800944a:	461a      	mov	r2, r3
 800944c:	6939      	ldr	r1, [r7, #16]
 800944e:	6978      	ldr	r0, [r7, #20]
 8009450:	f7ff ff79 	bl	8009346 <xQueueGenericCreate>
 8009454:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009456:	68f8      	ldr	r0, [r7, #12]
 8009458:	f7ff ffd3 	bl	8009402 <prvInitialiseMutex>

		return xNewQueue;
 800945c:	68fb      	ldr	r3, [r7, #12]
	}
 800945e:	4618      	mov	r0, r3
 8009460:	3718      	adds	r7, #24
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}

08009466 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009466:	b580      	push	{r7, lr}
 8009468:	b088      	sub	sp, #32
 800946a:	af02      	add	r7, sp, #8
 800946c:	4603      	mov	r3, r0
 800946e:	6039      	str	r1, [r7, #0]
 8009470:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009472:	2301      	movs	r3, #1
 8009474:	617b      	str	r3, [r7, #20]
 8009476:	2300      	movs	r3, #0
 8009478:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800947a:	79fb      	ldrb	r3, [r7, #7]
 800947c:	9300      	str	r3, [sp, #0]
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	2200      	movs	r2, #0
 8009482:	6939      	ldr	r1, [r7, #16]
 8009484:	6978      	ldr	r0, [r7, #20]
 8009486:	f7ff fee1 	bl	800924c <xQueueGenericCreateStatic>
 800948a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f7ff ffb8 	bl	8009402 <prvInitialiseMutex>

		return xNewQueue;
 8009492:	68fb      	ldr	r3, [r7, #12]
	}
 8009494:	4618      	mov	r0, r3
 8009496:	3718      	adds	r7, #24
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800949c:	b590      	push	{r4, r7, lr}
 800949e:	b087      	sub	sp, #28
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d10b      	bne.n	80094c6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80094ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b2:	f383 8811 	msr	BASEPRI, r3
 80094b6:	f3bf 8f6f 	isb	sy
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	60fb      	str	r3, [r7, #12]
}
 80094c0:	bf00      	nop
 80094c2:	bf00      	nop
 80094c4:	e7fd      	b.n	80094c2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	689c      	ldr	r4, [r3, #8]
 80094ca:	f001 fce5 	bl	800ae98 <xTaskGetCurrentTaskHandle>
 80094ce:	4603      	mov	r3, r0
 80094d0:	429c      	cmp	r4, r3
 80094d2:	d111      	bne.n	80094f8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	68db      	ldr	r3, [r3, #12]
 80094d8:	1e5a      	subs	r2, r3, #1
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	68db      	ldr	r3, [r3, #12]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d105      	bne.n	80094f2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80094e6:	2300      	movs	r3, #0
 80094e8:	2200      	movs	r2, #0
 80094ea:	2100      	movs	r1, #0
 80094ec:	6938      	ldr	r0, [r7, #16]
 80094ee:	f000 f8af 	bl	8009650 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80094f2:	2301      	movs	r3, #1
 80094f4:	617b      	str	r3, [r7, #20]
 80094f6:	e001      	b.n	80094fc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80094f8:	2300      	movs	r3, #0
 80094fa:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80094fc:	697b      	ldr	r3, [r7, #20]
	}
 80094fe:	4618      	mov	r0, r3
 8009500:	371c      	adds	r7, #28
 8009502:	46bd      	mov	sp, r7
 8009504:	bd90      	pop	{r4, r7, pc}

08009506 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8009506:	b590      	push	{r4, r7, lr}
 8009508:	b087      	sub	sp, #28
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
 800950e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d10b      	bne.n	8009532 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800951a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800951e:	f383 8811 	msr	BASEPRI, r3
 8009522:	f3bf 8f6f 	isb	sy
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	60fb      	str	r3, [r7, #12]
}
 800952c:	bf00      	nop
 800952e:	bf00      	nop
 8009530:	e7fd      	b.n	800952e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	689c      	ldr	r4, [r3, #8]
 8009536:	f001 fcaf 	bl	800ae98 <xTaskGetCurrentTaskHandle>
 800953a:	4603      	mov	r3, r0
 800953c:	429c      	cmp	r4, r3
 800953e:	d107      	bne.n	8009550 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	1c5a      	adds	r2, r3, #1
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800954a:	2301      	movs	r3, #1
 800954c:	617b      	str	r3, [r7, #20]
 800954e:	e00c      	b.n	800956a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009550:	6839      	ldr	r1, [r7, #0]
 8009552:	6938      	ldr	r0, [r7, #16]
 8009554:	f000 fafe 	bl	8009b54 <xQueueSemaphoreTake>
 8009558:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d004      	beq.n	800956a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	1c5a      	adds	r2, r3, #1
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800956a:	697b      	ldr	r3, [r7, #20]
	}
 800956c:	4618      	mov	r0, r3
 800956e:	371c      	adds	r7, #28
 8009570:	46bd      	mov	sp, r7
 8009572:	bd90      	pop	{r4, r7, pc}

08009574 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009574:	b580      	push	{r7, lr}
 8009576:	b08a      	sub	sp, #40	@ 0x28
 8009578:	af02      	add	r7, sp, #8
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d10b      	bne.n	800959e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800958a:	f383 8811 	msr	BASEPRI, r3
 800958e:	f3bf 8f6f 	isb	sy
 8009592:	f3bf 8f4f 	dsb	sy
 8009596:	61bb      	str	r3, [r7, #24]
}
 8009598:	bf00      	nop
 800959a:	bf00      	nop
 800959c:	e7fd      	b.n	800959a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800959e:	68ba      	ldr	r2, [r7, #8]
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d90b      	bls.n	80095be <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	617b      	str	r3, [r7, #20]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80095be:	2302      	movs	r3, #2
 80095c0:	9300      	str	r3, [sp, #0]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	2100      	movs	r1, #0
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f7ff fe3f 	bl	800924c <xQueueGenericCreateStatic>
 80095ce:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d002      	beq.n	80095dc <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	68ba      	ldr	r2, [r7, #8]
 80095da:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80095dc:	69fb      	ldr	r3, [r7, #28]
	}
 80095de:	4618      	mov	r0, r3
 80095e0:	3720      	adds	r7, #32
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80095e6:	b580      	push	{r7, lr}
 80095e8:	b086      	sub	sp, #24
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
 80095ee:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d10b      	bne.n	800960e <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80095f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095fa:	f383 8811 	msr	BASEPRI, r3
 80095fe:	f3bf 8f6f 	isb	sy
 8009602:	f3bf 8f4f 	dsb	sy
 8009606:	613b      	str	r3, [r7, #16]
}
 8009608:	bf00      	nop
 800960a:	bf00      	nop
 800960c:	e7fd      	b.n	800960a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	429a      	cmp	r2, r3
 8009614:	d90b      	bls.n	800962e <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800961a:	f383 8811 	msr	BASEPRI, r3
 800961e:	f3bf 8f6f 	isb	sy
 8009622:	f3bf 8f4f 	dsb	sy
 8009626:	60fb      	str	r3, [r7, #12]
}
 8009628:	bf00      	nop
 800962a:	bf00      	nop
 800962c:	e7fd      	b.n	800962a <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800962e:	2202      	movs	r2, #2
 8009630:	2100      	movs	r1, #0
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f7ff fe87 	bl	8009346 <xQueueGenericCreate>
 8009638:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d002      	beq.n	8009646 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009640:	697b      	ldr	r3, [r7, #20]
 8009642:	683a      	ldr	r2, [r7, #0]
 8009644:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009646:	697b      	ldr	r3, [r7, #20]
	}
 8009648:	4618      	mov	r0, r3
 800964a:	3718      	adds	r7, #24
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}

08009650 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b08e      	sub	sp, #56	@ 0x38
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
 800965c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800965e:	2300      	movs	r3, #0
 8009660:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009668:	2b00      	cmp	r3, #0
 800966a:	d10b      	bne.n	8009684 <xQueueGenericSend+0x34>
	__asm volatile
 800966c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009670:	f383 8811 	msr	BASEPRI, r3
 8009674:	f3bf 8f6f 	isb	sy
 8009678:	f3bf 8f4f 	dsb	sy
 800967c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800967e:	bf00      	nop
 8009680:	bf00      	nop
 8009682:	e7fd      	b.n	8009680 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d103      	bne.n	8009692 <xQueueGenericSend+0x42>
 800968a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800968e:	2b00      	cmp	r3, #0
 8009690:	d101      	bne.n	8009696 <xQueueGenericSend+0x46>
 8009692:	2301      	movs	r3, #1
 8009694:	e000      	b.n	8009698 <xQueueGenericSend+0x48>
 8009696:	2300      	movs	r3, #0
 8009698:	2b00      	cmp	r3, #0
 800969a:	d10b      	bne.n	80096b4 <xQueueGenericSend+0x64>
	__asm volatile
 800969c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a0:	f383 8811 	msr	BASEPRI, r3
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096ae:	bf00      	nop
 80096b0:	bf00      	nop
 80096b2:	e7fd      	b.n	80096b0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	d103      	bne.n	80096c2 <xQueueGenericSend+0x72>
 80096ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d101      	bne.n	80096c6 <xQueueGenericSend+0x76>
 80096c2:	2301      	movs	r3, #1
 80096c4:	e000      	b.n	80096c8 <xQueueGenericSend+0x78>
 80096c6:	2300      	movs	r3, #0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10b      	bne.n	80096e4 <xQueueGenericSend+0x94>
	__asm volatile
 80096cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d0:	f383 8811 	msr	BASEPRI, r3
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	623b      	str	r3, [r7, #32]
}
 80096de:	bf00      	nop
 80096e0:	bf00      	nop
 80096e2:	e7fd      	b.n	80096e0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096e4:	f001 fbe8 	bl	800aeb8 <xTaskGetSchedulerState>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d102      	bne.n	80096f4 <xQueueGenericSend+0xa4>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d101      	bne.n	80096f8 <xQueueGenericSend+0xa8>
 80096f4:	2301      	movs	r3, #1
 80096f6:	e000      	b.n	80096fa <xQueueGenericSend+0xaa>
 80096f8:	2300      	movs	r3, #0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d10b      	bne.n	8009716 <xQueueGenericSend+0xc6>
	__asm volatile
 80096fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009702:	f383 8811 	msr	BASEPRI, r3
 8009706:	f3bf 8f6f 	isb	sy
 800970a:	f3bf 8f4f 	dsb	sy
 800970e:	61fb      	str	r3, [r7, #28]
}
 8009710:	bf00      	nop
 8009712:	bf00      	nop
 8009714:	e7fd      	b.n	8009712 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009716:	f002 fa3f 	bl	800bb98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800971a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800971e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009722:	429a      	cmp	r2, r3
 8009724:	d302      	bcc.n	800972c <xQueueGenericSend+0xdc>
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	2b02      	cmp	r3, #2
 800972a:	d129      	bne.n	8009780 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	68b9      	ldr	r1, [r7, #8]
 8009730:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009732:	f000 fbdd 	bl	8009ef0 <prvCopyDataToQueue>
 8009736:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973c:	2b00      	cmp	r3, #0
 800973e:	d010      	beq.n	8009762 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009742:	3324      	adds	r3, #36	@ 0x24
 8009744:	4618      	mov	r0, r3
 8009746:	f001 f9e7 	bl	800ab18 <xTaskRemoveFromEventList>
 800974a:	4603      	mov	r3, r0
 800974c:	2b00      	cmp	r3, #0
 800974e:	d013      	beq.n	8009778 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009750:	4b3f      	ldr	r3, [pc, #252]	@ (8009850 <xQueueGenericSend+0x200>)
 8009752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009756:	601a      	str	r2, [r3, #0]
 8009758:	f3bf 8f4f 	dsb	sy
 800975c:	f3bf 8f6f 	isb	sy
 8009760:	e00a      	b.n	8009778 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009764:	2b00      	cmp	r3, #0
 8009766:	d007      	beq.n	8009778 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009768:	4b39      	ldr	r3, [pc, #228]	@ (8009850 <xQueueGenericSend+0x200>)
 800976a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800976e:	601a      	str	r2, [r3, #0]
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009778:	f002 fa40 	bl	800bbfc <vPortExitCritical>
				return pdPASS;
 800977c:	2301      	movs	r3, #1
 800977e:	e063      	b.n	8009848 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d103      	bne.n	800978e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009786:	f002 fa39 	bl	800bbfc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800978a:	2300      	movs	r3, #0
 800978c:	e05c      	b.n	8009848 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800978e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009790:	2b00      	cmp	r3, #0
 8009792:	d106      	bne.n	80097a2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009794:	f107 0314 	add.w	r3, r7, #20
 8009798:	4618      	mov	r0, r3
 800979a:	f001 fa21 	bl	800abe0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800979e:	2301      	movs	r3, #1
 80097a0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097a2:	f002 fa2b 	bl	800bbfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097a6:	f000 ff7f 	bl	800a6a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097aa:	f002 f9f5 	bl	800bb98 <vPortEnterCritical>
 80097ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097b4:	b25b      	sxtb	r3, r3
 80097b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097ba:	d103      	bne.n	80097c4 <xQueueGenericSend+0x174>
 80097bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097be:	2200      	movs	r2, #0
 80097c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097ca:	b25b      	sxtb	r3, r3
 80097cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097d0:	d103      	bne.n	80097da <xQueueGenericSend+0x18a>
 80097d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097da:	f002 fa0f 	bl	800bbfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097de:	1d3a      	adds	r2, r7, #4
 80097e0:	f107 0314 	add.w	r3, r7, #20
 80097e4:	4611      	mov	r1, r2
 80097e6:	4618      	mov	r0, r3
 80097e8:	f001 fa10 	bl	800ac0c <xTaskCheckForTimeOut>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d124      	bne.n	800983c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80097f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097f4:	f000 fc74 	bl	800a0e0 <prvIsQueueFull>
 80097f8:	4603      	mov	r3, r0
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d018      	beq.n	8009830 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80097fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009800:	3310      	adds	r3, #16
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	4611      	mov	r1, r2
 8009806:	4618      	mov	r0, r3
 8009808:	f001 f934 	bl	800aa74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800980c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800980e:	f000 fbff 	bl	800a010 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009812:	f000 ff57 	bl	800a6c4 <xTaskResumeAll>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	f47f af7c 	bne.w	8009716 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800981e:	4b0c      	ldr	r3, [pc, #48]	@ (8009850 <xQueueGenericSend+0x200>)
 8009820:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009824:	601a      	str	r2, [r3, #0]
 8009826:	f3bf 8f4f 	dsb	sy
 800982a:	f3bf 8f6f 	isb	sy
 800982e:	e772      	b.n	8009716 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009830:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009832:	f000 fbed 	bl	800a010 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009836:	f000 ff45 	bl	800a6c4 <xTaskResumeAll>
 800983a:	e76c      	b.n	8009716 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800983c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800983e:	f000 fbe7 	bl	800a010 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009842:	f000 ff3f 	bl	800a6c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009846:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009848:	4618      	mov	r0, r3
 800984a:	3738      	adds	r7, #56	@ 0x38
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}
 8009850:	e000ed04 	.word	0xe000ed04

08009854 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b090      	sub	sp, #64	@ 0x40
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	607a      	str	r2, [r7, #4]
 8009860:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10b      	bne.n	8009884 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800986c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009870:	f383 8811 	msr	BASEPRI, r3
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800987e:	bf00      	nop
 8009880:	bf00      	nop
 8009882:	e7fd      	b.n	8009880 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d103      	bne.n	8009892 <xQueueGenericSendFromISR+0x3e>
 800988a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800988e:	2b00      	cmp	r3, #0
 8009890:	d101      	bne.n	8009896 <xQueueGenericSendFromISR+0x42>
 8009892:	2301      	movs	r3, #1
 8009894:	e000      	b.n	8009898 <xQueueGenericSendFromISR+0x44>
 8009896:	2300      	movs	r3, #0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d10b      	bne.n	80098b4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800989c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a0:	f383 8811 	msr	BASEPRI, r3
 80098a4:	f3bf 8f6f 	isb	sy
 80098a8:	f3bf 8f4f 	dsb	sy
 80098ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80098ae:	bf00      	nop
 80098b0:	bf00      	nop
 80098b2:	e7fd      	b.n	80098b0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	2b02      	cmp	r3, #2
 80098b8:	d103      	bne.n	80098c2 <xQueueGenericSendFromISR+0x6e>
 80098ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098be:	2b01      	cmp	r3, #1
 80098c0:	d101      	bne.n	80098c6 <xQueueGenericSendFromISR+0x72>
 80098c2:	2301      	movs	r3, #1
 80098c4:	e000      	b.n	80098c8 <xQueueGenericSendFromISR+0x74>
 80098c6:	2300      	movs	r3, #0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d10b      	bne.n	80098e4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80098cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d0:	f383 8811 	msr	BASEPRI, r3
 80098d4:	f3bf 8f6f 	isb	sy
 80098d8:	f3bf 8f4f 	dsb	sy
 80098dc:	623b      	str	r3, [r7, #32]
}
 80098de:	bf00      	nop
 80098e0:	bf00      	nop
 80098e2:	e7fd      	b.n	80098e0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80098e4:	f002 fa38 	bl	800bd58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80098e8:	f3ef 8211 	mrs	r2, BASEPRI
 80098ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f0:	f383 8811 	msr	BASEPRI, r3
 80098f4:	f3bf 8f6f 	isb	sy
 80098f8:	f3bf 8f4f 	dsb	sy
 80098fc:	61fa      	str	r2, [r7, #28]
 80098fe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009900:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009902:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800990c:	429a      	cmp	r2, r3
 800990e:	d302      	bcc.n	8009916 <xQueueGenericSendFromISR+0xc2>
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	2b02      	cmp	r3, #2
 8009914:	d12f      	bne.n	8009976 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009918:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800991c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009924:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009926:	683a      	ldr	r2, [r7, #0]
 8009928:	68b9      	ldr	r1, [r7, #8]
 800992a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800992c:	f000 fae0 	bl	8009ef0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009930:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009934:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009938:	d112      	bne.n	8009960 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800993a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800993c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800993e:	2b00      	cmp	r3, #0
 8009940:	d016      	beq.n	8009970 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009944:	3324      	adds	r3, #36	@ 0x24
 8009946:	4618      	mov	r0, r3
 8009948:	f001 f8e6 	bl	800ab18 <xTaskRemoveFromEventList>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d00e      	beq.n	8009970 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d00b      	beq.n	8009970 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2201      	movs	r2, #1
 800995c:	601a      	str	r2, [r3, #0]
 800995e:	e007      	b.n	8009970 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009960:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009964:	3301      	adds	r3, #1
 8009966:	b2db      	uxtb	r3, r3
 8009968:	b25a      	sxtb	r2, r3
 800996a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800996c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009970:	2301      	movs	r3, #1
 8009972:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009974:	e001      	b.n	800997a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009976:	2300      	movs	r3, #0
 8009978:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800997a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800997c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009984:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009988:	4618      	mov	r0, r3
 800998a:	3740      	adds	r7, #64	@ 0x40
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b08c      	sub	sp, #48	@ 0x30
 8009994:	af00      	add	r7, sp, #0
 8009996:	60f8      	str	r0, [r7, #12]
 8009998:	60b9      	str	r1, [r7, #8]
 800999a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800999c:	2300      	movs	r3, #0
 800999e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80099a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d10b      	bne.n	80099c2 <xQueueReceive+0x32>
	__asm volatile
 80099aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ae:	f383 8811 	msr	BASEPRI, r3
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	623b      	str	r3, [r7, #32]
}
 80099bc:	bf00      	nop
 80099be:	bf00      	nop
 80099c0:	e7fd      	b.n	80099be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d103      	bne.n	80099d0 <xQueueReceive+0x40>
 80099c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d101      	bne.n	80099d4 <xQueueReceive+0x44>
 80099d0:	2301      	movs	r3, #1
 80099d2:	e000      	b.n	80099d6 <xQueueReceive+0x46>
 80099d4:	2300      	movs	r3, #0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d10b      	bne.n	80099f2 <xQueueReceive+0x62>
	__asm volatile
 80099da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099de:	f383 8811 	msr	BASEPRI, r3
 80099e2:	f3bf 8f6f 	isb	sy
 80099e6:	f3bf 8f4f 	dsb	sy
 80099ea:	61fb      	str	r3, [r7, #28]
}
 80099ec:	bf00      	nop
 80099ee:	bf00      	nop
 80099f0:	e7fd      	b.n	80099ee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099f2:	f001 fa61 	bl	800aeb8 <xTaskGetSchedulerState>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d102      	bne.n	8009a02 <xQueueReceive+0x72>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d101      	bne.n	8009a06 <xQueueReceive+0x76>
 8009a02:	2301      	movs	r3, #1
 8009a04:	e000      	b.n	8009a08 <xQueueReceive+0x78>
 8009a06:	2300      	movs	r3, #0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10b      	bne.n	8009a24 <xQueueReceive+0x94>
	__asm volatile
 8009a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a10:	f383 8811 	msr	BASEPRI, r3
 8009a14:	f3bf 8f6f 	isb	sy
 8009a18:	f3bf 8f4f 	dsb	sy
 8009a1c:	61bb      	str	r3, [r7, #24]
}
 8009a1e:	bf00      	nop
 8009a20:	bf00      	nop
 8009a22:	e7fd      	b.n	8009a20 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a24:	f002 f8b8 	bl	800bb98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a2c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d01f      	beq.n	8009a74 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009a34:	68b9      	ldr	r1, [r7, #8]
 8009a36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a38:	f000 fac4 	bl	8009fc4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3e:	1e5a      	subs	r2, r3, #1
 8009a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a42:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d00f      	beq.n	8009a6c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a4e:	3310      	adds	r3, #16
 8009a50:	4618      	mov	r0, r3
 8009a52:	f001 f861 	bl	800ab18 <xTaskRemoveFromEventList>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d007      	beq.n	8009a6c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a5c:	4b3c      	ldr	r3, [pc, #240]	@ (8009b50 <xQueueReceive+0x1c0>)
 8009a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a62:	601a      	str	r2, [r3, #0]
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a6c:	f002 f8c6 	bl	800bbfc <vPortExitCritical>
				return pdPASS;
 8009a70:	2301      	movs	r3, #1
 8009a72:	e069      	b.n	8009b48 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d103      	bne.n	8009a82 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009a7a:	f002 f8bf 	bl	800bbfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	e062      	b.n	8009b48 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d106      	bne.n	8009a96 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a88:	f107 0310 	add.w	r3, r7, #16
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f001 f8a7 	bl	800abe0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a92:	2301      	movs	r3, #1
 8009a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a96:	f002 f8b1 	bl	800bbfc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a9a:	f000 fe05 	bl	800a6a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a9e:	f002 f87b 	bl	800bb98 <vPortEnterCritical>
 8009aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009aa8:	b25b      	sxtb	r3, r3
 8009aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009aae:	d103      	bne.n	8009ab8 <xQueueReceive+0x128>
 8009ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009abe:	b25b      	sxtb	r3, r3
 8009ac0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ac4:	d103      	bne.n	8009ace <xQueueReceive+0x13e>
 8009ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac8:	2200      	movs	r2, #0
 8009aca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ace:	f002 f895 	bl	800bbfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ad2:	1d3a      	adds	r2, r7, #4
 8009ad4:	f107 0310 	add.w	r3, r7, #16
 8009ad8:	4611      	mov	r1, r2
 8009ada:	4618      	mov	r0, r3
 8009adc:	f001 f896 	bl	800ac0c <xTaskCheckForTimeOut>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d123      	bne.n	8009b2e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ae6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ae8:	f000 fae4 	bl	800a0b4 <prvIsQueueEmpty>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d017      	beq.n	8009b22 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af4:	3324      	adds	r3, #36	@ 0x24
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	4611      	mov	r1, r2
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 ffba 	bl	800aa74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b02:	f000 fa85 	bl	800a010 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b06:	f000 fddd 	bl	800a6c4 <xTaskResumeAll>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d189      	bne.n	8009a24 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009b10:	4b0f      	ldr	r3, [pc, #60]	@ (8009b50 <xQueueReceive+0x1c0>)
 8009b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b16:	601a      	str	r2, [r3, #0]
 8009b18:	f3bf 8f4f 	dsb	sy
 8009b1c:	f3bf 8f6f 	isb	sy
 8009b20:	e780      	b.n	8009a24 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b24:	f000 fa74 	bl	800a010 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b28:	f000 fdcc 	bl	800a6c4 <xTaskResumeAll>
 8009b2c:	e77a      	b.n	8009a24 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009b2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b30:	f000 fa6e 	bl	800a010 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b34:	f000 fdc6 	bl	800a6c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b3a:	f000 fabb 	bl	800a0b4 <prvIsQueueEmpty>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f43f af6f 	beq.w	8009a24 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3730      	adds	r7, #48	@ 0x30
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	e000ed04 	.word	0xe000ed04

08009b54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b08e      	sub	sp, #56	@ 0x38
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009b66:	2300      	movs	r3, #0
 8009b68:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10b      	bne.n	8009b88 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b74:	f383 8811 	msr	BASEPRI, r3
 8009b78:	f3bf 8f6f 	isb	sy
 8009b7c:	f3bf 8f4f 	dsb	sy
 8009b80:	623b      	str	r3, [r7, #32]
}
 8009b82:	bf00      	nop
 8009b84:	bf00      	nop
 8009b86:	e7fd      	b.n	8009b84 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d00b      	beq.n	8009ba8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b94:	f383 8811 	msr	BASEPRI, r3
 8009b98:	f3bf 8f6f 	isb	sy
 8009b9c:	f3bf 8f4f 	dsb	sy
 8009ba0:	61fb      	str	r3, [r7, #28]
}
 8009ba2:	bf00      	nop
 8009ba4:	bf00      	nop
 8009ba6:	e7fd      	b.n	8009ba4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009ba8:	f001 f986 	bl	800aeb8 <xTaskGetSchedulerState>
 8009bac:	4603      	mov	r3, r0
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d102      	bne.n	8009bb8 <xQueueSemaphoreTake+0x64>
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d101      	bne.n	8009bbc <xQueueSemaphoreTake+0x68>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e000      	b.n	8009bbe <xQueueSemaphoreTake+0x6a>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10b      	bne.n	8009bda <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc6:	f383 8811 	msr	BASEPRI, r3
 8009bca:	f3bf 8f6f 	isb	sy
 8009bce:	f3bf 8f4f 	dsb	sy
 8009bd2:	61bb      	str	r3, [r7, #24]
}
 8009bd4:	bf00      	nop
 8009bd6:	bf00      	nop
 8009bd8:	e7fd      	b.n	8009bd6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009bda:	f001 ffdd 	bl	800bb98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d024      	beq.n	8009c34 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bec:	1e5a      	subs	r2, r3, #1
 8009bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d104      	bne.n	8009c04 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009bfa:	f001 fad7 	bl	800b1ac <pvTaskIncrementMutexHeldCount>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c02:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c06:	691b      	ldr	r3, [r3, #16]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d00f      	beq.n	8009c2c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c0e:	3310      	adds	r3, #16
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 ff81 	bl	800ab18 <xTaskRemoveFromEventList>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d007      	beq.n	8009c2c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009c1c:	4b54      	ldr	r3, [pc, #336]	@ (8009d70 <xQueueSemaphoreTake+0x21c>)
 8009c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c22:	601a      	str	r2, [r3, #0]
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009c2c:	f001 ffe6 	bl	800bbfc <vPortExitCritical>
				return pdPASS;
 8009c30:	2301      	movs	r3, #1
 8009c32:	e098      	b.n	8009d66 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d112      	bne.n	8009c60 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	617b      	str	r3, [r7, #20]
}
 8009c52:	bf00      	nop
 8009c54:	bf00      	nop
 8009c56:	e7fd      	b.n	8009c54 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009c58:	f001 ffd0 	bl	800bbfc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	e082      	b.n	8009d66 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d106      	bne.n	8009c74 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c66:	f107 030c 	add.w	r3, r7, #12
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f000 ffb8 	bl	800abe0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c70:	2301      	movs	r3, #1
 8009c72:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c74:	f001 ffc2 	bl	800bbfc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c78:	f000 fd16 	bl	800a6a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c7c:	f001 ff8c 	bl	800bb98 <vPortEnterCritical>
 8009c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c82:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c86:	b25b      	sxtb	r3, r3
 8009c88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c8c:	d103      	bne.n	8009c96 <xQueueSemaphoreTake+0x142>
 8009c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c90:	2200      	movs	r2, #0
 8009c92:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c9c:	b25b      	sxtb	r3, r3
 8009c9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ca2:	d103      	bne.n	8009cac <xQueueSemaphoreTake+0x158>
 8009ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009cac:	f001 ffa6 	bl	800bbfc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009cb0:	463a      	mov	r2, r7
 8009cb2:	f107 030c 	add.w	r3, r7, #12
 8009cb6:	4611      	mov	r1, r2
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f000 ffa7 	bl	800ac0c <xTaskCheckForTimeOut>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d132      	bne.n	8009d2a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009cc4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009cc6:	f000 f9f5 	bl	800a0b4 <prvIsQueueEmpty>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d026      	beq.n	8009d1e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d109      	bne.n	8009cec <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009cd8:	f001 ff5e 	bl	800bb98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f001 f907 	bl	800aef4 <xTaskPriorityInherit>
 8009ce6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009ce8:	f001 ff88 	bl	800bbfc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cee:	3324      	adds	r3, #36	@ 0x24
 8009cf0:	683a      	ldr	r2, [r7, #0]
 8009cf2:	4611      	mov	r1, r2
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 febd 	bl	800aa74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cfa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009cfc:	f000 f988 	bl	800a010 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d00:	f000 fce0 	bl	800a6c4 <xTaskResumeAll>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f47f af67 	bne.w	8009bda <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009d0c:	4b18      	ldr	r3, [pc, #96]	@ (8009d70 <xQueueSemaphoreTake+0x21c>)
 8009d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d12:	601a      	str	r2, [r3, #0]
 8009d14:	f3bf 8f4f 	dsb	sy
 8009d18:	f3bf 8f6f 	isb	sy
 8009d1c:	e75d      	b.n	8009bda <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009d1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d20:	f000 f976 	bl	800a010 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d24:	f000 fcce 	bl	800a6c4 <xTaskResumeAll>
 8009d28:	e757      	b.n	8009bda <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009d2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d2c:	f000 f970 	bl	800a010 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d30:	f000 fcc8 	bl	800a6c4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d36:	f000 f9bd 	bl	800a0b4 <prvIsQueueEmpty>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f43f af4c 	beq.w	8009bda <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d00d      	beq.n	8009d64 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009d48:	f001 ff26 	bl	800bb98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009d4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d4e:	f000 f8b7 	bl	8009ec0 <prvGetDisinheritPriorityAfterTimeout>
 8009d52:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f001 f9a2 	bl	800b0a4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009d60:	f001 ff4c 	bl	800bbfc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3738      	adds	r7, #56	@ 0x38
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	e000ed04 	.word	0xe000ed04

08009d74 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b08e      	sub	sp, #56	@ 0x38
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d10b      	bne.n	8009da2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	623b      	str	r3, [r7, #32]
}
 8009d9c:	bf00      	nop
 8009d9e:	bf00      	nop
 8009da0:	e7fd      	b.n	8009d9e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d103      	bne.n	8009db0 <xQueueReceiveFromISR+0x3c>
 8009da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <xQueueReceiveFromISR+0x40>
 8009db0:	2301      	movs	r3, #1
 8009db2:	e000      	b.n	8009db6 <xQueueReceiveFromISR+0x42>
 8009db4:	2300      	movs	r3, #0
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10b      	bne.n	8009dd2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dbe:	f383 8811 	msr	BASEPRI, r3
 8009dc2:	f3bf 8f6f 	isb	sy
 8009dc6:	f3bf 8f4f 	dsb	sy
 8009dca:	61fb      	str	r3, [r7, #28]
}
 8009dcc:	bf00      	nop
 8009dce:	bf00      	nop
 8009dd0:	e7fd      	b.n	8009dce <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009dd2:	f001 ffc1 	bl	800bd58 <vPortValidateInterruptPriority>
	__asm volatile
 8009dd6:	f3ef 8211 	mrs	r2, BASEPRI
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	61ba      	str	r2, [r7, #24]
 8009dec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009dee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009df6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d02f      	beq.n	8009e5e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e08:	68b9      	ldr	r1, [r7, #8]
 8009e0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009e0c:	f000 f8da 	bl	8009fc4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e12:	1e5a      	subs	r2, r3, #1
 8009e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e16:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009e18:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e20:	d112      	bne.n	8009e48 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d016      	beq.n	8009e58 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2c:	3310      	adds	r3, #16
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f000 fe72 	bl	800ab18 <xTaskRemoveFromEventList>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d00e      	beq.n	8009e58 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d00b      	beq.n	8009e58 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	601a      	str	r2, [r3, #0]
 8009e46:	e007      	b.n	8009e58 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009e48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	b2db      	uxtb	r3, r3
 8009e50:	b25a      	sxtb	r2, r3
 8009e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e5c:	e001      	b.n	8009e62 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e64:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	f383 8811 	msr	BASEPRI, r3
}
 8009e6c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3738      	adds	r7, #56	@ 0x38
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d10b      	bne.n	8009ea2 <vQueueDelete+0x2a>
	__asm volatile
 8009e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8e:	f383 8811 	msr	BASEPRI, r3
 8009e92:	f3bf 8f6f 	isb	sy
 8009e96:	f3bf 8f4f 	dsb	sy
 8009e9a:	60bb      	str	r3, [r7, #8]
}
 8009e9c:	bf00      	nop
 8009e9e:	bf00      	nop
 8009ea0:	e7fd      	b.n	8009e9e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009ea2:	68f8      	ldr	r0, [r7, #12]
 8009ea4:	f000 f95e 	bl	800a164 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d102      	bne.n	8009eb8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009eb2:	68f8      	ldr	r0, [r7, #12]
 8009eb4:	f002 f860 	bl	800bf78 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009eb8:	bf00      	nop
 8009eba:	3710      	adds	r7, #16
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}

08009ec0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b085      	sub	sp, #20
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d006      	beq.n	8009ede <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009eda:	60fb      	str	r3, [r7, #12]
 8009edc:	e001      	b.n	8009ee2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
	}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3714      	adds	r7, #20
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b086      	sub	sp, #24
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	60b9      	str	r1, [r7, #8]
 8009efa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009efc:	2300      	movs	r3, #0
 8009efe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d10d      	bne.n	8009f2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d14d      	bne.n	8009fb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f001 f852 	bl	800afc4 <xTaskPriorityDisinherit>
 8009f20:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2200      	movs	r2, #0
 8009f26:	609a      	str	r2, [r3, #8]
 8009f28:	e043      	b.n	8009fb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d119      	bne.n	8009f64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	6858      	ldr	r0, [r3, #4]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f38:	461a      	mov	r2, r3
 8009f3a:	68b9      	ldr	r1, [r7, #8]
 8009f3c:	f003 f959 	bl	800d1f2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	685a      	ldr	r2, [r3, #4]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f48:	441a      	add	r2, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	685a      	ldr	r2, [r3, #4]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d32b      	bcc.n	8009fb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681a      	ldr	r2, [r3, #0]
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	605a      	str	r2, [r3, #4]
 8009f62:	e026      	b.n	8009fb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	68d8      	ldr	r0, [r3, #12]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	68b9      	ldr	r1, [r7, #8]
 8009f70:	f003 f93f 	bl	800d1f2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	68da      	ldr	r2, [r3, #12]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f7c:	425b      	negs	r3, r3
 8009f7e:	441a      	add	r2, r3
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	68da      	ldr	r2, [r3, #12]
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d207      	bcs.n	8009fa0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	689a      	ldr	r2, [r3, #8]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f98:	425b      	negs	r3, r3
 8009f9a:	441a      	add	r2, r3
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	d105      	bne.n	8009fb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d002      	beq.n	8009fb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	3b01      	subs	r3, #1
 8009fb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	1c5a      	adds	r2, r3, #1
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009fba:	697b      	ldr	r3, [r7, #20]
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3718      	adds	r7, #24
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d018      	beq.n	800a008 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	68da      	ldr	r2, [r3, #12]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fde:	441a      	add	r2, r3
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	68da      	ldr	r2, [r3, #12]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	689b      	ldr	r3, [r3, #8]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d303      	bcc.n	8009ff8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681a      	ldr	r2, [r3, #0]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	68d9      	ldr	r1, [r3, #12]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a000:	461a      	mov	r2, r3
 800a002:	6838      	ldr	r0, [r7, #0]
 800a004:	f003 f8f5 	bl	800d1f2 <memcpy>
	}
}
 800a008:	bf00      	nop
 800a00a:	3708      	adds	r7, #8
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a018:	f001 fdbe 	bl	800bb98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a022:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a024:	e011      	b.n	800a04a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d012      	beq.n	800a054 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	3324      	adds	r3, #36	@ 0x24
 800a032:	4618      	mov	r0, r3
 800a034:	f000 fd70 	bl	800ab18 <xTaskRemoveFromEventList>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a03e:	f000 fe49 	bl	800acd4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a042:	7bfb      	ldrb	r3, [r7, #15]
 800a044:	3b01      	subs	r3, #1
 800a046:	b2db      	uxtb	r3, r3
 800a048:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a04a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	dce9      	bgt.n	800a026 <prvUnlockQueue+0x16>
 800a052:	e000      	b.n	800a056 <prvUnlockQueue+0x46>
					break;
 800a054:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	22ff      	movs	r2, #255	@ 0xff
 800a05a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a05e:	f001 fdcd 	bl	800bbfc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a062:	f001 fd99 	bl	800bb98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a06c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a06e:	e011      	b.n	800a094 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d012      	beq.n	800a09e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	3310      	adds	r3, #16
 800a07c:	4618      	mov	r0, r3
 800a07e:	f000 fd4b 	bl	800ab18 <xTaskRemoveFromEventList>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d001      	beq.n	800a08c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a088:	f000 fe24 	bl	800acd4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a08c:	7bbb      	ldrb	r3, [r7, #14]
 800a08e:	3b01      	subs	r3, #1
 800a090:	b2db      	uxtb	r3, r3
 800a092:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a094:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	dce9      	bgt.n	800a070 <prvUnlockQueue+0x60>
 800a09c:	e000      	b.n	800a0a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a09e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	22ff      	movs	r2, #255	@ 0xff
 800a0a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a0a8:	f001 fda8 	bl	800bbfc <vPortExitCritical>
}
 800a0ac:	bf00      	nop
 800a0ae:	3710      	adds	r7, #16
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0bc:	f001 fd6c 	bl	800bb98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d102      	bne.n	800a0ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	60fb      	str	r3, [r7, #12]
 800a0cc:	e001      	b.n	800a0d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a0d2:	f001 fd93 	bl	800bbfc <vPortExitCritical>

	return xReturn;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3710      	adds	r7, #16
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b084      	sub	sp, #16
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0e8:	f001 fd56 	bl	800bb98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d102      	bne.n	800a0fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	60fb      	str	r3, [r7, #12]
 800a0fc:	e001      	b.n	800a102 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a0fe:	2300      	movs	r3, #0
 800a100:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a102:	f001 fd7b 	bl	800bbfc <vPortExitCritical>

	return xReturn;
 800a106:	68fb      	ldr	r3, [r7, #12]
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3710      	adds	r7, #16
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a110:	b480      	push	{r7}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a11a:	2300      	movs	r3, #0
 800a11c:	60fb      	str	r3, [r7, #12]
 800a11e:	e014      	b.n	800a14a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a120:	4a0f      	ldr	r2, [pc, #60]	@ (800a160 <vQueueAddToRegistry+0x50>)
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d10b      	bne.n	800a144 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a12c:	490c      	ldr	r1, [pc, #48]	@ (800a160 <vQueueAddToRegistry+0x50>)
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	683a      	ldr	r2, [r7, #0]
 800a132:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a136:	4a0a      	ldr	r2, [pc, #40]	@ (800a160 <vQueueAddToRegistry+0x50>)
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	00db      	lsls	r3, r3, #3
 800a13c:	4413      	add	r3, r2
 800a13e:	687a      	ldr	r2, [r7, #4]
 800a140:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a142:	e006      	b.n	800a152 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	3301      	adds	r3, #1
 800a148:	60fb      	str	r3, [r7, #12]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2b07      	cmp	r3, #7
 800a14e:	d9e7      	bls.n	800a120 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a150:	bf00      	nop
 800a152:	bf00      	nop
 800a154:	3714      	adds	r7, #20
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr
 800a15e:	bf00      	nop
 800a160:	20001080 	.word	0x20001080

0800a164 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a16c:	2300      	movs	r3, #0
 800a16e:	60fb      	str	r3, [r7, #12]
 800a170:	e016      	b.n	800a1a0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a172:	4a10      	ldr	r2, [pc, #64]	@ (800a1b4 <vQueueUnregisterQueue+0x50>)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	00db      	lsls	r3, r3, #3
 800a178:	4413      	add	r3, r2
 800a17a:	685b      	ldr	r3, [r3, #4]
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d10b      	bne.n	800a19a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a182:	4a0c      	ldr	r2, [pc, #48]	@ (800a1b4 <vQueueUnregisterQueue+0x50>)
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2100      	movs	r1, #0
 800a188:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a18c:	4a09      	ldr	r2, [pc, #36]	@ (800a1b4 <vQueueUnregisterQueue+0x50>)
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	00db      	lsls	r3, r3, #3
 800a192:	4413      	add	r3, r2
 800a194:	2200      	movs	r2, #0
 800a196:	605a      	str	r2, [r3, #4]
				break;
 800a198:	e006      	b.n	800a1a8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	3301      	adds	r3, #1
 800a19e:	60fb      	str	r3, [r7, #12]
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2b07      	cmp	r3, #7
 800a1a4:	d9e5      	bls.n	800a172 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a1a6:	bf00      	nop
 800a1a8:	bf00      	nop
 800a1aa:	3714      	adds	r7, #20
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr
 800a1b4:	20001080 	.word	0x20001080

0800a1b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b086      	sub	sp, #24
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	60f8      	str	r0, [r7, #12]
 800a1c0:	60b9      	str	r1, [r7, #8]
 800a1c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a1c8:	f001 fce6 	bl	800bb98 <vPortEnterCritical>
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a1d2:	b25b      	sxtb	r3, r3
 800a1d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1d8:	d103      	bne.n	800a1e2 <vQueueWaitForMessageRestricted+0x2a>
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	2200      	movs	r2, #0
 800a1de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a1e8:	b25b      	sxtb	r3, r3
 800a1ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1ee:	d103      	bne.n	800a1f8 <vQueueWaitForMessageRestricted+0x40>
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1f8:	f001 fd00 	bl	800bbfc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a200:	2b00      	cmp	r3, #0
 800a202:	d106      	bne.n	800a212 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	3324      	adds	r3, #36	@ 0x24
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	68b9      	ldr	r1, [r7, #8]
 800a20c:	4618      	mov	r0, r3
 800a20e:	f000 fc57 	bl	800aac0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a212:	6978      	ldr	r0, [r7, #20]
 800a214:	f7ff fefc 	bl	800a010 <prvUnlockQueue>
	}
 800a218:	bf00      	nop
 800a21a:	3718      	adds	r7, #24
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a220:	b580      	push	{r7, lr}
 800a222:	b08e      	sub	sp, #56	@ 0x38
 800a224:	af04      	add	r7, sp, #16
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	607a      	str	r2, [r7, #4]
 800a22c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a22e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a230:	2b00      	cmp	r3, #0
 800a232:	d10b      	bne.n	800a24c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a238:	f383 8811 	msr	BASEPRI, r3
 800a23c:	f3bf 8f6f 	isb	sy
 800a240:	f3bf 8f4f 	dsb	sy
 800a244:	623b      	str	r3, [r7, #32]
}
 800a246:	bf00      	nop
 800a248:	bf00      	nop
 800a24a:	e7fd      	b.n	800a248 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d10b      	bne.n	800a26a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a256:	f383 8811 	msr	BASEPRI, r3
 800a25a:	f3bf 8f6f 	isb	sy
 800a25e:	f3bf 8f4f 	dsb	sy
 800a262:	61fb      	str	r3, [r7, #28]
}
 800a264:	bf00      	nop
 800a266:	bf00      	nop
 800a268:	e7fd      	b.n	800a266 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a26a:	235c      	movs	r3, #92	@ 0x5c
 800a26c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	2b5c      	cmp	r3, #92	@ 0x5c
 800a272:	d00b      	beq.n	800a28c <xTaskCreateStatic+0x6c>
	__asm volatile
 800a274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a278:	f383 8811 	msr	BASEPRI, r3
 800a27c:	f3bf 8f6f 	isb	sy
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	61bb      	str	r3, [r7, #24]
}
 800a286:	bf00      	nop
 800a288:	bf00      	nop
 800a28a:	e7fd      	b.n	800a288 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a28c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a290:	2b00      	cmp	r3, #0
 800a292:	d01e      	beq.n	800a2d2 <xTaskCreateStatic+0xb2>
 800a294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a296:	2b00      	cmp	r3, #0
 800a298:	d01b      	beq.n	800a2d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a29c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a6:	2202      	movs	r2, #2
 800a2a8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	9303      	str	r3, [sp, #12]
 800a2b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b2:	9302      	str	r3, [sp, #8]
 800a2b4:	f107 0314 	add.w	r3, r7, #20
 800a2b8:	9301      	str	r3, [sp, #4]
 800a2ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2bc:	9300      	str	r3, [sp, #0]
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	68b9      	ldr	r1, [r7, #8]
 800a2c4:	68f8      	ldr	r0, [r7, #12]
 800a2c6:	f000 f850 	bl	800a36a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a2cc:	f000 f8de 	bl	800a48c <prvAddNewTaskToReadyList>
 800a2d0:	e001      	b.n	800a2d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a2d6:	697b      	ldr	r3, [r7, #20]
	}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3728      	adds	r7, #40	@ 0x28
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b08c      	sub	sp, #48	@ 0x30
 800a2e4:	af04      	add	r7, sp, #16
 800a2e6:	60f8      	str	r0, [r7, #12]
 800a2e8:	60b9      	str	r1, [r7, #8]
 800a2ea:	603b      	str	r3, [r7, #0]
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a2f0:	88fb      	ldrh	r3, [r7, #6]
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	f001 fd71 	bl	800bddc <pvPortMalloc>
 800a2fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d00e      	beq.n	800a320 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a302:	205c      	movs	r0, #92	@ 0x5c
 800a304:	f001 fd6a 	bl	800bddc <pvPortMalloc>
 800a308:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a30a:	69fb      	ldr	r3, [r7, #28]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d003      	beq.n	800a318 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a310:	69fb      	ldr	r3, [r7, #28]
 800a312:	697a      	ldr	r2, [r7, #20]
 800a314:	631a      	str	r2, [r3, #48]	@ 0x30
 800a316:	e005      	b.n	800a324 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a318:	6978      	ldr	r0, [r7, #20]
 800a31a:	f001 fe2d 	bl	800bf78 <vPortFree>
 800a31e:	e001      	b.n	800a324 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a320:	2300      	movs	r3, #0
 800a322:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a324:	69fb      	ldr	r3, [r7, #28]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d017      	beq.n	800a35a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a32a:	69fb      	ldr	r3, [r7, #28]
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a332:	88fa      	ldrh	r2, [r7, #6]
 800a334:	2300      	movs	r3, #0
 800a336:	9303      	str	r3, [sp, #12]
 800a338:	69fb      	ldr	r3, [r7, #28]
 800a33a:	9302      	str	r3, [sp, #8]
 800a33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a33e:	9301      	str	r3, [sp, #4]
 800a340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	68b9      	ldr	r1, [r7, #8]
 800a348:	68f8      	ldr	r0, [r7, #12]
 800a34a:	f000 f80e 	bl	800a36a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a34e:	69f8      	ldr	r0, [r7, #28]
 800a350:	f000 f89c 	bl	800a48c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a354:	2301      	movs	r3, #1
 800a356:	61bb      	str	r3, [r7, #24]
 800a358:	e002      	b.n	800a360 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a35a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a35e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a360:	69bb      	ldr	r3, [r7, #24]
	}
 800a362:	4618      	mov	r0, r3
 800a364:	3720      	adds	r7, #32
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b088      	sub	sp, #32
 800a36e:	af00      	add	r7, sp, #0
 800a370:	60f8      	str	r0, [r7, #12]
 800a372:	60b9      	str	r1, [r7, #8]
 800a374:	607a      	str	r2, [r7, #4]
 800a376:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	461a      	mov	r2, r3
 800a382:	21a5      	movs	r1, #165	@ 0xa5
 800a384:	f002 fea6 	bl	800d0d4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a392:	3b01      	subs	r3, #1
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	4413      	add	r3, r2
 800a398:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	f023 0307 	bic.w	r3, r3, #7
 800a3a0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	f003 0307 	and.w	r3, r3, #7
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d00b      	beq.n	800a3c4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a3ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b0:	f383 8811 	msr	BASEPRI, r3
 800a3b4:	f3bf 8f6f 	isb	sy
 800a3b8:	f3bf 8f4f 	dsb	sy
 800a3bc:	617b      	str	r3, [r7, #20]
}
 800a3be:	bf00      	nop
 800a3c0:	bf00      	nop
 800a3c2:	e7fd      	b.n	800a3c0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d01f      	beq.n	800a40a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	61fb      	str	r3, [r7, #28]
 800a3ce:	e012      	b.n	800a3f6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	69fb      	ldr	r3, [r7, #28]
 800a3d4:	4413      	add	r3, r2
 800a3d6:	7819      	ldrb	r1, [r3, #0]
 800a3d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3da:	69fb      	ldr	r3, [r7, #28]
 800a3dc:	4413      	add	r3, r2
 800a3de:	3334      	adds	r3, #52	@ 0x34
 800a3e0:	460a      	mov	r2, r1
 800a3e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	69fb      	ldr	r3, [r7, #28]
 800a3e8:	4413      	add	r3, r2
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d006      	beq.n	800a3fe <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	61fb      	str	r3, [r7, #28]
 800a3f6:	69fb      	ldr	r3, [r7, #28]
 800a3f8:	2b0f      	cmp	r3, #15
 800a3fa:	d9e9      	bls.n	800a3d0 <prvInitialiseNewTask+0x66>
 800a3fc:	e000      	b.n	800a400 <prvInitialiseNewTask+0x96>
			{
				break;
 800a3fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a402:	2200      	movs	r2, #0
 800a404:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a408:	e003      	b.n	800a412 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a414:	2b37      	cmp	r3, #55	@ 0x37
 800a416:	d901      	bls.n	800a41c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a418:	2337      	movs	r3, #55	@ 0x37
 800a41a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a41e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a420:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a426:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a42a:	2200      	movs	r2, #0
 800a42c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a430:	3304      	adds	r3, #4
 800a432:	4618      	mov	r0, r3
 800a434:	f7fe fe0c 	bl	8009050 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43a:	3318      	adds	r3, #24
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7fe fe07 	bl	8009050 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a444:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a446:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a44a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a450:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a456:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a45a:	2200      	movs	r2, #0
 800a45c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a460:	2200      	movs	r2, #0
 800a462:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a466:	683a      	ldr	r2, [r7, #0]
 800a468:	68f9      	ldr	r1, [r7, #12]
 800a46a:	69b8      	ldr	r0, [r7, #24]
 800a46c:	f001 fa60 	bl	800b930 <pxPortInitialiseStack>
 800a470:	4602      	mov	r2, r0
 800a472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a474:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d002      	beq.n	800a482 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a47c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a47e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a482:	bf00      	nop
 800a484:	3720      	adds	r7, #32
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
	...

0800a48c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b082      	sub	sp, #8
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a494:	f001 fb80 	bl	800bb98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a498:	4b2d      	ldr	r3, [pc, #180]	@ (800a550 <prvAddNewTaskToReadyList+0xc4>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	3301      	adds	r3, #1
 800a49e:	4a2c      	ldr	r2, [pc, #176]	@ (800a550 <prvAddNewTaskToReadyList+0xc4>)
 800a4a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a4a2:	4b2c      	ldr	r3, [pc, #176]	@ (800a554 <prvAddNewTaskToReadyList+0xc8>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d109      	bne.n	800a4be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a4aa:	4a2a      	ldr	r2, [pc, #168]	@ (800a554 <prvAddNewTaskToReadyList+0xc8>)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a4b0:	4b27      	ldr	r3, [pc, #156]	@ (800a550 <prvAddNewTaskToReadyList+0xc4>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	2b01      	cmp	r3, #1
 800a4b6:	d110      	bne.n	800a4da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a4b8:	f000 fc30 	bl	800ad1c <prvInitialiseTaskLists>
 800a4bc:	e00d      	b.n	800a4da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a4be:	4b26      	ldr	r3, [pc, #152]	@ (800a558 <prvAddNewTaskToReadyList+0xcc>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d109      	bne.n	800a4da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a4c6:	4b23      	ldr	r3, [pc, #140]	@ (800a554 <prvAddNewTaskToReadyList+0xc8>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d802      	bhi.n	800a4da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a4d4:	4a1f      	ldr	r2, [pc, #124]	@ (800a554 <prvAddNewTaskToReadyList+0xc8>)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a4da:	4b20      	ldr	r3, [pc, #128]	@ (800a55c <prvAddNewTaskToReadyList+0xd0>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	4a1e      	ldr	r2, [pc, #120]	@ (800a55c <prvAddNewTaskToReadyList+0xd0>)
 800a4e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a4e4:	4b1d      	ldr	r3, [pc, #116]	@ (800a55c <prvAddNewTaskToReadyList+0xd0>)
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4f0:	4b1b      	ldr	r3, [pc, #108]	@ (800a560 <prvAddNewTaskToReadyList+0xd4>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d903      	bls.n	800a500 <prvAddNewTaskToReadyList+0x74>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4fc:	4a18      	ldr	r2, [pc, #96]	@ (800a560 <prvAddNewTaskToReadyList+0xd4>)
 800a4fe:	6013      	str	r3, [r2, #0]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a504:	4613      	mov	r3, r2
 800a506:	009b      	lsls	r3, r3, #2
 800a508:	4413      	add	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	4a15      	ldr	r2, [pc, #84]	@ (800a564 <prvAddNewTaskToReadyList+0xd8>)
 800a50e:	441a      	add	r2, r3
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	3304      	adds	r3, #4
 800a514:	4619      	mov	r1, r3
 800a516:	4610      	mov	r0, r2
 800a518:	f7fe fda7 	bl	800906a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a51c:	f001 fb6e 	bl	800bbfc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a520:	4b0d      	ldr	r3, [pc, #52]	@ (800a558 <prvAddNewTaskToReadyList+0xcc>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d00e      	beq.n	800a546 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a528:	4b0a      	ldr	r3, [pc, #40]	@ (800a554 <prvAddNewTaskToReadyList+0xc8>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a532:	429a      	cmp	r2, r3
 800a534:	d207      	bcs.n	800a546 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a536:	4b0c      	ldr	r3, [pc, #48]	@ (800a568 <prvAddNewTaskToReadyList+0xdc>)
 800a538:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a53c:	601a      	str	r2, [r3, #0]
 800a53e:	f3bf 8f4f 	dsb	sy
 800a542:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a546:	bf00      	nop
 800a548:	3708      	adds	r7, #8
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	20001594 	.word	0x20001594
 800a554:	200010c0 	.word	0x200010c0
 800a558:	200015a0 	.word	0x200015a0
 800a55c:	200015b0 	.word	0x200015b0
 800a560:	2000159c 	.word	0x2000159c
 800a564:	200010c4 	.word	0x200010c4
 800a568:	e000ed04 	.word	0xe000ed04

0800a56c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b084      	sub	sp, #16
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a574:	2300      	movs	r3, #0
 800a576:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d018      	beq.n	800a5b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a57e:	4b14      	ldr	r3, [pc, #80]	@ (800a5d0 <vTaskDelay+0x64>)
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d00b      	beq.n	800a59e <vTaskDelay+0x32>
	__asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	60bb      	str	r3, [r7, #8]
}
 800a598:	bf00      	nop
 800a59a:	bf00      	nop
 800a59c:	e7fd      	b.n	800a59a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a59e:	f000 f883 	bl	800a6a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 fe15 	bl	800b1d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a5aa:	f000 f88b 	bl	800a6c4 <xTaskResumeAll>
 800a5ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d107      	bne.n	800a5c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a5b6:	4b07      	ldr	r3, [pc, #28]	@ (800a5d4 <vTaskDelay+0x68>)
 800a5b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5bc:	601a      	str	r2, [r3, #0]
 800a5be:	f3bf 8f4f 	dsb	sy
 800a5c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a5c6:	bf00      	nop
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	200015bc 	.word	0x200015bc
 800a5d4:	e000ed04 	.word	0xe000ed04

0800a5d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b08a      	sub	sp, #40	@ 0x28
 800a5dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a5e6:	463a      	mov	r2, r7
 800a5e8:	1d39      	adds	r1, r7, #4
 800a5ea:	f107 0308 	add.w	r3, r7, #8
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f7fe fcda 	bl	8008fa8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a5f4:	6839      	ldr	r1, [r7, #0]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	68ba      	ldr	r2, [r7, #8]
 800a5fa:	9202      	str	r2, [sp, #8]
 800a5fc:	9301      	str	r3, [sp, #4]
 800a5fe:	2300      	movs	r3, #0
 800a600:	9300      	str	r3, [sp, #0]
 800a602:	2300      	movs	r3, #0
 800a604:	460a      	mov	r2, r1
 800a606:	4922      	ldr	r1, [pc, #136]	@ (800a690 <vTaskStartScheduler+0xb8>)
 800a608:	4822      	ldr	r0, [pc, #136]	@ (800a694 <vTaskStartScheduler+0xbc>)
 800a60a:	f7ff fe09 	bl	800a220 <xTaskCreateStatic>
 800a60e:	4603      	mov	r3, r0
 800a610:	4a21      	ldr	r2, [pc, #132]	@ (800a698 <vTaskStartScheduler+0xc0>)
 800a612:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a614:	4b20      	ldr	r3, [pc, #128]	@ (800a698 <vTaskStartScheduler+0xc0>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d002      	beq.n	800a622 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a61c:	2301      	movs	r3, #1
 800a61e:	617b      	str	r3, [r7, #20]
 800a620:	e001      	b.n	800a626 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a622:	2300      	movs	r3, #0
 800a624:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d102      	bne.n	800a632 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a62c:	f000 fe26 	bl	800b27c <xTimerCreateTimerTask>
 800a630:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	2b01      	cmp	r3, #1
 800a636:	d116      	bne.n	800a666 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a63c:	f383 8811 	msr	BASEPRI, r3
 800a640:	f3bf 8f6f 	isb	sy
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	613b      	str	r3, [r7, #16]
}
 800a64a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a64c:	4b13      	ldr	r3, [pc, #76]	@ (800a69c <vTaskStartScheduler+0xc4>)
 800a64e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a652:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a654:	4b12      	ldr	r3, [pc, #72]	@ (800a6a0 <vTaskStartScheduler+0xc8>)
 800a656:	2201      	movs	r2, #1
 800a658:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a65a:	4b12      	ldr	r3, [pc, #72]	@ (800a6a4 <vTaskStartScheduler+0xcc>)
 800a65c:	2200      	movs	r2, #0
 800a65e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a660:	f001 f9f6 	bl	800ba50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a664:	e00f      	b.n	800a686 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a666:	697b      	ldr	r3, [r7, #20]
 800a668:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a66c:	d10b      	bne.n	800a686 <vTaskStartScheduler+0xae>
	__asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	60fb      	str	r3, [r7, #12]
}
 800a680:	bf00      	nop
 800a682:	bf00      	nop
 800a684:	e7fd      	b.n	800a682 <vTaskStartScheduler+0xaa>
}
 800a686:	bf00      	nop
 800a688:	3718      	adds	r7, #24
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	08011140 	.word	0x08011140
 800a694:	0800aced 	.word	0x0800aced
 800a698:	200015b8 	.word	0x200015b8
 800a69c:	200015b4 	.word	0x200015b4
 800a6a0:	200015a0 	.word	0x200015a0
 800a6a4:	20001598 	.word	0x20001598

0800a6a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a6ac:	4b04      	ldr	r3, [pc, #16]	@ (800a6c0 <vTaskSuspendAll+0x18>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	4a03      	ldr	r2, [pc, #12]	@ (800a6c0 <vTaskSuspendAll+0x18>)
 800a6b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a6b6:	bf00      	nop
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr
 800a6c0:	200015bc 	.word	0x200015bc

0800a6c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a6d2:	4b42      	ldr	r3, [pc, #264]	@ (800a7dc <xTaskResumeAll+0x118>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d10b      	bne.n	800a6f2 <xTaskResumeAll+0x2e>
	__asm volatile
 800a6da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6de:	f383 8811 	msr	BASEPRI, r3
 800a6e2:	f3bf 8f6f 	isb	sy
 800a6e6:	f3bf 8f4f 	dsb	sy
 800a6ea:	603b      	str	r3, [r7, #0]
}
 800a6ec:	bf00      	nop
 800a6ee:	bf00      	nop
 800a6f0:	e7fd      	b.n	800a6ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a6f2:	f001 fa51 	bl	800bb98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a6f6:	4b39      	ldr	r3, [pc, #228]	@ (800a7dc <xTaskResumeAll+0x118>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	4a37      	ldr	r2, [pc, #220]	@ (800a7dc <xTaskResumeAll+0x118>)
 800a6fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a700:	4b36      	ldr	r3, [pc, #216]	@ (800a7dc <xTaskResumeAll+0x118>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d162      	bne.n	800a7ce <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a708:	4b35      	ldr	r3, [pc, #212]	@ (800a7e0 <xTaskResumeAll+0x11c>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d05e      	beq.n	800a7ce <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a710:	e02f      	b.n	800a772 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a712:	4b34      	ldr	r3, [pc, #208]	@ (800a7e4 <xTaskResumeAll+0x120>)
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	3318      	adds	r3, #24
 800a71e:	4618      	mov	r0, r3
 800a720:	f7fe fd00 	bl	8009124 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	3304      	adds	r3, #4
 800a728:	4618      	mov	r0, r3
 800a72a:	f7fe fcfb 	bl	8009124 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a732:	4b2d      	ldr	r3, [pc, #180]	@ (800a7e8 <xTaskResumeAll+0x124>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	429a      	cmp	r2, r3
 800a738:	d903      	bls.n	800a742 <xTaskResumeAll+0x7e>
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a73e:	4a2a      	ldr	r2, [pc, #168]	@ (800a7e8 <xTaskResumeAll+0x124>)
 800a740:	6013      	str	r3, [r2, #0]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a746:	4613      	mov	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	4413      	add	r3, r2
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	4a27      	ldr	r2, [pc, #156]	@ (800a7ec <xTaskResumeAll+0x128>)
 800a750:	441a      	add	r2, r3
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	3304      	adds	r3, #4
 800a756:	4619      	mov	r1, r3
 800a758:	4610      	mov	r0, r2
 800a75a:	f7fe fc86 	bl	800906a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a762:	4b23      	ldr	r3, [pc, #140]	@ (800a7f0 <xTaskResumeAll+0x12c>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a768:	429a      	cmp	r2, r3
 800a76a:	d302      	bcc.n	800a772 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a76c:	4b21      	ldr	r3, [pc, #132]	@ (800a7f4 <xTaskResumeAll+0x130>)
 800a76e:	2201      	movs	r2, #1
 800a770:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a772:	4b1c      	ldr	r3, [pc, #112]	@ (800a7e4 <xTaskResumeAll+0x120>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d1cb      	bne.n	800a712 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d001      	beq.n	800a784 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a780:	f000 fb6a 	bl	800ae58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a784:	4b1c      	ldr	r3, [pc, #112]	@ (800a7f8 <xTaskResumeAll+0x134>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d010      	beq.n	800a7b2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a790:	f000 f858 	bl	800a844 <xTaskIncrementTick>
 800a794:	4603      	mov	r3, r0
 800a796:	2b00      	cmp	r3, #0
 800a798:	d002      	beq.n	800a7a0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a79a:	4b16      	ldr	r3, [pc, #88]	@ (800a7f4 <xTaskResumeAll+0x130>)
 800a79c:	2201      	movs	r2, #1
 800a79e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	3b01      	subs	r3, #1
 800a7a4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1f1      	bne.n	800a790 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a7ac:	4b12      	ldr	r3, [pc, #72]	@ (800a7f8 <xTaskResumeAll+0x134>)
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a7b2:	4b10      	ldr	r3, [pc, #64]	@ (800a7f4 <xTaskResumeAll+0x130>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d009      	beq.n	800a7ce <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a7be:	4b0f      	ldr	r3, [pc, #60]	@ (800a7fc <xTaskResumeAll+0x138>)
 800a7c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7c4:	601a      	str	r2, [r3, #0]
 800a7c6:	f3bf 8f4f 	dsb	sy
 800a7ca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a7ce:	f001 fa15 	bl	800bbfc <vPortExitCritical>

	return xAlreadyYielded;
 800a7d2:	68bb      	ldr	r3, [r7, #8]
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3710      	adds	r7, #16
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}
 800a7dc:	200015bc 	.word	0x200015bc
 800a7e0:	20001594 	.word	0x20001594
 800a7e4:	20001554 	.word	0x20001554
 800a7e8:	2000159c 	.word	0x2000159c
 800a7ec:	200010c4 	.word	0x200010c4
 800a7f0:	200010c0 	.word	0x200010c0
 800a7f4:	200015a8 	.word	0x200015a8
 800a7f8:	200015a4 	.word	0x200015a4
 800a7fc:	e000ed04 	.word	0xe000ed04

0800a800 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a800:	b480      	push	{r7}
 800a802:	b083      	sub	sp, #12
 800a804:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a806:	4b05      	ldr	r3, [pc, #20]	@ (800a81c <xTaskGetTickCount+0x1c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a80c:	687b      	ldr	r3, [r7, #4]
}
 800a80e:	4618      	mov	r0, r3
 800a810:	370c      	adds	r7, #12
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	20001598 	.word	0x20001598

0800a820 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b082      	sub	sp, #8
 800a824:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a826:	f001 fa97 	bl	800bd58 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a82a:	2300      	movs	r3, #0
 800a82c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a82e:	4b04      	ldr	r3, [pc, #16]	@ (800a840 <xTaskGetTickCountFromISR+0x20>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a834:	683b      	ldr	r3, [r7, #0]
}
 800a836:	4618      	mov	r0, r3
 800a838:	3708      	adds	r7, #8
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop
 800a840:	20001598 	.word	0x20001598

0800a844 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b086      	sub	sp, #24
 800a848:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a84a:	2300      	movs	r3, #0
 800a84c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a84e:	4b4f      	ldr	r3, [pc, #316]	@ (800a98c <xTaskIncrementTick+0x148>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	f040 8090 	bne.w	800a978 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a858:	4b4d      	ldr	r3, [pc, #308]	@ (800a990 <xTaskIncrementTick+0x14c>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	3301      	adds	r3, #1
 800a85e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a860:	4a4b      	ldr	r2, [pc, #300]	@ (800a990 <xTaskIncrementTick+0x14c>)
 800a862:	693b      	ldr	r3, [r7, #16]
 800a864:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d121      	bne.n	800a8b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a86c:	4b49      	ldr	r3, [pc, #292]	@ (800a994 <xTaskIncrementTick+0x150>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d00b      	beq.n	800a88e <xTaskIncrementTick+0x4a>
	__asm volatile
 800a876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a87a:	f383 8811 	msr	BASEPRI, r3
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f3bf 8f4f 	dsb	sy
 800a886:	603b      	str	r3, [r7, #0]
}
 800a888:	bf00      	nop
 800a88a:	bf00      	nop
 800a88c:	e7fd      	b.n	800a88a <xTaskIncrementTick+0x46>
 800a88e:	4b41      	ldr	r3, [pc, #260]	@ (800a994 <xTaskIncrementTick+0x150>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	60fb      	str	r3, [r7, #12]
 800a894:	4b40      	ldr	r3, [pc, #256]	@ (800a998 <xTaskIncrementTick+0x154>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4a3e      	ldr	r2, [pc, #248]	@ (800a994 <xTaskIncrementTick+0x150>)
 800a89a:	6013      	str	r3, [r2, #0]
 800a89c:	4a3e      	ldr	r2, [pc, #248]	@ (800a998 <xTaskIncrementTick+0x154>)
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	6013      	str	r3, [r2, #0]
 800a8a2:	4b3e      	ldr	r3, [pc, #248]	@ (800a99c <xTaskIncrementTick+0x158>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	4a3c      	ldr	r2, [pc, #240]	@ (800a99c <xTaskIncrementTick+0x158>)
 800a8aa:	6013      	str	r3, [r2, #0]
 800a8ac:	f000 fad4 	bl	800ae58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a8b0:	4b3b      	ldr	r3, [pc, #236]	@ (800a9a0 <xTaskIncrementTick+0x15c>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	693a      	ldr	r2, [r7, #16]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d349      	bcc.n	800a94e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8ba:	4b36      	ldr	r3, [pc, #216]	@ (800a994 <xTaskIncrementTick+0x150>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d104      	bne.n	800a8ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8c4:	4b36      	ldr	r3, [pc, #216]	@ (800a9a0 <xTaskIncrementTick+0x15c>)
 800a8c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8ca:	601a      	str	r2, [r3, #0]
					break;
 800a8cc:	e03f      	b.n	800a94e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8ce:	4b31      	ldr	r3, [pc, #196]	@ (800a994 <xTaskIncrementTick+0x150>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	68db      	ldr	r3, [r3, #12]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a8de:	693a      	ldr	r2, [r7, #16]
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d203      	bcs.n	800a8ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a8e6:	4a2e      	ldr	r2, [pc, #184]	@ (800a9a0 <xTaskIncrementTick+0x15c>)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a8ec:	e02f      	b.n	800a94e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	3304      	adds	r3, #4
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f7fe fc16 	bl	8009124 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d004      	beq.n	800a90a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	3318      	adds	r3, #24
 800a904:	4618      	mov	r0, r3
 800a906:	f7fe fc0d 	bl	8009124 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a90e:	4b25      	ldr	r3, [pc, #148]	@ (800a9a4 <xTaskIncrementTick+0x160>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	429a      	cmp	r2, r3
 800a914:	d903      	bls.n	800a91e <xTaskIncrementTick+0xda>
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a91a:	4a22      	ldr	r2, [pc, #136]	@ (800a9a4 <xTaskIncrementTick+0x160>)
 800a91c:	6013      	str	r3, [r2, #0]
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a922:	4613      	mov	r3, r2
 800a924:	009b      	lsls	r3, r3, #2
 800a926:	4413      	add	r3, r2
 800a928:	009b      	lsls	r3, r3, #2
 800a92a:	4a1f      	ldr	r2, [pc, #124]	@ (800a9a8 <xTaskIncrementTick+0x164>)
 800a92c:	441a      	add	r2, r3
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	3304      	adds	r3, #4
 800a932:	4619      	mov	r1, r3
 800a934:	4610      	mov	r0, r2
 800a936:	f7fe fb98 	bl	800906a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a93a:	68bb      	ldr	r3, [r7, #8]
 800a93c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a93e:	4b1b      	ldr	r3, [pc, #108]	@ (800a9ac <xTaskIncrementTick+0x168>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a944:	429a      	cmp	r2, r3
 800a946:	d3b8      	bcc.n	800a8ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a948:	2301      	movs	r3, #1
 800a94a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a94c:	e7b5      	b.n	800a8ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a94e:	4b17      	ldr	r3, [pc, #92]	@ (800a9ac <xTaskIncrementTick+0x168>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a954:	4914      	ldr	r1, [pc, #80]	@ (800a9a8 <xTaskIncrementTick+0x164>)
 800a956:	4613      	mov	r3, r2
 800a958:	009b      	lsls	r3, r3, #2
 800a95a:	4413      	add	r3, r2
 800a95c:	009b      	lsls	r3, r3, #2
 800a95e:	440b      	add	r3, r1
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	2b01      	cmp	r3, #1
 800a964:	d901      	bls.n	800a96a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a966:	2301      	movs	r3, #1
 800a968:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a96a:	4b11      	ldr	r3, [pc, #68]	@ (800a9b0 <xTaskIncrementTick+0x16c>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d007      	beq.n	800a982 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a972:	2301      	movs	r3, #1
 800a974:	617b      	str	r3, [r7, #20]
 800a976:	e004      	b.n	800a982 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a978:	4b0e      	ldr	r3, [pc, #56]	@ (800a9b4 <xTaskIncrementTick+0x170>)
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	3301      	adds	r3, #1
 800a97e:	4a0d      	ldr	r2, [pc, #52]	@ (800a9b4 <xTaskIncrementTick+0x170>)
 800a980:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a982:	697b      	ldr	r3, [r7, #20]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3718      	adds	r7, #24
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}
 800a98c:	200015bc 	.word	0x200015bc
 800a990:	20001598 	.word	0x20001598
 800a994:	2000154c 	.word	0x2000154c
 800a998:	20001550 	.word	0x20001550
 800a99c:	200015ac 	.word	0x200015ac
 800a9a0:	200015b4 	.word	0x200015b4
 800a9a4:	2000159c 	.word	0x2000159c
 800a9a8:	200010c4 	.word	0x200010c4
 800a9ac:	200010c0 	.word	0x200010c0
 800a9b0:	200015a8 	.word	0x200015a8
 800a9b4:	200015a4 	.word	0x200015a4

0800a9b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b085      	sub	sp, #20
 800a9bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a9be:	4b28      	ldr	r3, [pc, #160]	@ (800aa60 <vTaskSwitchContext+0xa8>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d003      	beq.n	800a9ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a9c6:	4b27      	ldr	r3, [pc, #156]	@ (800aa64 <vTaskSwitchContext+0xac>)
 800a9c8:	2201      	movs	r2, #1
 800a9ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a9cc:	e042      	b.n	800aa54 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800a9ce:	4b25      	ldr	r3, [pc, #148]	@ (800aa64 <vTaskSwitchContext+0xac>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9d4:	4b24      	ldr	r3, [pc, #144]	@ (800aa68 <vTaskSwitchContext+0xb0>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	60fb      	str	r3, [r7, #12]
 800a9da:	e011      	b.n	800aa00 <vTaskSwitchContext+0x48>
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d10b      	bne.n	800a9fa <vTaskSwitchContext+0x42>
	__asm volatile
 800a9e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e6:	f383 8811 	msr	BASEPRI, r3
 800a9ea:	f3bf 8f6f 	isb	sy
 800a9ee:	f3bf 8f4f 	dsb	sy
 800a9f2:	607b      	str	r3, [r7, #4]
}
 800a9f4:	bf00      	nop
 800a9f6:	bf00      	nop
 800a9f8:	e7fd      	b.n	800a9f6 <vTaskSwitchContext+0x3e>
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	3b01      	subs	r3, #1
 800a9fe:	60fb      	str	r3, [r7, #12]
 800aa00:	491a      	ldr	r1, [pc, #104]	@ (800aa6c <vTaskSwitchContext+0xb4>)
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	4613      	mov	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	4413      	add	r3, r2
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	440b      	add	r3, r1
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d0e3      	beq.n	800a9dc <vTaskSwitchContext+0x24>
 800aa14:	68fa      	ldr	r2, [r7, #12]
 800aa16:	4613      	mov	r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	4413      	add	r3, r2
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	4a13      	ldr	r2, [pc, #76]	@ (800aa6c <vTaskSwitchContext+0xb4>)
 800aa20:	4413      	add	r3, r2
 800aa22:	60bb      	str	r3, [r7, #8]
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	685a      	ldr	r2, [r3, #4]
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	605a      	str	r2, [r3, #4]
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	685a      	ldr	r2, [r3, #4]
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	3308      	adds	r3, #8
 800aa36:	429a      	cmp	r2, r3
 800aa38:	d104      	bne.n	800aa44 <vTaskSwitchContext+0x8c>
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	685a      	ldr	r2, [r3, #4]
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	605a      	str	r2, [r3, #4]
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	685b      	ldr	r3, [r3, #4]
 800aa48:	68db      	ldr	r3, [r3, #12]
 800aa4a:	4a09      	ldr	r2, [pc, #36]	@ (800aa70 <vTaskSwitchContext+0xb8>)
 800aa4c:	6013      	str	r3, [r2, #0]
 800aa4e:	4a06      	ldr	r2, [pc, #24]	@ (800aa68 <vTaskSwitchContext+0xb0>)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	6013      	str	r3, [r2, #0]
}
 800aa54:	bf00      	nop
 800aa56:	3714      	adds	r7, #20
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr
 800aa60:	200015bc 	.word	0x200015bc
 800aa64:	200015a8 	.word	0x200015a8
 800aa68:	2000159c 	.word	0x2000159c
 800aa6c:	200010c4 	.word	0x200010c4
 800aa70:	200010c0 	.word	0x200010c0

0800aa74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d10b      	bne.n	800aa9c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aa84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa88:	f383 8811 	msr	BASEPRI, r3
 800aa8c:	f3bf 8f6f 	isb	sy
 800aa90:	f3bf 8f4f 	dsb	sy
 800aa94:	60fb      	str	r3, [r7, #12]
}
 800aa96:	bf00      	nop
 800aa98:	bf00      	nop
 800aa9a:	e7fd      	b.n	800aa98 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa9c:	4b07      	ldr	r3, [pc, #28]	@ (800aabc <vTaskPlaceOnEventList+0x48>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	3318      	adds	r3, #24
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7fe fb04 	bl	80090b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aaaa:	2101      	movs	r1, #1
 800aaac:	6838      	ldr	r0, [r7, #0]
 800aaae:	f000 fb91 	bl	800b1d4 <prvAddCurrentTaskToDelayedList>
}
 800aab2:	bf00      	nop
 800aab4:	3710      	adds	r7, #16
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}
 800aaba:	bf00      	nop
 800aabc:	200010c0 	.word	0x200010c0

0800aac0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b086      	sub	sp, #24
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	60f8      	str	r0, [r7, #12]
 800aac8:	60b9      	str	r1, [r7, #8]
 800aaca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d10b      	bne.n	800aaea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800aad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad6:	f383 8811 	msr	BASEPRI, r3
 800aada:	f3bf 8f6f 	isb	sy
 800aade:	f3bf 8f4f 	dsb	sy
 800aae2:	617b      	str	r3, [r7, #20]
}
 800aae4:	bf00      	nop
 800aae6:	bf00      	nop
 800aae8:	e7fd      	b.n	800aae6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aaea:	4b0a      	ldr	r3, [pc, #40]	@ (800ab14 <vTaskPlaceOnEventListRestricted+0x54>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	3318      	adds	r3, #24
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	68f8      	ldr	r0, [r7, #12]
 800aaf4:	f7fe fab9 	bl	800906a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d002      	beq.n	800ab04 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800aafe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ab02:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ab04:	6879      	ldr	r1, [r7, #4]
 800ab06:	68b8      	ldr	r0, [r7, #8]
 800ab08:	f000 fb64 	bl	800b1d4 <prvAddCurrentTaskToDelayedList>
	}
 800ab0c:	bf00      	nop
 800ab0e:	3718      	adds	r7, #24
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	200010c0 	.word	0x200010c0

0800ab18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	b086      	sub	sp, #24
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	68db      	ldr	r3, [r3, #12]
 800ab24:	68db      	ldr	r3, [r3, #12]
 800ab26:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d10b      	bne.n	800ab46 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ab2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab32:	f383 8811 	msr	BASEPRI, r3
 800ab36:	f3bf 8f6f 	isb	sy
 800ab3a:	f3bf 8f4f 	dsb	sy
 800ab3e:	60fb      	str	r3, [r7, #12]
}
 800ab40:	bf00      	nop
 800ab42:	bf00      	nop
 800ab44:	e7fd      	b.n	800ab42 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	3318      	adds	r3, #24
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f7fe faea 	bl	8009124 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab50:	4b1d      	ldr	r3, [pc, #116]	@ (800abc8 <xTaskRemoveFromEventList+0xb0>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d11d      	bne.n	800ab94 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7fe fae1 	bl	8009124 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ab62:	693b      	ldr	r3, [r7, #16]
 800ab64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab66:	4b19      	ldr	r3, [pc, #100]	@ (800abcc <xTaskRemoveFromEventList+0xb4>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d903      	bls.n	800ab76 <xTaskRemoveFromEventList+0x5e>
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab72:	4a16      	ldr	r2, [pc, #88]	@ (800abcc <xTaskRemoveFromEventList+0xb4>)
 800ab74:	6013      	str	r3, [r2, #0]
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab7a:	4613      	mov	r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	4413      	add	r3, r2
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4a13      	ldr	r2, [pc, #76]	@ (800abd0 <xTaskRemoveFromEventList+0xb8>)
 800ab84:	441a      	add	r2, r3
 800ab86:	693b      	ldr	r3, [r7, #16]
 800ab88:	3304      	adds	r3, #4
 800ab8a:	4619      	mov	r1, r3
 800ab8c:	4610      	mov	r0, r2
 800ab8e:	f7fe fa6c 	bl	800906a <vListInsertEnd>
 800ab92:	e005      	b.n	800aba0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	3318      	adds	r3, #24
 800ab98:	4619      	mov	r1, r3
 800ab9a:	480e      	ldr	r0, [pc, #56]	@ (800abd4 <xTaskRemoveFromEventList+0xbc>)
 800ab9c:	f7fe fa65 	bl	800906a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aba4:	4b0c      	ldr	r3, [pc, #48]	@ (800abd8 <xTaskRemoveFromEventList+0xc0>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abaa:	429a      	cmp	r2, r3
 800abac:	d905      	bls.n	800abba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800abae:	2301      	movs	r3, #1
 800abb0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800abb2:	4b0a      	ldr	r3, [pc, #40]	@ (800abdc <xTaskRemoveFromEventList+0xc4>)
 800abb4:	2201      	movs	r2, #1
 800abb6:	601a      	str	r2, [r3, #0]
 800abb8:	e001      	b.n	800abbe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800abba:	2300      	movs	r3, #0
 800abbc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800abbe:	697b      	ldr	r3, [r7, #20]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3718      	adds	r7, #24
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	200015bc 	.word	0x200015bc
 800abcc:	2000159c 	.word	0x2000159c
 800abd0:	200010c4 	.word	0x200010c4
 800abd4:	20001554 	.word	0x20001554
 800abd8:	200010c0 	.word	0x200010c0
 800abdc:	200015a8 	.word	0x200015a8

0800abe0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800abe0:	b480      	push	{r7}
 800abe2:	b083      	sub	sp, #12
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800abe8:	4b06      	ldr	r3, [pc, #24]	@ (800ac04 <vTaskInternalSetTimeOutState+0x24>)
 800abea:	681a      	ldr	r2, [r3, #0]
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800abf0:	4b05      	ldr	r3, [pc, #20]	@ (800ac08 <vTaskInternalSetTimeOutState+0x28>)
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	605a      	str	r2, [r3, #4]
}
 800abf8:	bf00      	nop
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr
 800ac04:	200015ac 	.word	0x200015ac
 800ac08:	20001598 	.word	0x20001598

0800ac0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b088      	sub	sp, #32
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d10b      	bne.n	800ac34 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ac1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac20:	f383 8811 	msr	BASEPRI, r3
 800ac24:	f3bf 8f6f 	isb	sy
 800ac28:	f3bf 8f4f 	dsb	sy
 800ac2c:	613b      	str	r3, [r7, #16]
}
 800ac2e:	bf00      	nop
 800ac30:	bf00      	nop
 800ac32:	e7fd      	b.n	800ac30 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10b      	bne.n	800ac52 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ac3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3e:	f383 8811 	msr	BASEPRI, r3
 800ac42:	f3bf 8f6f 	isb	sy
 800ac46:	f3bf 8f4f 	dsb	sy
 800ac4a:	60fb      	str	r3, [r7, #12]
}
 800ac4c:	bf00      	nop
 800ac4e:	bf00      	nop
 800ac50:	e7fd      	b.n	800ac4e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ac52:	f000 ffa1 	bl	800bb98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ac56:	4b1d      	ldr	r3, [pc, #116]	@ (800accc <xTaskCheckForTimeOut+0xc0>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	69ba      	ldr	r2, [r7, #24]
 800ac62:	1ad3      	subs	r3, r2, r3
 800ac64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac6e:	d102      	bne.n	800ac76 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ac70:	2300      	movs	r3, #0
 800ac72:	61fb      	str	r3, [r7, #28]
 800ac74:	e023      	b.n	800acbe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	4b15      	ldr	r3, [pc, #84]	@ (800acd0 <xTaskCheckForTimeOut+0xc4>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d007      	beq.n	800ac92 <xTaskCheckForTimeOut+0x86>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	69ba      	ldr	r2, [r7, #24]
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d302      	bcc.n	800ac92 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	61fb      	str	r3, [r7, #28]
 800ac90:	e015      	b.n	800acbe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	697a      	ldr	r2, [r7, #20]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d20b      	bcs.n	800acb4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	1ad2      	subs	r2, r2, r3
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f7ff ff99 	bl	800abe0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800acae:	2300      	movs	r3, #0
 800acb0:	61fb      	str	r3, [r7, #28]
 800acb2:	e004      	b.n	800acbe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	2200      	movs	r2, #0
 800acb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800acba:	2301      	movs	r3, #1
 800acbc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800acbe:	f000 ff9d 	bl	800bbfc <vPortExitCritical>

	return xReturn;
 800acc2:	69fb      	ldr	r3, [r7, #28]
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3720      	adds	r7, #32
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}
 800accc:	20001598 	.word	0x20001598
 800acd0:	200015ac 	.word	0x200015ac

0800acd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800acd4:	b480      	push	{r7}
 800acd6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800acd8:	4b03      	ldr	r3, [pc, #12]	@ (800ace8 <vTaskMissedYield+0x14>)
 800acda:	2201      	movs	r2, #1
 800acdc:	601a      	str	r2, [r3, #0]
}
 800acde:	bf00      	nop
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr
 800ace8:	200015a8 	.word	0x200015a8

0800acec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b082      	sub	sp, #8
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800acf4:	f000 f852 	bl	800ad9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800acf8:	4b06      	ldr	r3, [pc, #24]	@ (800ad14 <prvIdleTask+0x28>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d9f9      	bls.n	800acf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad00:	4b05      	ldr	r3, [pc, #20]	@ (800ad18 <prvIdleTask+0x2c>)
 800ad02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad06:	601a      	str	r2, [r3, #0]
 800ad08:	f3bf 8f4f 	dsb	sy
 800ad0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ad10:	e7f0      	b.n	800acf4 <prvIdleTask+0x8>
 800ad12:	bf00      	nop
 800ad14:	200010c4 	.word	0x200010c4
 800ad18:	e000ed04 	.word	0xe000ed04

0800ad1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad22:	2300      	movs	r3, #0
 800ad24:	607b      	str	r3, [r7, #4]
 800ad26:	e00c      	b.n	800ad42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	4613      	mov	r3, r2
 800ad2c:	009b      	lsls	r3, r3, #2
 800ad2e:	4413      	add	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	4a12      	ldr	r2, [pc, #72]	@ (800ad7c <prvInitialiseTaskLists+0x60>)
 800ad34:	4413      	add	r3, r2
 800ad36:	4618      	mov	r0, r3
 800ad38:	f7fe f96a 	bl	8009010 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	3301      	adds	r3, #1
 800ad40:	607b      	str	r3, [r7, #4]
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2b37      	cmp	r3, #55	@ 0x37
 800ad46:	d9ef      	bls.n	800ad28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad48:	480d      	ldr	r0, [pc, #52]	@ (800ad80 <prvInitialiseTaskLists+0x64>)
 800ad4a:	f7fe f961 	bl	8009010 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad4e:	480d      	ldr	r0, [pc, #52]	@ (800ad84 <prvInitialiseTaskLists+0x68>)
 800ad50:	f7fe f95e 	bl	8009010 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad54:	480c      	ldr	r0, [pc, #48]	@ (800ad88 <prvInitialiseTaskLists+0x6c>)
 800ad56:	f7fe f95b 	bl	8009010 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ad5a:	480c      	ldr	r0, [pc, #48]	@ (800ad8c <prvInitialiseTaskLists+0x70>)
 800ad5c:	f7fe f958 	bl	8009010 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ad60:	480b      	ldr	r0, [pc, #44]	@ (800ad90 <prvInitialiseTaskLists+0x74>)
 800ad62:	f7fe f955 	bl	8009010 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ad66:	4b0b      	ldr	r3, [pc, #44]	@ (800ad94 <prvInitialiseTaskLists+0x78>)
 800ad68:	4a05      	ldr	r2, [pc, #20]	@ (800ad80 <prvInitialiseTaskLists+0x64>)
 800ad6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ad6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad98 <prvInitialiseTaskLists+0x7c>)
 800ad6e:	4a05      	ldr	r2, [pc, #20]	@ (800ad84 <prvInitialiseTaskLists+0x68>)
 800ad70:	601a      	str	r2, [r3, #0]
}
 800ad72:	bf00      	nop
 800ad74:	3708      	adds	r7, #8
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	200010c4 	.word	0x200010c4
 800ad80:	20001524 	.word	0x20001524
 800ad84:	20001538 	.word	0x20001538
 800ad88:	20001554 	.word	0x20001554
 800ad8c:	20001568 	.word	0x20001568
 800ad90:	20001580 	.word	0x20001580
 800ad94:	2000154c 	.word	0x2000154c
 800ad98:	20001550 	.word	0x20001550

0800ad9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ada2:	e019      	b.n	800add8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ada4:	f000 fef8 	bl	800bb98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ada8:	4b10      	ldr	r3, [pc, #64]	@ (800adec <prvCheckTasksWaitingTermination+0x50>)
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	68db      	ldr	r3, [r3, #12]
 800adae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	3304      	adds	r3, #4
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7fe f9b5 	bl	8009124 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800adba:	4b0d      	ldr	r3, [pc, #52]	@ (800adf0 <prvCheckTasksWaitingTermination+0x54>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	3b01      	subs	r3, #1
 800adc0:	4a0b      	ldr	r2, [pc, #44]	@ (800adf0 <prvCheckTasksWaitingTermination+0x54>)
 800adc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800adc4:	4b0b      	ldr	r3, [pc, #44]	@ (800adf4 <prvCheckTasksWaitingTermination+0x58>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	3b01      	subs	r3, #1
 800adca:	4a0a      	ldr	r2, [pc, #40]	@ (800adf4 <prvCheckTasksWaitingTermination+0x58>)
 800adcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800adce:	f000 ff15 	bl	800bbfc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f000 f810 	bl	800adf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800add8:	4b06      	ldr	r3, [pc, #24]	@ (800adf4 <prvCheckTasksWaitingTermination+0x58>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d1e1      	bne.n	800ada4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ade0:	bf00      	nop
 800ade2:	bf00      	nop
 800ade4:	3708      	adds	r7, #8
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	bf00      	nop
 800adec:	20001568 	.word	0x20001568
 800adf0:	20001594 	.word	0x20001594
 800adf4:	2000157c 	.word	0x2000157c

0800adf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d108      	bne.n	800ae1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f001 f8b2 	bl	800bf78 <vPortFree>
				vPortFree( pxTCB );
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f001 f8af 	bl	800bf78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ae1a:	e019      	b.n	800ae50 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d103      	bne.n	800ae2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f001 f8a6 	bl	800bf78 <vPortFree>
	}
 800ae2c:	e010      	b.n	800ae50 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800ae34:	2b02      	cmp	r3, #2
 800ae36:	d00b      	beq.n	800ae50 <prvDeleteTCB+0x58>
	__asm volatile
 800ae38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3c:	f383 8811 	msr	BASEPRI, r3
 800ae40:	f3bf 8f6f 	isb	sy
 800ae44:	f3bf 8f4f 	dsb	sy
 800ae48:	60fb      	str	r3, [r7, #12]
}
 800ae4a:	bf00      	nop
 800ae4c:	bf00      	nop
 800ae4e:	e7fd      	b.n	800ae4c <prvDeleteTCB+0x54>
	}
 800ae50:	bf00      	nop
 800ae52:	3710      	adds	r7, #16
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b083      	sub	sp, #12
 800ae5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ae90 <prvResetNextTaskUnblockTime+0x38>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d104      	bne.n	800ae72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ae68:	4b0a      	ldr	r3, [pc, #40]	@ (800ae94 <prvResetNextTaskUnblockTime+0x3c>)
 800ae6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ae70:	e008      	b.n	800ae84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae72:	4b07      	ldr	r3, [pc, #28]	@ (800ae90 <prvResetNextTaskUnblockTime+0x38>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	68db      	ldr	r3, [r3, #12]
 800ae78:	68db      	ldr	r3, [r3, #12]
 800ae7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	685b      	ldr	r3, [r3, #4]
 800ae80:	4a04      	ldr	r2, [pc, #16]	@ (800ae94 <prvResetNextTaskUnblockTime+0x3c>)
 800ae82:	6013      	str	r3, [r2, #0]
}
 800ae84:	bf00      	nop
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr
 800ae90:	2000154c 	.word	0x2000154c
 800ae94:	200015b4 	.word	0x200015b4

0800ae98 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800ae9e:	4b05      	ldr	r3, [pc, #20]	@ (800aeb4 <xTaskGetCurrentTaskHandle+0x1c>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	607b      	str	r3, [r7, #4]

		return xReturn;
 800aea4:	687b      	ldr	r3, [r7, #4]
	}
 800aea6:	4618      	mov	r0, r3
 800aea8:	370c      	adds	r7, #12
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr
 800aeb2:	bf00      	nop
 800aeb4:	200010c0 	.word	0x200010c0

0800aeb8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aeb8:	b480      	push	{r7}
 800aeba:	b083      	sub	sp, #12
 800aebc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800aebe:	4b0b      	ldr	r3, [pc, #44]	@ (800aeec <xTaskGetSchedulerState+0x34>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d102      	bne.n	800aecc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800aec6:	2301      	movs	r3, #1
 800aec8:	607b      	str	r3, [r7, #4]
 800aeca:	e008      	b.n	800aede <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aecc:	4b08      	ldr	r3, [pc, #32]	@ (800aef0 <xTaskGetSchedulerState+0x38>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d102      	bne.n	800aeda <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800aed4:	2302      	movs	r3, #2
 800aed6:	607b      	str	r3, [r7, #4]
 800aed8:	e001      	b.n	800aede <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800aeda:	2300      	movs	r3, #0
 800aedc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800aede:	687b      	ldr	r3, [r7, #4]
	}
 800aee0:	4618      	mov	r0, r3
 800aee2:	370c      	adds	r7, #12
 800aee4:	46bd      	mov	sp, r7
 800aee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeea:	4770      	bx	lr
 800aeec:	200015a0 	.word	0x200015a0
 800aef0:	200015bc 	.word	0x200015bc

0800aef4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800af00:	2300      	movs	r3, #0
 800af02:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d051      	beq.n	800afae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af0e:	4b2a      	ldr	r3, [pc, #168]	@ (800afb8 <xTaskPriorityInherit+0xc4>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af14:	429a      	cmp	r2, r3
 800af16:	d241      	bcs.n	800af9c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	699b      	ldr	r3, [r3, #24]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	db06      	blt.n	800af2e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af20:	4b25      	ldr	r3, [pc, #148]	@ (800afb8 <xTaskPriorityInherit+0xc4>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af26:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	6959      	ldr	r1, [r3, #20]
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af36:	4613      	mov	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	4413      	add	r3, r2
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	4a1f      	ldr	r2, [pc, #124]	@ (800afbc <xTaskPriorityInherit+0xc8>)
 800af40:	4413      	add	r3, r2
 800af42:	4299      	cmp	r1, r3
 800af44:	d122      	bne.n	800af8c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	3304      	adds	r3, #4
 800af4a:	4618      	mov	r0, r3
 800af4c:	f7fe f8ea 	bl	8009124 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af50:	4b19      	ldr	r3, [pc, #100]	@ (800afb8 <xTaskPriorityInherit+0xc4>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af5e:	4b18      	ldr	r3, [pc, #96]	@ (800afc0 <xTaskPriorityInherit+0xcc>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	429a      	cmp	r2, r3
 800af64:	d903      	bls.n	800af6e <xTaskPriorityInherit+0x7a>
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6a:	4a15      	ldr	r2, [pc, #84]	@ (800afc0 <xTaskPriorityInherit+0xcc>)
 800af6c:	6013      	str	r3, [r2, #0]
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af72:	4613      	mov	r3, r2
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	4413      	add	r3, r2
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	4a10      	ldr	r2, [pc, #64]	@ (800afbc <xTaskPriorityInherit+0xc8>)
 800af7c:	441a      	add	r2, r3
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	3304      	adds	r3, #4
 800af82:	4619      	mov	r1, r3
 800af84:	4610      	mov	r0, r2
 800af86:	f7fe f870 	bl	800906a <vListInsertEnd>
 800af8a:	e004      	b.n	800af96 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af8c:	4b0a      	ldr	r3, [pc, #40]	@ (800afb8 <xTaskPriorityInherit+0xc4>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800af96:	2301      	movs	r3, #1
 800af98:	60fb      	str	r3, [r7, #12]
 800af9a:	e008      	b.n	800afae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800afa0:	4b05      	ldr	r3, [pc, #20]	@ (800afb8 <xTaskPriorityInherit+0xc4>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d201      	bcs.n	800afae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800afaa:	2301      	movs	r3, #1
 800afac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800afae:	68fb      	ldr	r3, [r7, #12]
	}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3710      	adds	r7, #16
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}
 800afb8:	200010c0 	.word	0x200010c0
 800afbc:	200010c4 	.word	0x200010c4
 800afc0:	2000159c 	.word	0x2000159c

0800afc4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b086      	sub	sp, #24
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800afd0:	2300      	movs	r3, #0
 800afd2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d058      	beq.n	800b08c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800afda:	4b2f      	ldr	r3, [pc, #188]	@ (800b098 <xTaskPriorityDisinherit+0xd4>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	693a      	ldr	r2, [r7, #16]
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d00b      	beq.n	800affc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800afe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afe8:	f383 8811 	msr	BASEPRI, r3
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f3bf 8f4f 	dsb	sy
 800aff4:	60fb      	str	r3, [r7, #12]
}
 800aff6:	bf00      	nop
 800aff8:	bf00      	nop
 800affa:	e7fd      	b.n	800aff8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b000:	2b00      	cmp	r3, #0
 800b002:	d10b      	bne.n	800b01c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b008:	f383 8811 	msr	BASEPRI, r3
 800b00c:	f3bf 8f6f 	isb	sy
 800b010:	f3bf 8f4f 	dsb	sy
 800b014:	60bb      	str	r3, [r7, #8]
}
 800b016:	bf00      	nop
 800b018:	bf00      	nop
 800b01a:	e7fd      	b.n	800b018 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b020:	1e5a      	subs	r2, r3, #1
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b02a:	693b      	ldr	r3, [r7, #16]
 800b02c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b02e:	429a      	cmp	r2, r3
 800b030:	d02c      	beq.n	800b08c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b032:	693b      	ldr	r3, [r7, #16]
 800b034:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b036:	2b00      	cmp	r3, #0
 800b038:	d128      	bne.n	800b08c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	3304      	adds	r3, #4
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fe f870 	bl	8009124 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b050:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b05c:	4b0f      	ldr	r3, [pc, #60]	@ (800b09c <xTaskPriorityDisinherit+0xd8>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	429a      	cmp	r2, r3
 800b062:	d903      	bls.n	800b06c <xTaskPriorityDisinherit+0xa8>
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b068:	4a0c      	ldr	r2, [pc, #48]	@ (800b09c <xTaskPriorityDisinherit+0xd8>)
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b070:	4613      	mov	r3, r2
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	4413      	add	r3, r2
 800b076:	009b      	lsls	r3, r3, #2
 800b078:	4a09      	ldr	r2, [pc, #36]	@ (800b0a0 <xTaskPriorityDisinherit+0xdc>)
 800b07a:	441a      	add	r2, r3
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	3304      	adds	r3, #4
 800b080:	4619      	mov	r1, r3
 800b082:	4610      	mov	r0, r2
 800b084:	f7fd fff1 	bl	800906a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b088:	2301      	movs	r3, #1
 800b08a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b08c:	697b      	ldr	r3, [r7, #20]
	}
 800b08e:	4618      	mov	r0, r3
 800b090:	3718      	adds	r7, #24
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	200010c0 	.word	0x200010c0
 800b09c:	2000159c 	.word	0x2000159c
 800b0a0:	200010c4 	.word	0x200010c4

0800b0a4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b088      	sub	sp, #32
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d06c      	beq.n	800b196 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b0bc:	69bb      	ldr	r3, [r7, #24]
 800b0be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d10b      	bne.n	800b0dc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b0c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c8:	f383 8811 	msr	BASEPRI, r3
 800b0cc:	f3bf 8f6f 	isb	sy
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	60fb      	str	r3, [r7, #12]
}
 800b0d6:	bf00      	nop
 800b0d8:	bf00      	nop
 800b0da:	e7fd      	b.n	800b0d8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b0dc:	69bb      	ldr	r3, [r7, #24]
 800b0de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0e0:	683a      	ldr	r2, [r7, #0]
 800b0e2:	429a      	cmp	r2, r3
 800b0e4:	d902      	bls.n	800b0ec <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	61fb      	str	r3, [r7, #28]
 800b0ea:	e002      	b.n	800b0f2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b0ec:	69bb      	ldr	r3, [r7, #24]
 800b0ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b0f2:	69bb      	ldr	r3, [r7, #24]
 800b0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0f6:	69fa      	ldr	r2, [r7, #28]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d04c      	beq.n	800b196 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b0fc:	69bb      	ldr	r3, [r7, #24]
 800b0fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b100:	697a      	ldr	r2, [r7, #20]
 800b102:	429a      	cmp	r2, r3
 800b104:	d147      	bne.n	800b196 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b106:	4b26      	ldr	r3, [pc, #152]	@ (800b1a0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	69ba      	ldr	r2, [r7, #24]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d10b      	bne.n	800b128 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b114:	f383 8811 	msr	BASEPRI, r3
 800b118:	f3bf 8f6f 	isb	sy
 800b11c:	f3bf 8f4f 	dsb	sy
 800b120:	60bb      	str	r3, [r7, #8]
}
 800b122:	bf00      	nop
 800b124:	bf00      	nop
 800b126:	e7fd      	b.n	800b124 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b128:	69bb      	ldr	r3, [r7, #24]
 800b12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b12c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b12e:	69bb      	ldr	r3, [r7, #24]
 800b130:	69fa      	ldr	r2, [r7, #28]
 800b132:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b134:	69bb      	ldr	r3, [r7, #24]
 800b136:	699b      	ldr	r3, [r3, #24]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	db04      	blt.n	800b146 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b13c:	69fb      	ldr	r3, [r7, #28]
 800b13e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b142:	69bb      	ldr	r3, [r7, #24]
 800b144:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b146:	69bb      	ldr	r3, [r7, #24]
 800b148:	6959      	ldr	r1, [r3, #20]
 800b14a:	693a      	ldr	r2, [r7, #16]
 800b14c:	4613      	mov	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	4a13      	ldr	r2, [pc, #76]	@ (800b1a4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b156:	4413      	add	r3, r2
 800b158:	4299      	cmp	r1, r3
 800b15a:	d11c      	bne.n	800b196 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b15c:	69bb      	ldr	r3, [r7, #24]
 800b15e:	3304      	adds	r3, #4
 800b160:	4618      	mov	r0, r3
 800b162:	f7fd ffdf 	bl	8009124 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b166:	69bb      	ldr	r3, [r7, #24]
 800b168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b16a:	4b0f      	ldr	r3, [pc, #60]	@ (800b1a8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	429a      	cmp	r2, r3
 800b170:	d903      	bls.n	800b17a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b176:	4a0c      	ldr	r2, [pc, #48]	@ (800b1a8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b178:	6013      	str	r3, [r2, #0]
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b17e:	4613      	mov	r3, r2
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	4413      	add	r3, r2
 800b184:	009b      	lsls	r3, r3, #2
 800b186:	4a07      	ldr	r2, [pc, #28]	@ (800b1a4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b188:	441a      	add	r2, r3
 800b18a:	69bb      	ldr	r3, [r7, #24]
 800b18c:	3304      	adds	r3, #4
 800b18e:	4619      	mov	r1, r3
 800b190:	4610      	mov	r0, r2
 800b192:	f7fd ff6a 	bl	800906a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b196:	bf00      	nop
 800b198:	3720      	adds	r7, #32
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop
 800b1a0:	200010c0 	.word	0x200010c0
 800b1a4:	200010c4 	.word	0x200010c4
 800b1a8:	2000159c 	.word	0x2000159c

0800b1ac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b1ac:	b480      	push	{r7}
 800b1ae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b1b0:	4b07      	ldr	r3, [pc, #28]	@ (800b1d0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d004      	beq.n	800b1c2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b1b8:	4b05      	ldr	r3, [pc, #20]	@ (800b1d0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b1be:	3201      	adds	r2, #1
 800b1c0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b1c2:	4b03      	ldr	r3, [pc, #12]	@ (800b1d0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
	}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ce:	4770      	bx	lr
 800b1d0:	200010c0 	.word	0x200010c0

0800b1d4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b1de:	4b21      	ldr	r3, [pc, #132]	@ (800b264 <prvAddCurrentTaskToDelayedList+0x90>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1e4:	4b20      	ldr	r3, [pc, #128]	@ (800b268 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	3304      	adds	r3, #4
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f7fd ff9a 	bl	8009124 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1f6:	d10a      	bne.n	800b20e <prvAddCurrentTaskToDelayedList+0x3a>
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d007      	beq.n	800b20e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b268 <prvAddCurrentTaskToDelayedList+0x94>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	3304      	adds	r3, #4
 800b204:	4619      	mov	r1, r3
 800b206:	4819      	ldr	r0, [pc, #100]	@ (800b26c <prvAddCurrentTaskToDelayedList+0x98>)
 800b208:	f7fd ff2f 	bl	800906a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b20c:	e026      	b.n	800b25c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	4413      	add	r3, r2
 800b214:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b216:	4b14      	ldr	r3, [pc, #80]	@ (800b268 <prvAddCurrentTaskToDelayedList+0x94>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68ba      	ldr	r2, [r7, #8]
 800b21c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b21e:	68ba      	ldr	r2, [r7, #8]
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	429a      	cmp	r2, r3
 800b224:	d209      	bcs.n	800b23a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b226:	4b12      	ldr	r3, [pc, #72]	@ (800b270 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b228:	681a      	ldr	r2, [r3, #0]
 800b22a:	4b0f      	ldr	r3, [pc, #60]	@ (800b268 <prvAddCurrentTaskToDelayedList+0x94>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	3304      	adds	r3, #4
 800b230:	4619      	mov	r1, r3
 800b232:	4610      	mov	r0, r2
 800b234:	f7fd ff3d 	bl	80090b2 <vListInsert>
}
 800b238:	e010      	b.n	800b25c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b23a:	4b0e      	ldr	r3, [pc, #56]	@ (800b274 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b23c:	681a      	ldr	r2, [r3, #0]
 800b23e:	4b0a      	ldr	r3, [pc, #40]	@ (800b268 <prvAddCurrentTaskToDelayedList+0x94>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	3304      	adds	r3, #4
 800b244:	4619      	mov	r1, r3
 800b246:	4610      	mov	r0, r2
 800b248:	f7fd ff33 	bl	80090b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b24c:	4b0a      	ldr	r3, [pc, #40]	@ (800b278 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	68ba      	ldr	r2, [r7, #8]
 800b252:	429a      	cmp	r2, r3
 800b254:	d202      	bcs.n	800b25c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b256:	4a08      	ldr	r2, [pc, #32]	@ (800b278 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b258:	68bb      	ldr	r3, [r7, #8]
 800b25a:	6013      	str	r3, [r2, #0]
}
 800b25c:	bf00      	nop
 800b25e:	3710      	adds	r7, #16
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	20001598 	.word	0x20001598
 800b268:	200010c0 	.word	0x200010c0
 800b26c:	20001580 	.word	0x20001580
 800b270:	20001550 	.word	0x20001550
 800b274:	2000154c 	.word	0x2000154c
 800b278:	200015b4 	.word	0x200015b4

0800b27c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b08a      	sub	sp, #40	@ 0x28
 800b280:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b282:	2300      	movs	r3, #0
 800b284:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b286:	f000 fb13 	bl	800b8b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b28a:	4b1d      	ldr	r3, [pc, #116]	@ (800b300 <xTimerCreateTimerTask+0x84>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d021      	beq.n	800b2d6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b292:	2300      	movs	r3, #0
 800b294:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b296:	2300      	movs	r3, #0
 800b298:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b29a:	1d3a      	adds	r2, r7, #4
 800b29c:	f107 0108 	add.w	r1, r7, #8
 800b2a0:	f107 030c 	add.w	r3, r7, #12
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7fd fe99 	bl	8008fdc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b2aa:	6879      	ldr	r1, [r7, #4]
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	68fa      	ldr	r2, [r7, #12]
 800b2b0:	9202      	str	r2, [sp, #8]
 800b2b2:	9301      	str	r3, [sp, #4]
 800b2b4:	2302      	movs	r3, #2
 800b2b6:	9300      	str	r3, [sp, #0]
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	460a      	mov	r2, r1
 800b2bc:	4911      	ldr	r1, [pc, #68]	@ (800b304 <xTimerCreateTimerTask+0x88>)
 800b2be:	4812      	ldr	r0, [pc, #72]	@ (800b308 <xTimerCreateTimerTask+0x8c>)
 800b2c0:	f7fe ffae 	bl	800a220 <xTaskCreateStatic>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	4a11      	ldr	r2, [pc, #68]	@ (800b30c <xTimerCreateTimerTask+0x90>)
 800b2c8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b2ca:	4b10      	ldr	r3, [pc, #64]	@ (800b30c <xTimerCreateTimerTask+0x90>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d001      	beq.n	800b2d6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10b      	bne.n	800b2f4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e0:	f383 8811 	msr	BASEPRI, r3
 800b2e4:	f3bf 8f6f 	isb	sy
 800b2e8:	f3bf 8f4f 	dsb	sy
 800b2ec:	613b      	str	r3, [r7, #16]
}
 800b2ee:	bf00      	nop
 800b2f0:	bf00      	nop
 800b2f2:	e7fd      	b.n	800b2f0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b2f4:	697b      	ldr	r3, [r7, #20]
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3718      	adds	r7, #24
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	200015f0 	.word	0x200015f0
 800b304:	08011148 	.word	0x08011148
 800b308:	0800b449 	.word	0x0800b449
 800b30c:	200015f4 	.word	0x200015f4

0800b310 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b08a      	sub	sp, #40	@ 0x28
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	607a      	str	r2, [r7, #4]
 800b31c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b31e:	2300      	movs	r3, #0
 800b320:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d10b      	bne.n	800b340 <xTimerGenericCommand+0x30>
	__asm volatile
 800b328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32c:	f383 8811 	msr	BASEPRI, r3
 800b330:	f3bf 8f6f 	isb	sy
 800b334:	f3bf 8f4f 	dsb	sy
 800b338:	623b      	str	r3, [r7, #32]
}
 800b33a:	bf00      	nop
 800b33c:	bf00      	nop
 800b33e:	e7fd      	b.n	800b33c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b340:	4b19      	ldr	r3, [pc, #100]	@ (800b3a8 <xTimerGenericCommand+0x98>)
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d02a      	beq.n	800b39e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	2b05      	cmp	r3, #5
 800b358:	dc18      	bgt.n	800b38c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b35a:	f7ff fdad 	bl	800aeb8 <xTaskGetSchedulerState>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b02      	cmp	r3, #2
 800b362:	d109      	bne.n	800b378 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b364:	4b10      	ldr	r3, [pc, #64]	@ (800b3a8 <xTimerGenericCommand+0x98>)
 800b366:	6818      	ldr	r0, [r3, #0]
 800b368:	f107 0110 	add.w	r1, r7, #16
 800b36c:	2300      	movs	r3, #0
 800b36e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b370:	f7fe f96e 	bl	8009650 <xQueueGenericSend>
 800b374:	6278      	str	r0, [r7, #36]	@ 0x24
 800b376:	e012      	b.n	800b39e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b378:	4b0b      	ldr	r3, [pc, #44]	@ (800b3a8 <xTimerGenericCommand+0x98>)
 800b37a:	6818      	ldr	r0, [r3, #0]
 800b37c:	f107 0110 	add.w	r1, r7, #16
 800b380:	2300      	movs	r3, #0
 800b382:	2200      	movs	r2, #0
 800b384:	f7fe f964 	bl	8009650 <xQueueGenericSend>
 800b388:	6278      	str	r0, [r7, #36]	@ 0x24
 800b38a:	e008      	b.n	800b39e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b38c:	4b06      	ldr	r3, [pc, #24]	@ (800b3a8 <xTimerGenericCommand+0x98>)
 800b38e:	6818      	ldr	r0, [r3, #0]
 800b390:	f107 0110 	add.w	r1, r7, #16
 800b394:	2300      	movs	r3, #0
 800b396:	683a      	ldr	r2, [r7, #0]
 800b398:	f7fe fa5c 	bl	8009854 <xQueueGenericSendFromISR>
 800b39c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3728      	adds	r7, #40	@ 0x28
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	200015f0 	.word	0x200015f0

0800b3ac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b088      	sub	sp, #32
 800b3b0:	af02      	add	r7, sp, #8
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3b6:	4b23      	ldr	r3, [pc, #140]	@ (800b444 <prvProcessExpiredTimer+0x98>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	68db      	ldr	r3, [r3, #12]
 800b3be:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	3304      	adds	r3, #4
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	f7fd fead 	bl	8009124 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3d0:	f003 0304 	and.w	r3, r3, #4
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d023      	beq.n	800b420 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	699a      	ldr	r2, [r3, #24]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	18d1      	adds	r1, r2, r3
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	683a      	ldr	r2, [r7, #0]
 800b3e4:	6978      	ldr	r0, [r7, #20]
 800b3e6:	f000 f8d5 	bl	800b594 <prvInsertTimerInActiveList>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d020      	beq.n	800b432 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	9300      	str	r3, [sp, #0]
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	687a      	ldr	r2, [r7, #4]
 800b3f8:	2100      	movs	r1, #0
 800b3fa:	6978      	ldr	r0, [r7, #20]
 800b3fc:	f7ff ff88 	bl	800b310 <xTimerGenericCommand>
 800b400:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d114      	bne.n	800b432 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b40c:	f383 8811 	msr	BASEPRI, r3
 800b410:	f3bf 8f6f 	isb	sy
 800b414:	f3bf 8f4f 	dsb	sy
 800b418:	60fb      	str	r3, [r7, #12]
}
 800b41a:	bf00      	nop
 800b41c:	bf00      	nop
 800b41e:	e7fd      	b.n	800b41c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b426:	f023 0301 	bic.w	r3, r3, #1
 800b42a:	b2da      	uxtb	r2, r3
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	6a1b      	ldr	r3, [r3, #32]
 800b436:	6978      	ldr	r0, [r7, #20]
 800b438:	4798      	blx	r3
}
 800b43a:	bf00      	nop
 800b43c:	3718      	adds	r7, #24
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	200015e8 	.word	0x200015e8

0800b448 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b084      	sub	sp, #16
 800b44c:	af00      	add	r7, sp, #0
 800b44e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b450:	f107 0308 	add.w	r3, r7, #8
 800b454:	4618      	mov	r0, r3
 800b456:	f000 f859 	bl	800b50c <prvGetNextExpireTime>
 800b45a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	4619      	mov	r1, r3
 800b460:	68f8      	ldr	r0, [r7, #12]
 800b462:	f000 f805 	bl	800b470 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b466:	f000 f8d7 	bl	800b618 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b46a:	bf00      	nop
 800b46c:	e7f0      	b.n	800b450 <prvTimerTask+0x8>
	...

0800b470 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b084      	sub	sp, #16
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b47a:	f7ff f915 	bl	800a6a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b47e:	f107 0308 	add.w	r3, r7, #8
 800b482:	4618      	mov	r0, r3
 800b484:	f000 f866 	bl	800b554 <prvSampleTimeNow>
 800b488:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d130      	bne.n	800b4f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d10a      	bne.n	800b4ac <prvProcessTimerOrBlockTask+0x3c>
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d806      	bhi.n	800b4ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b49e:	f7ff f911 	bl	800a6c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b4a2:	68f9      	ldr	r1, [r7, #12]
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f7ff ff81 	bl	800b3ac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b4aa:	e024      	b.n	800b4f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d008      	beq.n	800b4c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b4b2:	4b13      	ldr	r3, [pc, #76]	@ (800b500 <prvProcessTimerOrBlockTask+0x90>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d101      	bne.n	800b4c0 <prvProcessTimerOrBlockTask+0x50>
 800b4bc:	2301      	movs	r3, #1
 800b4be:	e000      	b.n	800b4c2 <prvProcessTimerOrBlockTask+0x52>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b4c4:	4b0f      	ldr	r3, [pc, #60]	@ (800b504 <prvProcessTimerOrBlockTask+0x94>)
 800b4c6:	6818      	ldr	r0, [r3, #0]
 800b4c8:	687a      	ldr	r2, [r7, #4]
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	1ad3      	subs	r3, r2, r3
 800b4ce:	683a      	ldr	r2, [r7, #0]
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	f7fe fe71 	bl	800a1b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b4d6:	f7ff f8f5 	bl	800a6c4 <xTaskResumeAll>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10a      	bne.n	800b4f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b4e0:	4b09      	ldr	r3, [pc, #36]	@ (800b508 <prvProcessTimerOrBlockTask+0x98>)
 800b4e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4e6:	601a      	str	r2, [r3, #0]
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	f3bf 8f6f 	isb	sy
}
 800b4f0:	e001      	b.n	800b4f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b4f2:	f7ff f8e7 	bl	800a6c4 <xTaskResumeAll>
}
 800b4f6:	bf00      	nop
 800b4f8:	3710      	adds	r7, #16
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	200015ec 	.word	0x200015ec
 800b504:	200015f0 	.word	0x200015f0
 800b508:	e000ed04 	.word	0xe000ed04

0800b50c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b50c:	b480      	push	{r7}
 800b50e:	b085      	sub	sp, #20
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b514:	4b0e      	ldr	r3, [pc, #56]	@ (800b550 <prvGetNextExpireTime+0x44>)
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d101      	bne.n	800b522 <prvGetNextExpireTime+0x16>
 800b51e:	2201      	movs	r2, #1
 800b520:	e000      	b.n	800b524 <prvGetNextExpireTime+0x18>
 800b522:	2200      	movs	r2, #0
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d105      	bne.n	800b53c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b530:	4b07      	ldr	r3, [pc, #28]	@ (800b550 <prvGetNextExpireTime+0x44>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	68db      	ldr	r3, [r3, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	60fb      	str	r3, [r7, #12]
 800b53a:	e001      	b.n	800b540 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b53c:	2300      	movs	r3, #0
 800b53e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b540:	68fb      	ldr	r3, [r7, #12]
}
 800b542:	4618      	mov	r0, r3
 800b544:	3714      	adds	r7, #20
 800b546:	46bd      	mov	sp, r7
 800b548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54c:	4770      	bx	lr
 800b54e:	bf00      	nop
 800b550:	200015e8 	.word	0x200015e8

0800b554 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b55c:	f7ff f950 	bl	800a800 <xTaskGetTickCount>
 800b560:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b562:	4b0b      	ldr	r3, [pc, #44]	@ (800b590 <prvSampleTimeNow+0x3c>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	68fa      	ldr	r2, [r7, #12]
 800b568:	429a      	cmp	r2, r3
 800b56a:	d205      	bcs.n	800b578 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b56c:	f000 f93a 	bl	800b7e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2201      	movs	r2, #1
 800b574:	601a      	str	r2, [r3, #0]
 800b576:	e002      	b.n	800b57e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2200      	movs	r2, #0
 800b57c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b57e:	4a04      	ldr	r2, [pc, #16]	@ (800b590 <prvSampleTimeNow+0x3c>)
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b584:	68fb      	ldr	r3, [r7, #12]
}
 800b586:	4618      	mov	r0, r3
 800b588:	3710      	adds	r7, #16
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop
 800b590:	200015f8 	.word	0x200015f8

0800b594 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b086      	sub	sp, #24
 800b598:	af00      	add	r7, sp, #0
 800b59a:	60f8      	str	r0, [r7, #12]
 800b59c:	60b9      	str	r1, [r7, #8]
 800b59e:	607a      	str	r2, [r7, #4]
 800b5a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	68ba      	ldr	r2, [r7, #8]
 800b5aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	68fa      	ldr	r2, [r7, #12]
 800b5b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b5b2:	68ba      	ldr	r2, [r7, #8]
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d812      	bhi.n	800b5e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	1ad2      	subs	r2, r2, r3
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	699b      	ldr	r3, [r3, #24]
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d302      	bcc.n	800b5ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	617b      	str	r3, [r7, #20]
 800b5cc:	e01b      	b.n	800b606 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b5ce:	4b10      	ldr	r3, [pc, #64]	@ (800b610 <prvInsertTimerInActiveList+0x7c>)
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	3304      	adds	r3, #4
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	4610      	mov	r0, r2
 800b5da:	f7fd fd6a 	bl	80090b2 <vListInsert>
 800b5de:	e012      	b.n	800b606 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d206      	bcs.n	800b5f6 <prvInsertTimerInActiveList+0x62>
 800b5e8:	68ba      	ldr	r2, [r7, #8]
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d302      	bcc.n	800b5f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	617b      	str	r3, [r7, #20]
 800b5f4:	e007      	b.n	800b606 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b5f6:	4b07      	ldr	r3, [pc, #28]	@ (800b614 <prvInsertTimerInActiveList+0x80>)
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	3304      	adds	r3, #4
 800b5fe:	4619      	mov	r1, r3
 800b600:	4610      	mov	r0, r2
 800b602:	f7fd fd56 	bl	80090b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b606:	697b      	ldr	r3, [r7, #20]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3718      	adds	r7, #24
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	200015ec 	.word	0x200015ec
 800b614:	200015e8 	.word	0x200015e8

0800b618 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b08e      	sub	sp, #56	@ 0x38
 800b61c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b61e:	e0ce      	b.n	800b7be <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2b00      	cmp	r3, #0
 800b624:	da19      	bge.n	800b65a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b626:	1d3b      	adds	r3, r7, #4
 800b628:	3304      	adds	r3, #4
 800b62a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d10b      	bne.n	800b64a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b636:	f383 8811 	msr	BASEPRI, r3
 800b63a:	f3bf 8f6f 	isb	sy
 800b63e:	f3bf 8f4f 	dsb	sy
 800b642:	61fb      	str	r3, [r7, #28]
}
 800b644:	bf00      	nop
 800b646:	bf00      	nop
 800b648:	e7fd      	b.n	800b646 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b64a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b650:	6850      	ldr	r0, [r2, #4]
 800b652:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b654:	6892      	ldr	r2, [r2, #8]
 800b656:	4611      	mov	r1, r2
 800b658:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	f2c0 80ae 	blt.w	800b7be <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b668:	695b      	ldr	r3, [r3, #20]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d004      	beq.n	800b678 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b670:	3304      	adds	r3, #4
 800b672:	4618      	mov	r0, r3
 800b674:	f7fd fd56 	bl	8009124 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b678:	463b      	mov	r3, r7
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7ff ff6a 	bl	800b554 <prvSampleTimeNow>
 800b680:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2b09      	cmp	r3, #9
 800b686:	f200 8097 	bhi.w	800b7b8 <prvProcessReceivedCommands+0x1a0>
 800b68a:	a201      	add	r2, pc, #4	@ (adr r2, 800b690 <prvProcessReceivedCommands+0x78>)
 800b68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b690:	0800b6b9 	.word	0x0800b6b9
 800b694:	0800b6b9 	.word	0x0800b6b9
 800b698:	0800b6b9 	.word	0x0800b6b9
 800b69c:	0800b72f 	.word	0x0800b72f
 800b6a0:	0800b743 	.word	0x0800b743
 800b6a4:	0800b78f 	.word	0x0800b78f
 800b6a8:	0800b6b9 	.word	0x0800b6b9
 800b6ac:	0800b6b9 	.word	0x0800b6b9
 800b6b0:	0800b72f 	.word	0x0800b72f
 800b6b4:	0800b743 	.word	0x0800b743
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6be:	f043 0301 	orr.w	r3, r3, #1
 800b6c2:	b2da      	uxtb	r2, r3
 800b6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b6ca:	68ba      	ldr	r2, [r7, #8]
 800b6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ce:	699b      	ldr	r3, [r3, #24]
 800b6d0:	18d1      	adds	r1, r2, r3
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6d8:	f7ff ff5c 	bl	800b594 <prvInsertTimerInActiveList>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d06c      	beq.n	800b7bc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6e4:	6a1b      	ldr	r3, [r3, #32]
 800b6e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6f0:	f003 0304 	and.w	r3, r3, #4
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d061      	beq.n	800b7bc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b6f8:	68ba      	ldr	r2, [r7, #8]
 800b6fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6fc:	699b      	ldr	r3, [r3, #24]
 800b6fe:	441a      	add	r2, r3
 800b700:	2300      	movs	r3, #0
 800b702:	9300      	str	r3, [sp, #0]
 800b704:	2300      	movs	r3, #0
 800b706:	2100      	movs	r1, #0
 800b708:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b70a:	f7ff fe01 	bl	800b310 <xTimerGenericCommand>
 800b70e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b710:	6a3b      	ldr	r3, [r7, #32]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d152      	bne.n	800b7bc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71a:	f383 8811 	msr	BASEPRI, r3
 800b71e:	f3bf 8f6f 	isb	sy
 800b722:	f3bf 8f4f 	dsb	sy
 800b726:	61bb      	str	r3, [r7, #24]
}
 800b728:	bf00      	nop
 800b72a:	bf00      	nop
 800b72c:	e7fd      	b.n	800b72a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b734:	f023 0301 	bic.w	r3, r3, #1
 800b738:	b2da      	uxtb	r2, r3
 800b73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b73c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b740:	e03d      	b.n	800b7be <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b744:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b748:	f043 0301 	orr.w	r3, r3, #1
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b750:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b758:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b75c:	699b      	ldr	r3, [r3, #24]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d10b      	bne.n	800b77a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b766:	f383 8811 	msr	BASEPRI, r3
 800b76a:	f3bf 8f6f 	isb	sy
 800b76e:	f3bf 8f4f 	dsb	sy
 800b772:	617b      	str	r3, [r7, #20]
}
 800b774:	bf00      	nop
 800b776:	bf00      	nop
 800b778:	e7fd      	b.n	800b776 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b77c:	699a      	ldr	r2, [r3, #24]
 800b77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b780:	18d1      	adds	r1, r2, r3
 800b782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b786:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b788:	f7ff ff04 	bl	800b594 <prvInsertTimerInActiveList>
					break;
 800b78c:	e017      	b.n	800b7be <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b790:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b794:	f003 0302 	and.w	r3, r3, #2
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d103      	bne.n	800b7a4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b79c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b79e:	f000 fbeb 	bl	800bf78 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b7a2:	e00c      	b.n	800b7be <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7aa:	f023 0301 	bic.w	r3, r3, #1
 800b7ae:	b2da      	uxtb	r2, r3
 800b7b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b7b6:	e002      	b.n	800b7be <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b7b8:	bf00      	nop
 800b7ba:	e000      	b.n	800b7be <prvProcessReceivedCommands+0x1a6>
					break;
 800b7bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b7be:	4b08      	ldr	r3, [pc, #32]	@ (800b7e0 <prvProcessReceivedCommands+0x1c8>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	1d39      	adds	r1, r7, #4
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7fe f8e2 	bl	8009990 <xQueueReceive>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	f47f af26 	bne.w	800b620 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b7d4:	bf00      	nop
 800b7d6:	bf00      	nop
 800b7d8:	3730      	adds	r7, #48	@ 0x30
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}
 800b7de:	bf00      	nop
 800b7e0:	200015f0 	.word	0x200015f0

0800b7e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b088      	sub	sp, #32
 800b7e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b7ea:	e049      	b.n	800b880 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b7ec:	4b2e      	ldr	r3, [pc, #184]	@ (800b8a8 <prvSwitchTimerLists+0xc4>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7f6:	4b2c      	ldr	r3, [pc, #176]	@ (800b8a8 <prvSwitchTimerLists+0xc4>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	68db      	ldr	r3, [r3, #12]
 800b7fc:	68db      	ldr	r3, [r3, #12]
 800b7fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	3304      	adds	r3, #4
 800b804:	4618      	mov	r0, r3
 800b806:	f7fd fc8d 	bl	8009124 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	6a1b      	ldr	r3, [r3, #32]
 800b80e:	68f8      	ldr	r0, [r7, #12]
 800b810:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b818:	f003 0304 	and.w	r3, r3, #4
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d02f      	beq.n	800b880 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	699b      	ldr	r3, [r3, #24]
 800b824:	693a      	ldr	r2, [r7, #16]
 800b826:	4413      	add	r3, r2
 800b828:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b82a:	68ba      	ldr	r2, [r7, #8]
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	429a      	cmp	r2, r3
 800b830:	d90e      	bls.n	800b850 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	68ba      	ldr	r2, [r7, #8]
 800b836:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	68fa      	ldr	r2, [r7, #12]
 800b83c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b83e:	4b1a      	ldr	r3, [pc, #104]	@ (800b8a8 <prvSwitchTimerLists+0xc4>)
 800b840:	681a      	ldr	r2, [r3, #0]
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	3304      	adds	r3, #4
 800b846:	4619      	mov	r1, r3
 800b848:	4610      	mov	r0, r2
 800b84a:	f7fd fc32 	bl	80090b2 <vListInsert>
 800b84e:	e017      	b.n	800b880 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b850:	2300      	movs	r3, #0
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	2300      	movs	r3, #0
 800b856:	693a      	ldr	r2, [r7, #16]
 800b858:	2100      	movs	r1, #0
 800b85a:	68f8      	ldr	r0, [r7, #12]
 800b85c:	f7ff fd58 	bl	800b310 <xTimerGenericCommand>
 800b860:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d10b      	bne.n	800b880 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b86c:	f383 8811 	msr	BASEPRI, r3
 800b870:	f3bf 8f6f 	isb	sy
 800b874:	f3bf 8f4f 	dsb	sy
 800b878:	603b      	str	r3, [r7, #0]
}
 800b87a:	bf00      	nop
 800b87c:	bf00      	nop
 800b87e:	e7fd      	b.n	800b87c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b880:	4b09      	ldr	r3, [pc, #36]	@ (800b8a8 <prvSwitchTimerLists+0xc4>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d1b0      	bne.n	800b7ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b88a:	4b07      	ldr	r3, [pc, #28]	@ (800b8a8 <prvSwitchTimerLists+0xc4>)
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b890:	4b06      	ldr	r3, [pc, #24]	@ (800b8ac <prvSwitchTimerLists+0xc8>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4a04      	ldr	r2, [pc, #16]	@ (800b8a8 <prvSwitchTimerLists+0xc4>)
 800b896:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b898:	4a04      	ldr	r2, [pc, #16]	@ (800b8ac <prvSwitchTimerLists+0xc8>)
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	6013      	str	r3, [r2, #0]
}
 800b89e:	bf00      	nop
 800b8a0:	3718      	adds	r7, #24
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	200015e8 	.word	0x200015e8
 800b8ac:	200015ec 	.word	0x200015ec

0800b8b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b082      	sub	sp, #8
 800b8b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b8b6:	f000 f96f 	bl	800bb98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b8ba:	4b15      	ldr	r3, [pc, #84]	@ (800b910 <prvCheckForValidListAndQueue+0x60>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d120      	bne.n	800b904 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b8c2:	4814      	ldr	r0, [pc, #80]	@ (800b914 <prvCheckForValidListAndQueue+0x64>)
 800b8c4:	f7fd fba4 	bl	8009010 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b8c8:	4813      	ldr	r0, [pc, #76]	@ (800b918 <prvCheckForValidListAndQueue+0x68>)
 800b8ca:	f7fd fba1 	bl	8009010 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b8ce:	4b13      	ldr	r3, [pc, #76]	@ (800b91c <prvCheckForValidListAndQueue+0x6c>)
 800b8d0:	4a10      	ldr	r2, [pc, #64]	@ (800b914 <prvCheckForValidListAndQueue+0x64>)
 800b8d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b8d4:	4b12      	ldr	r3, [pc, #72]	@ (800b920 <prvCheckForValidListAndQueue+0x70>)
 800b8d6:	4a10      	ldr	r2, [pc, #64]	@ (800b918 <prvCheckForValidListAndQueue+0x68>)
 800b8d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b8da:	2300      	movs	r3, #0
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	4b11      	ldr	r3, [pc, #68]	@ (800b924 <prvCheckForValidListAndQueue+0x74>)
 800b8e0:	4a11      	ldr	r2, [pc, #68]	@ (800b928 <prvCheckForValidListAndQueue+0x78>)
 800b8e2:	2110      	movs	r1, #16
 800b8e4:	200a      	movs	r0, #10
 800b8e6:	f7fd fcb1 	bl	800924c <xQueueGenericCreateStatic>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	4a08      	ldr	r2, [pc, #32]	@ (800b910 <prvCheckForValidListAndQueue+0x60>)
 800b8ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b8f0:	4b07      	ldr	r3, [pc, #28]	@ (800b910 <prvCheckForValidListAndQueue+0x60>)
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d005      	beq.n	800b904 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b8f8:	4b05      	ldr	r3, [pc, #20]	@ (800b910 <prvCheckForValidListAndQueue+0x60>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	490b      	ldr	r1, [pc, #44]	@ (800b92c <prvCheckForValidListAndQueue+0x7c>)
 800b8fe:	4618      	mov	r0, r3
 800b900:	f7fe fc06 	bl	800a110 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b904:	f000 f97a 	bl	800bbfc <vPortExitCritical>
}
 800b908:	bf00      	nop
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	200015f0 	.word	0x200015f0
 800b914:	200015c0 	.word	0x200015c0
 800b918:	200015d4 	.word	0x200015d4
 800b91c:	200015e8 	.word	0x200015e8
 800b920:	200015ec 	.word	0x200015ec
 800b924:	2000169c 	.word	0x2000169c
 800b928:	200015fc 	.word	0x200015fc
 800b92c:	08011150 	.word	0x08011150

0800b930 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b930:	b480      	push	{r7}
 800b932:	b085      	sub	sp, #20
 800b934:	af00      	add	r7, sp, #0
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	3b04      	subs	r3, #4
 800b940:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b948:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	3b04      	subs	r3, #4
 800b94e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	f023 0201 	bic.w	r2, r3, #1
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	3b04      	subs	r3, #4
 800b95e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b960:	4a0c      	ldr	r2, [pc, #48]	@ (800b994 <pxPortInitialiseStack+0x64>)
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	3b14      	subs	r3, #20
 800b96a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	3b04      	subs	r3, #4
 800b976:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f06f 0202 	mvn.w	r2, #2
 800b97e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	3b20      	subs	r3, #32
 800b984:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b986:	68fb      	ldr	r3, [r7, #12]
}
 800b988:	4618      	mov	r0, r3
 800b98a:	3714      	adds	r7, #20
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr
 800b994:	0800b999 	.word	0x0800b999

0800b998 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b998:	b480      	push	{r7}
 800b99a:	b085      	sub	sp, #20
 800b99c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b9a2:	4b13      	ldr	r3, [pc, #76]	@ (800b9f0 <prvTaskExitError+0x58>)
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9aa:	d00b      	beq.n	800b9c4 <prvTaskExitError+0x2c>
	__asm volatile
 800b9ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b0:	f383 8811 	msr	BASEPRI, r3
 800b9b4:	f3bf 8f6f 	isb	sy
 800b9b8:	f3bf 8f4f 	dsb	sy
 800b9bc:	60fb      	str	r3, [r7, #12]
}
 800b9be:	bf00      	nop
 800b9c0:	bf00      	nop
 800b9c2:	e7fd      	b.n	800b9c0 <prvTaskExitError+0x28>
	__asm volatile
 800b9c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c8:	f383 8811 	msr	BASEPRI, r3
 800b9cc:	f3bf 8f6f 	isb	sy
 800b9d0:	f3bf 8f4f 	dsb	sy
 800b9d4:	60bb      	str	r3, [r7, #8]
}
 800b9d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b9d8:	bf00      	nop
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d0fc      	beq.n	800b9da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b9e0:	bf00      	nop
 800b9e2:	bf00      	nop
 800b9e4:	3714      	adds	r7, #20
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ec:	4770      	bx	lr
 800b9ee:	bf00      	nop
 800b9f0:	2000000c 	.word	0x2000000c
	...

0800ba00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ba00:	4b07      	ldr	r3, [pc, #28]	@ (800ba20 <pxCurrentTCBConst2>)
 800ba02:	6819      	ldr	r1, [r3, #0]
 800ba04:	6808      	ldr	r0, [r1, #0]
 800ba06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba0a:	f380 8809 	msr	PSP, r0
 800ba0e:	f3bf 8f6f 	isb	sy
 800ba12:	f04f 0000 	mov.w	r0, #0
 800ba16:	f380 8811 	msr	BASEPRI, r0
 800ba1a:	4770      	bx	lr
 800ba1c:	f3af 8000 	nop.w

0800ba20 <pxCurrentTCBConst2>:
 800ba20:	200010c0 	.word	0x200010c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ba24:	bf00      	nop
 800ba26:	bf00      	nop

0800ba28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ba28:	4808      	ldr	r0, [pc, #32]	@ (800ba4c <prvPortStartFirstTask+0x24>)
 800ba2a:	6800      	ldr	r0, [r0, #0]
 800ba2c:	6800      	ldr	r0, [r0, #0]
 800ba2e:	f380 8808 	msr	MSP, r0
 800ba32:	f04f 0000 	mov.w	r0, #0
 800ba36:	f380 8814 	msr	CONTROL, r0
 800ba3a:	b662      	cpsie	i
 800ba3c:	b661      	cpsie	f
 800ba3e:	f3bf 8f4f 	dsb	sy
 800ba42:	f3bf 8f6f 	isb	sy
 800ba46:	df00      	svc	0
 800ba48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ba4a:	bf00      	nop
 800ba4c:	e000ed08 	.word	0xe000ed08

0800ba50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b086      	sub	sp, #24
 800ba54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ba56:	4b47      	ldr	r3, [pc, #284]	@ (800bb74 <xPortStartScheduler+0x124>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4a47      	ldr	r2, [pc, #284]	@ (800bb78 <xPortStartScheduler+0x128>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d10b      	bne.n	800ba78 <xPortStartScheduler+0x28>
	__asm volatile
 800ba60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba64:	f383 8811 	msr	BASEPRI, r3
 800ba68:	f3bf 8f6f 	isb	sy
 800ba6c:	f3bf 8f4f 	dsb	sy
 800ba70:	613b      	str	r3, [r7, #16]
}
 800ba72:	bf00      	nop
 800ba74:	bf00      	nop
 800ba76:	e7fd      	b.n	800ba74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ba78:	4b3e      	ldr	r3, [pc, #248]	@ (800bb74 <xPortStartScheduler+0x124>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	4a3f      	ldr	r2, [pc, #252]	@ (800bb7c <xPortStartScheduler+0x12c>)
 800ba7e:	4293      	cmp	r3, r2
 800ba80:	d10b      	bne.n	800ba9a <xPortStartScheduler+0x4a>
	__asm volatile
 800ba82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba86:	f383 8811 	msr	BASEPRI, r3
 800ba8a:	f3bf 8f6f 	isb	sy
 800ba8e:	f3bf 8f4f 	dsb	sy
 800ba92:	60fb      	str	r3, [r7, #12]
}
 800ba94:	bf00      	nop
 800ba96:	bf00      	nop
 800ba98:	e7fd      	b.n	800ba96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ba9a:	4b39      	ldr	r3, [pc, #228]	@ (800bb80 <xPortStartScheduler+0x130>)
 800ba9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	22ff      	movs	r2, #255	@ 0xff
 800baaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	b2db      	uxtb	r3, r3
 800bab2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bab4:	78fb      	ldrb	r3, [r7, #3]
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800babc:	b2da      	uxtb	r2, r3
 800babe:	4b31      	ldr	r3, [pc, #196]	@ (800bb84 <xPortStartScheduler+0x134>)
 800bac0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bac2:	4b31      	ldr	r3, [pc, #196]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bac4:	2207      	movs	r2, #7
 800bac6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bac8:	e009      	b.n	800bade <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800baca:	4b2f      	ldr	r3, [pc, #188]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	3b01      	subs	r3, #1
 800bad0:	4a2d      	ldr	r2, [pc, #180]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bad2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bad4:	78fb      	ldrb	r3, [r7, #3]
 800bad6:	b2db      	uxtb	r3, r3
 800bad8:	005b      	lsls	r3, r3, #1
 800bada:	b2db      	uxtb	r3, r3
 800badc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bade:	78fb      	ldrb	r3, [r7, #3]
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bae6:	2b80      	cmp	r3, #128	@ 0x80
 800bae8:	d0ef      	beq.n	800baca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800baea:	4b27      	ldr	r3, [pc, #156]	@ (800bb88 <xPortStartScheduler+0x138>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f1c3 0307 	rsb	r3, r3, #7
 800baf2:	2b04      	cmp	r3, #4
 800baf4:	d00b      	beq.n	800bb0e <xPortStartScheduler+0xbe>
	__asm volatile
 800baf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bafa:	f383 8811 	msr	BASEPRI, r3
 800bafe:	f3bf 8f6f 	isb	sy
 800bb02:	f3bf 8f4f 	dsb	sy
 800bb06:	60bb      	str	r3, [r7, #8]
}
 800bb08:	bf00      	nop
 800bb0a:	bf00      	nop
 800bb0c:	e7fd      	b.n	800bb0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bb0e:	4b1e      	ldr	r3, [pc, #120]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	021b      	lsls	r3, r3, #8
 800bb14:	4a1c      	ldr	r2, [pc, #112]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bb16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bb18:	4b1b      	ldr	r3, [pc, #108]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bb20:	4a19      	ldr	r2, [pc, #100]	@ (800bb88 <xPortStartScheduler+0x138>)
 800bb22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	b2da      	uxtb	r2, r3
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bb2c:	4b17      	ldr	r3, [pc, #92]	@ (800bb8c <xPortStartScheduler+0x13c>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	4a16      	ldr	r2, [pc, #88]	@ (800bb8c <xPortStartScheduler+0x13c>)
 800bb32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bb36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bb38:	4b14      	ldr	r3, [pc, #80]	@ (800bb8c <xPortStartScheduler+0x13c>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4a13      	ldr	r2, [pc, #76]	@ (800bb8c <xPortStartScheduler+0x13c>)
 800bb3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bb42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bb44:	f000 f8da 	bl	800bcfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bb48:	4b11      	ldr	r3, [pc, #68]	@ (800bb90 <xPortStartScheduler+0x140>)
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bb4e:	f000 f8f9 	bl	800bd44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb52:	4b10      	ldr	r3, [pc, #64]	@ (800bb94 <xPortStartScheduler+0x144>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a0f      	ldr	r2, [pc, #60]	@ (800bb94 <xPortStartScheduler+0x144>)
 800bb58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bb5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bb5e:	f7ff ff63 	bl	800ba28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bb62:	f7fe ff29 	bl	800a9b8 <vTaskSwitchContext>
	prvTaskExitError();
 800bb66:	f7ff ff17 	bl	800b998 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3718      	adds	r7, #24
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	e000ed00 	.word	0xe000ed00
 800bb78:	410fc271 	.word	0x410fc271
 800bb7c:	410fc270 	.word	0x410fc270
 800bb80:	e000e400 	.word	0xe000e400
 800bb84:	200016ec 	.word	0x200016ec
 800bb88:	200016f0 	.word	0x200016f0
 800bb8c:	e000ed20 	.word	0xe000ed20
 800bb90:	2000000c 	.word	0x2000000c
 800bb94:	e000ef34 	.word	0xe000ef34

0800bb98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b083      	sub	sp, #12
 800bb9c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba2:	f383 8811 	msr	BASEPRI, r3
 800bba6:	f3bf 8f6f 	isb	sy
 800bbaa:	f3bf 8f4f 	dsb	sy
 800bbae:	607b      	str	r3, [r7, #4]
}
 800bbb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bbb2:	4b10      	ldr	r3, [pc, #64]	@ (800bbf4 <vPortEnterCritical+0x5c>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	4a0e      	ldr	r2, [pc, #56]	@ (800bbf4 <vPortEnterCritical+0x5c>)
 800bbba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bbbc:	4b0d      	ldr	r3, [pc, #52]	@ (800bbf4 <vPortEnterCritical+0x5c>)
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d110      	bne.n	800bbe6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bbc4:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf8 <vPortEnterCritical+0x60>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d00b      	beq.n	800bbe6 <vPortEnterCritical+0x4e>
	__asm volatile
 800bbce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd2:	f383 8811 	msr	BASEPRI, r3
 800bbd6:	f3bf 8f6f 	isb	sy
 800bbda:	f3bf 8f4f 	dsb	sy
 800bbde:	603b      	str	r3, [r7, #0]
}
 800bbe0:	bf00      	nop
 800bbe2:	bf00      	nop
 800bbe4:	e7fd      	b.n	800bbe2 <vPortEnterCritical+0x4a>
	}
}
 800bbe6:	bf00      	nop
 800bbe8:	370c      	adds	r7, #12
 800bbea:	46bd      	mov	sp, r7
 800bbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf0:	4770      	bx	lr
 800bbf2:	bf00      	nop
 800bbf4:	2000000c 	.word	0x2000000c
 800bbf8:	e000ed04 	.word	0xe000ed04

0800bbfc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bc02:	4b12      	ldr	r3, [pc, #72]	@ (800bc4c <vPortExitCritical+0x50>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d10b      	bne.n	800bc22 <vPortExitCritical+0x26>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	607b      	str	r3, [r7, #4]
}
 800bc1c:	bf00      	nop
 800bc1e:	bf00      	nop
 800bc20:	e7fd      	b.n	800bc1e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bc22:	4b0a      	ldr	r3, [pc, #40]	@ (800bc4c <vPortExitCritical+0x50>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	3b01      	subs	r3, #1
 800bc28:	4a08      	ldr	r2, [pc, #32]	@ (800bc4c <vPortExitCritical+0x50>)
 800bc2a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bc2c:	4b07      	ldr	r3, [pc, #28]	@ (800bc4c <vPortExitCritical+0x50>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d105      	bne.n	800bc40 <vPortExitCritical+0x44>
 800bc34:	2300      	movs	r3, #0
 800bc36:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc38:	683b      	ldr	r3, [r7, #0]
 800bc3a:	f383 8811 	msr	BASEPRI, r3
}
 800bc3e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bc40:	bf00      	nop
 800bc42:	370c      	adds	r7, #12
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr
 800bc4c:	2000000c 	.word	0x2000000c

0800bc50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc50:	f3ef 8009 	mrs	r0, PSP
 800bc54:	f3bf 8f6f 	isb	sy
 800bc58:	4b15      	ldr	r3, [pc, #84]	@ (800bcb0 <pxCurrentTCBConst>)
 800bc5a:	681a      	ldr	r2, [r3, #0]
 800bc5c:	f01e 0f10 	tst.w	lr, #16
 800bc60:	bf08      	it	eq
 800bc62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bc66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc6a:	6010      	str	r0, [r2, #0]
 800bc6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bc70:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bc74:	f380 8811 	msr	BASEPRI, r0
 800bc78:	f3bf 8f4f 	dsb	sy
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	f7fe fe9a 	bl	800a9b8 <vTaskSwitchContext>
 800bc84:	f04f 0000 	mov.w	r0, #0
 800bc88:	f380 8811 	msr	BASEPRI, r0
 800bc8c:	bc09      	pop	{r0, r3}
 800bc8e:	6819      	ldr	r1, [r3, #0]
 800bc90:	6808      	ldr	r0, [r1, #0]
 800bc92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc96:	f01e 0f10 	tst.w	lr, #16
 800bc9a:	bf08      	it	eq
 800bc9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bca0:	f380 8809 	msr	PSP, r0
 800bca4:	f3bf 8f6f 	isb	sy
 800bca8:	4770      	bx	lr
 800bcaa:	bf00      	nop
 800bcac:	f3af 8000 	nop.w

0800bcb0 <pxCurrentTCBConst>:
 800bcb0:	200010c0 	.word	0x200010c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bcb4:	bf00      	nop
 800bcb6:	bf00      	nop

0800bcb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
	__asm volatile
 800bcbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc2:	f383 8811 	msr	BASEPRI, r3
 800bcc6:	f3bf 8f6f 	isb	sy
 800bcca:	f3bf 8f4f 	dsb	sy
 800bcce:	607b      	str	r3, [r7, #4]
}
 800bcd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bcd2:	f7fe fdb7 	bl	800a844 <xTaskIncrementTick>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d003      	beq.n	800bce4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bcdc:	4b06      	ldr	r3, [pc, #24]	@ (800bcf8 <xPortSysTickHandler+0x40>)
 800bcde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bce2:	601a      	str	r2, [r3, #0]
 800bce4:	2300      	movs	r3, #0
 800bce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	f383 8811 	msr	BASEPRI, r3
}
 800bcee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bcf0:	bf00      	nop
 800bcf2:	3708      	adds	r7, #8
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	e000ed04 	.word	0xe000ed04

0800bcfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bd00:	4b0b      	ldr	r3, [pc, #44]	@ (800bd30 <vPortSetupTimerInterrupt+0x34>)
 800bd02:	2200      	movs	r2, #0
 800bd04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bd06:	4b0b      	ldr	r3, [pc, #44]	@ (800bd34 <vPortSetupTimerInterrupt+0x38>)
 800bd08:	2200      	movs	r2, #0
 800bd0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bd0c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd38 <vPortSetupTimerInterrupt+0x3c>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	4a0a      	ldr	r2, [pc, #40]	@ (800bd3c <vPortSetupTimerInterrupt+0x40>)
 800bd12:	fba2 2303 	umull	r2, r3, r2, r3
 800bd16:	099b      	lsrs	r3, r3, #6
 800bd18:	4a09      	ldr	r2, [pc, #36]	@ (800bd40 <vPortSetupTimerInterrupt+0x44>)
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bd1e:	4b04      	ldr	r3, [pc, #16]	@ (800bd30 <vPortSetupTimerInterrupt+0x34>)
 800bd20:	2207      	movs	r2, #7
 800bd22:	601a      	str	r2, [r3, #0]
}
 800bd24:	bf00      	nop
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr
 800bd2e:	bf00      	nop
 800bd30:	e000e010 	.word	0xe000e010
 800bd34:	e000e018 	.word	0xe000e018
 800bd38:	20000000 	.word	0x20000000
 800bd3c:	10624dd3 	.word	0x10624dd3
 800bd40:	e000e014 	.word	0xe000e014

0800bd44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bd44:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bd54 <vPortEnableVFP+0x10>
 800bd48:	6801      	ldr	r1, [r0, #0]
 800bd4a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bd4e:	6001      	str	r1, [r0, #0]
 800bd50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bd52:	bf00      	nop
 800bd54:	e000ed88 	.word	0xe000ed88

0800bd58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd58:	b480      	push	{r7}
 800bd5a:	b085      	sub	sp, #20
 800bd5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd5e:	f3ef 8305 	mrs	r3, IPSR
 800bd62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2b0f      	cmp	r3, #15
 800bd68:	d915      	bls.n	800bd96 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bd6a:	4a18      	ldr	r2, [pc, #96]	@ (800bdcc <vPortValidateInterruptPriority+0x74>)
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	4413      	add	r3, r2
 800bd70:	781b      	ldrb	r3, [r3, #0]
 800bd72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bd74:	4b16      	ldr	r3, [pc, #88]	@ (800bdd0 <vPortValidateInterruptPriority+0x78>)
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	7afa      	ldrb	r2, [r7, #11]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d20b      	bcs.n	800bd96 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bd7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd82:	f383 8811 	msr	BASEPRI, r3
 800bd86:	f3bf 8f6f 	isb	sy
 800bd8a:	f3bf 8f4f 	dsb	sy
 800bd8e:	607b      	str	r3, [r7, #4]
}
 800bd90:	bf00      	nop
 800bd92:	bf00      	nop
 800bd94:	e7fd      	b.n	800bd92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bd96:	4b0f      	ldr	r3, [pc, #60]	@ (800bdd4 <vPortValidateInterruptPriority+0x7c>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bd9e:	4b0e      	ldr	r3, [pc, #56]	@ (800bdd8 <vPortValidateInterruptPriority+0x80>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d90b      	bls.n	800bdbe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bda6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdaa:	f383 8811 	msr	BASEPRI, r3
 800bdae:	f3bf 8f6f 	isb	sy
 800bdb2:	f3bf 8f4f 	dsb	sy
 800bdb6:	603b      	str	r3, [r7, #0]
}
 800bdb8:	bf00      	nop
 800bdba:	bf00      	nop
 800bdbc:	e7fd      	b.n	800bdba <vPortValidateInterruptPriority+0x62>
	}
 800bdbe:	bf00      	nop
 800bdc0:	3714      	adds	r7, #20
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc8:	4770      	bx	lr
 800bdca:	bf00      	nop
 800bdcc:	e000e3f0 	.word	0xe000e3f0
 800bdd0:	200016ec 	.word	0x200016ec
 800bdd4:	e000ed0c 	.word	0xe000ed0c
 800bdd8:	200016f0 	.word	0x200016f0

0800bddc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b08a      	sub	sp, #40	@ 0x28
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bde4:	2300      	movs	r3, #0
 800bde6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bde8:	f7fe fc5e 	bl	800a6a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bdec:	4b5c      	ldr	r3, [pc, #368]	@ (800bf60 <pvPortMalloc+0x184>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d101      	bne.n	800bdf8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bdf4:	f000 f924 	bl	800c040 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bdf8:	4b5a      	ldr	r3, [pc, #360]	@ (800bf64 <pvPortMalloc+0x188>)
 800bdfa:	681a      	ldr	r2, [r3, #0]
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	4013      	ands	r3, r2
 800be00:	2b00      	cmp	r3, #0
 800be02:	f040 8095 	bne.w	800bf30 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d01e      	beq.n	800be4a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800be0c:	2208      	movs	r2, #8
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	4413      	add	r3, r2
 800be12:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f003 0307 	and.w	r3, r3, #7
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d015      	beq.n	800be4a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f023 0307 	bic.w	r3, r3, #7
 800be24:	3308      	adds	r3, #8
 800be26:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	f003 0307 	and.w	r3, r3, #7
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d00b      	beq.n	800be4a <pvPortMalloc+0x6e>
	__asm volatile
 800be32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be36:	f383 8811 	msr	BASEPRI, r3
 800be3a:	f3bf 8f6f 	isb	sy
 800be3e:	f3bf 8f4f 	dsb	sy
 800be42:	617b      	str	r3, [r7, #20]
}
 800be44:	bf00      	nop
 800be46:	bf00      	nop
 800be48:	e7fd      	b.n	800be46 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d06f      	beq.n	800bf30 <pvPortMalloc+0x154>
 800be50:	4b45      	ldr	r3, [pc, #276]	@ (800bf68 <pvPortMalloc+0x18c>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	687a      	ldr	r2, [r7, #4]
 800be56:	429a      	cmp	r2, r3
 800be58:	d86a      	bhi.n	800bf30 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800be5a:	4b44      	ldr	r3, [pc, #272]	@ (800bf6c <pvPortMalloc+0x190>)
 800be5c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800be5e:	4b43      	ldr	r3, [pc, #268]	@ (800bf6c <pvPortMalloc+0x190>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be64:	e004      	b.n	800be70 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800be66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be68:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800be6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be72:	685b      	ldr	r3, [r3, #4]
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	429a      	cmp	r2, r3
 800be78:	d903      	bls.n	800be82 <pvPortMalloc+0xa6>
 800be7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d1f1      	bne.n	800be66 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800be82:	4b37      	ldr	r3, [pc, #220]	@ (800bf60 <pvPortMalloc+0x184>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be88:	429a      	cmp	r2, r3
 800be8a:	d051      	beq.n	800bf30 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800be8c:	6a3b      	ldr	r3, [r7, #32]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	2208      	movs	r2, #8
 800be92:	4413      	add	r3, r2
 800be94:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800be96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be98:	681a      	ldr	r2, [r3, #0]
 800be9a:	6a3b      	ldr	r3, [r7, #32]
 800be9c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800be9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea0:	685a      	ldr	r2, [r3, #4]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	1ad2      	subs	r2, r2, r3
 800bea6:	2308      	movs	r3, #8
 800bea8:	005b      	lsls	r3, r3, #1
 800beaa:	429a      	cmp	r2, r3
 800beac:	d920      	bls.n	800bef0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800beae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	4413      	add	r3, r2
 800beb4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	f003 0307 	and.w	r3, r3, #7
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d00b      	beq.n	800bed8 <pvPortMalloc+0xfc>
	__asm volatile
 800bec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec4:	f383 8811 	msr	BASEPRI, r3
 800bec8:	f3bf 8f6f 	isb	sy
 800becc:	f3bf 8f4f 	dsb	sy
 800bed0:	613b      	str	r3, [r7, #16]
}
 800bed2:	bf00      	nop
 800bed4:	bf00      	nop
 800bed6:	e7fd      	b.n	800bed4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beda:	685a      	ldr	r2, [r3, #4]
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	1ad2      	subs	r2, r2, r3
 800bee0:	69bb      	ldr	r3, [r7, #24]
 800bee2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bee6:	687a      	ldr	r2, [r7, #4]
 800bee8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800beea:	69b8      	ldr	r0, [r7, #24]
 800beec:	f000 f90a 	bl	800c104 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bef0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf68 <pvPortMalloc+0x18c>)
 800bef2:	681a      	ldr	r2, [r3, #0]
 800bef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef6:	685b      	ldr	r3, [r3, #4]
 800bef8:	1ad3      	subs	r3, r2, r3
 800befa:	4a1b      	ldr	r2, [pc, #108]	@ (800bf68 <pvPortMalloc+0x18c>)
 800befc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800befe:	4b1a      	ldr	r3, [pc, #104]	@ (800bf68 <pvPortMalloc+0x18c>)
 800bf00:	681a      	ldr	r2, [r3, #0]
 800bf02:	4b1b      	ldr	r3, [pc, #108]	@ (800bf70 <pvPortMalloc+0x194>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d203      	bcs.n	800bf12 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bf0a:	4b17      	ldr	r3, [pc, #92]	@ (800bf68 <pvPortMalloc+0x18c>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	4a18      	ldr	r2, [pc, #96]	@ (800bf70 <pvPortMalloc+0x194>)
 800bf10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bf12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf14:	685a      	ldr	r2, [r3, #4]
 800bf16:	4b13      	ldr	r3, [pc, #76]	@ (800bf64 <pvPortMalloc+0x188>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	431a      	orrs	r2, r3
 800bf1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bf20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf22:	2200      	movs	r2, #0
 800bf24:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bf26:	4b13      	ldr	r3, [pc, #76]	@ (800bf74 <pvPortMalloc+0x198>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	4a11      	ldr	r2, [pc, #68]	@ (800bf74 <pvPortMalloc+0x198>)
 800bf2e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bf30:	f7fe fbc8 	bl	800a6c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bf34:	69fb      	ldr	r3, [r7, #28]
 800bf36:	f003 0307 	and.w	r3, r3, #7
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d00b      	beq.n	800bf56 <pvPortMalloc+0x17a>
	__asm volatile
 800bf3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf42:	f383 8811 	msr	BASEPRI, r3
 800bf46:	f3bf 8f6f 	isb	sy
 800bf4a:	f3bf 8f4f 	dsb	sy
 800bf4e:	60fb      	str	r3, [r7, #12]
}
 800bf50:	bf00      	nop
 800bf52:	bf00      	nop
 800bf54:	e7fd      	b.n	800bf52 <pvPortMalloc+0x176>
	return pvReturn;
 800bf56:	69fb      	ldr	r3, [r7, #28]
}
 800bf58:	4618      	mov	r0, r3
 800bf5a:	3728      	adds	r7, #40	@ 0x28
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}
 800bf60:	2000b6fc 	.word	0x2000b6fc
 800bf64:	2000b710 	.word	0x2000b710
 800bf68:	2000b700 	.word	0x2000b700
 800bf6c:	2000b6f4 	.word	0x2000b6f4
 800bf70:	2000b704 	.word	0x2000b704
 800bf74:	2000b708 	.word	0x2000b708

0800bf78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b086      	sub	sp, #24
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d04f      	beq.n	800c02a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bf8a:	2308      	movs	r3, #8
 800bf8c:	425b      	negs	r3, r3
 800bf8e:	697a      	ldr	r2, [r7, #20]
 800bf90:	4413      	add	r3, r2
 800bf92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	685a      	ldr	r2, [r3, #4]
 800bf9c:	4b25      	ldr	r3, [pc, #148]	@ (800c034 <vPortFree+0xbc>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4013      	ands	r3, r2
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d10b      	bne.n	800bfbe <vPortFree+0x46>
	__asm volatile
 800bfa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfaa:	f383 8811 	msr	BASEPRI, r3
 800bfae:	f3bf 8f6f 	isb	sy
 800bfb2:	f3bf 8f4f 	dsb	sy
 800bfb6:	60fb      	str	r3, [r7, #12]
}
 800bfb8:	bf00      	nop
 800bfba:	bf00      	nop
 800bfbc:	e7fd      	b.n	800bfba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d00b      	beq.n	800bfde <vPortFree+0x66>
	__asm volatile
 800bfc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfca:	f383 8811 	msr	BASEPRI, r3
 800bfce:	f3bf 8f6f 	isb	sy
 800bfd2:	f3bf 8f4f 	dsb	sy
 800bfd6:	60bb      	str	r3, [r7, #8]
}
 800bfd8:	bf00      	nop
 800bfda:	bf00      	nop
 800bfdc:	e7fd      	b.n	800bfda <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	685a      	ldr	r2, [r3, #4]
 800bfe2:	4b14      	ldr	r3, [pc, #80]	@ (800c034 <vPortFree+0xbc>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4013      	ands	r3, r2
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d01e      	beq.n	800c02a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d11a      	bne.n	800c02a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	685a      	ldr	r2, [r3, #4]
 800bff8:	4b0e      	ldr	r3, [pc, #56]	@ (800c034 <vPortFree+0xbc>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	43db      	mvns	r3, r3
 800bffe:	401a      	ands	r2, r3
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c004:	f7fe fb50 	bl	800a6a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c008:	693b      	ldr	r3, [r7, #16]
 800c00a:	685a      	ldr	r2, [r3, #4]
 800c00c:	4b0a      	ldr	r3, [pc, #40]	@ (800c038 <vPortFree+0xc0>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	4413      	add	r3, r2
 800c012:	4a09      	ldr	r2, [pc, #36]	@ (800c038 <vPortFree+0xc0>)
 800c014:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c016:	6938      	ldr	r0, [r7, #16]
 800c018:	f000 f874 	bl	800c104 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c01c:	4b07      	ldr	r3, [pc, #28]	@ (800c03c <vPortFree+0xc4>)
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	3301      	adds	r3, #1
 800c022:	4a06      	ldr	r2, [pc, #24]	@ (800c03c <vPortFree+0xc4>)
 800c024:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c026:	f7fe fb4d 	bl	800a6c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c02a:	bf00      	nop
 800c02c:	3718      	adds	r7, #24
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}
 800c032:	bf00      	nop
 800c034:	2000b710 	.word	0x2000b710
 800c038:	2000b700 	.word	0x2000b700
 800c03c:	2000b70c 	.word	0x2000b70c

0800c040 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c040:	b480      	push	{r7}
 800c042:	b085      	sub	sp, #20
 800c044:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c046:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800c04a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c04c:	4b27      	ldr	r3, [pc, #156]	@ (800c0ec <prvHeapInit+0xac>)
 800c04e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	f003 0307 	and.w	r3, r3, #7
 800c056:	2b00      	cmp	r3, #0
 800c058:	d00c      	beq.n	800c074 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	3307      	adds	r3, #7
 800c05e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f023 0307 	bic.w	r3, r3, #7
 800c066:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c068:	68ba      	ldr	r2, [r7, #8]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	1ad3      	subs	r3, r2, r3
 800c06e:	4a1f      	ldr	r2, [pc, #124]	@ (800c0ec <prvHeapInit+0xac>)
 800c070:	4413      	add	r3, r2
 800c072:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c078:	4a1d      	ldr	r2, [pc, #116]	@ (800c0f0 <prvHeapInit+0xb0>)
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c07e:	4b1c      	ldr	r3, [pc, #112]	@ (800c0f0 <prvHeapInit+0xb0>)
 800c080:	2200      	movs	r2, #0
 800c082:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	68ba      	ldr	r2, [r7, #8]
 800c088:	4413      	add	r3, r2
 800c08a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c08c:	2208      	movs	r2, #8
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	1a9b      	subs	r3, r3, r2
 800c092:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f023 0307 	bic.w	r3, r3, #7
 800c09a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	4a15      	ldr	r2, [pc, #84]	@ (800c0f4 <prvHeapInit+0xb4>)
 800c0a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c0a2:	4b14      	ldr	r3, [pc, #80]	@ (800c0f4 <prvHeapInit+0xb4>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c0aa:	4b12      	ldr	r3, [pc, #72]	@ (800c0f4 <prvHeapInit+0xb4>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	68fa      	ldr	r2, [r7, #12]
 800c0ba:	1ad2      	subs	r2, r2, r3
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c0c0:	4b0c      	ldr	r3, [pc, #48]	@ (800c0f4 <prvHeapInit+0xb4>)
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	685b      	ldr	r3, [r3, #4]
 800c0cc:	4a0a      	ldr	r2, [pc, #40]	@ (800c0f8 <prvHeapInit+0xb8>)
 800c0ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	4a09      	ldr	r2, [pc, #36]	@ (800c0fc <prvHeapInit+0xbc>)
 800c0d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c0d8:	4b09      	ldr	r3, [pc, #36]	@ (800c100 <prvHeapInit+0xc0>)
 800c0da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c0de:	601a      	str	r2, [r3, #0]
}
 800c0e0:	bf00      	nop
 800c0e2:	3714      	adds	r7, #20
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr
 800c0ec:	200016f4 	.word	0x200016f4
 800c0f0:	2000b6f4 	.word	0x2000b6f4
 800c0f4:	2000b6fc 	.word	0x2000b6fc
 800c0f8:	2000b704 	.word	0x2000b704
 800c0fc:	2000b700 	.word	0x2000b700
 800c100:	2000b710 	.word	0x2000b710

0800c104 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c104:	b480      	push	{r7}
 800c106:	b085      	sub	sp, #20
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c10c:	4b28      	ldr	r3, [pc, #160]	@ (800c1b0 <prvInsertBlockIntoFreeList+0xac>)
 800c10e:	60fb      	str	r3, [r7, #12]
 800c110:	e002      	b.n	800c118 <prvInsertBlockIntoFreeList+0x14>
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	60fb      	str	r3, [r7, #12]
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	687a      	ldr	r2, [r7, #4]
 800c11e:	429a      	cmp	r2, r3
 800c120:	d8f7      	bhi.n	800c112 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	685b      	ldr	r3, [r3, #4]
 800c12a:	68ba      	ldr	r2, [r7, #8]
 800c12c:	4413      	add	r3, r2
 800c12e:	687a      	ldr	r2, [r7, #4]
 800c130:	429a      	cmp	r2, r3
 800c132:	d108      	bne.n	800c146 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	685a      	ldr	r2, [r3, #4]
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	685b      	ldr	r3, [r3, #4]
 800c13c:	441a      	add	r2, r3
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	68ba      	ldr	r2, [r7, #8]
 800c150:	441a      	add	r2, r3
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	429a      	cmp	r2, r3
 800c158:	d118      	bne.n	800c18c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	681a      	ldr	r2, [r3, #0]
 800c15e:	4b15      	ldr	r3, [pc, #84]	@ (800c1b4 <prvInsertBlockIntoFreeList+0xb0>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	429a      	cmp	r2, r3
 800c164:	d00d      	beq.n	800c182 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	685a      	ldr	r2, [r3, #4]
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	685b      	ldr	r3, [r3, #4]
 800c170:	441a      	add	r2, r3
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	681a      	ldr	r2, [r3, #0]
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	601a      	str	r2, [r3, #0]
 800c180:	e008      	b.n	800c194 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c182:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b4 <prvInsertBlockIntoFreeList+0xb0>)
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	601a      	str	r2, [r3, #0]
 800c18a:	e003      	b.n	800c194 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681a      	ldr	r2, [r3, #0]
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d002      	beq.n	800c1a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c1a2:	bf00      	nop
 800c1a4:	3714      	adds	r7, #20
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ac:	4770      	bx	lr
 800c1ae:	bf00      	nop
 800c1b0:	2000b6f4 	.word	0x2000b6f4
 800c1b4:	2000b6fc 	.word	0x2000b6fc

0800c1b8 <_free_r>:
 800c1b8:	b538      	push	{r3, r4, r5, lr}
 800c1ba:	4605      	mov	r5, r0
 800c1bc:	2900      	cmp	r1, #0
 800c1be:	d041      	beq.n	800c244 <_free_r+0x8c>
 800c1c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1c4:	1f0c      	subs	r4, r1, #4
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	bfb8      	it	lt
 800c1ca:	18e4      	addlt	r4, r4, r3
 800c1cc:	f000 f8e0 	bl	800c390 <__malloc_lock>
 800c1d0:	4a1d      	ldr	r2, [pc, #116]	@ (800c248 <_free_r+0x90>)
 800c1d2:	6813      	ldr	r3, [r2, #0]
 800c1d4:	b933      	cbnz	r3, 800c1e4 <_free_r+0x2c>
 800c1d6:	6063      	str	r3, [r4, #4]
 800c1d8:	6014      	str	r4, [r2, #0]
 800c1da:	4628      	mov	r0, r5
 800c1dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1e0:	f000 b8dc 	b.w	800c39c <__malloc_unlock>
 800c1e4:	42a3      	cmp	r3, r4
 800c1e6:	d908      	bls.n	800c1fa <_free_r+0x42>
 800c1e8:	6820      	ldr	r0, [r4, #0]
 800c1ea:	1821      	adds	r1, r4, r0
 800c1ec:	428b      	cmp	r3, r1
 800c1ee:	bf01      	itttt	eq
 800c1f0:	6819      	ldreq	r1, [r3, #0]
 800c1f2:	685b      	ldreq	r3, [r3, #4]
 800c1f4:	1809      	addeq	r1, r1, r0
 800c1f6:	6021      	streq	r1, [r4, #0]
 800c1f8:	e7ed      	b.n	800c1d6 <_free_r+0x1e>
 800c1fa:	461a      	mov	r2, r3
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	b10b      	cbz	r3, 800c204 <_free_r+0x4c>
 800c200:	42a3      	cmp	r3, r4
 800c202:	d9fa      	bls.n	800c1fa <_free_r+0x42>
 800c204:	6811      	ldr	r1, [r2, #0]
 800c206:	1850      	adds	r0, r2, r1
 800c208:	42a0      	cmp	r0, r4
 800c20a:	d10b      	bne.n	800c224 <_free_r+0x6c>
 800c20c:	6820      	ldr	r0, [r4, #0]
 800c20e:	4401      	add	r1, r0
 800c210:	1850      	adds	r0, r2, r1
 800c212:	4283      	cmp	r3, r0
 800c214:	6011      	str	r1, [r2, #0]
 800c216:	d1e0      	bne.n	800c1da <_free_r+0x22>
 800c218:	6818      	ldr	r0, [r3, #0]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	6053      	str	r3, [r2, #4]
 800c21e:	4408      	add	r0, r1
 800c220:	6010      	str	r0, [r2, #0]
 800c222:	e7da      	b.n	800c1da <_free_r+0x22>
 800c224:	d902      	bls.n	800c22c <_free_r+0x74>
 800c226:	230c      	movs	r3, #12
 800c228:	602b      	str	r3, [r5, #0]
 800c22a:	e7d6      	b.n	800c1da <_free_r+0x22>
 800c22c:	6820      	ldr	r0, [r4, #0]
 800c22e:	1821      	adds	r1, r4, r0
 800c230:	428b      	cmp	r3, r1
 800c232:	bf04      	itt	eq
 800c234:	6819      	ldreq	r1, [r3, #0]
 800c236:	685b      	ldreq	r3, [r3, #4]
 800c238:	6063      	str	r3, [r4, #4]
 800c23a:	bf04      	itt	eq
 800c23c:	1809      	addeq	r1, r1, r0
 800c23e:	6021      	streq	r1, [r4, #0]
 800c240:	6054      	str	r4, [r2, #4]
 800c242:	e7ca      	b.n	800c1da <_free_r+0x22>
 800c244:	bd38      	pop	{r3, r4, r5, pc}
 800c246:	bf00      	nop
 800c248:	2000b718 	.word	0x2000b718

0800c24c <sbrk_aligned>:
 800c24c:	b570      	push	{r4, r5, r6, lr}
 800c24e:	4e0f      	ldr	r6, [pc, #60]	@ (800c28c <sbrk_aligned+0x40>)
 800c250:	460c      	mov	r4, r1
 800c252:	6831      	ldr	r1, [r6, #0]
 800c254:	4605      	mov	r5, r0
 800c256:	b911      	cbnz	r1, 800c25e <sbrk_aligned+0x12>
 800c258:	f000 ff7c 	bl	800d154 <_sbrk_r>
 800c25c:	6030      	str	r0, [r6, #0]
 800c25e:	4621      	mov	r1, r4
 800c260:	4628      	mov	r0, r5
 800c262:	f000 ff77 	bl	800d154 <_sbrk_r>
 800c266:	1c43      	adds	r3, r0, #1
 800c268:	d103      	bne.n	800c272 <sbrk_aligned+0x26>
 800c26a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c26e:	4620      	mov	r0, r4
 800c270:	bd70      	pop	{r4, r5, r6, pc}
 800c272:	1cc4      	adds	r4, r0, #3
 800c274:	f024 0403 	bic.w	r4, r4, #3
 800c278:	42a0      	cmp	r0, r4
 800c27a:	d0f8      	beq.n	800c26e <sbrk_aligned+0x22>
 800c27c:	1a21      	subs	r1, r4, r0
 800c27e:	4628      	mov	r0, r5
 800c280:	f000 ff68 	bl	800d154 <_sbrk_r>
 800c284:	3001      	adds	r0, #1
 800c286:	d1f2      	bne.n	800c26e <sbrk_aligned+0x22>
 800c288:	e7ef      	b.n	800c26a <sbrk_aligned+0x1e>
 800c28a:	bf00      	nop
 800c28c:	2000b714 	.word	0x2000b714

0800c290 <_malloc_r>:
 800c290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c294:	1ccd      	adds	r5, r1, #3
 800c296:	f025 0503 	bic.w	r5, r5, #3
 800c29a:	3508      	adds	r5, #8
 800c29c:	2d0c      	cmp	r5, #12
 800c29e:	bf38      	it	cc
 800c2a0:	250c      	movcc	r5, #12
 800c2a2:	2d00      	cmp	r5, #0
 800c2a4:	4606      	mov	r6, r0
 800c2a6:	db01      	blt.n	800c2ac <_malloc_r+0x1c>
 800c2a8:	42a9      	cmp	r1, r5
 800c2aa:	d904      	bls.n	800c2b6 <_malloc_r+0x26>
 800c2ac:	230c      	movs	r3, #12
 800c2ae:	6033      	str	r3, [r6, #0]
 800c2b0:	2000      	movs	r0, #0
 800c2b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c38c <_malloc_r+0xfc>
 800c2ba:	f000 f869 	bl	800c390 <__malloc_lock>
 800c2be:	f8d8 3000 	ldr.w	r3, [r8]
 800c2c2:	461c      	mov	r4, r3
 800c2c4:	bb44      	cbnz	r4, 800c318 <_malloc_r+0x88>
 800c2c6:	4629      	mov	r1, r5
 800c2c8:	4630      	mov	r0, r6
 800c2ca:	f7ff ffbf 	bl	800c24c <sbrk_aligned>
 800c2ce:	1c43      	adds	r3, r0, #1
 800c2d0:	4604      	mov	r4, r0
 800c2d2:	d158      	bne.n	800c386 <_malloc_r+0xf6>
 800c2d4:	f8d8 4000 	ldr.w	r4, [r8]
 800c2d8:	4627      	mov	r7, r4
 800c2da:	2f00      	cmp	r7, #0
 800c2dc:	d143      	bne.n	800c366 <_malloc_r+0xd6>
 800c2de:	2c00      	cmp	r4, #0
 800c2e0:	d04b      	beq.n	800c37a <_malloc_r+0xea>
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	4639      	mov	r1, r7
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	eb04 0903 	add.w	r9, r4, r3
 800c2ec:	f000 ff32 	bl	800d154 <_sbrk_r>
 800c2f0:	4581      	cmp	r9, r0
 800c2f2:	d142      	bne.n	800c37a <_malloc_r+0xea>
 800c2f4:	6821      	ldr	r1, [r4, #0]
 800c2f6:	1a6d      	subs	r5, r5, r1
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	4630      	mov	r0, r6
 800c2fc:	f7ff ffa6 	bl	800c24c <sbrk_aligned>
 800c300:	3001      	adds	r0, #1
 800c302:	d03a      	beq.n	800c37a <_malloc_r+0xea>
 800c304:	6823      	ldr	r3, [r4, #0]
 800c306:	442b      	add	r3, r5
 800c308:	6023      	str	r3, [r4, #0]
 800c30a:	f8d8 3000 	ldr.w	r3, [r8]
 800c30e:	685a      	ldr	r2, [r3, #4]
 800c310:	bb62      	cbnz	r2, 800c36c <_malloc_r+0xdc>
 800c312:	f8c8 7000 	str.w	r7, [r8]
 800c316:	e00f      	b.n	800c338 <_malloc_r+0xa8>
 800c318:	6822      	ldr	r2, [r4, #0]
 800c31a:	1b52      	subs	r2, r2, r5
 800c31c:	d420      	bmi.n	800c360 <_malloc_r+0xd0>
 800c31e:	2a0b      	cmp	r2, #11
 800c320:	d917      	bls.n	800c352 <_malloc_r+0xc2>
 800c322:	1961      	adds	r1, r4, r5
 800c324:	42a3      	cmp	r3, r4
 800c326:	6025      	str	r5, [r4, #0]
 800c328:	bf18      	it	ne
 800c32a:	6059      	strne	r1, [r3, #4]
 800c32c:	6863      	ldr	r3, [r4, #4]
 800c32e:	bf08      	it	eq
 800c330:	f8c8 1000 	streq.w	r1, [r8]
 800c334:	5162      	str	r2, [r4, r5]
 800c336:	604b      	str	r3, [r1, #4]
 800c338:	4630      	mov	r0, r6
 800c33a:	f000 f82f 	bl	800c39c <__malloc_unlock>
 800c33e:	f104 000b 	add.w	r0, r4, #11
 800c342:	1d23      	adds	r3, r4, #4
 800c344:	f020 0007 	bic.w	r0, r0, #7
 800c348:	1ac2      	subs	r2, r0, r3
 800c34a:	bf1c      	itt	ne
 800c34c:	1a1b      	subne	r3, r3, r0
 800c34e:	50a3      	strne	r3, [r4, r2]
 800c350:	e7af      	b.n	800c2b2 <_malloc_r+0x22>
 800c352:	6862      	ldr	r2, [r4, #4]
 800c354:	42a3      	cmp	r3, r4
 800c356:	bf0c      	ite	eq
 800c358:	f8c8 2000 	streq.w	r2, [r8]
 800c35c:	605a      	strne	r2, [r3, #4]
 800c35e:	e7eb      	b.n	800c338 <_malloc_r+0xa8>
 800c360:	4623      	mov	r3, r4
 800c362:	6864      	ldr	r4, [r4, #4]
 800c364:	e7ae      	b.n	800c2c4 <_malloc_r+0x34>
 800c366:	463c      	mov	r4, r7
 800c368:	687f      	ldr	r7, [r7, #4]
 800c36a:	e7b6      	b.n	800c2da <_malloc_r+0x4a>
 800c36c:	461a      	mov	r2, r3
 800c36e:	685b      	ldr	r3, [r3, #4]
 800c370:	42a3      	cmp	r3, r4
 800c372:	d1fb      	bne.n	800c36c <_malloc_r+0xdc>
 800c374:	2300      	movs	r3, #0
 800c376:	6053      	str	r3, [r2, #4]
 800c378:	e7de      	b.n	800c338 <_malloc_r+0xa8>
 800c37a:	230c      	movs	r3, #12
 800c37c:	6033      	str	r3, [r6, #0]
 800c37e:	4630      	mov	r0, r6
 800c380:	f000 f80c 	bl	800c39c <__malloc_unlock>
 800c384:	e794      	b.n	800c2b0 <_malloc_r+0x20>
 800c386:	6005      	str	r5, [r0, #0]
 800c388:	e7d6      	b.n	800c338 <_malloc_r+0xa8>
 800c38a:	bf00      	nop
 800c38c:	2000b718 	.word	0x2000b718

0800c390 <__malloc_lock>:
 800c390:	4801      	ldr	r0, [pc, #4]	@ (800c398 <__malloc_lock+0x8>)
 800c392:	f000 bf2c 	b.w	800d1ee <__retarget_lock_acquire_recursive>
 800c396:	bf00      	nop
 800c398:	2000b85c 	.word	0x2000b85c

0800c39c <__malloc_unlock>:
 800c39c:	4801      	ldr	r0, [pc, #4]	@ (800c3a4 <__malloc_unlock+0x8>)
 800c39e:	f000 bf27 	b.w	800d1f0 <__retarget_lock_release_recursive>
 800c3a2:	bf00      	nop
 800c3a4:	2000b85c 	.word	0x2000b85c

0800c3a8 <__cvt>:
 800c3a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ac:	ec57 6b10 	vmov	r6, r7, d0
 800c3b0:	2f00      	cmp	r7, #0
 800c3b2:	460c      	mov	r4, r1
 800c3b4:	4619      	mov	r1, r3
 800c3b6:	463b      	mov	r3, r7
 800c3b8:	bfbb      	ittet	lt
 800c3ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c3be:	461f      	movlt	r7, r3
 800c3c0:	2300      	movge	r3, #0
 800c3c2:	232d      	movlt	r3, #45	@ 0x2d
 800c3c4:	700b      	strb	r3, [r1, #0]
 800c3c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c3cc:	4691      	mov	r9, r2
 800c3ce:	f023 0820 	bic.w	r8, r3, #32
 800c3d2:	bfbc      	itt	lt
 800c3d4:	4632      	movlt	r2, r6
 800c3d6:	4616      	movlt	r6, r2
 800c3d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c3dc:	d005      	beq.n	800c3ea <__cvt+0x42>
 800c3de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c3e2:	d100      	bne.n	800c3e6 <__cvt+0x3e>
 800c3e4:	3401      	adds	r4, #1
 800c3e6:	2102      	movs	r1, #2
 800c3e8:	e000      	b.n	800c3ec <__cvt+0x44>
 800c3ea:	2103      	movs	r1, #3
 800c3ec:	ab03      	add	r3, sp, #12
 800c3ee:	9301      	str	r3, [sp, #4]
 800c3f0:	ab02      	add	r3, sp, #8
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	ec47 6b10 	vmov	d0, r6, r7
 800c3f8:	4653      	mov	r3, sl
 800c3fa:	4622      	mov	r2, r4
 800c3fc:	f000 ff90 	bl	800d320 <_dtoa_r>
 800c400:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c404:	4605      	mov	r5, r0
 800c406:	d119      	bne.n	800c43c <__cvt+0x94>
 800c408:	f019 0f01 	tst.w	r9, #1
 800c40c:	d00e      	beq.n	800c42c <__cvt+0x84>
 800c40e:	eb00 0904 	add.w	r9, r0, r4
 800c412:	2200      	movs	r2, #0
 800c414:	2300      	movs	r3, #0
 800c416:	4630      	mov	r0, r6
 800c418:	4639      	mov	r1, r7
 800c41a:	f7f4 fb75 	bl	8000b08 <__aeabi_dcmpeq>
 800c41e:	b108      	cbz	r0, 800c424 <__cvt+0x7c>
 800c420:	f8cd 900c 	str.w	r9, [sp, #12]
 800c424:	2230      	movs	r2, #48	@ 0x30
 800c426:	9b03      	ldr	r3, [sp, #12]
 800c428:	454b      	cmp	r3, r9
 800c42a:	d31e      	bcc.n	800c46a <__cvt+0xc2>
 800c42c:	9b03      	ldr	r3, [sp, #12]
 800c42e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c430:	1b5b      	subs	r3, r3, r5
 800c432:	4628      	mov	r0, r5
 800c434:	6013      	str	r3, [r2, #0]
 800c436:	b004      	add	sp, #16
 800c438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c43c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c440:	eb00 0904 	add.w	r9, r0, r4
 800c444:	d1e5      	bne.n	800c412 <__cvt+0x6a>
 800c446:	7803      	ldrb	r3, [r0, #0]
 800c448:	2b30      	cmp	r3, #48	@ 0x30
 800c44a:	d10a      	bne.n	800c462 <__cvt+0xba>
 800c44c:	2200      	movs	r2, #0
 800c44e:	2300      	movs	r3, #0
 800c450:	4630      	mov	r0, r6
 800c452:	4639      	mov	r1, r7
 800c454:	f7f4 fb58 	bl	8000b08 <__aeabi_dcmpeq>
 800c458:	b918      	cbnz	r0, 800c462 <__cvt+0xba>
 800c45a:	f1c4 0401 	rsb	r4, r4, #1
 800c45e:	f8ca 4000 	str.w	r4, [sl]
 800c462:	f8da 3000 	ldr.w	r3, [sl]
 800c466:	4499      	add	r9, r3
 800c468:	e7d3      	b.n	800c412 <__cvt+0x6a>
 800c46a:	1c59      	adds	r1, r3, #1
 800c46c:	9103      	str	r1, [sp, #12]
 800c46e:	701a      	strb	r2, [r3, #0]
 800c470:	e7d9      	b.n	800c426 <__cvt+0x7e>

0800c472 <__exponent>:
 800c472:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c474:	2900      	cmp	r1, #0
 800c476:	bfba      	itte	lt
 800c478:	4249      	neglt	r1, r1
 800c47a:	232d      	movlt	r3, #45	@ 0x2d
 800c47c:	232b      	movge	r3, #43	@ 0x2b
 800c47e:	2909      	cmp	r1, #9
 800c480:	7002      	strb	r2, [r0, #0]
 800c482:	7043      	strb	r3, [r0, #1]
 800c484:	dd29      	ble.n	800c4da <__exponent+0x68>
 800c486:	f10d 0307 	add.w	r3, sp, #7
 800c48a:	461d      	mov	r5, r3
 800c48c:	270a      	movs	r7, #10
 800c48e:	461a      	mov	r2, r3
 800c490:	fbb1 f6f7 	udiv	r6, r1, r7
 800c494:	fb07 1416 	mls	r4, r7, r6, r1
 800c498:	3430      	adds	r4, #48	@ 0x30
 800c49a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c49e:	460c      	mov	r4, r1
 800c4a0:	2c63      	cmp	r4, #99	@ 0x63
 800c4a2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c4a6:	4631      	mov	r1, r6
 800c4a8:	dcf1      	bgt.n	800c48e <__exponent+0x1c>
 800c4aa:	3130      	adds	r1, #48	@ 0x30
 800c4ac:	1e94      	subs	r4, r2, #2
 800c4ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c4b2:	1c41      	adds	r1, r0, #1
 800c4b4:	4623      	mov	r3, r4
 800c4b6:	42ab      	cmp	r3, r5
 800c4b8:	d30a      	bcc.n	800c4d0 <__exponent+0x5e>
 800c4ba:	f10d 0309 	add.w	r3, sp, #9
 800c4be:	1a9b      	subs	r3, r3, r2
 800c4c0:	42ac      	cmp	r4, r5
 800c4c2:	bf88      	it	hi
 800c4c4:	2300      	movhi	r3, #0
 800c4c6:	3302      	adds	r3, #2
 800c4c8:	4403      	add	r3, r0
 800c4ca:	1a18      	subs	r0, r3, r0
 800c4cc:	b003      	add	sp, #12
 800c4ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c4d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c4d8:	e7ed      	b.n	800c4b6 <__exponent+0x44>
 800c4da:	2330      	movs	r3, #48	@ 0x30
 800c4dc:	3130      	adds	r1, #48	@ 0x30
 800c4de:	7083      	strb	r3, [r0, #2]
 800c4e0:	70c1      	strb	r1, [r0, #3]
 800c4e2:	1d03      	adds	r3, r0, #4
 800c4e4:	e7f1      	b.n	800c4ca <__exponent+0x58>
	...

0800c4e8 <_printf_float>:
 800c4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ec:	b08d      	sub	sp, #52	@ 0x34
 800c4ee:	460c      	mov	r4, r1
 800c4f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c4f4:	4616      	mov	r6, r2
 800c4f6:	461f      	mov	r7, r3
 800c4f8:	4605      	mov	r5, r0
 800c4fa:	f000 fdf3 	bl	800d0e4 <_localeconv_r>
 800c4fe:	6803      	ldr	r3, [r0, #0]
 800c500:	9304      	str	r3, [sp, #16]
 800c502:	4618      	mov	r0, r3
 800c504:	f7f3 fed4 	bl	80002b0 <strlen>
 800c508:	2300      	movs	r3, #0
 800c50a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c50c:	f8d8 3000 	ldr.w	r3, [r8]
 800c510:	9005      	str	r0, [sp, #20]
 800c512:	3307      	adds	r3, #7
 800c514:	f023 0307 	bic.w	r3, r3, #7
 800c518:	f103 0208 	add.w	r2, r3, #8
 800c51c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c520:	f8d4 b000 	ldr.w	fp, [r4]
 800c524:	f8c8 2000 	str.w	r2, [r8]
 800c528:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c52c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c530:	9307      	str	r3, [sp, #28]
 800c532:	f8cd 8018 	str.w	r8, [sp, #24]
 800c536:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c53a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c53e:	4b9c      	ldr	r3, [pc, #624]	@ (800c7b0 <_printf_float+0x2c8>)
 800c540:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c544:	f7f4 fb12 	bl	8000b6c <__aeabi_dcmpun>
 800c548:	bb70      	cbnz	r0, 800c5a8 <_printf_float+0xc0>
 800c54a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c54e:	4b98      	ldr	r3, [pc, #608]	@ (800c7b0 <_printf_float+0x2c8>)
 800c550:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c554:	f7f4 faec 	bl	8000b30 <__aeabi_dcmple>
 800c558:	bb30      	cbnz	r0, 800c5a8 <_printf_float+0xc0>
 800c55a:	2200      	movs	r2, #0
 800c55c:	2300      	movs	r3, #0
 800c55e:	4640      	mov	r0, r8
 800c560:	4649      	mov	r1, r9
 800c562:	f7f4 fadb 	bl	8000b1c <__aeabi_dcmplt>
 800c566:	b110      	cbz	r0, 800c56e <_printf_float+0x86>
 800c568:	232d      	movs	r3, #45	@ 0x2d
 800c56a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c56e:	4a91      	ldr	r2, [pc, #580]	@ (800c7b4 <_printf_float+0x2cc>)
 800c570:	4b91      	ldr	r3, [pc, #580]	@ (800c7b8 <_printf_float+0x2d0>)
 800c572:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c576:	bf94      	ite	ls
 800c578:	4690      	movls	r8, r2
 800c57a:	4698      	movhi	r8, r3
 800c57c:	2303      	movs	r3, #3
 800c57e:	6123      	str	r3, [r4, #16]
 800c580:	f02b 0304 	bic.w	r3, fp, #4
 800c584:	6023      	str	r3, [r4, #0]
 800c586:	f04f 0900 	mov.w	r9, #0
 800c58a:	9700      	str	r7, [sp, #0]
 800c58c:	4633      	mov	r3, r6
 800c58e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c590:	4621      	mov	r1, r4
 800c592:	4628      	mov	r0, r5
 800c594:	f000 f9d2 	bl	800c93c <_printf_common>
 800c598:	3001      	adds	r0, #1
 800c59a:	f040 808d 	bne.w	800c6b8 <_printf_float+0x1d0>
 800c59e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5a2:	b00d      	add	sp, #52	@ 0x34
 800c5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a8:	4642      	mov	r2, r8
 800c5aa:	464b      	mov	r3, r9
 800c5ac:	4640      	mov	r0, r8
 800c5ae:	4649      	mov	r1, r9
 800c5b0:	f7f4 fadc 	bl	8000b6c <__aeabi_dcmpun>
 800c5b4:	b140      	cbz	r0, 800c5c8 <_printf_float+0xe0>
 800c5b6:	464b      	mov	r3, r9
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	bfbc      	itt	lt
 800c5bc:	232d      	movlt	r3, #45	@ 0x2d
 800c5be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c5c2:	4a7e      	ldr	r2, [pc, #504]	@ (800c7bc <_printf_float+0x2d4>)
 800c5c4:	4b7e      	ldr	r3, [pc, #504]	@ (800c7c0 <_printf_float+0x2d8>)
 800c5c6:	e7d4      	b.n	800c572 <_printf_float+0x8a>
 800c5c8:	6863      	ldr	r3, [r4, #4]
 800c5ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c5ce:	9206      	str	r2, [sp, #24]
 800c5d0:	1c5a      	adds	r2, r3, #1
 800c5d2:	d13b      	bne.n	800c64c <_printf_float+0x164>
 800c5d4:	2306      	movs	r3, #6
 800c5d6:	6063      	str	r3, [r4, #4]
 800c5d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c5dc:	2300      	movs	r3, #0
 800c5de:	6022      	str	r2, [r4, #0]
 800c5e0:	9303      	str	r3, [sp, #12]
 800c5e2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c5e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c5e8:	ab09      	add	r3, sp, #36	@ 0x24
 800c5ea:	9300      	str	r3, [sp, #0]
 800c5ec:	6861      	ldr	r1, [r4, #4]
 800c5ee:	ec49 8b10 	vmov	d0, r8, r9
 800c5f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c5f6:	4628      	mov	r0, r5
 800c5f8:	f7ff fed6 	bl	800c3a8 <__cvt>
 800c5fc:	9b06      	ldr	r3, [sp, #24]
 800c5fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c600:	2b47      	cmp	r3, #71	@ 0x47
 800c602:	4680      	mov	r8, r0
 800c604:	d129      	bne.n	800c65a <_printf_float+0x172>
 800c606:	1cc8      	adds	r0, r1, #3
 800c608:	db02      	blt.n	800c610 <_printf_float+0x128>
 800c60a:	6863      	ldr	r3, [r4, #4]
 800c60c:	4299      	cmp	r1, r3
 800c60e:	dd41      	ble.n	800c694 <_printf_float+0x1ac>
 800c610:	f1aa 0a02 	sub.w	sl, sl, #2
 800c614:	fa5f fa8a 	uxtb.w	sl, sl
 800c618:	3901      	subs	r1, #1
 800c61a:	4652      	mov	r2, sl
 800c61c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c620:	9109      	str	r1, [sp, #36]	@ 0x24
 800c622:	f7ff ff26 	bl	800c472 <__exponent>
 800c626:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c628:	1813      	adds	r3, r2, r0
 800c62a:	2a01      	cmp	r2, #1
 800c62c:	4681      	mov	r9, r0
 800c62e:	6123      	str	r3, [r4, #16]
 800c630:	dc02      	bgt.n	800c638 <_printf_float+0x150>
 800c632:	6822      	ldr	r2, [r4, #0]
 800c634:	07d2      	lsls	r2, r2, #31
 800c636:	d501      	bpl.n	800c63c <_printf_float+0x154>
 800c638:	3301      	adds	r3, #1
 800c63a:	6123      	str	r3, [r4, #16]
 800c63c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c640:	2b00      	cmp	r3, #0
 800c642:	d0a2      	beq.n	800c58a <_printf_float+0xa2>
 800c644:	232d      	movs	r3, #45	@ 0x2d
 800c646:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c64a:	e79e      	b.n	800c58a <_printf_float+0xa2>
 800c64c:	9a06      	ldr	r2, [sp, #24]
 800c64e:	2a47      	cmp	r2, #71	@ 0x47
 800c650:	d1c2      	bne.n	800c5d8 <_printf_float+0xf0>
 800c652:	2b00      	cmp	r3, #0
 800c654:	d1c0      	bne.n	800c5d8 <_printf_float+0xf0>
 800c656:	2301      	movs	r3, #1
 800c658:	e7bd      	b.n	800c5d6 <_printf_float+0xee>
 800c65a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c65e:	d9db      	bls.n	800c618 <_printf_float+0x130>
 800c660:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c664:	d118      	bne.n	800c698 <_printf_float+0x1b0>
 800c666:	2900      	cmp	r1, #0
 800c668:	6863      	ldr	r3, [r4, #4]
 800c66a:	dd0b      	ble.n	800c684 <_printf_float+0x19c>
 800c66c:	6121      	str	r1, [r4, #16]
 800c66e:	b913      	cbnz	r3, 800c676 <_printf_float+0x18e>
 800c670:	6822      	ldr	r2, [r4, #0]
 800c672:	07d0      	lsls	r0, r2, #31
 800c674:	d502      	bpl.n	800c67c <_printf_float+0x194>
 800c676:	3301      	adds	r3, #1
 800c678:	440b      	add	r3, r1
 800c67a:	6123      	str	r3, [r4, #16]
 800c67c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c67e:	f04f 0900 	mov.w	r9, #0
 800c682:	e7db      	b.n	800c63c <_printf_float+0x154>
 800c684:	b913      	cbnz	r3, 800c68c <_printf_float+0x1a4>
 800c686:	6822      	ldr	r2, [r4, #0]
 800c688:	07d2      	lsls	r2, r2, #31
 800c68a:	d501      	bpl.n	800c690 <_printf_float+0x1a8>
 800c68c:	3302      	adds	r3, #2
 800c68e:	e7f4      	b.n	800c67a <_printf_float+0x192>
 800c690:	2301      	movs	r3, #1
 800c692:	e7f2      	b.n	800c67a <_printf_float+0x192>
 800c694:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c698:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c69a:	4299      	cmp	r1, r3
 800c69c:	db05      	blt.n	800c6aa <_printf_float+0x1c2>
 800c69e:	6823      	ldr	r3, [r4, #0]
 800c6a0:	6121      	str	r1, [r4, #16]
 800c6a2:	07d8      	lsls	r0, r3, #31
 800c6a4:	d5ea      	bpl.n	800c67c <_printf_float+0x194>
 800c6a6:	1c4b      	adds	r3, r1, #1
 800c6a8:	e7e7      	b.n	800c67a <_printf_float+0x192>
 800c6aa:	2900      	cmp	r1, #0
 800c6ac:	bfd4      	ite	le
 800c6ae:	f1c1 0202 	rsble	r2, r1, #2
 800c6b2:	2201      	movgt	r2, #1
 800c6b4:	4413      	add	r3, r2
 800c6b6:	e7e0      	b.n	800c67a <_printf_float+0x192>
 800c6b8:	6823      	ldr	r3, [r4, #0]
 800c6ba:	055a      	lsls	r2, r3, #21
 800c6bc:	d407      	bmi.n	800c6ce <_printf_float+0x1e6>
 800c6be:	6923      	ldr	r3, [r4, #16]
 800c6c0:	4642      	mov	r2, r8
 800c6c2:	4631      	mov	r1, r6
 800c6c4:	4628      	mov	r0, r5
 800c6c6:	47b8      	blx	r7
 800c6c8:	3001      	adds	r0, #1
 800c6ca:	d12b      	bne.n	800c724 <_printf_float+0x23c>
 800c6cc:	e767      	b.n	800c59e <_printf_float+0xb6>
 800c6ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c6d2:	f240 80dd 	bls.w	800c890 <_printf_float+0x3a8>
 800c6d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c6da:	2200      	movs	r2, #0
 800c6dc:	2300      	movs	r3, #0
 800c6de:	f7f4 fa13 	bl	8000b08 <__aeabi_dcmpeq>
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	d033      	beq.n	800c74e <_printf_float+0x266>
 800c6e6:	4a37      	ldr	r2, [pc, #220]	@ (800c7c4 <_printf_float+0x2dc>)
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	4631      	mov	r1, r6
 800c6ec:	4628      	mov	r0, r5
 800c6ee:	47b8      	blx	r7
 800c6f0:	3001      	adds	r0, #1
 800c6f2:	f43f af54 	beq.w	800c59e <_printf_float+0xb6>
 800c6f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c6fa:	4543      	cmp	r3, r8
 800c6fc:	db02      	blt.n	800c704 <_printf_float+0x21c>
 800c6fe:	6823      	ldr	r3, [r4, #0]
 800c700:	07d8      	lsls	r0, r3, #31
 800c702:	d50f      	bpl.n	800c724 <_printf_float+0x23c>
 800c704:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c708:	4631      	mov	r1, r6
 800c70a:	4628      	mov	r0, r5
 800c70c:	47b8      	blx	r7
 800c70e:	3001      	adds	r0, #1
 800c710:	f43f af45 	beq.w	800c59e <_printf_float+0xb6>
 800c714:	f04f 0900 	mov.w	r9, #0
 800c718:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c71c:	f104 0a1a 	add.w	sl, r4, #26
 800c720:	45c8      	cmp	r8, r9
 800c722:	dc09      	bgt.n	800c738 <_printf_float+0x250>
 800c724:	6823      	ldr	r3, [r4, #0]
 800c726:	079b      	lsls	r3, r3, #30
 800c728:	f100 8103 	bmi.w	800c932 <_printf_float+0x44a>
 800c72c:	68e0      	ldr	r0, [r4, #12]
 800c72e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c730:	4298      	cmp	r0, r3
 800c732:	bfb8      	it	lt
 800c734:	4618      	movlt	r0, r3
 800c736:	e734      	b.n	800c5a2 <_printf_float+0xba>
 800c738:	2301      	movs	r3, #1
 800c73a:	4652      	mov	r2, sl
 800c73c:	4631      	mov	r1, r6
 800c73e:	4628      	mov	r0, r5
 800c740:	47b8      	blx	r7
 800c742:	3001      	adds	r0, #1
 800c744:	f43f af2b 	beq.w	800c59e <_printf_float+0xb6>
 800c748:	f109 0901 	add.w	r9, r9, #1
 800c74c:	e7e8      	b.n	800c720 <_printf_float+0x238>
 800c74e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c750:	2b00      	cmp	r3, #0
 800c752:	dc39      	bgt.n	800c7c8 <_printf_float+0x2e0>
 800c754:	4a1b      	ldr	r2, [pc, #108]	@ (800c7c4 <_printf_float+0x2dc>)
 800c756:	2301      	movs	r3, #1
 800c758:	4631      	mov	r1, r6
 800c75a:	4628      	mov	r0, r5
 800c75c:	47b8      	blx	r7
 800c75e:	3001      	adds	r0, #1
 800c760:	f43f af1d 	beq.w	800c59e <_printf_float+0xb6>
 800c764:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c768:	ea59 0303 	orrs.w	r3, r9, r3
 800c76c:	d102      	bne.n	800c774 <_printf_float+0x28c>
 800c76e:	6823      	ldr	r3, [r4, #0]
 800c770:	07d9      	lsls	r1, r3, #31
 800c772:	d5d7      	bpl.n	800c724 <_printf_float+0x23c>
 800c774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c778:	4631      	mov	r1, r6
 800c77a:	4628      	mov	r0, r5
 800c77c:	47b8      	blx	r7
 800c77e:	3001      	adds	r0, #1
 800c780:	f43f af0d 	beq.w	800c59e <_printf_float+0xb6>
 800c784:	f04f 0a00 	mov.w	sl, #0
 800c788:	f104 0b1a 	add.w	fp, r4, #26
 800c78c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c78e:	425b      	negs	r3, r3
 800c790:	4553      	cmp	r3, sl
 800c792:	dc01      	bgt.n	800c798 <_printf_float+0x2b0>
 800c794:	464b      	mov	r3, r9
 800c796:	e793      	b.n	800c6c0 <_printf_float+0x1d8>
 800c798:	2301      	movs	r3, #1
 800c79a:	465a      	mov	r2, fp
 800c79c:	4631      	mov	r1, r6
 800c79e:	4628      	mov	r0, r5
 800c7a0:	47b8      	blx	r7
 800c7a2:	3001      	adds	r0, #1
 800c7a4:	f43f aefb 	beq.w	800c59e <_printf_float+0xb6>
 800c7a8:	f10a 0a01 	add.w	sl, sl, #1
 800c7ac:	e7ee      	b.n	800c78c <_printf_float+0x2a4>
 800c7ae:	bf00      	nop
 800c7b0:	7fefffff 	.word	0x7fefffff
 800c7b4:	08011410 	.word	0x08011410
 800c7b8:	08011414 	.word	0x08011414
 800c7bc:	08011418 	.word	0x08011418
 800c7c0:	0801141c 	.word	0x0801141c
 800c7c4:	08011420 	.word	0x08011420
 800c7c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c7ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c7ce:	4553      	cmp	r3, sl
 800c7d0:	bfa8      	it	ge
 800c7d2:	4653      	movge	r3, sl
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	4699      	mov	r9, r3
 800c7d8:	dc36      	bgt.n	800c848 <_printf_float+0x360>
 800c7da:	f04f 0b00 	mov.w	fp, #0
 800c7de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c7e2:	f104 021a 	add.w	r2, r4, #26
 800c7e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c7e8:	9306      	str	r3, [sp, #24]
 800c7ea:	eba3 0309 	sub.w	r3, r3, r9
 800c7ee:	455b      	cmp	r3, fp
 800c7f0:	dc31      	bgt.n	800c856 <_printf_float+0x36e>
 800c7f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7f4:	459a      	cmp	sl, r3
 800c7f6:	dc3a      	bgt.n	800c86e <_printf_float+0x386>
 800c7f8:	6823      	ldr	r3, [r4, #0]
 800c7fa:	07da      	lsls	r2, r3, #31
 800c7fc:	d437      	bmi.n	800c86e <_printf_float+0x386>
 800c7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c800:	ebaa 0903 	sub.w	r9, sl, r3
 800c804:	9b06      	ldr	r3, [sp, #24]
 800c806:	ebaa 0303 	sub.w	r3, sl, r3
 800c80a:	4599      	cmp	r9, r3
 800c80c:	bfa8      	it	ge
 800c80e:	4699      	movge	r9, r3
 800c810:	f1b9 0f00 	cmp.w	r9, #0
 800c814:	dc33      	bgt.n	800c87e <_printf_float+0x396>
 800c816:	f04f 0800 	mov.w	r8, #0
 800c81a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c81e:	f104 0b1a 	add.w	fp, r4, #26
 800c822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c824:	ebaa 0303 	sub.w	r3, sl, r3
 800c828:	eba3 0309 	sub.w	r3, r3, r9
 800c82c:	4543      	cmp	r3, r8
 800c82e:	f77f af79 	ble.w	800c724 <_printf_float+0x23c>
 800c832:	2301      	movs	r3, #1
 800c834:	465a      	mov	r2, fp
 800c836:	4631      	mov	r1, r6
 800c838:	4628      	mov	r0, r5
 800c83a:	47b8      	blx	r7
 800c83c:	3001      	adds	r0, #1
 800c83e:	f43f aeae 	beq.w	800c59e <_printf_float+0xb6>
 800c842:	f108 0801 	add.w	r8, r8, #1
 800c846:	e7ec      	b.n	800c822 <_printf_float+0x33a>
 800c848:	4642      	mov	r2, r8
 800c84a:	4631      	mov	r1, r6
 800c84c:	4628      	mov	r0, r5
 800c84e:	47b8      	blx	r7
 800c850:	3001      	adds	r0, #1
 800c852:	d1c2      	bne.n	800c7da <_printf_float+0x2f2>
 800c854:	e6a3      	b.n	800c59e <_printf_float+0xb6>
 800c856:	2301      	movs	r3, #1
 800c858:	4631      	mov	r1, r6
 800c85a:	4628      	mov	r0, r5
 800c85c:	9206      	str	r2, [sp, #24]
 800c85e:	47b8      	blx	r7
 800c860:	3001      	adds	r0, #1
 800c862:	f43f ae9c 	beq.w	800c59e <_printf_float+0xb6>
 800c866:	9a06      	ldr	r2, [sp, #24]
 800c868:	f10b 0b01 	add.w	fp, fp, #1
 800c86c:	e7bb      	b.n	800c7e6 <_printf_float+0x2fe>
 800c86e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c872:	4631      	mov	r1, r6
 800c874:	4628      	mov	r0, r5
 800c876:	47b8      	blx	r7
 800c878:	3001      	adds	r0, #1
 800c87a:	d1c0      	bne.n	800c7fe <_printf_float+0x316>
 800c87c:	e68f      	b.n	800c59e <_printf_float+0xb6>
 800c87e:	9a06      	ldr	r2, [sp, #24]
 800c880:	464b      	mov	r3, r9
 800c882:	4442      	add	r2, r8
 800c884:	4631      	mov	r1, r6
 800c886:	4628      	mov	r0, r5
 800c888:	47b8      	blx	r7
 800c88a:	3001      	adds	r0, #1
 800c88c:	d1c3      	bne.n	800c816 <_printf_float+0x32e>
 800c88e:	e686      	b.n	800c59e <_printf_float+0xb6>
 800c890:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c894:	f1ba 0f01 	cmp.w	sl, #1
 800c898:	dc01      	bgt.n	800c89e <_printf_float+0x3b6>
 800c89a:	07db      	lsls	r3, r3, #31
 800c89c:	d536      	bpl.n	800c90c <_printf_float+0x424>
 800c89e:	2301      	movs	r3, #1
 800c8a0:	4642      	mov	r2, r8
 800c8a2:	4631      	mov	r1, r6
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	47b8      	blx	r7
 800c8a8:	3001      	adds	r0, #1
 800c8aa:	f43f ae78 	beq.w	800c59e <_printf_float+0xb6>
 800c8ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8b2:	4631      	mov	r1, r6
 800c8b4:	4628      	mov	r0, r5
 800c8b6:	47b8      	blx	r7
 800c8b8:	3001      	adds	r0, #1
 800c8ba:	f43f ae70 	beq.w	800c59e <_printf_float+0xb6>
 800c8be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c8ca:	f7f4 f91d 	bl	8000b08 <__aeabi_dcmpeq>
 800c8ce:	b9c0      	cbnz	r0, 800c902 <_printf_float+0x41a>
 800c8d0:	4653      	mov	r3, sl
 800c8d2:	f108 0201 	add.w	r2, r8, #1
 800c8d6:	4631      	mov	r1, r6
 800c8d8:	4628      	mov	r0, r5
 800c8da:	47b8      	blx	r7
 800c8dc:	3001      	adds	r0, #1
 800c8de:	d10c      	bne.n	800c8fa <_printf_float+0x412>
 800c8e0:	e65d      	b.n	800c59e <_printf_float+0xb6>
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	465a      	mov	r2, fp
 800c8e6:	4631      	mov	r1, r6
 800c8e8:	4628      	mov	r0, r5
 800c8ea:	47b8      	blx	r7
 800c8ec:	3001      	adds	r0, #1
 800c8ee:	f43f ae56 	beq.w	800c59e <_printf_float+0xb6>
 800c8f2:	f108 0801 	add.w	r8, r8, #1
 800c8f6:	45d0      	cmp	r8, sl
 800c8f8:	dbf3      	blt.n	800c8e2 <_printf_float+0x3fa>
 800c8fa:	464b      	mov	r3, r9
 800c8fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c900:	e6df      	b.n	800c6c2 <_printf_float+0x1da>
 800c902:	f04f 0800 	mov.w	r8, #0
 800c906:	f104 0b1a 	add.w	fp, r4, #26
 800c90a:	e7f4      	b.n	800c8f6 <_printf_float+0x40e>
 800c90c:	2301      	movs	r3, #1
 800c90e:	4642      	mov	r2, r8
 800c910:	e7e1      	b.n	800c8d6 <_printf_float+0x3ee>
 800c912:	2301      	movs	r3, #1
 800c914:	464a      	mov	r2, r9
 800c916:	4631      	mov	r1, r6
 800c918:	4628      	mov	r0, r5
 800c91a:	47b8      	blx	r7
 800c91c:	3001      	adds	r0, #1
 800c91e:	f43f ae3e 	beq.w	800c59e <_printf_float+0xb6>
 800c922:	f108 0801 	add.w	r8, r8, #1
 800c926:	68e3      	ldr	r3, [r4, #12]
 800c928:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c92a:	1a5b      	subs	r3, r3, r1
 800c92c:	4543      	cmp	r3, r8
 800c92e:	dcf0      	bgt.n	800c912 <_printf_float+0x42a>
 800c930:	e6fc      	b.n	800c72c <_printf_float+0x244>
 800c932:	f04f 0800 	mov.w	r8, #0
 800c936:	f104 0919 	add.w	r9, r4, #25
 800c93a:	e7f4      	b.n	800c926 <_printf_float+0x43e>

0800c93c <_printf_common>:
 800c93c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c940:	4616      	mov	r6, r2
 800c942:	4698      	mov	r8, r3
 800c944:	688a      	ldr	r2, [r1, #8]
 800c946:	690b      	ldr	r3, [r1, #16]
 800c948:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c94c:	4293      	cmp	r3, r2
 800c94e:	bfb8      	it	lt
 800c950:	4613      	movlt	r3, r2
 800c952:	6033      	str	r3, [r6, #0]
 800c954:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c958:	4607      	mov	r7, r0
 800c95a:	460c      	mov	r4, r1
 800c95c:	b10a      	cbz	r2, 800c962 <_printf_common+0x26>
 800c95e:	3301      	adds	r3, #1
 800c960:	6033      	str	r3, [r6, #0]
 800c962:	6823      	ldr	r3, [r4, #0]
 800c964:	0699      	lsls	r1, r3, #26
 800c966:	bf42      	ittt	mi
 800c968:	6833      	ldrmi	r3, [r6, #0]
 800c96a:	3302      	addmi	r3, #2
 800c96c:	6033      	strmi	r3, [r6, #0]
 800c96e:	6825      	ldr	r5, [r4, #0]
 800c970:	f015 0506 	ands.w	r5, r5, #6
 800c974:	d106      	bne.n	800c984 <_printf_common+0x48>
 800c976:	f104 0a19 	add.w	sl, r4, #25
 800c97a:	68e3      	ldr	r3, [r4, #12]
 800c97c:	6832      	ldr	r2, [r6, #0]
 800c97e:	1a9b      	subs	r3, r3, r2
 800c980:	42ab      	cmp	r3, r5
 800c982:	dc26      	bgt.n	800c9d2 <_printf_common+0x96>
 800c984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c988:	6822      	ldr	r2, [r4, #0]
 800c98a:	3b00      	subs	r3, #0
 800c98c:	bf18      	it	ne
 800c98e:	2301      	movne	r3, #1
 800c990:	0692      	lsls	r2, r2, #26
 800c992:	d42b      	bmi.n	800c9ec <_printf_common+0xb0>
 800c994:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c998:	4641      	mov	r1, r8
 800c99a:	4638      	mov	r0, r7
 800c99c:	47c8      	blx	r9
 800c99e:	3001      	adds	r0, #1
 800c9a0:	d01e      	beq.n	800c9e0 <_printf_common+0xa4>
 800c9a2:	6823      	ldr	r3, [r4, #0]
 800c9a4:	6922      	ldr	r2, [r4, #16]
 800c9a6:	f003 0306 	and.w	r3, r3, #6
 800c9aa:	2b04      	cmp	r3, #4
 800c9ac:	bf02      	ittt	eq
 800c9ae:	68e5      	ldreq	r5, [r4, #12]
 800c9b0:	6833      	ldreq	r3, [r6, #0]
 800c9b2:	1aed      	subeq	r5, r5, r3
 800c9b4:	68a3      	ldr	r3, [r4, #8]
 800c9b6:	bf0c      	ite	eq
 800c9b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c9bc:	2500      	movne	r5, #0
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	bfc4      	itt	gt
 800c9c2:	1a9b      	subgt	r3, r3, r2
 800c9c4:	18ed      	addgt	r5, r5, r3
 800c9c6:	2600      	movs	r6, #0
 800c9c8:	341a      	adds	r4, #26
 800c9ca:	42b5      	cmp	r5, r6
 800c9cc:	d11a      	bne.n	800ca04 <_printf_common+0xc8>
 800c9ce:	2000      	movs	r0, #0
 800c9d0:	e008      	b.n	800c9e4 <_printf_common+0xa8>
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	4652      	mov	r2, sl
 800c9d6:	4641      	mov	r1, r8
 800c9d8:	4638      	mov	r0, r7
 800c9da:	47c8      	blx	r9
 800c9dc:	3001      	adds	r0, #1
 800c9de:	d103      	bne.n	800c9e8 <_printf_common+0xac>
 800c9e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9e8:	3501      	adds	r5, #1
 800c9ea:	e7c6      	b.n	800c97a <_printf_common+0x3e>
 800c9ec:	18e1      	adds	r1, r4, r3
 800c9ee:	1c5a      	adds	r2, r3, #1
 800c9f0:	2030      	movs	r0, #48	@ 0x30
 800c9f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c9f6:	4422      	add	r2, r4
 800c9f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c9fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca00:	3302      	adds	r3, #2
 800ca02:	e7c7      	b.n	800c994 <_printf_common+0x58>
 800ca04:	2301      	movs	r3, #1
 800ca06:	4622      	mov	r2, r4
 800ca08:	4641      	mov	r1, r8
 800ca0a:	4638      	mov	r0, r7
 800ca0c:	47c8      	blx	r9
 800ca0e:	3001      	adds	r0, #1
 800ca10:	d0e6      	beq.n	800c9e0 <_printf_common+0xa4>
 800ca12:	3601      	adds	r6, #1
 800ca14:	e7d9      	b.n	800c9ca <_printf_common+0x8e>
	...

0800ca18 <_printf_i>:
 800ca18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca1c:	7e0f      	ldrb	r7, [r1, #24]
 800ca1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ca20:	2f78      	cmp	r7, #120	@ 0x78
 800ca22:	4691      	mov	r9, r2
 800ca24:	4680      	mov	r8, r0
 800ca26:	460c      	mov	r4, r1
 800ca28:	469a      	mov	sl, r3
 800ca2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ca2e:	d807      	bhi.n	800ca40 <_printf_i+0x28>
 800ca30:	2f62      	cmp	r7, #98	@ 0x62
 800ca32:	d80a      	bhi.n	800ca4a <_printf_i+0x32>
 800ca34:	2f00      	cmp	r7, #0
 800ca36:	f000 80d2 	beq.w	800cbde <_printf_i+0x1c6>
 800ca3a:	2f58      	cmp	r7, #88	@ 0x58
 800ca3c:	f000 80b9 	beq.w	800cbb2 <_printf_i+0x19a>
 800ca40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ca44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ca48:	e03a      	b.n	800cac0 <_printf_i+0xa8>
 800ca4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ca4e:	2b15      	cmp	r3, #21
 800ca50:	d8f6      	bhi.n	800ca40 <_printf_i+0x28>
 800ca52:	a101      	add	r1, pc, #4	@ (adr r1, 800ca58 <_printf_i+0x40>)
 800ca54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ca58:	0800cab1 	.word	0x0800cab1
 800ca5c:	0800cac5 	.word	0x0800cac5
 800ca60:	0800ca41 	.word	0x0800ca41
 800ca64:	0800ca41 	.word	0x0800ca41
 800ca68:	0800ca41 	.word	0x0800ca41
 800ca6c:	0800ca41 	.word	0x0800ca41
 800ca70:	0800cac5 	.word	0x0800cac5
 800ca74:	0800ca41 	.word	0x0800ca41
 800ca78:	0800ca41 	.word	0x0800ca41
 800ca7c:	0800ca41 	.word	0x0800ca41
 800ca80:	0800ca41 	.word	0x0800ca41
 800ca84:	0800cbc5 	.word	0x0800cbc5
 800ca88:	0800caef 	.word	0x0800caef
 800ca8c:	0800cb7f 	.word	0x0800cb7f
 800ca90:	0800ca41 	.word	0x0800ca41
 800ca94:	0800ca41 	.word	0x0800ca41
 800ca98:	0800cbe7 	.word	0x0800cbe7
 800ca9c:	0800ca41 	.word	0x0800ca41
 800caa0:	0800caef 	.word	0x0800caef
 800caa4:	0800ca41 	.word	0x0800ca41
 800caa8:	0800ca41 	.word	0x0800ca41
 800caac:	0800cb87 	.word	0x0800cb87
 800cab0:	6833      	ldr	r3, [r6, #0]
 800cab2:	1d1a      	adds	r2, r3, #4
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	6032      	str	r2, [r6, #0]
 800cab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cabc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cac0:	2301      	movs	r3, #1
 800cac2:	e09d      	b.n	800cc00 <_printf_i+0x1e8>
 800cac4:	6833      	ldr	r3, [r6, #0]
 800cac6:	6820      	ldr	r0, [r4, #0]
 800cac8:	1d19      	adds	r1, r3, #4
 800caca:	6031      	str	r1, [r6, #0]
 800cacc:	0606      	lsls	r6, r0, #24
 800cace:	d501      	bpl.n	800cad4 <_printf_i+0xbc>
 800cad0:	681d      	ldr	r5, [r3, #0]
 800cad2:	e003      	b.n	800cadc <_printf_i+0xc4>
 800cad4:	0645      	lsls	r5, r0, #25
 800cad6:	d5fb      	bpl.n	800cad0 <_printf_i+0xb8>
 800cad8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cadc:	2d00      	cmp	r5, #0
 800cade:	da03      	bge.n	800cae8 <_printf_i+0xd0>
 800cae0:	232d      	movs	r3, #45	@ 0x2d
 800cae2:	426d      	negs	r5, r5
 800cae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cae8:	4859      	ldr	r0, [pc, #356]	@ (800cc50 <_printf_i+0x238>)
 800caea:	230a      	movs	r3, #10
 800caec:	e011      	b.n	800cb12 <_printf_i+0xfa>
 800caee:	6821      	ldr	r1, [r4, #0]
 800caf0:	6833      	ldr	r3, [r6, #0]
 800caf2:	0608      	lsls	r0, r1, #24
 800caf4:	f853 5b04 	ldr.w	r5, [r3], #4
 800caf8:	d402      	bmi.n	800cb00 <_printf_i+0xe8>
 800cafa:	0649      	lsls	r1, r1, #25
 800cafc:	bf48      	it	mi
 800cafe:	b2ad      	uxthmi	r5, r5
 800cb00:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb02:	4853      	ldr	r0, [pc, #332]	@ (800cc50 <_printf_i+0x238>)
 800cb04:	6033      	str	r3, [r6, #0]
 800cb06:	bf14      	ite	ne
 800cb08:	230a      	movne	r3, #10
 800cb0a:	2308      	moveq	r3, #8
 800cb0c:	2100      	movs	r1, #0
 800cb0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cb12:	6866      	ldr	r6, [r4, #4]
 800cb14:	60a6      	str	r6, [r4, #8]
 800cb16:	2e00      	cmp	r6, #0
 800cb18:	bfa2      	ittt	ge
 800cb1a:	6821      	ldrge	r1, [r4, #0]
 800cb1c:	f021 0104 	bicge.w	r1, r1, #4
 800cb20:	6021      	strge	r1, [r4, #0]
 800cb22:	b90d      	cbnz	r5, 800cb28 <_printf_i+0x110>
 800cb24:	2e00      	cmp	r6, #0
 800cb26:	d04b      	beq.n	800cbc0 <_printf_i+0x1a8>
 800cb28:	4616      	mov	r6, r2
 800cb2a:	fbb5 f1f3 	udiv	r1, r5, r3
 800cb2e:	fb03 5711 	mls	r7, r3, r1, r5
 800cb32:	5dc7      	ldrb	r7, [r0, r7]
 800cb34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cb38:	462f      	mov	r7, r5
 800cb3a:	42bb      	cmp	r3, r7
 800cb3c:	460d      	mov	r5, r1
 800cb3e:	d9f4      	bls.n	800cb2a <_printf_i+0x112>
 800cb40:	2b08      	cmp	r3, #8
 800cb42:	d10b      	bne.n	800cb5c <_printf_i+0x144>
 800cb44:	6823      	ldr	r3, [r4, #0]
 800cb46:	07df      	lsls	r7, r3, #31
 800cb48:	d508      	bpl.n	800cb5c <_printf_i+0x144>
 800cb4a:	6923      	ldr	r3, [r4, #16]
 800cb4c:	6861      	ldr	r1, [r4, #4]
 800cb4e:	4299      	cmp	r1, r3
 800cb50:	bfde      	ittt	le
 800cb52:	2330      	movle	r3, #48	@ 0x30
 800cb54:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cb58:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cb5c:	1b92      	subs	r2, r2, r6
 800cb5e:	6122      	str	r2, [r4, #16]
 800cb60:	f8cd a000 	str.w	sl, [sp]
 800cb64:	464b      	mov	r3, r9
 800cb66:	aa03      	add	r2, sp, #12
 800cb68:	4621      	mov	r1, r4
 800cb6a:	4640      	mov	r0, r8
 800cb6c:	f7ff fee6 	bl	800c93c <_printf_common>
 800cb70:	3001      	adds	r0, #1
 800cb72:	d14a      	bne.n	800cc0a <_printf_i+0x1f2>
 800cb74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb78:	b004      	add	sp, #16
 800cb7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb7e:	6823      	ldr	r3, [r4, #0]
 800cb80:	f043 0320 	orr.w	r3, r3, #32
 800cb84:	6023      	str	r3, [r4, #0]
 800cb86:	4833      	ldr	r0, [pc, #204]	@ (800cc54 <_printf_i+0x23c>)
 800cb88:	2778      	movs	r7, #120	@ 0x78
 800cb8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cb8e:	6823      	ldr	r3, [r4, #0]
 800cb90:	6831      	ldr	r1, [r6, #0]
 800cb92:	061f      	lsls	r7, r3, #24
 800cb94:	f851 5b04 	ldr.w	r5, [r1], #4
 800cb98:	d402      	bmi.n	800cba0 <_printf_i+0x188>
 800cb9a:	065f      	lsls	r7, r3, #25
 800cb9c:	bf48      	it	mi
 800cb9e:	b2ad      	uxthmi	r5, r5
 800cba0:	6031      	str	r1, [r6, #0]
 800cba2:	07d9      	lsls	r1, r3, #31
 800cba4:	bf44      	itt	mi
 800cba6:	f043 0320 	orrmi.w	r3, r3, #32
 800cbaa:	6023      	strmi	r3, [r4, #0]
 800cbac:	b11d      	cbz	r5, 800cbb6 <_printf_i+0x19e>
 800cbae:	2310      	movs	r3, #16
 800cbb0:	e7ac      	b.n	800cb0c <_printf_i+0xf4>
 800cbb2:	4827      	ldr	r0, [pc, #156]	@ (800cc50 <_printf_i+0x238>)
 800cbb4:	e7e9      	b.n	800cb8a <_printf_i+0x172>
 800cbb6:	6823      	ldr	r3, [r4, #0]
 800cbb8:	f023 0320 	bic.w	r3, r3, #32
 800cbbc:	6023      	str	r3, [r4, #0]
 800cbbe:	e7f6      	b.n	800cbae <_printf_i+0x196>
 800cbc0:	4616      	mov	r6, r2
 800cbc2:	e7bd      	b.n	800cb40 <_printf_i+0x128>
 800cbc4:	6833      	ldr	r3, [r6, #0]
 800cbc6:	6825      	ldr	r5, [r4, #0]
 800cbc8:	6961      	ldr	r1, [r4, #20]
 800cbca:	1d18      	adds	r0, r3, #4
 800cbcc:	6030      	str	r0, [r6, #0]
 800cbce:	062e      	lsls	r6, r5, #24
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	d501      	bpl.n	800cbd8 <_printf_i+0x1c0>
 800cbd4:	6019      	str	r1, [r3, #0]
 800cbd6:	e002      	b.n	800cbde <_printf_i+0x1c6>
 800cbd8:	0668      	lsls	r0, r5, #25
 800cbda:	d5fb      	bpl.n	800cbd4 <_printf_i+0x1bc>
 800cbdc:	8019      	strh	r1, [r3, #0]
 800cbde:	2300      	movs	r3, #0
 800cbe0:	6123      	str	r3, [r4, #16]
 800cbe2:	4616      	mov	r6, r2
 800cbe4:	e7bc      	b.n	800cb60 <_printf_i+0x148>
 800cbe6:	6833      	ldr	r3, [r6, #0]
 800cbe8:	1d1a      	adds	r2, r3, #4
 800cbea:	6032      	str	r2, [r6, #0]
 800cbec:	681e      	ldr	r6, [r3, #0]
 800cbee:	6862      	ldr	r2, [r4, #4]
 800cbf0:	2100      	movs	r1, #0
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	f7f3 fb0c 	bl	8000210 <memchr>
 800cbf8:	b108      	cbz	r0, 800cbfe <_printf_i+0x1e6>
 800cbfa:	1b80      	subs	r0, r0, r6
 800cbfc:	6060      	str	r0, [r4, #4]
 800cbfe:	6863      	ldr	r3, [r4, #4]
 800cc00:	6123      	str	r3, [r4, #16]
 800cc02:	2300      	movs	r3, #0
 800cc04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc08:	e7aa      	b.n	800cb60 <_printf_i+0x148>
 800cc0a:	6923      	ldr	r3, [r4, #16]
 800cc0c:	4632      	mov	r2, r6
 800cc0e:	4649      	mov	r1, r9
 800cc10:	4640      	mov	r0, r8
 800cc12:	47d0      	blx	sl
 800cc14:	3001      	adds	r0, #1
 800cc16:	d0ad      	beq.n	800cb74 <_printf_i+0x15c>
 800cc18:	6823      	ldr	r3, [r4, #0]
 800cc1a:	079b      	lsls	r3, r3, #30
 800cc1c:	d413      	bmi.n	800cc46 <_printf_i+0x22e>
 800cc1e:	68e0      	ldr	r0, [r4, #12]
 800cc20:	9b03      	ldr	r3, [sp, #12]
 800cc22:	4298      	cmp	r0, r3
 800cc24:	bfb8      	it	lt
 800cc26:	4618      	movlt	r0, r3
 800cc28:	e7a6      	b.n	800cb78 <_printf_i+0x160>
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	4632      	mov	r2, r6
 800cc2e:	4649      	mov	r1, r9
 800cc30:	4640      	mov	r0, r8
 800cc32:	47d0      	blx	sl
 800cc34:	3001      	adds	r0, #1
 800cc36:	d09d      	beq.n	800cb74 <_printf_i+0x15c>
 800cc38:	3501      	adds	r5, #1
 800cc3a:	68e3      	ldr	r3, [r4, #12]
 800cc3c:	9903      	ldr	r1, [sp, #12]
 800cc3e:	1a5b      	subs	r3, r3, r1
 800cc40:	42ab      	cmp	r3, r5
 800cc42:	dcf2      	bgt.n	800cc2a <_printf_i+0x212>
 800cc44:	e7eb      	b.n	800cc1e <_printf_i+0x206>
 800cc46:	2500      	movs	r5, #0
 800cc48:	f104 0619 	add.w	r6, r4, #25
 800cc4c:	e7f5      	b.n	800cc3a <_printf_i+0x222>
 800cc4e:	bf00      	nop
 800cc50:	08011422 	.word	0x08011422
 800cc54:	08011433 	.word	0x08011433

0800cc58 <std>:
 800cc58:	2300      	movs	r3, #0
 800cc5a:	b510      	push	{r4, lr}
 800cc5c:	4604      	mov	r4, r0
 800cc5e:	e9c0 3300 	strd	r3, r3, [r0]
 800cc62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc66:	6083      	str	r3, [r0, #8]
 800cc68:	8181      	strh	r1, [r0, #12]
 800cc6a:	6643      	str	r3, [r0, #100]	@ 0x64
 800cc6c:	81c2      	strh	r2, [r0, #14]
 800cc6e:	6183      	str	r3, [r0, #24]
 800cc70:	4619      	mov	r1, r3
 800cc72:	2208      	movs	r2, #8
 800cc74:	305c      	adds	r0, #92	@ 0x5c
 800cc76:	f000 fa2d 	bl	800d0d4 <memset>
 800cc7a:	4b0d      	ldr	r3, [pc, #52]	@ (800ccb0 <std+0x58>)
 800cc7c:	6263      	str	r3, [r4, #36]	@ 0x24
 800cc7e:	4b0d      	ldr	r3, [pc, #52]	@ (800ccb4 <std+0x5c>)
 800cc80:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cc82:	4b0d      	ldr	r3, [pc, #52]	@ (800ccb8 <std+0x60>)
 800cc84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cc86:	4b0d      	ldr	r3, [pc, #52]	@ (800ccbc <std+0x64>)
 800cc88:	6323      	str	r3, [r4, #48]	@ 0x30
 800cc8a:	4b0d      	ldr	r3, [pc, #52]	@ (800ccc0 <std+0x68>)
 800cc8c:	6224      	str	r4, [r4, #32]
 800cc8e:	429c      	cmp	r4, r3
 800cc90:	d006      	beq.n	800cca0 <std+0x48>
 800cc92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cc96:	4294      	cmp	r4, r2
 800cc98:	d002      	beq.n	800cca0 <std+0x48>
 800cc9a:	33d0      	adds	r3, #208	@ 0xd0
 800cc9c:	429c      	cmp	r4, r3
 800cc9e:	d105      	bne.n	800ccac <std+0x54>
 800cca0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cca8:	f000 baa0 	b.w	800d1ec <__retarget_lock_init_recursive>
 800ccac:	bd10      	pop	{r4, pc}
 800ccae:	bf00      	nop
 800ccb0:	0800cf25 	.word	0x0800cf25
 800ccb4:	0800cf47 	.word	0x0800cf47
 800ccb8:	0800cf7f 	.word	0x0800cf7f
 800ccbc:	0800cfa3 	.word	0x0800cfa3
 800ccc0:	2000b71c 	.word	0x2000b71c

0800ccc4 <stdio_exit_handler>:
 800ccc4:	4a02      	ldr	r2, [pc, #8]	@ (800ccd0 <stdio_exit_handler+0xc>)
 800ccc6:	4903      	ldr	r1, [pc, #12]	@ (800ccd4 <stdio_exit_handler+0x10>)
 800ccc8:	4803      	ldr	r0, [pc, #12]	@ (800ccd8 <stdio_exit_handler+0x14>)
 800ccca:	f000 b869 	b.w	800cda0 <_fwalk_sglue>
 800ccce:	bf00      	nop
 800ccd0:	20000010 	.word	0x20000010
 800ccd4:	0800ebf9 	.word	0x0800ebf9
 800ccd8:	20000020 	.word	0x20000020

0800ccdc <cleanup_stdio>:
 800ccdc:	6841      	ldr	r1, [r0, #4]
 800ccde:	4b0c      	ldr	r3, [pc, #48]	@ (800cd10 <cleanup_stdio+0x34>)
 800cce0:	4299      	cmp	r1, r3
 800cce2:	b510      	push	{r4, lr}
 800cce4:	4604      	mov	r4, r0
 800cce6:	d001      	beq.n	800ccec <cleanup_stdio+0x10>
 800cce8:	f001 ff86 	bl	800ebf8 <_fflush_r>
 800ccec:	68a1      	ldr	r1, [r4, #8]
 800ccee:	4b09      	ldr	r3, [pc, #36]	@ (800cd14 <cleanup_stdio+0x38>)
 800ccf0:	4299      	cmp	r1, r3
 800ccf2:	d002      	beq.n	800ccfa <cleanup_stdio+0x1e>
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f001 ff7f 	bl	800ebf8 <_fflush_r>
 800ccfa:	68e1      	ldr	r1, [r4, #12]
 800ccfc:	4b06      	ldr	r3, [pc, #24]	@ (800cd18 <cleanup_stdio+0x3c>)
 800ccfe:	4299      	cmp	r1, r3
 800cd00:	d004      	beq.n	800cd0c <cleanup_stdio+0x30>
 800cd02:	4620      	mov	r0, r4
 800cd04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd08:	f001 bf76 	b.w	800ebf8 <_fflush_r>
 800cd0c:	bd10      	pop	{r4, pc}
 800cd0e:	bf00      	nop
 800cd10:	2000b71c 	.word	0x2000b71c
 800cd14:	2000b784 	.word	0x2000b784
 800cd18:	2000b7ec 	.word	0x2000b7ec

0800cd1c <global_stdio_init.part.0>:
 800cd1c:	b510      	push	{r4, lr}
 800cd1e:	4b0b      	ldr	r3, [pc, #44]	@ (800cd4c <global_stdio_init.part.0+0x30>)
 800cd20:	4c0b      	ldr	r4, [pc, #44]	@ (800cd50 <global_stdio_init.part.0+0x34>)
 800cd22:	4a0c      	ldr	r2, [pc, #48]	@ (800cd54 <global_stdio_init.part.0+0x38>)
 800cd24:	601a      	str	r2, [r3, #0]
 800cd26:	4620      	mov	r0, r4
 800cd28:	2200      	movs	r2, #0
 800cd2a:	2104      	movs	r1, #4
 800cd2c:	f7ff ff94 	bl	800cc58 <std>
 800cd30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cd34:	2201      	movs	r2, #1
 800cd36:	2109      	movs	r1, #9
 800cd38:	f7ff ff8e 	bl	800cc58 <std>
 800cd3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cd40:	2202      	movs	r2, #2
 800cd42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd46:	2112      	movs	r1, #18
 800cd48:	f7ff bf86 	b.w	800cc58 <std>
 800cd4c:	2000b854 	.word	0x2000b854
 800cd50:	2000b71c 	.word	0x2000b71c
 800cd54:	0800ccc5 	.word	0x0800ccc5

0800cd58 <__sfp_lock_acquire>:
 800cd58:	4801      	ldr	r0, [pc, #4]	@ (800cd60 <__sfp_lock_acquire+0x8>)
 800cd5a:	f000 ba48 	b.w	800d1ee <__retarget_lock_acquire_recursive>
 800cd5e:	bf00      	nop
 800cd60:	2000b85d 	.word	0x2000b85d

0800cd64 <__sfp_lock_release>:
 800cd64:	4801      	ldr	r0, [pc, #4]	@ (800cd6c <__sfp_lock_release+0x8>)
 800cd66:	f000 ba43 	b.w	800d1f0 <__retarget_lock_release_recursive>
 800cd6a:	bf00      	nop
 800cd6c:	2000b85d 	.word	0x2000b85d

0800cd70 <__sinit>:
 800cd70:	b510      	push	{r4, lr}
 800cd72:	4604      	mov	r4, r0
 800cd74:	f7ff fff0 	bl	800cd58 <__sfp_lock_acquire>
 800cd78:	6a23      	ldr	r3, [r4, #32]
 800cd7a:	b11b      	cbz	r3, 800cd84 <__sinit+0x14>
 800cd7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd80:	f7ff bff0 	b.w	800cd64 <__sfp_lock_release>
 800cd84:	4b04      	ldr	r3, [pc, #16]	@ (800cd98 <__sinit+0x28>)
 800cd86:	6223      	str	r3, [r4, #32]
 800cd88:	4b04      	ldr	r3, [pc, #16]	@ (800cd9c <__sinit+0x2c>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d1f5      	bne.n	800cd7c <__sinit+0xc>
 800cd90:	f7ff ffc4 	bl	800cd1c <global_stdio_init.part.0>
 800cd94:	e7f2      	b.n	800cd7c <__sinit+0xc>
 800cd96:	bf00      	nop
 800cd98:	0800ccdd 	.word	0x0800ccdd
 800cd9c:	2000b854 	.word	0x2000b854

0800cda0 <_fwalk_sglue>:
 800cda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cda4:	4607      	mov	r7, r0
 800cda6:	4688      	mov	r8, r1
 800cda8:	4614      	mov	r4, r2
 800cdaa:	2600      	movs	r6, #0
 800cdac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cdb0:	f1b9 0901 	subs.w	r9, r9, #1
 800cdb4:	d505      	bpl.n	800cdc2 <_fwalk_sglue+0x22>
 800cdb6:	6824      	ldr	r4, [r4, #0]
 800cdb8:	2c00      	cmp	r4, #0
 800cdba:	d1f7      	bne.n	800cdac <_fwalk_sglue+0xc>
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdc2:	89ab      	ldrh	r3, [r5, #12]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d907      	bls.n	800cdd8 <_fwalk_sglue+0x38>
 800cdc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cdcc:	3301      	adds	r3, #1
 800cdce:	d003      	beq.n	800cdd8 <_fwalk_sglue+0x38>
 800cdd0:	4629      	mov	r1, r5
 800cdd2:	4638      	mov	r0, r7
 800cdd4:	47c0      	blx	r8
 800cdd6:	4306      	orrs	r6, r0
 800cdd8:	3568      	adds	r5, #104	@ 0x68
 800cdda:	e7e9      	b.n	800cdb0 <_fwalk_sglue+0x10>

0800cddc <iprintf>:
 800cddc:	b40f      	push	{r0, r1, r2, r3}
 800cdde:	b507      	push	{r0, r1, r2, lr}
 800cde0:	4906      	ldr	r1, [pc, #24]	@ (800cdfc <iprintf+0x20>)
 800cde2:	ab04      	add	r3, sp, #16
 800cde4:	6808      	ldr	r0, [r1, #0]
 800cde6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdea:	6881      	ldr	r1, [r0, #8]
 800cdec:	9301      	str	r3, [sp, #4]
 800cdee:	f001 fd67 	bl	800e8c0 <_vfiprintf_r>
 800cdf2:	b003      	add	sp, #12
 800cdf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cdf8:	b004      	add	sp, #16
 800cdfa:	4770      	bx	lr
 800cdfc:	2000001c 	.word	0x2000001c

0800ce00 <_puts_r>:
 800ce00:	6a03      	ldr	r3, [r0, #32]
 800ce02:	b570      	push	{r4, r5, r6, lr}
 800ce04:	6884      	ldr	r4, [r0, #8]
 800ce06:	4605      	mov	r5, r0
 800ce08:	460e      	mov	r6, r1
 800ce0a:	b90b      	cbnz	r3, 800ce10 <_puts_r+0x10>
 800ce0c:	f7ff ffb0 	bl	800cd70 <__sinit>
 800ce10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce12:	07db      	lsls	r3, r3, #31
 800ce14:	d405      	bmi.n	800ce22 <_puts_r+0x22>
 800ce16:	89a3      	ldrh	r3, [r4, #12]
 800ce18:	0598      	lsls	r0, r3, #22
 800ce1a:	d402      	bmi.n	800ce22 <_puts_r+0x22>
 800ce1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce1e:	f000 f9e6 	bl	800d1ee <__retarget_lock_acquire_recursive>
 800ce22:	89a3      	ldrh	r3, [r4, #12]
 800ce24:	0719      	lsls	r1, r3, #28
 800ce26:	d502      	bpl.n	800ce2e <_puts_r+0x2e>
 800ce28:	6923      	ldr	r3, [r4, #16]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d135      	bne.n	800ce9a <_puts_r+0x9a>
 800ce2e:	4621      	mov	r1, r4
 800ce30:	4628      	mov	r0, r5
 800ce32:	f000 f8f9 	bl	800d028 <__swsetup_r>
 800ce36:	b380      	cbz	r0, 800ce9a <_puts_r+0x9a>
 800ce38:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ce3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce3e:	07da      	lsls	r2, r3, #31
 800ce40:	d405      	bmi.n	800ce4e <_puts_r+0x4e>
 800ce42:	89a3      	ldrh	r3, [r4, #12]
 800ce44:	059b      	lsls	r3, r3, #22
 800ce46:	d402      	bmi.n	800ce4e <_puts_r+0x4e>
 800ce48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce4a:	f000 f9d1 	bl	800d1f0 <__retarget_lock_release_recursive>
 800ce4e:	4628      	mov	r0, r5
 800ce50:	bd70      	pop	{r4, r5, r6, pc}
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	da04      	bge.n	800ce60 <_puts_r+0x60>
 800ce56:	69a2      	ldr	r2, [r4, #24]
 800ce58:	429a      	cmp	r2, r3
 800ce5a:	dc17      	bgt.n	800ce8c <_puts_r+0x8c>
 800ce5c:	290a      	cmp	r1, #10
 800ce5e:	d015      	beq.n	800ce8c <_puts_r+0x8c>
 800ce60:	6823      	ldr	r3, [r4, #0]
 800ce62:	1c5a      	adds	r2, r3, #1
 800ce64:	6022      	str	r2, [r4, #0]
 800ce66:	7019      	strb	r1, [r3, #0]
 800ce68:	68a3      	ldr	r3, [r4, #8]
 800ce6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ce6e:	3b01      	subs	r3, #1
 800ce70:	60a3      	str	r3, [r4, #8]
 800ce72:	2900      	cmp	r1, #0
 800ce74:	d1ed      	bne.n	800ce52 <_puts_r+0x52>
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	da11      	bge.n	800ce9e <_puts_r+0x9e>
 800ce7a:	4622      	mov	r2, r4
 800ce7c:	210a      	movs	r1, #10
 800ce7e:	4628      	mov	r0, r5
 800ce80:	f000 f893 	bl	800cfaa <__swbuf_r>
 800ce84:	3001      	adds	r0, #1
 800ce86:	d0d7      	beq.n	800ce38 <_puts_r+0x38>
 800ce88:	250a      	movs	r5, #10
 800ce8a:	e7d7      	b.n	800ce3c <_puts_r+0x3c>
 800ce8c:	4622      	mov	r2, r4
 800ce8e:	4628      	mov	r0, r5
 800ce90:	f000 f88b 	bl	800cfaa <__swbuf_r>
 800ce94:	3001      	adds	r0, #1
 800ce96:	d1e7      	bne.n	800ce68 <_puts_r+0x68>
 800ce98:	e7ce      	b.n	800ce38 <_puts_r+0x38>
 800ce9a:	3e01      	subs	r6, #1
 800ce9c:	e7e4      	b.n	800ce68 <_puts_r+0x68>
 800ce9e:	6823      	ldr	r3, [r4, #0]
 800cea0:	1c5a      	adds	r2, r3, #1
 800cea2:	6022      	str	r2, [r4, #0]
 800cea4:	220a      	movs	r2, #10
 800cea6:	701a      	strb	r2, [r3, #0]
 800cea8:	e7ee      	b.n	800ce88 <_puts_r+0x88>
	...

0800ceac <puts>:
 800ceac:	4b02      	ldr	r3, [pc, #8]	@ (800ceb8 <puts+0xc>)
 800ceae:	4601      	mov	r1, r0
 800ceb0:	6818      	ldr	r0, [r3, #0]
 800ceb2:	f7ff bfa5 	b.w	800ce00 <_puts_r>
 800ceb6:	bf00      	nop
 800ceb8:	2000001c 	.word	0x2000001c

0800cebc <sniprintf>:
 800cebc:	b40c      	push	{r2, r3}
 800cebe:	b530      	push	{r4, r5, lr}
 800cec0:	4b17      	ldr	r3, [pc, #92]	@ (800cf20 <sniprintf+0x64>)
 800cec2:	1e0c      	subs	r4, r1, #0
 800cec4:	681d      	ldr	r5, [r3, #0]
 800cec6:	b09d      	sub	sp, #116	@ 0x74
 800cec8:	da08      	bge.n	800cedc <sniprintf+0x20>
 800ceca:	238b      	movs	r3, #139	@ 0x8b
 800cecc:	602b      	str	r3, [r5, #0]
 800cece:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ced2:	b01d      	add	sp, #116	@ 0x74
 800ced4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ced8:	b002      	add	sp, #8
 800ceda:	4770      	bx	lr
 800cedc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cee0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cee4:	bf14      	ite	ne
 800cee6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ceea:	4623      	moveq	r3, r4
 800ceec:	9304      	str	r3, [sp, #16]
 800ceee:	9307      	str	r3, [sp, #28]
 800cef0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cef4:	9002      	str	r0, [sp, #8]
 800cef6:	9006      	str	r0, [sp, #24]
 800cef8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cefc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cefe:	ab21      	add	r3, sp, #132	@ 0x84
 800cf00:	a902      	add	r1, sp, #8
 800cf02:	4628      	mov	r0, r5
 800cf04:	9301      	str	r3, [sp, #4]
 800cf06:	f001 fbb5 	bl	800e674 <_svfiprintf_r>
 800cf0a:	1c43      	adds	r3, r0, #1
 800cf0c:	bfbc      	itt	lt
 800cf0e:	238b      	movlt	r3, #139	@ 0x8b
 800cf10:	602b      	strlt	r3, [r5, #0]
 800cf12:	2c00      	cmp	r4, #0
 800cf14:	d0dd      	beq.n	800ced2 <sniprintf+0x16>
 800cf16:	9b02      	ldr	r3, [sp, #8]
 800cf18:	2200      	movs	r2, #0
 800cf1a:	701a      	strb	r2, [r3, #0]
 800cf1c:	e7d9      	b.n	800ced2 <sniprintf+0x16>
 800cf1e:	bf00      	nop
 800cf20:	2000001c 	.word	0x2000001c

0800cf24 <__sread>:
 800cf24:	b510      	push	{r4, lr}
 800cf26:	460c      	mov	r4, r1
 800cf28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf2c:	f000 f900 	bl	800d130 <_read_r>
 800cf30:	2800      	cmp	r0, #0
 800cf32:	bfab      	itete	ge
 800cf34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf36:	89a3      	ldrhlt	r3, [r4, #12]
 800cf38:	181b      	addge	r3, r3, r0
 800cf3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf3e:	bfac      	ite	ge
 800cf40:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf42:	81a3      	strhlt	r3, [r4, #12]
 800cf44:	bd10      	pop	{r4, pc}

0800cf46 <__swrite>:
 800cf46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf4a:	461f      	mov	r7, r3
 800cf4c:	898b      	ldrh	r3, [r1, #12]
 800cf4e:	05db      	lsls	r3, r3, #23
 800cf50:	4605      	mov	r5, r0
 800cf52:	460c      	mov	r4, r1
 800cf54:	4616      	mov	r6, r2
 800cf56:	d505      	bpl.n	800cf64 <__swrite+0x1e>
 800cf58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf5c:	2302      	movs	r3, #2
 800cf5e:	2200      	movs	r2, #0
 800cf60:	f000 f8d4 	bl	800d10c <_lseek_r>
 800cf64:	89a3      	ldrh	r3, [r4, #12]
 800cf66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf6e:	81a3      	strh	r3, [r4, #12]
 800cf70:	4632      	mov	r2, r6
 800cf72:	463b      	mov	r3, r7
 800cf74:	4628      	mov	r0, r5
 800cf76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf7a:	f000 b8fb 	b.w	800d174 <_write_r>

0800cf7e <__sseek>:
 800cf7e:	b510      	push	{r4, lr}
 800cf80:	460c      	mov	r4, r1
 800cf82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf86:	f000 f8c1 	bl	800d10c <_lseek_r>
 800cf8a:	1c43      	adds	r3, r0, #1
 800cf8c:	89a3      	ldrh	r3, [r4, #12]
 800cf8e:	bf15      	itete	ne
 800cf90:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf9a:	81a3      	strheq	r3, [r4, #12]
 800cf9c:	bf18      	it	ne
 800cf9e:	81a3      	strhne	r3, [r4, #12]
 800cfa0:	bd10      	pop	{r4, pc}

0800cfa2 <__sclose>:
 800cfa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfa6:	f000 b8a1 	b.w	800d0ec <_close_r>

0800cfaa <__swbuf_r>:
 800cfaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfac:	460e      	mov	r6, r1
 800cfae:	4614      	mov	r4, r2
 800cfb0:	4605      	mov	r5, r0
 800cfb2:	b118      	cbz	r0, 800cfbc <__swbuf_r+0x12>
 800cfb4:	6a03      	ldr	r3, [r0, #32]
 800cfb6:	b90b      	cbnz	r3, 800cfbc <__swbuf_r+0x12>
 800cfb8:	f7ff feda 	bl	800cd70 <__sinit>
 800cfbc:	69a3      	ldr	r3, [r4, #24]
 800cfbe:	60a3      	str	r3, [r4, #8]
 800cfc0:	89a3      	ldrh	r3, [r4, #12]
 800cfc2:	071a      	lsls	r2, r3, #28
 800cfc4:	d501      	bpl.n	800cfca <__swbuf_r+0x20>
 800cfc6:	6923      	ldr	r3, [r4, #16]
 800cfc8:	b943      	cbnz	r3, 800cfdc <__swbuf_r+0x32>
 800cfca:	4621      	mov	r1, r4
 800cfcc:	4628      	mov	r0, r5
 800cfce:	f000 f82b 	bl	800d028 <__swsetup_r>
 800cfd2:	b118      	cbz	r0, 800cfdc <__swbuf_r+0x32>
 800cfd4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cfd8:	4638      	mov	r0, r7
 800cfda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfdc:	6823      	ldr	r3, [r4, #0]
 800cfde:	6922      	ldr	r2, [r4, #16]
 800cfe0:	1a98      	subs	r0, r3, r2
 800cfe2:	6963      	ldr	r3, [r4, #20]
 800cfe4:	b2f6      	uxtb	r6, r6
 800cfe6:	4283      	cmp	r3, r0
 800cfe8:	4637      	mov	r7, r6
 800cfea:	dc05      	bgt.n	800cff8 <__swbuf_r+0x4e>
 800cfec:	4621      	mov	r1, r4
 800cfee:	4628      	mov	r0, r5
 800cff0:	f001 fe02 	bl	800ebf8 <_fflush_r>
 800cff4:	2800      	cmp	r0, #0
 800cff6:	d1ed      	bne.n	800cfd4 <__swbuf_r+0x2a>
 800cff8:	68a3      	ldr	r3, [r4, #8]
 800cffa:	3b01      	subs	r3, #1
 800cffc:	60a3      	str	r3, [r4, #8]
 800cffe:	6823      	ldr	r3, [r4, #0]
 800d000:	1c5a      	adds	r2, r3, #1
 800d002:	6022      	str	r2, [r4, #0]
 800d004:	701e      	strb	r6, [r3, #0]
 800d006:	6962      	ldr	r2, [r4, #20]
 800d008:	1c43      	adds	r3, r0, #1
 800d00a:	429a      	cmp	r2, r3
 800d00c:	d004      	beq.n	800d018 <__swbuf_r+0x6e>
 800d00e:	89a3      	ldrh	r3, [r4, #12]
 800d010:	07db      	lsls	r3, r3, #31
 800d012:	d5e1      	bpl.n	800cfd8 <__swbuf_r+0x2e>
 800d014:	2e0a      	cmp	r6, #10
 800d016:	d1df      	bne.n	800cfd8 <__swbuf_r+0x2e>
 800d018:	4621      	mov	r1, r4
 800d01a:	4628      	mov	r0, r5
 800d01c:	f001 fdec 	bl	800ebf8 <_fflush_r>
 800d020:	2800      	cmp	r0, #0
 800d022:	d0d9      	beq.n	800cfd8 <__swbuf_r+0x2e>
 800d024:	e7d6      	b.n	800cfd4 <__swbuf_r+0x2a>
	...

0800d028 <__swsetup_r>:
 800d028:	b538      	push	{r3, r4, r5, lr}
 800d02a:	4b29      	ldr	r3, [pc, #164]	@ (800d0d0 <__swsetup_r+0xa8>)
 800d02c:	4605      	mov	r5, r0
 800d02e:	6818      	ldr	r0, [r3, #0]
 800d030:	460c      	mov	r4, r1
 800d032:	b118      	cbz	r0, 800d03c <__swsetup_r+0x14>
 800d034:	6a03      	ldr	r3, [r0, #32]
 800d036:	b90b      	cbnz	r3, 800d03c <__swsetup_r+0x14>
 800d038:	f7ff fe9a 	bl	800cd70 <__sinit>
 800d03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d040:	0719      	lsls	r1, r3, #28
 800d042:	d422      	bmi.n	800d08a <__swsetup_r+0x62>
 800d044:	06da      	lsls	r2, r3, #27
 800d046:	d407      	bmi.n	800d058 <__swsetup_r+0x30>
 800d048:	2209      	movs	r2, #9
 800d04a:	602a      	str	r2, [r5, #0]
 800d04c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d050:	81a3      	strh	r3, [r4, #12]
 800d052:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d056:	e033      	b.n	800d0c0 <__swsetup_r+0x98>
 800d058:	0758      	lsls	r0, r3, #29
 800d05a:	d512      	bpl.n	800d082 <__swsetup_r+0x5a>
 800d05c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d05e:	b141      	cbz	r1, 800d072 <__swsetup_r+0x4a>
 800d060:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d064:	4299      	cmp	r1, r3
 800d066:	d002      	beq.n	800d06e <__swsetup_r+0x46>
 800d068:	4628      	mov	r0, r5
 800d06a:	f7ff f8a5 	bl	800c1b8 <_free_r>
 800d06e:	2300      	movs	r3, #0
 800d070:	6363      	str	r3, [r4, #52]	@ 0x34
 800d072:	89a3      	ldrh	r3, [r4, #12]
 800d074:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d078:	81a3      	strh	r3, [r4, #12]
 800d07a:	2300      	movs	r3, #0
 800d07c:	6063      	str	r3, [r4, #4]
 800d07e:	6923      	ldr	r3, [r4, #16]
 800d080:	6023      	str	r3, [r4, #0]
 800d082:	89a3      	ldrh	r3, [r4, #12]
 800d084:	f043 0308 	orr.w	r3, r3, #8
 800d088:	81a3      	strh	r3, [r4, #12]
 800d08a:	6923      	ldr	r3, [r4, #16]
 800d08c:	b94b      	cbnz	r3, 800d0a2 <__swsetup_r+0x7a>
 800d08e:	89a3      	ldrh	r3, [r4, #12]
 800d090:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d098:	d003      	beq.n	800d0a2 <__swsetup_r+0x7a>
 800d09a:	4621      	mov	r1, r4
 800d09c:	4628      	mov	r0, r5
 800d09e:	f001 fdf9 	bl	800ec94 <__smakebuf_r>
 800d0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0a6:	f013 0201 	ands.w	r2, r3, #1
 800d0aa:	d00a      	beq.n	800d0c2 <__swsetup_r+0x9a>
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	60a2      	str	r2, [r4, #8]
 800d0b0:	6962      	ldr	r2, [r4, #20]
 800d0b2:	4252      	negs	r2, r2
 800d0b4:	61a2      	str	r2, [r4, #24]
 800d0b6:	6922      	ldr	r2, [r4, #16]
 800d0b8:	b942      	cbnz	r2, 800d0cc <__swsetup_r+0xa4>
 800d0ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d0be:	d1c5      	bne.n	800d04c <__swsetup_r+0x24>
 800d0c0:	bd38      	pop	{r3, r4, r5, pc}
 800d0c2:	0799      	lsls	r1, r3, #30
 800d0c4:	bf58      	it	pl
 800d0c6:	6962      	ldrpl	r2, [r4, #20]
 800d0c8:	60a2      	str	r2, [r4, #8]
 800d0ca:	e7f4      	b.n	800d0b6 <__swsetup_r+0x8e>
 800d0cc:	2000      	movs	r0, #0
 800d0ce:	e7f7      	b.n	800d0c0 <__swsetup_r+0x98>
 800d0d0:	2000001c 	.word	0x2000001c

0800d0d4 <memset>:
 800d0d4:	4402      	add	r2, r0
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	4293      	cmp	r3, r2
 800d0da:	d100      	bne.n	800d0de <memset+0xa>
 800d0dc:	4770      	bx	lr
 800d0de:	f803 1b01 	strb.w	r1, [r3], #1
 800d0e2:	e7f9      	b.n	800d0d8 <memset+0x4>

0800d0e4 <_localeconv_r>:
 800d0e4:	4800      	ldr	r0, [pc, #0]	@ (800d0e8 <_localeconv_r+0x4>)
 800d0e6:	4770      	bx	lr
 800d0e8:	2000015c 	.word	0x2000015c

0800d0ec <_close_r>:
 800d0ec:	b538      	push	{r3, r4, r5, lr}
 800d0ee:	4d06      	ldr	r5, [pc, #24]	@ (800d108 <_close_r+0x1c>)
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	4604      	mov	r4, r0
 800d0f4:	4608      	mov	r0, r1
 800d0f6:	602b      	str	r3, [r5, #0]
 800d0f8:	f7f6 fa58 	bl	80035ac <_close>
 800d0fc:	1c43      	adds	r3, r0, #1
 800d0fe:	d102      	bne.n	800d106 <_close_r+0x1a>
 800d100:	682b      	ldr	r3, [r5, #0]
 800d102:	b103      	cbz	r3, 800d106 <_close_r+0x1a>
 800d104:	6023      	str	r3, [r4, #0]
 800d106:	bd38      	pop	{r3, r4, r5, pc}
 800d108:	2000b858 	.word	0x2000b858

0800d10c <_lseek_r>:
 800d10c:	b538      	push	{r3, r4, r5, lr}
 800d10e:	4d07      	ldr	r5, [pc, #28]	@ (800d12c <_lseek_r+0x20>)
 800d110:	4604      	mov	r4, r0
 800d112:	4608      	mov	r0, r1
 800d114:	4611      	mov	r1, r2
 800d116:	2200      	movs	r2, #0
 800d118:	602a      	str	r2, [r5, #0]
 800d11a:	461a      	mov	r2, r3
 800d11c:	f7f6 fa6d 	bl	80035fa <_lseek>
 800d120:	1c43      	adds	r3, r0, #1
 800d122:	d102      	bne.n	800d12a <_lseek_r+0x1e>
 800d124:	682b      	ldr	r3, [r5, #0]
 800d126:	b103      	cbz	r3, 800d12a <_lseek_r+0x1e>
 800d128:	6023      	str	r3, [r4, #0]
 800d12a:	bd38      	pop	{r3, r4, r5, pc}
 800d12c:	2000b858 	.word	0x2000b858

0800d130 <_read_r>:
 800d130:	b538      	push	{r3, r4, r5, lr}
 800d132:	4d07      	ldr	r5, [pc, #28]	@ (800d150 <_read_r+0x20>)
 800d134:	4604      	mov	r4, r0
 800d136:	4608      	mov	r0, r1
 800d138:	4611      	mov	r1, r2
 800d13a:	2200      	movs	r2, #0
 800d13c:	602a      	str	r2, [r5, #0]
 800d13e:	461a      	mov	r2, r3
 800d140:	f7f6 fa17 	bl	8003572 <_read>
 800d144:	1c43      	adds	r3, r0, #1
 800d146:	d102      	bne.n	800d14e <_read_r+0x1e>
 800d148:	682b      	ldr	r3, [r5, #0]
 800d14a:	b103      	cbz	r3, 800d14e <_read_r+0x1e>
 800d14c:	6023      	str	r3, [r4, #0]
 800d14e:	bd38      	pop	{r3, r4, r5, pc}
 800d150:	2000b858 	.word	0x2000b858

0800d154 <_sbrk_r>:
 800d154:	b538      	push	{r3, r4, r5, lr}
 800d156:	4d06      	ldr	r5, [pc, #24]	@ (800d170 <_sbrk_r+0x1c>)
 800d158:	2300      	movs	r3, #0
 800d15a:	4604      	mov	r4, r0
 800d15c:	4608      	mov	r0, r1
 800d15e:	602b      	str	r3, [r5, #0]
 800d160:	f7f6 fa58 	bl	8003614 <_sbrk>
 800d164:	1c43      	adds	r3, r0, #1
 800d166:	d102      	bne.n	800d16e <_sbrk_r+0x1a>
 800d168:	682b      	ldr	r3, [r5, #0]
 800d16a:	b103      	cbz	r3, 800d16e <_sbrk_r+0x1a>
 800d16c:	6023      	str	r3, [r4, #0]
 800d16e:	bd38      	pop	{r3, r4, r5, pc}
 800d170:	2000b858 	.word	0x2000b858

0800d174 <_write_r>:
 800d174:	b538      	push	{r3, r4, r5, lr}
 800d176:	4d07      	ldr	r5, [pc, #28]	@ (800d194 <_write_r+0x20>)
 800d178:	4604      	mov	r4, r0
 800d17a:	4608      	mov	r0, r1
 800d17c:	4611      	mov	r1, r2
 800d17e:	2200      	movs	r2, #0
 800d180:	602a      	str	r2, [r5, #0]
 800d182:	461a      	mov	r2, r3
 800d184:	f7f6 fa8e 	bl	80036a4 <_write>
 800d188:	1c43      	adds	r3, r0, #1
 800d18a:	d102      	bne.n	800d192 <_write_r+0x1e>
 800d18c:	682b      	ldr	r3, [r5, #0]
 800d18e:	b103      	cbz	r3, 800d192 <_write_r+0x1e>
 800d190:	6023      	str	r3, [r4, #0]
 800d192:	bd38      	pop	{r3, r4, r5, pc}
 800d194:	2000b858 	.word	0x2000b858

0800d198 <__errno>:
 800d198:	4b01      	ldr	r3, [pc, #4]	@ (800d1a0 <__errno+0x8>)
 800d19a:	6818      	ldr	r0, [r3, #0]
 800d19c:	4770      	bx	lr
 800d19e:	bf00      	nop
 800d1a0:	2000001c 	.word	0x2000001c

0800d1a4 <__libc_init_array>:
 800d1a4:	b570      	push	{r4, r5, r6, lr}
 800d1a6:	4d0d      	ldr	r5, [pc, #52]	@ (800d1dc <__libc_init_array+0x38>)
 800d1a8:	4c0d      	ldr	r4, [pc, #52]	@ (800d1e0 <__libc_init_array+0x3c>)
 800d1aa:	1b64      	subs	r4, r4, r5
 800d1ac:	10a4      	asrs	r4, r4, #2
 800d1ae:	2600      	movs	r6, #0
 800d1b0:	42a6      	cmp	r6, r4
 800d1b2:	d109      	bne.n	800d1c8 <__libc_init_array+0x24>
 800d1b4:	4d0b      	ldr	r5, [pc, #44]	@ (800d1e4 <__libc_init_array+0x40>)
 800d1b6:	4c0c      	ldr	r4, [pc, #48]	@ (800d1e8 <__libc_init_array+0x44>)
 800d1b8:	f003 fdf2 	bl	8010da0 <_init>
 800d1bc:	1b64      	subs	r4, r4, r5
 800d1be:	10a4      	asrs	r4, r4, #2
 800d1c0:	2600      	movs	r6, #0
 800d1c2:	42a6      	cmp	r6, r4
 800d1c4:	d105      	bne.n	800d1d2 <__libc_init_array+0x2e>
 800d1c6:	bd70      	pop	{r4, r5, r6, pc}
 800d1c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1cc:	4798      	blx	r3
 800d1ce:	3601      	adds	r6, #1
 800d1d0:	e7ee      	b.n	800d1b0 <__libc_init_array+0xc>
 800d1d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d1d6:	4798      	blx	r3
 800d1d8:	3601      	adds	r6, #1
 800d1da:	e7f2      	b.n	800d1c2 <__libc_init_array+0x1e>
 800d1dc:	08011bf8 	.word	0x08011bf8
 800d1e0:	08011bf8 	.word	0x08011bf8
 800d1e4:	08011bf8 	.word	0x08011bf8
 800d1e8:	08011bfc 	.word	0x08011bfc

0800d1ec <__retarget_lock_init_recursive>:
 800d1ec:	4770      	bx	lr

0800d1ee <__retarget_lock_acquire_recursive>:
 800d1ee:	4770      	bx	lr

0800d1f0 <__retarget_lock_release_recursive>:
 800d1f0:	4770      	bx	lr

0800d1f2 <memcpy>:
 800d1f2:	440a      	add	r2, r1
 800d1f4:	4291      	cmp	r1, r2
 800d1f6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d1fa:	d100      	bne.n	800d1fe <memcpy+0xc>
 800d1fc:	4770      	bx	lr
 800d1fe:	b510      	push	{r4, lr}
 800d200:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d204:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d208:	4291      	cmp	r1, r2
 800d20a:	d1f9      	bne.n	800d200 <memcpy+0xe>
 800d20c:	bd10      	pop	{r4, pc}

0800d20e <quorem>:
 800d20e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d212:	6903      	ldr	r3, [r0, #16]
 800d214:	690c      	ldr	r4, [r1, #16]
 800d216:	42a3      	cmp	r3, r4
 800d218:	4607      	mov	r7, r0
 800d21a:	db7e      	blt.n	800d31a <quorem+0x10c>
 800d21c:	3c01      	subs	r4, #1
 800d21e:	f101 0814 	add.w	r8, r1, #20
 800d222:	00a3      	lsls	r3, r4, #2
 800d224:	f100 0514 	add.w	r5, r0, #20
 800d228:	9300      	str	r3, [sp, #0]
 800d22a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d22e:	9301      	str	r3, [sp, #4]
 800d230:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d234:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d238:	3301      	adds	r3, #1
 800d23a:	429a      	cmp	r2, r3
 800d23c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d240:	fbb2 f6f3 	udiv	r6, r2, r3
 800d244:	d32e      	bcc.n	800d2a4 <quorem+0x96>
 800d246:	f04f 0a00 	mov.w	sl, #0
 800d24a:	46c4      	mov	ip, r8
 800d24c:	46ae      	mov	lr, r5
 800d24e:	46d3      	mov	fp, sl
 800d250:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d254:	b298      	uxth	r0, r3
 800d256:	fb06 a000 	mla	r0, r6, r0, sl
 800d25a:	0c02      	lsrs	r2, r0, #16
 800d25c:	0c1b      	lsrs	r3, r3, #16
 800d25e:	fb06 2303 	mla	r3, r6, r3, r2
 800d262:	f8de 2000 	ldr.w	r2, [lr]
 800d266:	b280      	uxth	r0, r0
 800d268:	b292      	uxth	r2, r2
 800d26a:	1a12      	subs	r2, r2, r0
 800d26c:	445a      	add	r2, fp
 800d26e:	f8de 0000 	ldr.w	r0, [lr]
 800d272:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d276:	b29b      	uxth	r3, r3
 800d278:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d27c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d280:	b292      	uxth	r2, r2
 800d282:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d286:	45e1      	cmp	r9, ip
 800d288:	f84e 2b04 	str.w	r2, [lr], #4
 800d28c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d290:	d2de      	bcs.n	800d250 <quorem+0x42>
 800d292:	9b00      	ldr	r3, [sp, #0]
 800d294:	58eb      	ldr	r3, [r5, r3]
 800d296:	b92b      	cbnz	r3, 800d2a4 <quorem+0x96>
 800d298:	9b01      	ldr	r3, [sp, #4]
 800d29a:	3b04      	subs	r3, #4
 800d29c:	429d      	cmp	r5, r3
 800d29e:	461a      	mov	r2, r3
 800d2a0:	d32f      	bcc.n	800d302 <quorem+0xf4>
 800d2a2:	613c      	str	r4, [r7, #16]
 800d2a4:	4638      	mov	r0, r7
 800d2a6:	f001 f881 	bl	800e3ac <__mcmp>
 800d2aa:	2800      	cmp	r0, #0
 800d2ac:	db25      	blt.n	800d2fa <quorem+0xec>
 800d2ae:	4629      	mov	r1, r5
 800d2b0:	2000      	movs	r0, #0
 800d2b2:	f858 2b04 	ldr.w	r2, [r8], #4
 800d2b6:	f8d1 c000 	ldr.w	ip, [r1]
 800d2ba:	fa1f fe82 	uxth.w	lr, r2
 800d2be:	fa1f f38c 	uxth.w	r3, ip
 800d2c2:	eba3 030e 	sub.w	r3, r3, lr
 800d2c6:	4403      	add	r3, r0
 800d2c8:	0c12      	lsrs	r2, r2, #16
 800d2ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d2ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d2d2:	b29b      	uxth	r3, r3
 800d2d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2d8:	45c1      	cmp	r9, r8
 800d2da:	f841 3b04 	str.w	r3, [r1], #4
 800d2de:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d2e2:	d2e6      	bcs.n	800d2b2 <quorem+0xa4>
 800d2e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d2e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d2ec:	b922      	cbnz	r2, 800d2f8 <quorem+0xea>
 800d2ee:	3b04      	subs	r3, #4
 800d2f0:	429d      	cmp	r5, r3
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	d30b      	bcc.n	800d30e <quorem+0x100>
 800d2f6:	613c      	str	r4, [r7, #16]
 800d2f8:	3601      	adds	r6, #1
 800d2fa:	4630      	mov	r0, r6
 800d2fc:	b003      	add	sp, #12
 800d2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d302:	6812      	ldr	r2, [r2, #0]
 800d304:	3b04      	subs	r3, #4
 800d306:	2a00      	cmp	r2, #0
 800d308:	d1cb      	bne.n	800d2a2 <quorem+0x94>
 800d30a:	3c01      	subs	r4, #1
 800d30c:	e7c6      	b.n	800d29c <quorem+0x8e>
 800d30e:	6812      	ldr	r2, [r2, #0]
 800d310:	3b04      	subs	r3, #4
 800d312:	2a00      	cmp	r2, #0
 800d314:	d1ef      	bne.n	800d2f6 <quorem+0xe8>
 800d316:	3c01      	subs	r4, #1
 800d318:	e7ea      	b.n	800d2f0 <quorem+0xe2>
 800d31a:	2000      	movs	r0, #0
 800d31c:	e7ee      	b.n	800d2fc <quorem+0xee>
	...

0800d320 <_dtoa_r>:
 800d320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d324:	69c7      	ldr	r7, [r0, #28]
 800d326:	b099      	sub	sp, #100	@ 0x64
 800d328:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d32c:	ec55 4b10 	vmov	r4, r5, d0
 800d330:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d332:	9109      	str	r1, [sp, #36]	@ 0x24
 800d334:	4683      	mov	fp, r0
 800d336:	920e      	str	r2, [sp, #56]	@ 0x38
 800d338:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d33a:	b97f      	cbnz	r7, 800d35c <_dtoa_r+0x3c>
 800d33c:	2010      	movs	r0, #16
 800d33e:	f000 fdb3 	bl	800dea8 <malloc>
 800d342:	4602      	mov	r2, r0
 800d344:	f8cb 001c 	str.w	r0, [fp, #28]
 800d348:	b920      	cbnz	r0, 800d354 <_dtoa_r+0x34>
 800d34a:	4ba7      	ldr	r3, [pc, #668]	@ (800d5e8 <_dtoa_r+0x2c8>)
 800d34c:	21ef      	movs	r1, #239	@ 0xef
 800d34e:	48a7      	ldr	r0, [pc, #668]	@ (800d5ec <_dtoa_r+0x2cc>)
 800d350:	f001 fd18 	bl	800ed84 <__assert_func>
 800d354:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d358:	6007      	str	r7, [r0, #0]
 800d35a:	60c7      	str	r7, [r0, #12]
 800d35c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d360:	6819      	ldr	r1, [r3, #0]
 800d362:	b159      	cbz	r1, 800d37c <_dtoa_r+0x5c>
 800d364:	685a      	ldr	r2, [r3, #4]
 800d366:	604a      	str	r2, [r1, #4]
 800d368:	2301      	movs	r3, #1
 800d36a:	4093      	lsls	r3, r2
 800d36c:	608b      	str	r3, [r1, #8]
 800d36e:	4658      	mov	r0, fp
 800d370:	f000 fde2 	bl	800df38 <_Bfree>
 800d374:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d378:	2200      	movs	r2, #0
 800d37a:	601a      	str	r2, [r3, #0]
 800d37c:	1e2b      	subs	r3, r5, #0
 800d37e:	bfb9      	ittee	lt
 800d380:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d384:	9303      	strlt	r3, [sp, #12]
 800d386:	2300      	movge	r3, #0
 800d388:	6033      	strge	r3, [r6, #0]
 800d38a:	9f03      	ldr	r7, [sp, #12]
 800d38c:	4b98      	ldr	r3, [pc, #608]	@ (800d5f0 <_dtoa_r+0x2d0>)
 800d38e:	bfbc      	itt	lt
 800d390:	2201      	movlt	r2, #1
 800d392:	6032      	strlt	r2, [r6, #0]
 800d394:	43bb      	bics	r3, r7
 800d396:	d112      	bne.n	800d3be <_dtoa_r+0x9e>
 800d398:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d39a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d39e:	6013      	str	r3, [r2, #0]
 800d3a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d3a4:	4323      	orrs	r3, r4
 800d3a6:	f000 854d 	beq.w	800de44 <_dtoa_r+0xb24>
 800d3aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d3ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d604 <_dtoa_r+0x2e4>
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	f000 854f 	beq.w	800de54 <_dtoa_r+0xb34>
 800d3b6:	f10a 0303 	add.w	r3, sl, #3
 800d3ba:	f000 bd49 	b.w	800de50 <_dtoa_r+0xb30>
 800d3be:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	ec51 0b17 	vmov	r0, r1, d7
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d3ce:	f7f3 fb9b 	bl	8000b08 <__aeabi_dcmpeq>
 800d3d2:	4680      	mov	r8, r0
 800d3d4:	b158      	cbz	r0, 800d3ee <_dtoa_r+0xce>
 800d3d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d3d8:	2301      	movs	r3, #1
 800d3da:	6013      	str	r3, [r2, #0]
 800d3dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d3de:	b113      	cbz	r3, 800d3e6 <_dtoa_r+0xc6>
 800d3e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d3e2:	4b84      	ldr	r3, [pc, #528]	@ (800d5f4 <_dtoa_r+0x2d4>)
 800d3e4:	6013      	str	r3, [r2, #0]
 800d3e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d608 <_dtoa_r+0x2e8>
 800d3ea:	f000 bd33 	b.w	800de54 <_dtoa_r+0xb34>
 800d3ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d3f2:	aa16      	add	r2, sp, #88	@ 0x58
 800d3f4:	a917      	add	r1, sp, #92	@ 0x5c
 800d3f6:	4658      	mov	r0, fp
 800d3f8:	f001 f888 	bl	800e50c <__d2b>
 800d3fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d400:	4681      	mov	r9, r0
 800d402:	2e00      	cmp	r6, #0
 800d404:	d077      	beq.n	800d4f6 <_dtoa_r+0x1d6>
 800d406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d408:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d40c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d414:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d418:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d41c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d420:	4619      	mov	r1, r3
 800d422:	2200      	movs	r2, #0
 800d424:	4b74      	ldr	r3, [pc, #464]	@ (800d5f8 <_dtoa_r+0x2d8>)
 800d426:	f7f2 ff4f 	bl	80002c8 <__aeabi_dsub>
 800d42a:	a369      	add	r3, pc, #420	@ (adr r3, 800d5d0 <_dtoa_r+0x2b0>)
 800d42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d430:	f7f3 f902 	bl	8000638 <__aeabi_dmul>
 800d434:	a368      	add	r3, pc, #416	@ (adr r3, 800d5d8 <_dtoa_r+0x2b8>)
 800d436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43a:	f7f2 ff47 	bl	80002cc <__adddf3>
 800d43e:	4604      	mov	r4, r0
 800d440:	4630      	mov	r0, r6
 800d442:	460d      	mov	r5, r1
 800d444:	f7f3 f88e 	bl	8000564 <__aeabi_i2d>
 800d448:	a365      	add	r3, pc, #404	@ (adr r3, 800d5e0 <_dtoa_r+0x2c0>)
 800d44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d44e:	f7f3 f8f3 	bl	8000638 <__aeabi_dmul>
 800d452:	4602      	mov	r2, r0
 800d454:	460b      	mov	r3, r1
 800d456:	4620      	mov	r0, r4
 800d458:	4629      	mov	r1, r5
 800d45a:	f7f2 ff37 	bl	80002cc <__adddf3>
 800d45e:	4604      	mov	r4, r0
 800d460:	460d      	mov	r5, r1
 800d462:	f7f3 fb99 	bl	8000b98 <__aeabi_d2iz>
 800d466:	2200      	movs	r2, #0
 800d468:	4607      	mov	r7, r0
 800d46a:	2300      	movs	r3, #0
 800d46c:	4620      	mov	r0, r4
 800d46e:	4629      	mov	r1, r5
 800d470:	f7f3 fb54 	bl	8000b1c <__aeabi_dcmplt>
 800d474:	b140      	cbz	r0, 800d488 <_dtoa_r+0x168>
 800d476:	4638      	mov	r0, r7
 800d478:	f7f3 f874 	bl	8000564 <__aeabi_i2d>
 800d47c:	4622      	mov	r2, r4
 800d47e:	462b      	mov	r3, r5
 800d480:	f7f3 fb42 	bl	8000b08 <__aeabi_dcmpeq>
 800d484:	b900      	cbnz	r0, 800d488 <_dtoa_r+0x168>
 800d486:	3f01      	subs	r7, #1
 800d488:	2f16      	cmp	r7, #22
 800d48a:	d851      	bhi.n	800d530 <_dtoa_r+0x210>
 800d48c:	4b5b      	ldr	r3, [pc, #364]	@ (800d5fc <_dtoa_r+0x2dc>)
 800d48e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d49a:	f7f3 fb3f 	bl	8000b1c <__aeabi_dcmplt>
 800d49e:	2800      	cmp	r0, #0
 800d4a0:	d048      	beq.n	800d534 <_dtoa_r+0x214>
 800d4a2:	3f01      	subs	r7, #1
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	9312      	str	r3, [sp, #72]	@ 0x48
 800d4a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d4aa:	1b9b      	subs	r3, r3, r6
 800d4ac:	1e5a      	subs	r2, r3, #1
 800d4ae:	bf44      	itt	mi
 800d4b0:	f1c3 0801 	rsbmi	r8, r3, #1
 800d4b4:	2300      	movmi	r3, #0
 800d4b6:	9208      	str	r2, [sp, #32]
 800d4b8:	bf54      	ite	pl
 800d4ba:	f04f 0800 	movpl.w	r8, #0
 800d4be:	9308      	strmi	r3, [sp, #32]
 800d4c0:	2f00      	cmp	r7, #0
 800d4c2:	db39      	blt.n	800d538 <_dtoa_r+0x218>
 800d4c4:	9b08      	ldr	r3, [sp, #32]
 800d4c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d4c8:	443b      	add	r3, r7
 800d4ca:	9308      	str	r3, [sp, #32]
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	930a      	str	r3, [sp, #40]	@ 0x28
 800d4d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4d2:	2b09      	cmp	r3, #9
 800d4d4:	d864      	bhi.n	800d5a0 <_dtoa_r+0x280>
 800d4d6:	2b05      	cmp	r3, #5
 800d4d8:	bfc4      	itt	gt
 800d4da:	3b04      	subgt	r3, #4
 800d4dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d4de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4e0:	f1a3 0302 	sub.w	r3, r3, #2
 800d4e4:	bfcc      	ite	gt
 800d4e6:	2400      	movgt	r4, #0
 800d4e8:	2401      	movle	r4, #1
 800d4ea:	2b03      	cmp	r3, #3
 800d4ec:	d863      	bhi.n	800d5b6 <_dtoa_r+0x296>
 800d4ee:	e8df f003 	tbb	[pc, r3]
 800d4f2:	372a      	.short	0x372a
 800d4f4:	5535      	.short	0x5535
 800d4f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d4fa:	441e      	add	r6, r3
 800d4fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d500:	2b20      	cmp	r3, #32
 800d502:	bfc1      	itttt	gt
 800d504:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d508:	409f      	lslgt	r7, r3
 800d50a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d50e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d512:	bfd6      	itet	le
 800d514:	f1c3 0320 	rsble	r3, r3, #32
 800d518:	ea47 0003 	orrgt.w	r0, r7, r3
 800d51c:	fa04 f003 	lslle.w	r0, r4, r3
 800d520:	f7f3 f810 	bl	8000544 <__aeabi_ui2d>
 800d524:	2201      	movs	r2, #1
 800d526:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d52a:	3e01      	subs	r6, #1
 800d52c:	9214      	str	r2, [sp, #80]	@ 0x50
 800d52e:	e777      	b.n	800d420 <_dtoa_r+0x100>
 800d530:	2301      	movs	r3, #1
 800d532:	e7b8      	b.n	800d4a6 <_dtoa_r+0x186>
 800d534:	9012      	str	r0, [sp, #72]	@ 0x48
 800d536:	e7b7      	b.n	800d4a8 <_dtoa_r+0x188>
 800d538:	427b      	negs	r3, r7
 800d53a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d53c:	2300      	movs	r3, #0
 800d53e:	eba8 0807 	sub.w	r8, r8, r7
 800d542:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d544:	e7c4      	b.n	800d4d0 <_dtoa_r+0x1b0>
 800d546:	2300      	movs	r3, #0
 800d548:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d54a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	dc35      	bgt.n	800d5bc <_dtoa_r+0x29c>
 800d550:	2301      	movs	r3, #1
 800d552:	9300      	str	r3, [sp, #0]
 800d554:	9307      	str	r3, [sp, #28]
 800d556:	461a      	mov	r2, r3
 800d558:	920e      	str	r2, [sp, #56]	@ 0x38
 800d55a:	e00b      	b.n	800d574 <_dtoa_r+0x254>
 800d55c:	2301      	movs	r3, #1
 800d55e:	e7f3      	b.n	800d548 <_dtoa_r+0x228>
 800d560:	2300      	movs	r3, #0
 800d562:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d564:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d566:	18fb      	adds	r3, r7, r3
 800d568:	9300      	str	r3, [sp, #0]
 800d56a:	3301      	adds	r3, #1
 800d56c:	2b01      	cmp	r3, #1
 800d56e:	9307      	str	r3, [sp, #28]
 800d570:	bfb8      	it	lt
 800d572:	2301      	movlt	r3, #1
 800d574:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d578:	2100      	movs	r1, #0
 800d57a:	2204      	movs	r2, #4
 800d57c:	f102 0514 	add.w	r5, r2, #20
 800d580:	429d      	cmp	r5, r3
 800d582:	d91f      	bls.n	800d5c4 <_dtoa_r+0x2a4>
 800d584:	6041      	str	r1, [r0, #4]
 800d586:	4658      	mov	r0, fp
 800d588:	f000 fc96 	bl	800deb8 <_Balloc>
 800d58c:	4682      	mov	sl, r0
 800d58e:	2800      	cmp	r0, #0
 800d590:	d13c      	bne.n	800d60c <_dtoa_r+0x2ec>
 800d592:	4b1b      	ldr	r3, [pc, #108]	@ (800d600 <_dtoa_r+0x2e0>)
 800d594:	4602      	mov	r2, r0
 800d596:	f240 11af 	movw	r1, #431	@ 0x1af
 800d59a:	e6d8      	b.n	800d34e <_dtoa_r+0x2e>
 800d59c:	2301      	movs	r3, #1
 800d59e:	e7e0      	b.n	800d562 <_dtoa_r+0x242>
 800d5a0:	2401      	movs	r4, #1
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d5a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d5ac:	9300      	str	r3, [sp, #0]
 800d5ae:	9307      	str	r3, [sp, #28]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	2312      	movs	r3, #18
 800d5b4:	e7d0      	b.n	800d558 <_dtoa_r+0x238>
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d5ba:	e7f5      	b.n	800d5a8 <_dtoa_r+0x288>
 800d5bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d5be:	9300      	str	r3, [sp, #0]
 800d5c0:	9307      	str	r3, [sp, #28]
 800d5c2:	e7d7      	b.n	800d574 <_dtoa_r+0x254>
 800d5c4:	3101      	adds	r1, #1
 800d5c6:	0052      	lsls	r2, r2, #1
 800d5c8:	e7d8      	b.n	800d57c <_dtoa_r+0x25c>
 800d5ca:	bf00      	nop
 800d5cc:	f3af 8000 	nop.w
 800d5d0:	636f4361 	.word	0x636f4361
 800d5d4:	3fd287a7 	.word	0x3fd287a7
 800d5d8:	8b60c8b3 	.word	0x8b60c8b3
 800d5dc:	3fc68a28 	.word	0x3fc68a28
 800d5e0:	509f79fb 	.word	0x509f79fb
 800d5e4:	3fd34413 	.word	0x3fd34413
 800d5e8:	08011451 	.word	0x08011451
 800d5ec:	08011468 	.word	0x08011468
 800d5f0:	7ff00000 	.word	0x7ff00000
 800d5f4:	08011421 	.word	0x08011421
 800d5f8:	3ff80000 	.word	0x3ff80000
 800d5fc:	08011560 	.word	0x08011560
 800d600:	080114c0 	.word	0x080114c0
 800d604:	0801144d 	.word	0x0801144d
 800d608:	08011420 	.word	0x08011420
 800d60c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d610:	6018      	str	r0, [r3, #0]
 800d612:	9b07      	ldr	r3, [sp, #28]
 800d614:	2b0e      	cmp	r3, #14
 800d616:	f200 80a4 	bhi.w	800d762 <_dtoa_r+0x442>
 800d61a:	2c00      	cmp	r4, #0
 800d61c:	f000 80a1 	beq.w	800d762 <_dtoa_r+0x442>
 800d620:	2f00      	cmp	r7, #0
 800d622:	dd33      	ble.n	800d68c <_dtoa_r+0x36c>
 800d624:	4bad      	ldr	r3, [pc, #692]	@ (800d8dc <_dtoa_r+0x5bc>)
 800d626:	f007 020f 	and.w	r2, r7, #15
 800d62a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d62e:	ed93 7b00 	vldr	d7, [r3]
 800d632:	05f8      	lsls	r0, r7, #23
 800d634:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d638:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d63c:	d516      	bpl.n	800d66c <_dtoa_r+0x34c>
 800d63e:	4ba8      	ldr	r3, [pc, #672]	@ (800d8e0 <_dtoa_r+0x5c0>)
 800d640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d644:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d648:	f7f3 f920 	bl	800088c <__aeabi_ddiv>
 800d64c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d650:	f004 040f 	and.w	r4, r4, #15
 800d654:	2603      	movs	r6, #3
 800d656:	4da2      	ldr	r5, [pc, #648]	@ (800d8e0 <_dtoa_r+0x5c0>)
 800d658:	b954      	cbnz	r4, 800d670 <_dtoa_r+0x350>
 800d65a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d662:	f7f3 f913 	bl	800088c <__aeabi_ddiv>
 800d666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d66a:	e028      	b.n	800d6be <_dtoa_r+0x39e>
 800d66c:	2602      	movs	r6, #2
 800d66e:	e7f2      	b.n	800d656 <_dtoa_r+0x336>
 800d670:	07e1      	lsls	r1, r4, #31
 800d672:	d508      	bpl.n	800d686 <_dtoa_r+0x366>
 800d674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d678:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d67c:	f7f2 ffdc 	bl	8000638 <__aeabi_dmul>
 800d680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d684:	3601      	adds	r6, #1
 800d686:	1064      	asrs	r4, r4, #1
 800d688:	3508      	adds	r5, #8
 800d68a:	e7e5      	b.n	800d658 <_dtoa_r+0x338>
 800d68c:	f000 80d2 	beq.w	800d834 <_dtoa_r+0x514>
 800d690:	427c      	negs	r4, r7
 800d692:	4b92      	ldr	r3, [pc, #584]	@ (800d8dc <_dtoa_r+0x5bc>)
 800d694:	4d92      	ldr	r5, [pc, #584]	@ (800d8e0 <_dtoa_r+0x5c0>)
 800d696:	f004 020f 	and.w	r2, r4, #15
 800d69a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d6a6:	f7f2 ffc7 	bl	8000638 <__aeabi_dmul>
 800d6aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6ae:	1124      	asrs	r4, r4, #4
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	2602      	movs	r6, #2
 800d6b4:	2c00      	cmp	r4, #0
 800d6b6:	f040 80b2 	bne.w	800d81e <_dtoa_r+0x4fe>
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d1d3      	bne.n	800d666 <_dtoa_r+0x346>
 800d6be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d6c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	f000 80b7 	beq.w	800d838 <_dtoa_r+0x518>
 800d6ca:	4b86      	ldr	r3, [pc, #536]	@ (800d8e4 <_dtoa_r+0x5c4>)
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	4620      	mov	r0, r4
 800d6d0:	4629      	mov	r1, r5
 800d6d2:	f7f3 fa23 	bl	8000b1c <__aeabi_dcmplt>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	f000 80ae 	beq.w	800d838 <_dtoa_r+0x518>
 800d6dc:	9b07      	ldr	r3, [sp, #28]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	f000 80aa 	beq.w	800d838 <_dtoa_r+0x518>
 800d6e4:	9b00      	ldr	r3, [sp, #0]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	dd37      	ble.n	800d75a <_dtoa_r+0x43a>
 800d6ea:	1e7b      	subs	r3, r7, #1
 800d6ec:	9304      	str	r3, [sp, #16]
 800d6ee:	4620      	mov	r0, r4
 800d6f0:	4b7d      	ldr	r3, [pc, #500]	@ (800d8e8 <_dtoa_r+0x5c8>)
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	4629      	mov	r1, r5
 800d6f6:	f7f2 ff9f 	bl	8000638 <__aeabi_dmul>
 800d6fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6fe:	9c00      	ldr	r4, [sp, #0]
 800d700:	3601      	adds	r6, #1
 800d702:	4630      	mov	r0, r6
 800d704:	f7f2 ff2e 	bl	8000564 <__aeabi_i2d>
 800d708:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d70c:	f7f2 ff94 	bl	8000638 <__aeabi_dmul>
 800d710:	4b76      	ldr	r3, [pc, #472]	@ (800d8ec <_dtoa_r+0x5cc>)
 800d712:	2200      	movs	r2, #0
 800d714:	f7f2 fdda 	bl	80002cc <__adddf3>
 800d718:	4605      	mov	r5, r0
 800d71a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d71e:	2c00      	cmp	r4, #0
 800d720:	f040 808d 	bne.w	800d83e <_dtoa_r+0x51e>
 800d724:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d728:	4b71      	ldr	r3, [pc, #452]	@ (800d8f0 <_dtoa_r+0x5d0>)
 800d72a:	2200      	movs	r2, #0
 800d72c:	f7f2 fdcc 	bl	80002c8 <__aeabi_dsub>
 800d730:	4602      	mov	r2, r0
 800d732:	460b      	mov	r3, r1
 800d734:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d738:	462a      	mov	r2, r5
 800d73a:	4633      	mov	r3, r6
 800d73c:	f7f3 fa0c 	bl	8000b58 <__aeabi_dcmpgt>
 800d740:	2800      	cmp	r0, #0
 800d742:	f040 828b 	bne.w	800dc5c <_dtoa_r+0x93c>
 800d746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d74a:	462a      	mov	r2, r5
 800d74c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d750:	f7f3 f9e4 	bl	8000b1c <__aeabi_dcmplt>
 800d754:	2800      	cmp	r0, #0
 800d756:	f040 8128 	bne.w	800d9aa <_dtoa_r+0x68a>
 800d75a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d75e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d762:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d764:	2b00      	cmp	r3, #0
 800d766:	f2c0 815a 	blt.w	800da1e <_dtoa_r+0x6fe>
 800d76a:	2f0e      	cmp	r7, #14
 800d76c:	f300 8157 	bgt.w	800da1e <_dtoa_r+0x6fe>
 800d770:	4b5a      	ldr	r3, [pc, #360]	@ (800d8dc <_dtoa_r+0x5bc>)
 800d772:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d776:	ed93 7b00 	vldr	d7, [r3]
 800d77a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	ed8d 7b00 	vstr	d7, [sp]
 800d782:	da03      	bge.n	800d78c <_dtoa_r+0x46c>
 800d784:	9b07      	ldr	r3, [sp, #28]
 800d786:	2b00      	cmp	r3, #0
 800d788:	f340 8101 	ble.w	800d98e <_dtoa_r+0x66e>
 800d78c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d790:	4656      	mov	r6, sl
 800d792:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d796:	4620      	mov	r0, r4
 800d798:	4629      	mov	r1, r5
 800d79a:	f7f3 f877 	bl	800088c <__aeabi_ddiv>
 800d79e:	f7f3 f9fb 	bl	8000b98 <__aeabi_d2iz>
 800d7a2:	4680      	mov	r8, r0
 800d7a4:	f7f2 fede 	bl	8000564 <__aeabi_i2d>
 800d7a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7ac:	f7f2 ff44 	bl	8000638 <__aeabi_dmul>
 800d7b0:	4602      	mov	r2, r0
 800d7b2:	460b      	mov	r3, r1
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	4629      	mov	r1, r5
 800d7b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d7bc:	f7f2 fd84 	bl	80002c8 <__aeabi_dsub>
 800d7c0:	f806 4b01 	strb.w	r4, [r6], #1
 800d7c4:	9d07      	ldr	r5, [sp, #28]
 800d7c6:	eba6 040a 	sub.w	r4, r6, sl
 800d7ca:	42a5      	cmp	r5, r4
 800d7cc:	4602      	mov	r2, r0
 800d7ce:	460b      	mov	r3, r1
 800d7d0:	f040 8117 	bne.w	800da02 <_dtoa_r+0x6e2>
 800d7d4:	f7f2 fd7a 	bl	80002cc <__adddf3>
 800d7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7dc:	4604      	mov	r4, r0
 800d7de:	460d      	mov	r5, r1
 800d7e0:	f7f3 f9ba 	bl	8000b58 <__aeabi_dcmpgt>
 800d7e4:	2800      	cmp	r0, #0
 800d7e6:	f040 80f9 	bne.w	800d9dc <_dtoa_r+0x6bc>
 800d7ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7ee:	4620      	mov	r0, r4
 800d7f0:	4629      	mov	r1, r5
 800d7f2:	f7f3 f989 	bl	8000b08 <__aeabi_dcmpeq>
 800d7f6:	b118      	cbz	r0, 800d800 <_dtoa_r+0x4e0>
 800d7f8:	f018 0f01 	tst.w	r8, #1
 800d7fc:	f040 80ee 	bne.w	800d9dc <_dtoa_r+0x6bc>
 800d800:	4649      	mov	r1, r9
 800d802:	4658      	mov	r0, fp
 800d804:	f000 fb98 	bl	800df38 <_Bfree>
 800d808:	2300      	movs	r3, #0
 800d80a:	7033      	strb	r3, [r6, #0]
 800d80c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d80e:	3701      	adds	r7, #1
 800d810:	601f      	str	r7, [r3, #0]
 800d812:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d814:	2b00      	cmp	r3, #0
 800d816:	f000 831d 	beq.w	800de54 <_dtoa_r+0xb34>
 800d81a:	601e      	str	r6, [r3, #0]
 800d81c:	e31a      	b.n	800de54 <_dtoa_r+0xb34>
 800d81e:	07e2      	lsls	r2, r4, #31
 800d820:	d505      	bpl.n	800d82e <_dtoa_r+0x50e>
 800d822:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d826:	f7f2 ff07 	bl	8000638 <__aeabi_dmul>
 800d82a:	3601      	adds	r6, #1
 800d82c:	2301      	movs	r3, #1
 800d82e:	1064      	asrs	r4, r4, #1
 800d830:	3508      	adds	r5, #8
 800d832:	e73f      	b.n	800d6b4 <_dtoa_r+0x394>
 800d834:	2602      	movs	r6, #2
 800d836:	e742      	b.n	800d6be <_dtoa_r+0x39e>
 800d838:	9c07      	ldr	r4, [sp, #28]
 800d83a:	9704      	str	r7, [sp, #16]
 800d83c:	e761      	b.n	800d702 <_dtoa_r+0x3e2>
 800d83e:	4b27      	ldr	r3, [pc, #156]	@ (800d8dc <_dtoa_r+0x5bc>)
 800d840:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d842:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d846:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d84a:	4454      	add	r4, sl
 800d84c:	2900      	cmp	r1, #0
 800d84e:	d053      	beq.n	800d8f8 <_dtoa_r+0x5d8>
 800d850:	4928      	ldr	r1, [pc, #160]	@ (800d8f4 <_dtoa_r+0x5d4>)
 800d852:	2000      	movs	r0, #0
 800d854:	f7f3 f81a 	bl	800088c <__aeabi_ddiv>
 800d858:	4633      	mov	r3, r6
 800d85a:	462a      	mov	r2, r5
 800d85c:	f7f2 fd34 	bl	80002c8 <__aeabi_dsub>
 800d860:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d864:	4656      	mov	r6, sl
 800d866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d86a:	f7f3 f995 	bl	8000b98 <__aeabi_d2iz>
 800d86e:	4605      	mov	r5, r0
 800d870:	f7f2 fe78 	bl	8000564 <__aeabi_i2d>
 800d874:	4602      	mov	r2, r0
 800d876:	460b      	mov	r3, r1
 800d878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d87c:	f7f2 fd24 	bl	80002c8 <__aeabi_dsub>
 800d880:	3530      	adds	r5, #48	@ 0x30
 800d882:	4602      	mov	r2, r0
 800d884:	460b      	mov	r3, r1
 800d886:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d88a:	f806 5b01 	strb.w	r5, [r6], #1
 800d88e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d892:	f7f3 f943 	bl	8000b1c <__aeabi_dcmplt>
 800d896:	2800      	cmp	r0, #0
 800d898:	d171      	bne.n	800d97e <_dtoa_r+0x65e>
 800d89a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d89e:	4911      	ldr	r1, [pc, #68]	@ (800d8e4 <_dtoa_r+0x5c4>)
 800d8a0:	2000      	movs	r0, #0
 800d8a2:	f7f2 fd11 	bl	80002c8 <__aeabi_dsub>
 800d8a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d8aa:	f7f3 f937 	bl	8000b1c <__aeabi_dcmplt>
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	f040 8095 	bne.w	800d9de <_dtoa_r+0x6be>
 800d8b4:	42a6      	cmp	r6, r4
 800d8b6:	f43f af50 	beq.w	800d75a <_dtoa_r+0x43a>
 800d8ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d8be:	4b0a      	ldr	r3, [pc, #40]	@ (800d8e8 <_dtoa_r+0x5c8>)
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	f7f2 feb9 	bl	8000638 <__aeabi_dmul>
 800d8c6:	4b08      	ldr	r3, [pc, #32]	@ (800d8e8 <_dtoa_r+0x5c8>)
 800d8c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8d2:	f7f2 feb1 	bl	8000638 <__aeabi_dmul>
 800d8d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d8da:	e7c4      	b.n	800d866 <_dtoa_r+0x546>
 800d8dc:	08011560 	.word	0x08011560
 800d8e0:	08011538 	.word	0x08011538
 800d8e4:	3ff00000 	.word	0x3ff00000
 800d8e8:	40240000 	.word	0x40240000
 800d8ec:	401c0000 	.word	0x401c0000
 800d8f0:	40140000 	.word	0x40140000
 800d8f4:	3fe00000 	.word	0x3fe00000
 800d8f8:	4631      	mov	r1, r6
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	f7f2 fe9c 	bl	8000638 <__aeabi_dmul>
 800d900:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d904:	9415      	str	r4, [sp, #84]	@ 0x54
 800d906:	4656      	mov	r6, sl
 800d908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d90c:	f7f3 f944 	bl	8000b98 <__aeabi_d2iz>
 800d910:	4605      	mov	r5, r0
 800d912:	f7f2 fe27 	bl	8000564 <__aeabi_i2d>
 800d916:	4602      	mov	r2, r0
 800d918:	460b      	mov	r3, r1
 800d91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d91e:	f7f2 fcd3 	bl	80002c8 <__aeabi_dsub>
 800d922:	3530      	adds	r5, #48	@ 0x30
 800d924:	f806 5b01 	strb.w	r5, [r6], #1
 800d928:	4602      	mov	r2, r0
 800d92a:	460b      	mov	r3, r1
 800d92c:	42a6      	cmp	r6, r4
 800d92e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d932:	f04f 0200 	mov.w	r2, #0
 800d936:	d124      	bne.n	800d982 <_dtoa_r+0x662>
 800d938:	4bac      	ldr	r3, [pc, #688]	@ (800dbec <_dtoa_r+0x8cc>)
 800d93a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d93e:	f7f2 fcc5 	bl	80002cc <__adddf3>
 800d942:	4602      	mov	r2, r0
 800d944:	460b      	mov	r3, r1
 800d946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d94a:	f7f3 f905 	bl	8000b58 <__aeabi_dcmpgt>
 800d94e:	2800      	cmp	r0, #0
 800d950:	d145      	bne.n	800d9de <_dtoa_r+0x6be>
 800d952:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d956:	49a5      	ldr	r1, [pc, #660]	@ (800dbec <_dtoa_r+0x8cc>)
 800d958:	2000      	movs	r0, #0
 800d95a:	f7f2 fcb5 	bl	80002c8 <__aeabi_dsub>
 800d95e:	4602      	mov	r2, r0
 800d960:	460b      	mov	r3, r1
 800d962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d966:	f7f3 f8d9 	bl	8000b1c <__aeabi_dcmplt>
 800d96a:	2800      	cmp	r0, #0
 800d96c:	f43f aef5 	beq.w	800d75a <_dtoa_r+0x43a>
 800d970:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d972:	1e73      	subs	r3, r6, #1
 800d974:	9315      	str	r3, [sp, #84]	@ 0x54
 800d976:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d97a:	2b30      	cmp	r3, #48	@ 0x30
 800d97c:	d0f8      	beq.n	800d970 <_dtoa_r+0x650>
 800d97e:	9f04      	ldr	r7, [sp, #16]
 800d980:	e73e      	b.n	800d800 <_dtoa_r+0x4e0>
 800d982:	4b9b      	ldr	r3, [pc, #620]	@ (800dbf0 <_dtoa_r+0x8d0>)
 800d984:	f7f2 fe58 	bl	8000638 <__aeabi_dmul>
 800d988:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d98c:	e7bc      	b.n	800d908 <_dtoa_r+0x5e8>
 800d98e:	d10c      	bne.n	800d9aa <_dtoa_r+0x68a>
 800d990:	4b98      	ldr	r3, [pc, #608]	@ (800dbf4 <_dtoa_r+0x8d4>)
 800d992:	2200      	movs	r2, #0
 800d994:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d998:	f7f2 fe4e 	bl	8000638 <__aeabi_dmul>
 800d99c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9a0:	f7f3 f8d0 	bl	8000b44 <__aeabi_dcmpge>
 800d9a4:	2800      	cmp	r0, #0
 800d9a6:	f000 8157 	beq.w	800dc58 <_dtoa_r+0x938>
 800d9aa:	2400      	movs	r4, #0
 800d9ac:	4625      	mov	r5, r4
 800d9ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9b0:	43db      	mvns	r3, r3
 800d9b2:	9304      	str	r3, [sp, #16]
 800d9b4:	4656      	mov	r6, sl
 800d9b6:	2700      	movs	r7, #0
 800d9b8:	4621      	mov	r1, r4
 800d9ba:	4658      	mov	r0, fp
 800d9bc:	f000 fabc 	bl	800df38 <_Bfree>
 800d9c0:	2d00      	cmp	r5, #0
 800d9c2:	d0dc      	beq.n	800d97e <_dtoa_r+0x65e>
 800d9c4:	b12f      	cbz	r7, 800d9d2 <_dtoa_r+0x6b2>
 800d9c6:	42af      	cmp	r7, r5
 800d9c8:	d003      	beq.n	800d9d2 <_dtoa_r+0x6b2>
 800d9ca:	4639      	mov	r1, r7
 800d9cc:	4658      	mov	r0, fp
 800d9ce:	f000 fab3 	bl	800df38 <_Bfree>
 800d9d2:	4629      	mov	r1, r5
 800d9d4:	4658      	mov	r0, fp
 800d9d6:	f000 faaf 	bl	800df38 <_Bfree>
 800d9da:	e7d0      	b.n	800d97e <_dtoa_r+0x65e>
 800d9dc:	9704      	str	r7, [sp, #16]
 800d9de:	4633      	mov	r3, r6
 800d9e0:	461e      	mov	r6, r3
 800d9e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9e6:	2a39      	cmp	r2, #57	@ 0x39
 800d9e8:	d107      	bne.n	800d9fa <_dtoa_r+0x6da>
 800d9ea:	459a      	cmp	sl, r3
 800d9ec:	d1f8      	bne.n	800d9e0 <_dtoa_r+0x6c0>
 800d9ee:	9a04      	ldr	r2, [sp, #16]
 800d9f0:	3201      	adds	r2, #1
 800d9f2:	9204      	str	r2, [sp, #16]
 800d9f4:	2230      	movs	r2, #48	@ 0x30
 800d9f6:	f88a 2000 	strb.w	r2, [sl]
 800d9fa:	781a      	ldrb	r2, [r3, #0]
 800d9fc:	3201      	adds	r2, #1
 800d9fe:	701a      	strb	r2, [r3, #0]
 800da00:	e7bd      	b.n	800d97e <_dtoa_r+0x65e>
 800da02:	4b7b      	ldr	r3, [pc, #492]	@ (800dbf0 <_dtoa_r+0x8d0>)
 800da04:	2200      	movs	r2, #0
 800da06:	f7f2 fe17 	bl	8000638 <__aeabi_dmul>
 800da0a:	2200      	movs	r2, #0
 800da0c:	2300      	movs	r3, #0
 800da0e:	4604      	mov	r4, r0
 800da10:	460d      	mov	r5, r1
 800da12:	f7f3 f879 	bl	8000b08 <__aeabi_dcmpeq>
 800da16:	2800      	cmp	r0, #0
 800da18:	f43f aebb 	beq.w	800d792 <_dtoa_r+0x472>
 800da1c:	e6f0      	b.n	800d800 <_dtoa_r+0x4e0>
 800da1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800da20:	2a00      	cmp	r2, #0
 800da22:	f000 80db 	beq.w	800dbdc <_dtoa_r+0x8bc>
 800da26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da28:	2a01      	cmp	r2, #1
 800da2a:	f300 80bf 	bgt.w	800dbac <_dtoa_r+0x88c>
 800da2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800da30:	2a00      	cmp	r2, #0
 800da32:	f000 80b7 	beq.w	800dba4 <_dtoa_r+0x884>
 800da36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800da3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800da3c:	4646      	mov	r6, r8
 800da3e:	9a08      	ldr	r2, [sp, #32]
 800da40:	2101      	movs	r1, #1
 800da42:	441a      	add	r2, r3
 800da44:	4658      	mov	r0, fp
 800da46:	4498      	add	r8, r3
 800da48:	9208      	str	r2, [sp, #32]
 800da4a:	f000 fb29 	bl	800e0a0 <__i2b>
 800da4e:	4605      	mov	r5, r0
 800da50:	b15e      	cbz	r6, 800da6a <_dtoa_r+0x74a>
 800da52:	9b08      	ldr	r3, [sp, #32]
 800da54:	2b00      	cmp	r3, #0
 800da56:	dd08      	ble.n	800da6a <_dtoa_r+0x74a>
 800da58:	42b3      	cmp	r3, r6
 800da5a:	9a08      	ldr	r2, [sp, #32]
 800da5c:	bfa8      	it	ge
 800da5e:	4633      	movge	r3, r6
 800da60:	eba8 0803 	sub.w	r8, r8, r3
 800da64:	1af6      	subs	r6, r6, r3
 800da66:	1ad3      	subs	r3, r2, r3
 800da68:	9308      	str	r3, [sp, #32]
 800da6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da6c:	b1f3      	cbz	r3, 800daac <_dtoa_r+0x78c>
 800da6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da70:	2b00      	cmp	r3, #0
 800da72:	f000 80b7 	beq.w	800dbe4 <_dtoa_r+0x8c4>
 800da76:	b18c      	cbz	r4, 800da9c <_dtoa_r+0x77c>
 800da78:	4629      	mov	r1, r5
 800da7a:	4622      	mov	r2, r4
 800da7c:	4658      	mov	r0, fp
 800da7e:	f000 fbcf 	bl	800e220 <__pow5mult>
 800da82:	464a      	mov	r2, r9
 800da84:	4601      	mov	r1, r0
 800da86:	4605      	mov	r5, r0
 800da88:	4658      	mov	r0, fp
 800da8a:	f000 fb1f 	bl	800e0cc <__multiply>
 800da8e:	4649      	mov	r1, r9
 800da90:	9004      	str	r0, [sp, #16]
 800da92:	4658      	mov	r0, fp
 800da94:	f000 fa50 	bl	800df38 <_Bfree>
 800da98:	9b04      	ldr	r3, [sp, #16]
 800da9a:	4699      	mov	r9, r3
 800da9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da9e:	1b1a      	subs	r2, r3, r4
 800daa0:	d004      	beq.n	800daac <_dtoa_r+0x78c>
 800daa2:	4649      	mov	r1, r9
 800daa4:	4658      	mov	r0, fp
 800daa6:	f000 fbbb 	bl	800e220 <__pow5mult>
 800daaa:	4681      	mov	r9, r0
 800daac:	2101      	movs	r1, #1
 800daae:	4658      	mov	r0, fp
 800dab0:	f000 faf6 	bl	800e0a0 <__i2b>
 800dab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dab6:	4604      	mov	r4, r0
 800dab8:	2b00      	cmp	r3, #0
 800daba:	f000 81cf 	beq.w	800de5c <_dtoa_r+0xb3c>
 800dabe:	461a      	mov	r2, r3
 800dac0:	4601      	mov	r1, r0
 800dac2:	4658      	mov	r0, fp
 800dac4:	f000 fbac 	bl	800e220 <__pow5mult>
 800dac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daca:	2b01      	cmp	r3, #1
 800dacc:	4604      	mov	r4, r0
 800dace:	f300 8095 	bgt.w	800dbfc <_dtoa_r+0x8dc>
 800dad2:	9b02      	ldr	r3, [sp, #8]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	f040 8087 	bne.w	800dbe8 <_dtoa_r+0x8c8>
 800dada:	9b03      	ldr	r3, [sp, #12]
 800dadc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	f040 8089 	bne.w	800dbf8 <_dtoa_r+0x8d8>
 800dae6:	9b03      	ldr	r3, [sp, #12]
 800dae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800daec:	0d1b      	lsrs	r3, r3, #20
 800daee:	051b      	lsls	r3, r3, #20
 800daf0:	b12b      	cbz	r3, 800dafe <_dtoa_r+0x7de>
 800daf2:	9b08      	ldr	r3, [sp, #32]
 800daf4:	3301      	adds	r3, #1
 800daf6:	9308      	str	r3, [sp, #32]
 800daf8:	f108 0801 	add.w	r8, r8, #1
 800dafc:	2301      	movs	r3, #1
 800dafe:	930a      	str	r3, [sp, #40]	@ 0x28
 800db00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db02:	2b00      	cmp	r3, #0
 800db04:	f000 81b0 	beq.w	800de68 <_dtoa_r+0xb48>
 800db08:	6923      	ldr	r3, [r4, #16]
 800db0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800db0e:	6918      	ldr	r0, [r3, #16]
 800db10:	f000 fa7a 	bl	800e008 <__hi0bits>
 800db14:	f1c0 0020 	rsb	r0, r0, #32
 800db18:	9b08      	ldr	r3, [sp, #32]
 800db1a:	4418      	add	r0, r3
 800db1c:	f010 001f 	ands.w	r0, r0, #31
 800db20:	d077      	beq.n	800dc12 <_dtoa_r+0x8f2>
 800db22:	f1c0 0320 	rsb	r3, r0, #32
 800db26:	2b04      	cmp	r3, #4
 800db28:	dd6b      	ble.n	800dc02 <_dtoa_r+0x8e2>
 800db2a:	9b08      	ldr	r3, [sp, #32]
 800db2c:	f1c0 001c 	rsb	r0, r0, #28
 800db30:	4403      	add	r3, r0
 800db32:	4480      	add	r8, r0
 800db34:	4406      	add	r6, r0
 800db36:	9308      	str	r3, [sp, #32]
 800db38:	f1b8 0f00 	cmp.w	r8, #0
 800db3c:	dd05      	ble.n	800db4a <_dtoa_r+0x82a>
 800db3e:	4649      	mov	r1, r9
 800db40:	4642      	mov	r2, r8
 800db42:	4658      	mov	r0, fp
 800db44:	f000 fbc6 	bl	800e2d4 <__lshift>
 800db48:	4681      	mov	r9, r0
 800db4a:	9b08      	ldr	r3, [sp, #32]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	dd05      	ble.n	800db5c <_dtoa_r+0x83c>
 800db50:	4621      	mov	r1, r4
 800db52:	461a      	mov	r2, r3
 800db54:	4658      	mov	r0, fp
 800db56:	f000 fbbd 	bl	800e2d4 <__lshift>
 800db5a:	4604      	mov	r4, r0
 800db5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d059      	beq.n	800dc16 <_dtoa_r+0x8f6>
 800db62:	4621      	mov	r1, r4
 800db64:	4648      	mov	r0, r9
 800db66:	f000 fc21 	bl	800e3ac <__mcmp>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	da53      	bge.n	800dc16 <_dtoa_r+0x8f6>
 800db6e:	1e7b      	subs	r3, r7, #1
 800db70:	9304      	str	r3, [sp, #16]
 800db72:	4649      	mov	r1, r9
 800db74:	2300      	movs	r3, #0
 800db76:	220a      	movs	r2, #10
 800db78:	4658      	mov	r0, fp
 800db7a:	f000 f9ff 	bl	800df7c <__multadd>
 800db7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db80:	4681      	mov	r9, r0
 800db82:	2b00      	cmp	r3, #0
 800db84:	f000 8172 	beq.w	800de6c <_dtoa_r+0xb4c>
 800db88:	2300      	movs	r3, #0
 800db8a:	4629      	mov	r1, r5
 800db8c:	220a      	movs	r2, #10
 800db8e:	4658      	mov	r0, fp
 800db90:	f000 f9f4 	bl	800df7c <__multadd>
 800db94:	9b00      	ldr	r3, [sp, #0]
 800db96:	2b00      	cmp	r3, #0
 800db98:	4605      	mov	r5, r0
 800db9a:	dc67      	bgt.n	800dc6c <_dtoa_r+0x94c>
 800db9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db9e:	2b02      	cmp	r3, #2
 800dba0:	dc41      	bgt.n	800dc26 <_dtoa_r+0x906>
 800dba2:	e063      	b.n	800dc6c <_dtoa_r+0x94c>
 800dba4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dba6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dbaa:	e746      	b.n	800da3a <_dtoa_r+0x71a>
 800dbac:	9b07      	ldr	r3, [sp, #28]
 800dbae:	1e5c      	subs	r4, r3, #1
 800dbb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbb2:	42a3      	cmp	r3, r4
 800dbb4:	bfbf      	itttt	lt
 800dbb6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800dbb8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800dbba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800dbbc:	1ae3      	sublt	r3, r4, r3
 800dbbe:	bfb4      	ite	lt
 800dbc0:	18d2      	addlt	r2, r2, r3
 800dbc2:	1b1c      	subge	r4, r3, r4
 800dbc4:	9b07      	ldr	r3, [sp, #28]
 800dbc6:	bfbc      	itt	lt
 800dbc8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800dbca:	2400      	movlt	r4, #0
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	bfb5      	itete	lt
 800dbd0:	eba8 0603 	sublt.w	r6, r8, r3
 800dbd4:	9b07      	ldrge	r3, [sp, #28]
 800dbd6:	2300      	movlt	r3, #0
 800dbd8:	4646      	movge	r6, r8
 800dbda:	e730      	b.n	800da3e <_dtoa_r+0x71e>
 800dbdc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dbde:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dbe0:	4646      	mov	r6, r8
 800dbe2:	e735      	b.n	800da50 <_dtoa_r+0x730>
 800dbe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dbe6:	e75c      	b.n	800daa2 <_dtoa_r+0x782>
 800dbe8:	2300      	movs	r3, #0
 800dbea:	e788      	b.n	800dafe <_dtoa_r+0x7de>
 800dbec:	3fe00000 	.word	0x3fe00000
 800dbf0:	40240000 	.word	0x40240000
 800dbf4:	40140000 	.word	0x40140000
 800dbf8:	9b02      	ldr	r3, [sp, #8]
 800dbfa:	e780      	b.n	800dafe <_dtoa_r+0x7de>
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc00:	e782      	b.n	800db08 <_dtoa_r+0x7e8>
 800dc02:	d099      	beq.n	800db38 <_dtoa_r+0x818>
 800dc04:	9a08      	ldr	r2, [sp, #32]
 800dc06:	331c      	adds	r3, #28
 800dc08:	441a      	add	r2, r3
 800dc0a:	4498      	add	r8, r3
 800dc0c:	441e      	add	r6, r3
 800dc0e:	9208      	str	r2, [sp, #32]
 800dc10:	e792      	b.n	800db38 <_dtoa_r+0x818>
 800dc12:	4603      	mov	r3, r0
 800dc14:	e7f6      	b.n	800dc04 <_dtoa_r+0x8e4>
 800dc16:	9b07      	ldr	r3, [sp, #28]
 800dc18:	9704      	str	r7, [sp, #16]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	dc20      	bgt.n	800dc60 <_dtoa_r+0x940>
 800dc1e:	9300      	str	r3, [sp, #0]
 800dc20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc22:	2b02      	cmp	r3, #2
 800dc24:	dd1e      	ble.n	800dc64 <_dtoa_r+0x944>
 800dc26:	9b00      	ldr	r3, [sp, #0]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	f47f aec0 	bne.w	800d9ae <_dtoa_r+0x68e>
 800dc2e:	4621      	mov	r1, r4
 800dc30:	2205      	movs	r2, #5
 800dc32:	4658      	mov	r0, fp
 800dc34:	f000 f9a2 	bl	800df7c <__multadd>
 800dc38:	4601      	mov	r1, r0
 800dc3a:	4604      	mov	r4, r0
 800dc3c:	4648      	mov	r0, r9
 800dc3e:	f000 fbb5 	bl	800e3ac <__mcmp>
 800dc42:	2800      	cmp	r0, #0
 800dc44:	f77f aeb3 	ble.w	800d9ae <_dtoa_r+0x68e>
 800dc48:	4656      	mov	r6, sl
 800dc4a:	2331      	movs	r3, #49	@ 0x31
 800dc4c:	f806 3b01 	strb.w	r3, [r6], #1
 800dc50:	9b04      	ldr	r3, [sp, #16]
 800dc52:	3301      	adds	r3, #1
 800dc54:	9304      	str	r3, [sp, #16]
 800dc56:	e6ae      	b.n	800d9b6 <_dtoa_r+0x696>
 800dc58:	9c07      	ldr	r4, [sp, #28]
 800dc5a:	9704      	str	r7, [sp, #16]
 800dc5c:	4625      	mov	r5, r4
 800dc5e:	e7f3      	b.n	800dc48 <_dtoa_r+0x928>
 800dc60:	9b07      	ldr	r3, [sp, #28]
 800dc62:	9300      	str	r3, [sp, #0]
 800dc64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	f000 8104 	beq.w	800de74 <_dtoa_r+0xb54>
 800dc6c:	2e00      	cmp	r6, #0
 800dc6e:	dd05      	ble.n	800dc7c <_dtoa_r+0x95c>
 800dc70:	4629      	mov	r1, r5
 800dc72:	4632      	mov	r2, r6
 800dc74:	4658      	mov	r0, fp
 800dc76:	f000 fb2d 	bl	800e2d4 <__lshift>
 800dc7a:	4605      	mov	r5, r0
 800dc7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d05a      	beq.n	800dd38 <_dtoa_r+0xa18>
 800dc82:	6869      	ldr	r1, [r5, #4]
 800dc84:	4658      	mov	r0, fp
 800dc86:	f000 f917 	bl	800deb8 <_Balloc>
 800dc8a:	4606      	mov	r6, r0
 800dc8c:	b928      	cbnz	r0, 800dc9a <_dtoa_r+0x97a>
 800dc8e:	4b84      	ldr	r3, [pc, #528]	@ (800dea0 <_dtoa_r+0xb80>)
 800dc90:	4602      	mov	r2, r0
 800dc92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dc96:	f7ff bb5a 	b.w	800d34e <_dtoa_r+0x2e>
 800dc9a:	692a      	ldr	r2, [r5, #16]
 800dc9c:	3202      	adds	r2, #2
 800dc9e:	0092      	lsls	r2, r2, #2
 800dca0:	f105 010c 	add.w	r1, r5, #12
 800dca4:	300c      	adds	r0, #12
 800dca6:	f7ff faa4 	bl	800d1f2 <memcpy>
 800dcaa:	2201      	movs	r2, #1
 800dcac:	4631      	mov	r1, r6
 800dcae:	4658      	mov	r0, fp
 800dcb0:	f000 fb10 	bl	800e2d4 <__lshift>
 800dcb4:	f10a 0301 	add.w	r3, sl, #1
 800dcb8:	9307      	str	r3, [sp, #28]
 800dcba:	9b00      	ldr	r3, [sp, #0]
 800dcbc:	4453      	add	r3, sl
 800dcbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dcc0:	9b02      	ldr	r3, [sp, #8]
 800dcc2:	f003 0301 	and.w	r3, r3, #1
 800dcc6:	462f      	mov	r7, r5
 800dcc8:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcca:	4605      	mov	r5, r0
 800dccc:	9b07      	ldr	r3, [sp, #28]
 800dcce:	4621      	mov	r1, r4
 800dcd0:	3b01      	subs	r3, #1
 800dcd2:	4648      	mov	r0, r9
 800dcd4:	9300      	str	r3, [sp, #0]
 800dcd6:	f7ff fa9a 	bl	800d20e <quorem>
 800dcda:	4639      	mov	r1, r7
 800dcdc:	9002      	str	r0, [sp, #8]
 800dcde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dce2:	4648      	mov	r0, r9
 800dce4:	f000 fb62 	bl	800e3ac <__mcmp>
 800dce8:	462a      	mov	r2, r5
 800dcea:	9008      	str	r0, [sp, #32]
 800dcec:	4621      	mov	r1, r4
 800dcee:	4658      	mov	r0, fp
 800dcf0:	f000 fb78 	bl	800e3e4 <__mdiff>
 800dcf4:	68c2      	ldr	r2, [r0, #12]
 800dcf6:	4606      	mov	r6, r0
 800dcf8:	bb02      	cbnz	r2, 800dd3c <_dtoa_r+0xa1c>
 800dcfa:	4601      	mov	r1, r0
 800dcfc:	4648      	mov	r0, r9
 800dcfe:	f000 fb55 	bl	800e3ac <__mcmp>
 800dd02:	4602      	mov	r2, r0
 800dd04:	4631      	mov	r1, r6
 800dd06:	4658      	mov	r0, fp
 800dd08:	920e      	str	r2, [sp, #56]	@ 0x38
 800dd0a:	f000 f915 	bl	800df38 <_Bfree>
 800dd0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd12:	9e07      	ldr	r6, [sp, #28]
 800dd14:	ea43 0102 	orr.w	r1, r3, r2
 800dd18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd1a:	4319      	orrs	r1, r3
 800dd1c:	d110      	bne.n	800dd40 <_dtoa_r+0xa20>
 800dd1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd22:	d029      	beq.n	800dd78 <_dtoa_r+0xa58>
 800dd24:	9b08      	ldr	r3, [sp, #32]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	dd02      	ble.n	800dd30 <_dtoa_r+0xa10>
 800dd2a:	9b02      	ldr	r3, [sp, #8]
 800dd2c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800dd30:	9b00      	ldr	r3, [sp, #0]
 800dd32:	f883 8000 	strb.w	r8, [r3]
 800dd36:	e63f      	b.n	800d9b8 <_dtoa_r+0x698>
 800dd38:	4628      	mov	r0, r5
 800dd3a:	e7bb      	b.n	800dcb4 <_dtoa_r+0x994>
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	e7e1      	b.n	800dd04 <_dtoa_r+0x9e4>
 800dd40:	9b08      	ldr	r3, [sp, #32]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	db04      	blt.n	800dd50 <_dtoa_r+0xa30>
 800dd46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dd48:	430b      	orrs	r3, r1
 800dd4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dd4c:	430b      	orrs	r3, r1
 800dd4e:	d120      	bne.n	800dd92 <_dtoa_r+0xa72>
 800dd50:	2a00      	cmp	r2, #0
 800dd52:	dded      	ble.n	800dd30 <_dtoa_r+0xa10>
 800dd54:	4649      	mov	r1, r9
 800dd56:	2201      	movs	r2, #1
 800dd58:	4658      	mov	r0, fp
 800dd5a:	f000 fabb 	bl	800e2d4 <__lshift>
 800dd5e:	4621      	mov	r1, r4
 800dd60:	4681      	mov	r9, r0
 800dd62:	f000 fb23 	bl	800e3ac <__mcmp>
 800dd66:	2800      	cmp	r0, #0
 800dd68:	dc03      	bgt.n	800dd72 <_dtoa_r+0xa52>
 800dd6a:	d1e1      	bne.n	800dd30 <_dtoa_r+0xa10>
 800dd6c:	f018 0f01 	tst.w	r8, #1
 800dd70:	d0de      	beq.n	800dd30 <_dtoa_r+0xa10>
 800dd72:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd76:	d1d8      	bne.n	800dd2a <_dtoa_r+0xa0a>
 800dd78:	9a00      	ldr	r2, [sp, #0]
 800dd7a:	2339      	movs	r3, #57	@ 0x39
 800dd7c:	7013      	strb	r3, [r2, #0]
 800dd7e:	4633      	mov	r3, r6
 800dd80:	461e      	mov	r6, r3
 800dd82:	3b01      	subs	r3, #1
 800dd84:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dd88:	2a39      	cmp	r2, #57	@ 0x39
 800dd8a:	d052      	beq.n	800de32 <_dtoa_r+0xb12>
 800dd8c:	3201      	adds	r2, #1
 800dd8e:	701a      	strb	r2, [r3, #0]
 800dd90:	e612      	b.n	800d9b8 <_dtoa_r+0x698>
 800dd92:	2a00      	cmp	r2, #0
 800dd94:	dd07      	ble.n	800dda6 <_dtoa_r+0xa86>
 800dd96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dd9a:	d0ed      	beq.n	800dd78 <_dtoa_r+0xa58>
 800dd9c:	9a00      	ldr	r2, [sp, #0]
 800dd9e:	f108 0301 	add.w	r3, r8, #1
 800dda2:	7013      	strb	r3, [r2, #0]
 800dda4:	e608      	b.n	800d9b8 <_dtoa_r+0x698>
 800dda6:	9b07      	ldr	r3, [sp, #28]
 800dda8:	9a07      	ldr	r2, [sp, #28]
 800ddaa:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ddae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ddb0:	4293      	cmp	r3, r2
 800ddb2:	d028      	beq.n	800de06 <_dtoa_r+0xae6>
 800ddb4:	4649      	mov	r1, r9
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	220a      	movs	r2, #10
 800ddba:	4658      	mov	r0, fp
 800ddbc:	f000 f8de 	bl	800df7c <__multadd>
 800ddc0:	42af      	cmp	r7, r5
 800ddc2:	4681      	mov	r9, r0
 800ddc4:	f04f 0300 	mov.w	r3, #0
 800ddc8:	f04f 020a 	mov.w	r2, #10
 800ddcc:	4639      	mov	r1, r7
 800ddce:	4658      	mov	r0, fp
 800ddd0:	d107      	bne.n	800dde2 <_dtoa_r+0xac2>
 800ddd2:	f000 f8d3 	bl	800df7c <__multadd>
 800ddd6:	4607      	mov	r7, r0
 800ddd8:	4605      	mov	r5, r0
 800ddda:	9b07      	ldr	r3, [sp, #28]
 800dddc:	3301      	adds	r3, #1
 800ddde:	9307      	str	r3, [sp, #28]
 800dde0:	e774      	b.n	800dccc <_dtoa_r+0x9ac>
 800dde2:	f000 f8cb 	bl	800df7c <__multadd>
 800dde6:	4629      	mov	r1, r5
 800dde8:	4607      	mov	r7, r0
 800ddea:	2300      	movs	r3, #0
 800ddec:	220a      	movs	r2, #10
 800ddee:	4658      	mov	r0, fp
 800ddf0:	f000 f8c4 	bl	800df7c <__multadd>
 800ddf4:	4605      	mov	r5, r0
 800ddf6:	e7f0      	b.n	800ddda <_dtoa_r+0xaba>
 800ddf8:	9b00      	ldr	r3, [sp, #0]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	bfcc      	ite	gt
 800ddfe:	461e      	movgt	r6, r3
 800de00:	2601      	movle	r6, #1
 800de02:	4456      	add	r6, sl
 800de04:	2700      	movs	r7, #0
 800de06:	4649      	mov	r1, r9
 800de08:	2201      	movs	r2, #1
 800de0a:	4658      	mov	r0, fp
 800de0c:	f000 fa62 	bl	800e2d4 <__lshift>
 800de10:	4621      	mov	r1, r4
 800de12:	4681      	mov	r9, r0
 800de14:	f000 faca 	bl	800e3ac <__mcmp>
 800de18:	2800      	cmp	r0, #0
 800de1a:	dcb0      	bgt.n	800dd7e <_dtoa_r+0xa5e>
 800de1c:	d102      	bne.n	800de24 <_dtoa_r+0xb04>
 800de1e:	f018 0f01 	tst.w	r8, #1
 800de22:	d1ac      	bne.n	800dd7e <_dtoa_r+0xa5e>
 800de24:	4633      	mov	r3, r6
 800de26:	461e      	mov	r6, r3
 800de28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de2c:	2a30      	cmp	r2, #48	@ 0x30
 800de2e:	d0fa      	beq.n	800de26 <_dtoa_r+0xb06>
 800de30:	e5c2      	b.n	800d9b8 <_dtoa_r+0x698>
 800de32:	459a      	cmp	sl, r3
 800de34:	d1a4      	bne.n	800dd80 <_dtoa_r+0xa60>
 800de36:	9b04      	ldr	r3, [sp, #16]
 800de38:	3301      	adds	r3, #1
 800de3a:	9304      	str	r3, [sp, #16]
 800de3c:	2331      	movs	r3, #49	@ 0x31
 800de3e:	f88a 3000 	strb.w	r3, [sl]
 800de42:	e5b9      	b.n	800d9b8 <_dtoa_r+0x698>
 800de44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800de46:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800dea4 <_dtoa_r+0xb84>
 800de4a:	b11b      	cbz	r3, 800de54 <_dtoa_r+0xb34>
 800de4c:	f10a 0308 	add.w	r3, sl, #8
 800de50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800de52:	6013      	str	r3, [r2, #0]
 800de54:	4650      	mov	r0, sl
 800de56:	b019      	add	sp, #100	@ 0x64
 800de58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de5e:	2b01      	cmp	r3, #1
 800de60:	f77f ae37 	ble.w	800dad2 <_dtoa_r+0x7b2>
 800de64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de66:	930a      	str	r3, [sp, #40]	@ 0x28
 800de68:	2001      	movs	r0, #1
 800de6a:	e655      	b.n	800db18 <_dtoa_r+0x7f8>
 800de6c:	9b00      	ldr	r3, [sp, #0]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	f77f aed6 	ble.w	800dc20 <_dtoa_r+0x900>
 800de74:	4656      	mov	r6, sl
 800de76:	4621      	mov	r1, r4
 800de78:	4648      	mov	r0, r9
 800de7a:	f7ff f9c8 	bl	800d20e <quorem>
 800de7e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800de82:	f806 8b01 	strb.w	r8, [r6], #1
 800de86:	9b00      	ldr	r3, [sp, #0]
 800de88:	eba6 020a 	sub.w	r2, r6, sl
 800de8c:	4293      	cmp	r3, r2
 800de8e:	ddb3      	ble.n	800ddf8 <_dtoa_r+0xad8>
 800de90:	4649      	mov	r1, r9
 800de92:	2300      	movs	r3, #0
 800de94:	220a      	movs	r2, #10
 800de96:	4658      	mov	r0, fp
 800de98:	f000 f870 	bl	800df7c <__multadd>
 800de9c:	4681      	mov	r9, r0
 800de9e:	e7ea      	b.n	800de76 <_dtoa_r+0xb56>
 800dea0:	080114c0 	.word	0x080114c0
 800dea4:	08011444 	.word	0x08011444

0800dea8 <malloc>:
 800dea8:	4b02      	ldr	r3, [pc, #8]	@ (800deb4 <malloc+0xc>)
 800deaa:	4601      	mov	r1, r0
 800deac:	6818      	ldr	r0, [r3, #0]
 800deae:	f7fe b9ef 	b.w	800c290 <_malloc_r>
 800deb2:	bf00      	nop
 800deb4:	2000001c 	.word	0x2000001c

0800deb8 <_Balloc>:
 800deb8:	b570      	push	{r4, r5, r6, lr}
 800deba:	69c6      	ldr	r6, [r0, #28]
 800debc:	4604      	mov	r4, r0
 800debe:	460d      	mov	r5, r1
 800dec0:	b976      	cbnz	r6, 800dee0 <_Balloc+0x28>
 800dec2:	2010      	movs	r0, #16
 800dec4:	f7ff fff0 	bl	800dea8 <malloc>
 800dec8:	4602      	mov	r2, r0
 800deca:	61e0      	str	r0, [r4, #28]
 800decc:	b920      	cbnz	r0, 800ded8 <_Balloc+0x20>
 800dece:	4b18      	ldr	r3, [pc, #96]	@ (800df30 <_Balloc+0x78>)
 800ded0:	4818      	ldr	r0, [pc, #96]	@ (800df34 <_Balloc+0x7c>)
 800ded2:	216b      	movs	r1, #107	@ 0x6b
 800ded4:	f000 ff56 	bl	800ed84 <__assert_func>
 800ded8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dedc:	6006      	str	r6, [r0, #0]
 800dede:	60c6      	str	r6, [r0, #12]
 800dee0:	69e6      	ldr	r6, [r4, #28]
 800dee2:	68f3      	ldr	r3, [r6, #12]
 800dee4:	b183      	cbz	r3, 800df08 <_Balloc+0x50>
 800dee6:	69e3      	ldr	r3, [r4, #28]
 800dee8:	68db      	ldr	r3, [r3, #12]
 800deea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800deee:	b9b8      	cbnz	r0, 800df20 <_Balloc+0x68>
 800def0:	2101      	movs	r1, #1
 800def2:	fa01 f605 	lsl.w	r6, r1, r5
 800def6:	1d72      	adds	r2, r6, #5
 800def8:	0092      	lsls	r2, r2, #2
 800defa:	4620      	mov	r0, r4
 800defc:	f000 ff60 	bl	800edc0 <_calloc_r>
 800df00:	b160      	cbz	r0, 800df1c <_Balloc+0x64>
 800df02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800df06:	e00e      	b.n	800df26 <_Balloc+0x6e>
 800df08:	2221      	movs	r2, #33	@ 0x21
 800df0a:	2104      	movs	r1, #4
 800df0c:	4620      	mov	r0, r4
 800df0e:	f000 ff57 	bl	800edc0 <_calloc_r>
 800df12:	69e3      	ldr	r3, [r4, #28]
 800df14:	60f0      	str	r0, [r6, #12]
 800df16:	68db      	ldr	r3, [r3, #12]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d1e4      	bne.n	800dee6 <_Balloc+0x2e>
 800df1c:	2000      	movs	r0, #0
 800df1e:	bd70      	pop	{r4, r5, r6, pc}
 800df20:	6802      	ldr	r2, [r0, #0]
 800df22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800df26:	2300      	movs	r3, #0
 800df28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df2c:	e7f7      	b.n	800df1e <_Balloc+0x66>
 800df2e:	bf00      	nop
 800df30:	08011451 	.word	0x08011451
 800df34:	080114d1 	.word	0x080114d1

0800df38 <_Bfree>:
 800df38:	b570      	push	{r4, r5, r6, lr}
 800df3a:	69c6      	ldr	r6, [r0, #28]
 800df3c:	4605      	mov	r5, r0
 800df3e:	460c      	mov	r4, r1
 800df40:	b976      	cbnz	r6, 800df60 <_Bfree+0x28>
 800df42:	2010      	movs	r0, #16
 800df44:	f7ff ffb0 	bl	800dea8 <malloc>
 800df48:	4602      	mov	r2, r0
 800df4a:	61e8      	str	r0, [r5, #28]
 800df4c:	b920      	cbnz	r0, 800df58 <_Bfree+0x20>
 800df4e:	4b09      	ldr	r3, [pc, #36]	@ (800df74 <_Bfree+0x3c>)
 800df50:	4809      	ldr	r0, [pc, #36]	@ (800df78 <_Bfree+0x40>)
 800df52:	218f      	movs	r1, #143	@ 0x8f
 800df54:	f000 ff16 	bl	800ed84 <__assert_func>
 800df58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df5c:	6006      	str	r6, [r0, #0]
 800df5e:	60c6      	str	r6, [r0, #12]
 800df60:	b13c      	cbz	r4, 800df72 <_Bfree+0x3a>
 800df62:	69eb      	ldr	r3, [r5, #28]
 800df64:	6862      	ldr	r2, [r4, #4]
 800df66:	68db      	ldr	r3, [r3, #12]
 800df68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df6c:	6021      	str	r1, [r4, #0]
 800df6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df72:	bd70      	pop	{r4, r5, r6, pc}
 800df74:	08011451 	.word	0x08011451
 800df78:	080114d1 	.word	0x080114d1

0800df7c <__multadd>:
 800df7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df80:	690d      	ldr	r5, [r1, #16]
 800df82:	4607      	mov	r7, r0
 800df84:	460c      	mov	r4, r1
 800df86:	461e      	mov	r6, r3
 800df88:	f101 0c14 	add.w	ip, r1, #20
 800df8c:	2000      	movs	r0, #0
 800df8e:	f8dc 3000 	ldr.w	r3, [ip]
 800df92:	b299      	uxth	r1, r3
 800df94:	fb02 6101 	mla	r1, r2, r1, r6
 800df98:	0c1e      	lsrs	r6, r3, #16
 800df9a:	0c0b      	lsrs	r3, r1, #16
 800df9c:	fb02 3306 	mla	r3, r2, r6, r3
 800dfa0:	b289      	uxth	r1, r1
 800dfa2:	3001      	adds	r0, #1
 800dfa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dfa8:	4285      	cmp	r5, r0
 800dfaa:	f84c 1b04 	str.w	r1, [ip], #4
 800dfae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dfb2:	dcec      	bgt.n	800df8e <__multadd+0x12>
 800dfb4:	b30e      	cbz	r6, 800dffa <__multadd+0x7e>
 800dfb6:	68a3      	ldr	r3, [r4, #8]
 800dfb8:	42ab      	cmp	r3, r5
 800dfba:	dc19      	bgt.n	800dff0 <__multadd+0x74>
 800dfbc:	6861      	ldr	r1, [r4, #4]
 800dfbe:	4638      	mov	r0, r7
 800dfc0:	3101      	adds	r1, #1
 800dfc2:	f7ff ff79 	bl	800deb8 <_Balloc>
 800dfc6:	4680      	mov	r8, r0
 800dfc8:	b928      	cbnz	r0, 800dfd6 <__multadd+0x5a>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	4b0c      	ldr	r3, [pc, #48]	@ (800e000 <__multadd+0x84>)
 800dfce:	480d      	ldr	r0, [pc, #52]	@ (800e004 <__multadd+0x88>)
 800dfd0:	21ba      	movs	r1, #186	@ 0xba
 800dfd2:	f000 fed7 	bl	800ed84 <__assert_func>
 800dfd6:	6922      	ldr	r2, [r4, #16]
 800dfd8:	3202      	adds	r2, #2
 800dfda:	f104 010c 	add.w	r1, r4, #12
 800dfde:	0092      	lsls	r2, r2, #2
 800dfe0:	300c      	adds	r0, #12
 800dfe2:	f7ff f906 	bl	800d1f2 <memcpy>
 800dfe6:	4621      	mov	r1, r4
 800dfe8:	4638      	mov	r0, r7
 800dfea:	f7ff ffa5 	bl	800df38 <_Bfree>
 800dfee:	4644      	mov	r4, r8
 800dff0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dff4:	3501      	adds	r5, #1
 800dff6:	615e      	str	r6, [r3, #20]
 800dff8:	6125      	str	r5, [r4, #16]
 800dffa:	4620      	mov	r0, r4
 800dffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e000:	080114c0 	.word	0x080114c0
 800e004:	080114d1 	.word	0x080114d1

0800e008 <__hi0bits>:
 800e008:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e00c:	4603      	mov	r3, r0
 800e00e:	bf36      	itet	cc
 800e010:	0403      	lslcc	r3, r0, #16
 800e012:	2000      	movcs	r0, #0
 800e014:	2010      	movcc	r0, #16
 800e016:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e01a:	bf3c      	itt	cc
 800e01c:	021b      	lslcc	r3, r3, #8
 800e01e:	3008      	addcc	r0, #8
 800e020:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e024:	bf3c      	itt	cc
 800e026:	011b      	lslcc	r3, r3, #4
 800e028:	3004      	addcc	r0, #4
 800e02a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e02e:	bf3c      	itt	cc
 800e030:	009b      	lslcc	r3, r3, #2
 800e032:	3002      	addcc	r0, #2
 800e034:	2b00      	cmp	r3, #0
 800e036:	db05      	blt.n	800e044 <__hi0bits+0x3c>
 800e038:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e03c:	f100 0001 	add.w	r0, r0, #1
 800e040:	bf08      	it	eq
 800e042:	2020      	moveq	r0, #32
 800e044:	4770      	bx	lr

0800e046 <__lo0bits>:
 800e046:	6803      	ldr	r3, [r0, #0]
 800e048:	4602      	mov	r2, r0
 800e04a:	f013 0007 	ands.w	r0, r3, #7
 800e04e:	d00b      	beq.n	800e068 <__lo0bits+0x22>
 800e050:	07d9      	lsls	r1, r3, #31
 800e052:	d421      	bmi.n	800e098 <__lo0bits+0x52>
 800e054:	0798      	lsls	r0, r3, #30
 800e056:	bf49      	itett	mi
 800e058:	085b      	lsrmi	r3, r3, #1
 800e05a:	089b      	lsrpl	r3, r3, #2
 800e05c:	2001      	movmi	r0, #1
 800e05e:	6013      	strmi	r3, [r2, #0]
 800e060:	bf5c      	itt	pl
 800e062:	6013      	strpl	r3, [r2, #0]
 800e064:	2002      	movpl	r0, #2
 800e066:	4770      	bx	lr
 800e068:	b299      	uxth	r1, r3
 800e06a:	b909      	cbnz	r1, 800e070 <__lo0bits+0x2a>
 800e06c:	0c1b      	lsrs	r3, r3, #16
 800e06e:	2010      	movs	r0, #16
 800e070:	b2d9      	uxtb	r1, r3
 800e072:	b909      	cbnz	r1, 800e078 <__lo0bits+0x32>
 800e074:	3008      	adds	r0, #8
 800e076:	0a1b      	lsrs	r3, r3, #8
 800e078:	0719      	lsls	r1, r3, #28
 800e07a:	bf04      	itt	eq
 800e07c:	091b      	lsreq	r3, r3, #4
 800e07e:	3004      	addeq	r0, #4
 800e080:	0799      	lsls	r1, r3, #30
 800e082:	bf04      	itt	eq
 800e084:	089b      	lsreq	r3, r3, #2
 800e086:	3002      	addeq	r0, #2
 800e088:	07d9      	lsls	r1, r3, #31
 800e08a:	d403      	bmi.n	800e094 <__lo0bits+0x4e>
 800e08c:	085b      	lsrs	r3, r3, #1
 800e08e:	f100 0001 	add.w	r0, r0, #1
 800e092:	d003      	beq.n	800e09c <__lo0bits+0x56>
 800e094:	6013      	str	r3, [r2, #0]
 800e096:	4770      	bx	lr
 800e098:	2000      	movs	r0, #0
 800e09a:	4770      	bx	lr
 800e09c:	2020      	movs	r0, #32
 800e09e:	4770      	bx	lr

0800e0a0 <__i2b>:
 800e0a0:	b510      	push	{r4, lr}
 800e0a2:	460c      	mov	r4, r1
 800e0a4:	2101      	movs	r1, #1
 800e0a6:	f7ff ff07 	bl	800deb8 <_Balloc>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	b928      	cbnz	r0, 800e0ba <__i2b+0x1a>
 800e0ae:	4b05      	ldr	r3, [pc, #20]	@ (800e0c4 <__i2b+0x24>)
 800e0b0:	4805      	ldr	r0, [pc, #20]	@ (800e0c8 <__i2b+0x28>)
 800e0b2:	f240 1145 	movw	r1, #325	@ 0x145
 800e0b6:	f000 fe65 	bl	800ed84 <__assert_func>
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	6144      	str	r4, [r0, #20]
 800e0be:	6103      	str	r3, [r0, #16]
 800e0c0:	bd10      	pop	{r4, pc}
 800e0c2:	bf00      	nop
 800e0c4:	080114c0 	.word	0x080114c0
 800e0c8:	080114d1 	.word	0x080114d1

0800e0cc <__multiply>:
 800e0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0d0:	4614      	mov	r4, r2
 800e0d2:	690a      	ldr	r2, [r1, #16]
 800e0d4:	6923      	ldr	r3, [r4, #16]
 800e0d6:	429a      	cmp	r2, r3
 800e0d8:	bfa8      	it	ge
 800e0da:	4623      	movge	r3, r4
 800e0dc:	460f      	mov	r7, r1
 800e0de:	bfa4      	itt	ge
 800e0e0:	460c      	movge	r4, r1
 800e0e2:	461f      	movge	r7, r3
 800e0e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e0e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e0ec:	68a3      	ldr	r3, [r4, #8]
 800e0ee:	6861      	ldr	r1, [r4, #4]
 800e0f0:	eb0a 0609 	add.w	r6, sl, r9
 800e0f4:	42b3      	cmp	r3, r6
 800e0f6:	b085      	sub	sp, #20
 800e0f8:	bfb8      	it	lt
 800e0fa:	3101      	addlt	r1, #1
 800e0fc:	f7ff fedc 	bl	800deb8 <_Balloc>
 800e100:	b930      	cbnz	r0, 800e110 <__multiply+0x44>
 800e102:	4602      	mov	r2, r0
 800e104:	4b44      	ldr	r3, [pc, #272]	@ (800e218 <__multiply+0x14c>)
 800e106:	4845      	ldr	r0, [pc, #276]	@ (800e21c <__multiply+0x150>)
 800e108:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e10c:	f000 fe3a 	bl	800ed84 <__assert_func>
 800e110:	f100 0514 	add.w	r5, r0, #20
 800e114:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e118:	462b      	mov	r3, r5
 800e11a:	2200      	movs	r2, #0
 800e11c:	4543      	cmp	r3, r8
 800e11e:	d321      	bcc.n	800e164 <__multiply+0x98>
 800e120:	f107 0114 	add.w	r1, r7, #20
 800e124:	f104 0214 	add.w	r2, r4, #20
 800e128:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e12c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e130:	9302      	str	r3, [sp, #8]
 800e132:	1b13      	subs	r3, r2, r4
 800e134:	3b15      	subs	r3, #21
 800e136:	f023 0303 	bic.w	r3, r3, #3
 800e13a:	3304      	adds	r3, #4
 800e13c:	f104 0715 	add.w	r7, r4, #21
 800e140:	42ba      	cmp	r2, r7
 800e142:	bf38      	it	cc
 800e144:	2304      	movcc	r3, #4
 800e146:	9301      	str	r3, [sp, #4]
 800e148:	9b02      	ldr	r3, [sp, #8]
 800e14a:	9103      	str	r1, [sp, #12]
 800e14c:	428b      	cmp	r3, r1
 800e14e:	d80c      	bhi.n	800e16a <__multiply+0x9e>
 800e150:	2e00      	cmp	r6, #0
 800e152:	dd03      	ble.n	800e15c <__multiply+0x90>
 800e154:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d05b      	beq.n	800e214 <__multiply+0x148>
 800e15c:	6106      	str	r6, [r0, #16]
 800e15e:	b005      	add	sp, #20
 800e160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e164:	f843 2b04 	str.w	r2, [r3], #4
 800e168:	e7d8      	b.n	800e11c <__multiply+0x50>
 800e16a:	f8b1 a000 	ldrh.w	sl, [r1]
 800e16e:	f1ba 0f00 	cmp.w	sl, #0
 800e172:	d024      	beq.n	800e1be <__multiply+0xf2>
 800e174:	f104 0e14 	add.w	lr, r4, #20
 800e178:	46a9      	mov	r9, r5
 800e17a:	f04f 0c00 	mov.w	ip, #0
 800e17e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e182:	f8d9 3000 	ldr.w	r3, [r9]
 800e186:	fa1f fb87 	uxth.w	fp, r7
 800e18a:	b29b      	uxth	r3, r3
 800e18c:	fb0a 330b 	mla	r3, sl, fp, r3
 800e190:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e194:	f8d9 7000 	ldr.w	r7, [r9]
 800e198:	4463      	add	r3, ip
 800e19a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e19e:	fb0a c70b 	mla	r7, sl, fp, ip
 800e1a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e1a6:	b29b      	uxth	r3, r3
 800e1a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e1ac:	4572      	cmp	r2, lr
 800e1ae:	f849 3b04 	str.w	r3, [r9], #4
 800e1b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e1b6:	d8e2      	bhi.n	800e17e <__multiply+0xb2>
 800e1b8:	9b01      	ldr	r3, [sp, #4]
 800e1ba:	f845 c003 	str.w	ip, [r5, r3]
 800e1be:	9b03      	ldr	r3, [sp, #12]
 800e1c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e1c4:	3104      	adds	r1, #4
 800e1c6:	f1b9 0f00 	cmp.w	r9, #0
 800e1ca:	d021      	beq.n	800e210 <__multiply+0x144>
 800e1cc:	682b      	ldr	r3, [r5, #0]
 800e1ce:	f104 0c14 	add.w	ip, r4, #20
 800e1d2:	46ae      	mov	lr, r5
 800e1d4:	f04f 0a00 	mov.w	sl, #0
 800e1d8:	f8bc b000 	ldrh.w	fp, [ip]
 800e1dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e1e0:	fb09 770b 	mla	r7, r9, fp, r7
 800e1e4:	4457      	add	r7, sl
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e1ec:	f84e 3b04 	str.w	r3, [lr], #4
 800e1f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e1f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1f8:	f8be 3000 	ldrh.w	r3, [lr]
 800e1fc:	fb09 330a 	mla	r3, r9, sl, r3
 800e200:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e204:	4562      	cmp	r2, ip
 800e206:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e20a:	d8e5      	bhi.n	800e1d8 <__multiply+0x10c>
 800e20c:	9f01      	ldr	r7, [sp, #4]
 800e20e:	51eb      	str	r3, [r5, r7]
 800e210:	3504      	adds	r5, #4
 800e212:	e799      	b.n	800e148 <__multiply+0x7c>
 800e214:	3e01      	subs	r6, #1
 800e216:	e79b      	b.n	800e150 <__multiply+0x84>
 800e218:	080114c0 	.word	0x080114c0
 800e21c:	080114d1 	.word	0x080114d1

0800e220 <__pow5mult>:
 800e220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e224:	4615      	mov	r5, r2
 800e226:	f012 0203 	ands.w	r2, r2, #3
 800e22a:	4607      	mov	r7, r0
 800e22c:	460e      	mov	r6, r1
 800e22e:	d007      	beq.n	800e240 <__pow5mult+0x20>
 800e230:	4c25      	ldr	r4, [pc, #148]	@ (800e2c8 <__pow5mult+0xa8>)
 800e232:	3a01      	subs	r2, #1
 800e234:	2300      	movs	r3, #0
 800e236:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e23a:	f7ff fe9f 	bl	800df7c <__multadd>
 800e23e:	4606      	mov	r6, r0
 800e240:	10ad      	asrs	r5, r5, #2
 800e242:	d03d      	beq.n	800e2c0 <__pow5mult+0xa0>
 800e244:	69fc      	ldr	r4, [r7, #28]
 800e246:	b97c      	cbnz	r4, 800e268 <__pow5mult+0x48>
 800e248:	2010      	movs	r0, #16
 800e24a:	f7ff fe2d 	bl	800dea8 <malloc>
 800e24e:	4602      	mov	r2, r0
 800e250:	61f8      	str	r0, [r7, #28]
 800e252:	b928      	cbnz	r0, 800e260 <__pow5mult+0x40>
 800e254:	4b1d      	ldr	r3, [pc, #116]	@ (800e2cc <__pow5mult+0xac>)
 800e256:	481e      	ldr	r0, [pc, #120]	@ (800e2d0 <__pow5mult+0xb0>)
 800e258:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e25c:	f000 fd92 	bl	800ed84 <__assert_func>
 800e260:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e264:	6004      	str	r4, [r0, #0]
 800e266:	60c4      	str	r4, [r0, #12]
 800e268:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e26c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e270:	b94c      	cbnz	r4, 800e286 <__pow5mult+0x66>
 800e272:	f240 2171 	movw	r1, #625	@ 0x271
 800e276:	4638      	mov	r0, r7
 800e278:	f7ff ff12 	bl	800e0a0 <__i2b>
 800e27c:	2300      	movs	r3, #0
 800e27e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e282:	4604      	mov	r4, r0
 800e284:	6003      	str	r3, [r0, #0]
 800e286:	f04f 0900 	mov.w	r9, #0
 800e28a:	07eb      	lsls	r3, r5, #31
 800e28c:	d50a      	bpl.n	800e2a4 <__pow5mult+0x84>
 800e28e:	4631      	mov	r1, r6
 800e290:	4622      	mov	r2, r4
 800e292:	4638      	mov	r0, r7
 800e294:	f7ff ff1a 	bl	800e0cc <__multiply>
 800e298:	4631      	mov	r1, r6
 800e29a:	4680      	mov	r8, r0
 800e29c:	4638      	mov	r0, r7
 800e29e:	f7ff fe4b 	bl	800df38 <_Bfree>
 800e2a2:	4646      	mov	r6, r8
 800e2a4:	106d      	asrs	r5, r5, #1
 800e2a6:	d00b      	beq.n	800e2c0 <__pow5mult+0xa0>
 800e2a8:	6820      	ldr	r0, [r4, #0]
 800e2aa:	b938      	cbnz	r0, 800e2bc <__pow5mult+0x9c>
 800e2ac:	4622      	mov	r2, r4
 800e2ae:	4621      	mov	r1, r4
 800e2b0:	4638      	mov	r0, r7
 800e2b2:	f7ff ff0b 	bl	800e0cc <__multiply>
 800e2b6:	6020      	str	r0, [r4, #0]
 800e2b8:	f8c0 9000 	str.w	r9, [r0]
 800e2bc:	4604      	mov	r4, r0
 800e2be:	e7e4      	b.n	800e28a <__pow5mult+0x6a>
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2c6:	bf00      	nop
 800e2c8:	0801152c 	.word	0x0801152c
 800e2cc:	08011451 	.word	0x08011451
 800e2d0:	080114d1 	.word	0x080114d1

0800e2d4 <__lshift>:
 800e2d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2d8:	460c      	mov	r4, r1
 800e2da:	6849      	ldr	r1, [r1, #4]
 800e2dc:	6923      	ldr	r3, [r4, #16]
 800e2de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e2e2:	68a3      	ldr	r3, [r4, #8]
 800e2e4:	4607      	mov	r7, r0
 800e2e6:	4691      	mov	r9, r2
 800e2e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2ec:	f108 0601 	add.w	r6, r8, #1
 800e2f0:	42b3      	cmp	r3, r6
 800e2f2:	db0b      	blt.n	800e30c <__lshift+0x38>
 800e2f4:	4638      	mov	r0, r7
 800e2f6:	f7ff fddf 	bl	800deb8 <_Balloc>
 800e2fa:	4605      	mov	r5, r0
 800e2fc:	b948      	cbnz	r0, 800e312 <__lshift+0x3e>
 800e2fe:	4602      	mov	r2, r0
 800e300:	4b28      	ldr	r3, [pc, #160]	@ (800e3a4 <__lshift+0xd0>)
 800e302:	4829      	ldr	r0, [pc, #164]	@ (800e3a8 <__lshift+0xd4>)
 800e304:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e308:	f000 fd3c 	bl	800ed84 <__assert_func>
 800e30c:	3101      	adds	r1, #1
 800e30e:	005b      	lsls	r3, r3, #1
 800e310:	e7ee      	b.n	800e2f0 <__lshift+0x1c>
 800e312:	2300      	movs	r3, #0
 800e314:	f100 0114 	add.w	r1, r0, #20
 800e318:	f100 0210 	add.w	r2, r0, #16
 800e31c:	4618      	mov	r0, r3
 800e31e:	4553      	cmp	r3, sl
 800e320:	db33      	blt.n	800e38a <__lshift+0xb6>
 800e322:	6920      	ldr	r0, [r4, #16]
 800e324:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e328:	f104 0314 	add.w	r3, r4, #20
 800e32c:	f019 091f 	ands.w	r9, r9, #31
 800e330:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e334:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e338:	d02b      	beq.n	800e392 <__lshift+0xbe>
 800e33a:	f1c9 0e20 	rsb	lr, r9, #32
 800e33e:	468a      	mov	sl, r1
 800e340:	2200      	movs	r2, #0
 800e342:	6818      	ldr	r0, [r3, #0]
 800e344:	fa00 f009 	lsl.w	r0, r0, r9
 800e348:	4310      	orrs	r0, r2
 800e34a:	f84a 0b04 	str.w	r0, [sl], #4
 800e34e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e352:	459c      	cmp	ip, r3
 800e354:	fa22 f20e 	lsr.w	r2, r2, lr
 800e358:	d8f3      	bhi.n	800e342 <__lshift+0x6e>
 800e35a:	ebac 0304 	sub.w	r3, ip, r4
 800e35e:	3b15      	subs	r3, #21
 800e360:	f023 0303 	bic.w	r3, r3, #3
 800e364:	3304      	adds	r3, #4
 800e366:	f104 0015 	add.w	r0, r4, #21
 800e36a:	4584      	cmp	ip, r0
 800e36c:	bf38      	it	cc
 800e36e:	2304      	movcc	r3, #4
 800e370:	50ca      	str	r2, [r1, r3]
 800e372:	b10a      	cbz	r2, 800e378 <__lshift+0xa4>
 800e374:	f108 0602 	add.w	r6, r8, #2
 800e378:	3e01      	subs	r6, #1
 800e37a:	4638      	mov	r0, r7
 800e37c:	612e      	str	r6, [r5, #16]
 800e37e:	4621      	mov	r1, r4
 800e380:	f7ff fdda 	bl	800df38 <_Bfree>
 800e384:	4628      	mov	r0, r5
 800e386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e38a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e38e:	3301      	adds	r3, #1
 800e390:	e7c5      	b.n	800e31e <__lshift+0x4a>
 800e392:	3904      	subs	r1, #4
 800e394:	f853 2b04 	ldr.w	r2, [r3], #4
 800e398:	f841 2f04 	str.w	r2, [r1, #4]!
 800e39c:	459c      	cmp	ip, r3
 800e39e:	d8f9      	bhi.n	800e394 <__lshift+0xc0>
 800e3a0:	e7ea      	b.n	800e378 <__lshift+0xa4>
 800e3a2:	bf00      	nop
 800e3a4:	080114c0 	.word	0x080114c0
 800e3a8:	080114d1 	.word	0x080114d1

0800e3ac <__mcmp>:
 800e3ac:	690a      	ldr	r2, [r1, #16]
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	6900      	ldr	r0, [r0, #16]
 800e3b2:	1a80      	subs	r0, r0, r2
 800e3b4:	b530      	push	{r4, r5, lr}
 800e3b6:	d10e      	bne.n	800e3d6 <__mcmp+0x2a>
 800e3b8:	3314      	adds	r3, #20
 800e3ba:	3114      	adds	r1, #20
 800e3bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e3c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e3c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e3c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e3cc:	4295      	cmp	r5, r2
 800e3ce:	d003      	beq.n	800e3d8 <__mcmp+0x2c>
 800e3d0:	d205      	bcs.n	800e3de <__mcmp+0x32>
 800e3d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3d6:	bd30      	pop	{r4, r5, pc}
 800e3d8:	42a3      	cmp	r3, r4
 800e3da:	d3f3      	bcc.n	800e3c4 <__mcmp+0x18>
 800e3dc:	e7fb      	b.n	800e3d6 <__mcmp+0x2a>
 800e3de:	2001      	movs	r0, #1
 800e3e0:	e7f9      	b.n	800e3d6 <__mcmp+0x2a>
	...

0800e3e4 <__mdiff>:
 800e3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3e8:	4689      	mov	r9, r1
 800e3ea:	4606      	mov	r6, r0
 800e3ec:	4611      	mov	r1, r2
 800e3ee:	4648      	mov	r0, r9
 800e3f0:	4614      	mov	r4, r2
 800e3f2:	f7ff ffdb 	bl	800e3ac <__mcmp>
 800e3f6:	1e05      	subs	r5, r0, #0
 800e3f8:	d112      	bne.n	800e420 <__mdiff+0x3c>
 800e3fa:	4629      	mov	r1, r5
 800e3fc:	4630      	mov	r0, r6
 800e3fe:	f7ff fd5b 	bl	800deb8 <_Balloc>
 800e402:	4602      	mov	r2, r0
 800e404:	b928      	cbnz	r0, 800e412 <__mdiff+0x2e>
 800e406:	4b3f      	ldr	r3, [pc, #252]	@ (800e504 <__mdiff+0x120>)
 800e408:	f240 2137 	movw	r1, #567	@ 0x237
 800e40c:	483e      	ldr	r0, [pc, #248]	@ (800e508 <__mdiff+0x124>)
 800e40e:	f000 fcb9 	bl	800ed84 <__assert_func>
 800e412:	2301      	movs	r3, #1
 800e414:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e418:	4610      	mov	r0, r2
 800e41a:	b003      	add	sp, #12
 800e41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e420:	bfbc      	itt	lt
 800e422:	464b      	movlt	r3, r9
 800e424:	46a1      	movlt	r9, r4
 800e426:	4630      	mov	r0, r6
 800e428:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e42c:	bfba      	itte	lt
 800e42e:	461c      	movlt	r4, r3
 800e430:	2501      	movlt	r5, #1
 800e432:	2500      	movge	r5, #0
 800e434:	f7ff fd40 	bl	800deb8 <_Balloc>
 800e438:	4602      	mov	r2, r0
 800e43a:	b918      	cbnz	r0, 800e444 <__mdiff+0x60>
 800e43c:	4b31      	ldr	r3, [pc, #196]	@ (800e504 <__mdiff+0x120>)
 800e43e:	f240 2145 	movw	r1, #581	@ 0x245
 800e442:	e7e3      	b.n	800e40c <__mdiff+0x28>
 800e444:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e448:	6926      	ldr	r6, [r4, #16]
 800e44a:	60c5      	str	r5, [r0, #12]
 800e44c:	f109 0310 	add.w	r3, r9, #16
 800e450:	f109 0514 	add.w	r5, r9, #20
 800e454:	f104 0e14 	add.w	lr, r4, #20
 800e458:	f100 0b14 	add.w	fp, r0, #20
 800e45c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e460:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e464:	9301      	str	r3, [sp, #4]
 800e466:	46d9      	mov	r9, fp
 800e468:	f04f 0c00 	mov.w	ip, #0
 800e46c:	9b01      	ldr	r3, [sp, #4]
 800e46e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e472:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e476:	9301      	str	r3, [sp, #4]
 800e478:	fa1f f38a 	uxth.w	r3, sl
 800e47c:	4619      	mov	r1, r3
 800e47e:	b283      	uxth	r3, r0
 800e480:	1acb      	subs	r3, r1, r3
 800e482:	0c00      	lsrs	r0, r0, #16
 800e484:	4463      	add	r3, ip
 800e486:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e48a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e48e:	b29b      	uxth	r3, r3
 800e490:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e494:	4576      	cmp	r6, lr
 800e496:	f849 3b04 	str.w	r3, [r9], #4
 800e49a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e49e:	d8e5      	bhi.n	800e46c <__mdiff+0x88>
 800e4a0:	1b33      	subs	r3, r6, r4
 800e4a2:	3b15      	subs	r3, #21
 800e4a4:	f023 0303 	bic.w	r3, r3, #3
 800e4a8:	3415      	adds	r4, #21
 800e4aa:	3304      	adds	r3, #4
 800e4ac:	42a6      	cmp	r6, r4
 800e4ae:	bf38      	it	cc
 800e4b0:	2304      	movcc	r3, #4
 800e4b2:	441d      	add	r5, r3
 800e4b4:	445b      	add	r3, fp
 800e4b6:	461e      	mov	r6, r3
 800e4b8:	462c      	mov	r4, r5
 800e4ba:	4544      	cmp	r4, r8
 800e4bc:	d30e      	bcc.n	800e4dc <__mdiff+0xf8>
 800e4be:	f108 0103 	add.w	r1, r8, #3
 800e4c2:	1b49      	subs	r1, r1, r5
 800e4c4:	f021 0103 	bic.w	r1, r1, #3
 800e4c8:	3d03      	subs	r5, #3
 800e4ca:	45a8      	cmp	r8, r5
 800e4cc:	bf38      	it	cc
 800e4ce:	2100      	movcc	r1, #0
 800e4d0:	440b      	add	r3, r1
 800e4d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e4d6:	b191      	cbz	r1, 800e4fe <__mdiff+0x11a>
 800e4d8:	6117      	str	r7, [r2, #16]
 800e4da:	e79d      	b.n	800e418 <__mdiff+0x34>
 800e4dc:	f854 1b04 	ldr.w	r1, [r4], #4
 800e4e0:	46e6      	mov	lr, ip
 800e4e2:	0c08      	lsrs	r0, r1, #16
 800e4e4:	fa1c fc81 	uxtah	ip, ip, r1
 800e4e8:	4471      	add	r1, lr
 800e4ea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e4ee:	b289      	uxth	r1, r1
 800e4f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e4f4:	f846 1b04 	str.w	r1, [r6], #4
 800e4f8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e4fc:	e7dd      	b.n	800e4ba <__mdiff+0xd6>
 800e4fe:	3f01      	subs	r7, #1
 800e500:	e7e7      	b.n	800e4d2 <__mdiff+0xee>
 800e502:	bf00      	nop
 800e504:	080114c0 	.word	0x080114c0
 800e508:	080114d1 	.word	0x080114d1

0800e50c <__d2b>:
 800e50c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e510:	460f      	mov	r7, r1
 800e512:	2101      	movs	r1, #1
 800e514:	ec59 8b10 	vmov	r8, r9, d0
 800e518:	4616      	mov	r6, r2
 800e51a:	f7ff fccd 	bl	800deb8 <_Balloc>
 800e51e:	4604      	mov	r4, r0
 800e520:	b930      	cbnz	r0, 800e530 <__d2b+0x24>
 800e522:	4602      	mov	r2, r0
 800e524:	4b23      	ldr	r3, [pc, #140]	@ (800e5b4 <__d2b+0xa8>)
 800e526:	4824      	ldr	r0, [pc, #144]	@ (800e5b8 <__d2b+0xac>)
 800e528:	f240 310f 	movw	r1, #783	@ 0x30f
 800e52c:	f000 fc2a 	bl	800ed84 <__assert_func>
 800e530:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e534:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e538:	b10d      	cbz	r5, 800e53e <__d2b+0x32>
 800e53a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e53e:	9301      	str	r3, [sp, #4]
 800e540:	f1b8 0300 	subs.w	r3, r8, #0
 800e544:	d023      	beq.n	800e58e <__d2b+0x82>
 800e546:	4668      	mov	r0, sp
 800e548:	9300      	str	r3, [sp, #0]
 800e54a:	f7ff fd7c 	bl	800e046 <__lo0bits>
 800e54e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e552:	b1d0      	cbz	r0, 800e58a <__d2b+0x7e>
 800e554:	f1c0 0320 	rsb	r3, r0, #32
 800e558:	fa02 f303 	lsl.w	r3, r2, r3
 800e55c:	430b      	orrs	r3, r1
 800e55e:	40c2      	lsrs	r2, r0
 800e560:	6163      	str	r3, [r4, #20]
 800e562:	9201      	str	r2, [sp, #4]
 800e564:	9b01      	ldr	r3, [sp, #4]
 800e566:	61a3      	str	r3, [r4, #24]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	bf0c      	ite	eq
 800e56c:	2201      	moveq	r2, #1
 800e56e:	2202      	movne	r2, #2
 800e570:	6122      	str	r2, [r4, #16]
 800e572:	b1a5      	cbz	r5, 800e59e <__d2b+0x92>
 800e574:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e578:	4405      	add	r5, r0
 800e57a:	603d      	str	r5, [r7, #0]
 800e57c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e580:	6030      	str	r0, [r6, #0]
 800e582:	4620      	mov	r0, r4
 800e584:	b003      	add	sp, #12
 800e586:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e58a:	6161      	str	r1, [r4, #20]
 800e58c:	e7ea      	b.n	800e564 <__d2b+0x58>
 800e58e:	a801      	add	r0, sp, #4
 800e590:	f7ff fd59 	bl	800e046 <__lo0bits>
 800e594:	9b01      	ldr	r3, [sp, #4]
 800e596:	6163      	str	r3, [r4, #20]
 800e598:	3020      	adds	r0, #32
 800e59a:	2201      	movs	r2, #1
 800e59c:	e7e8      	b.n	800e570 <__d2b+0x64>
 800e59e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e5a2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e5a6:	6038      	str	r0, [r7, #0]
 800e5a8:	6918      	ldr	r0, [r3, #16]
 800e5aa:	f7ff fd2d 	bl	800e008 <__hi0bits>
 800e5ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e5b2:	e7e5      	b.n	800e580 <__d2b+0x74>
 800e5b4:	080114c0 	.word	0x080114c0
 800e5b8:	080114d1 	.word	0x080114d1

0800e5bc <__ssputs_r>:
 800e5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5c0:	688e      	ldr	r6, [r1, #8]
 800e5c2:	461f      	mov	r7, r3
 800e5c4:	42be      	cmp	r6, r7
 800e5c6:	680b      	ldr	r3, [r1, #0]
 800e5c8:	4682      	mov	sl, r0
 800e5ca:	460c      	mov	r4, r1
 800e5cc:	4690      	mov	r8, r2
 800e5ce:	d82d      	bhi.n	800e62c <__ssputs_r+0x70>
 800e5d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e5d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e5d8:	d026      	beq.n	800e628 <__ssputs_r+0x6c>
 800e5da:	6965      	ldr	r5, [r4, #20]
 800e5dc:	6909      	ldr	r1, [r1, #16]
 800e5de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5e2:	eba3 0901 	sub.w	r9, r3, r1
 800e5e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e5ea:	1c7b      	adds	r3, r7, #1
 800e5ec:	444b      	add	r3, r9
 800e5ee:	106d      	asrs	r5, r5, #1
 800e5f0:	429d      	cmp	r5, r3
 800e5f2:	bf38      	it	cc
 800e5f4:	461d      	movcc	r5, r3
 800e5f6:	0553      	lsls	r3, r2, #21
 800e5f8:	d527      	bpl.n	800e64a <__ssputs_r+0x8e>
 800e5fa:	4629      	mov	r1, r5
 800e5fc:	f7fd fe48 	bl	800c290 <_malloc_r>
 800e600:	4606      	mov	r6, r0
 800e602:	b360      	cbz	r0, 800e65e <__ssputs_r+0xa2>
 800e604:	6921      	ldr	r1, [r4, #16]
 800e606:	464a      	mov	r2, r9
 800e608:	f7fe fdf3 	bl	800d1f2 <memcpy>
 800e60c:	89a3      	ldrh	r3, [r4, #12]
 800e60e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e612:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e616:	81a3      	strh	r3, [r4, #12]
 800e618:	6126      	str	r6, [r4, #16]
 800e61a:	6165      	str	r5, [r4, #20]
 800e61c:	444e      	add	r6, r9
 800e61e:	eba5 0509 	sub.w	r5, r5, r9
 800e622:	6026      	str	r6, [r4, #0]
 800e624:	60a5      	str	r5, [r4, #8]
 800e626:	463e      	mov	r6, r7
 800e628:	42be      	cmp	r6, r7
 800e62a:	d900      	bls.n	800e62e <__ssputs_r+0x72>
 800e62c:	463e      	mov	r6, r7
 800e62e:	6820      	ldr	r0, [r4, #0]
 800e630:	4632      	mov	r2, r6
 800e632:	4641      	mov	r1, r8
 800e634:	f000 fb6a 	bl	800ed0c <memmove>
 800e638:	68a3      	ldr	r3, [r4, #8]
 800e63a:	1b9b      	subs	r3, r3, r6
 800e63c:	60a3      	str	r3, [r4, #8]
 800e63e:	6823      	ldr	r3, [r4, #0]
 800e640:	4433      	add	r3, r6
 800e642:	6023      	str	r3, [r4, #0]
 800e644:	2000      	movs	r0, #0
 800e646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e64a:	462a      	mov	r2, r5
 800e64c:	f000 fbde 	bl	800ee0c <_realloc_r>
 800e650:	4606      	mov	r6, r0
 800e652:	2800      	cmp	r0, #0
 800e654:	d1e0      	bne.n	800e618 <__ssputs_r+0x5c>
 800e656:	6921      	ldr	r1, [r4, #16]
 800e658:	4650      	mov	r0, sl
 800e65a:	f7fd fdad 	bl	800c1b8 <_free_r>
 800e65e:	230c      	movs	r3, #12
 800e660:	f8ca 3000 	str.w	r3, [sl]
 800e664:	89a3      	ldrh	r3, [r4, #12]
 800e666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e66a:	81a3      	strh	r3, [r4, #12]
 800e66c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e670:	e7e9      	b.n	800e646 <__ssputs_r+0x8a>
	...

0800e674 <_svfiprintf_r>:
 800e674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e678:	4698      	mov	r8, r3
 800e67a:	898b      	ldrh	r3, [r1, #12]
 800e67c:	061b      	lsls	r3, r3, #24
 800e67e:	b09d      	sub	sp, #116	@ 0x74
 800e680:	4607      	mov	r7, r0
 800e682:	460d      	mov	r5, r1
 800e684:	4614      	mov	r4, r2
 800e686:	d510      	bpl.n	800e6aa <_svfiprintf_r+0x36>
 800e688:	690b      	ldr	r3, [r1, #16]
 800e68a:	b973      	cbnz	r3, 800e6aa <_svfiprintf_r+0x36>
 800e68c:	2140      	movs	r1, #64	@ 0x40
 800e68e:	f7fd fdff 	bl	800c290 <_malloc_r>
 800e692:	6028      	str	r0, [r5, #0]
 800e694:	6128      	str	r0, [r5, #16]
 800e696:	b930      	cbnz	r0, 800e6a6 <_svfiprintf_r+0x32>
 800e698:	230c      	movs	r3, #12
 800e69a:	603b      	str	r3, [r7, #0]
 800e69c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6a0:	b01d      	add	sp, #116	@ 0x74
 800e6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6a6:	2340      	movs	r3, #64	@ 0x40
 800e6a8:	616b      	str	r3, [r5, #20]
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6ae:	2320      	movs	r3, #32
 800e6b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6b8:	2330      	movs	r3, #48	@ 0x30
 800e6ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e858 <_svfiprintf_r+0x1e4>
 800e6be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e6c2:	f04f 0901 	mov.w	r9, #1
 800e6c6:	4623      	mov	r3, r4
 800e6c8:	469a      	mov	sl, r3
 800e6ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6ce:	b10a      	cbz	r2, 800e6d4 <_svfiprintf_r+0x60>
 800e6d0:	2a25      	cmp	r2, #37	@ 0x25
 800e6d2:	d1f9      	bne.n	800e6c8 <_svfiprintf_r+0x54>
 800e6d4:	ebba 0b04 	subs.w	fp, sl, r4
 800e6d8:	d00b      	beq.n	800e6f2 <_svfiprintf_r+0x7e>
 800e6da:	465b      	mov	r3, fp
 800e6dc:	4622      	mov	r2, r4
 800e6de:	4629      	mov	r1, r5
 800e6e0:	4638      	mov	r0, r7
 800e6e2:	f7ff ff6b 	bl	800e5bc <__ssputs_r>
 800e6e6:	3001      	adds	r0, #1
 800e6e8:	f000 80a7 	beq.w	800e83a <_svfiprintf_r+0x1c6>
 800e6ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6ee:	445a      	add	r2, fp
 800e6f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	f000 809f 	beq.w	800e83a <_svfiprintf_r+0x1c6>
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e702:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e706:	f10a 0a01 	add.w	sl, sl, #1
 800e70a:	9304      	str	r3, [sp, #16]
 800e70c:	9307      	str	r3, [sp, #28]
 800e70e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e712:	931a      	str	r3, [sp, #104]	@ 0x68
 800e714:	4654      	mov	r4, sl
 800e716:	2205      	movs	r2, #5
 800e718:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e71c:	484e      	ldr	r0, [pc, #312]	@ (800e858 <_svfiprintf_r+0x1e4>)
 800e71e:	f7f1 fd77 	bl	8000210 <memchr>
 800e722:	9a04      	ldr	r2, [sp, #16]
 800e724:	b9d8      	cbnz	r0, 800e75e <_svfiprintf_r+0xea>
 800e726:	06d0      	lsls	r0, r2, #27
 800e728:	bf44      	itt	mi
 800e72a:	2320      	movmi	r3, #32
 800e72c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e730:	0711      	lsls	r1, r2, #28
 800e732:	bf44      	itt	mi
 800e734:	232b      	movmi	r3, #43	@ 0x2b
 800e736:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e73a:	f89a 3000 	ldrb.w	r3, [sl]
 800e73e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e740:	d015      	beq.n	800e76e <_svfiprintf_r+0xfa>
 800e742:	9a07      	ldr	r2, [sp, #28]
 800e744:	4654      	mov	r4, sl
 800e746:	2000      	movs	r0, #0
 800e748:	f04f 0c0a 	mov.w	ip, #10
 800e74c:	4621      	mov	r1, r4
 800e74e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e752:	3b30      	subs	r3, #48	@ 0x30
 800e754:	2b09      	cmp	r3, #9
 800e756:	d94b      	bls.n	800e7f0 <_svfiprintf_r+0x17c>
 800e758:	b1b0      	cbz	r0, 800e788 <_svfiprintf_r+0x114>
 800e75a:	9207      	str	r2, [sp, #28]
 800e75c:	e014      	b.n	800e788 <_svfiprintf_r+0x114>
 800e75e:	eba0 0308 	sub.w	r3, r0, r8
 800e762:	fa09 f303 	lsl.w	r3, r9, r3
 800e766:	4313      	orrs	r3, r2
 800e768:	9304      	str	r3, [sp, #16]
 800e76a:	46a2      	mov	sl, r4
 800e76c:	e7d2      	b.n	800e714 <_svfiprintf_r+0xa0>
 800e76e:	9b03      	ldr	r3, [sp, #12]
 800e770:	1d19      	adds	r1, r3, #4
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	9103      	str	r1, [sp, #12]
 800e776:	2b00      	cmp	r3, #0
 800e778:	bfbb      	ittet	lt
 800e77a:	425b      	neglt	r3, r3
 800e77c:	f042 0202 	orrlt.w	r2, r2, #2
 800e780:	9307      	strge	r3, [sp, #28]
 800e782:	9307      	strlt	r3, [sp, #28]
 800e784:	bfb8      	it	lt
 800e786:	9204      	strlt	r2, [sp, #16]
 800e788:	7823      	ldrb	r3, [r4, #0]
 800e78a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e78c:	d10a      	bne.n	800e7a4 <_svfiprintf_r+0x130>
 800e78e:	7863      	ldrb	r3, [r4, #1]
 800e790:	2b2a      	cmp	r3, #42	@ 0x2a
 800e792:	d132      	bne.n	800e7fa <_svfiprintf_r+0x186>
 800e794:	9b03      	ldr	r3, [sp, #12]
 800e796:	1d1a      	adds	r2, r3, #4
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	9203      	str	r2, [sp, #12]
 800e79c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e7a0:	3402      	adds	r4, #2
 800e7a2:	9305      	str	r3, [sp, #20]
 800e7a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e868 <_svfiprintf_r+0x1f4>
 800e7a8:	7821      	ldrb	r1, [r4, #0]
 800e7aa:	2203      	movs	r2, #3
 800e7ac:	4650      	mov	r0, sl
 800e7ae:	f7f1 fd2f 	bl	8000210 <memchr>
 800e7b2:	b138      	cbz	r0, 800e7c4 <_svfiprintf_r+0x150>
 800e7b4:	9b04      	ldr	r3, [sp, #16]
 800e7b6:	eba0 000a 	sub.w	r0, r0, sl
 800e7ba:	2240      	movs	r2, #64	@ 0x40
 800e7bc:	4082      	lsls	r2, r0
 800e7be:	4313      	orrs	r3, r2
 800e7c0:	3401      	adds	r4, #1
 800e7c2:	9304      	str	r3, [sp, #16]
 800e7c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7c8:	4824      	ldr	r0, [pc, #144]	@ (800e85c <_svfiprintf_r+0x1e8>)
 800e7ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e7ce:	2206      	movs	r2, #6
 800e7d0:	f7f1 fd1e 	bl	8000210 <memchr>
 800e7d4:	2800      	cmp	r0, #0
 800e7d6:	d036      	beq.n	800e846 <_svfiprintf_r+0x1d2>
 800e7d8:	4b21      	ldr	r3, [pc, #132]	@ (800e860 <_svfiprintf_r+0x1ec>)
 800e7da:	bb1b      	cbnz	r3, 800e824 <_svfiprintf_r+0x1b0>
 800e7dc:	9b03      	ldr	r3, [sp, #12]
 800e7de:	3307      	adds	r3, #7
 800e7e0:	f023 0307 	bic.w	r3, r3, #7
 800e7e4:	3308      	adds	r3, #8
 800e7e6:	9303      	str	r3, [sp, #12]
 800e7e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7ea:	4433      	add	r3, r6
 800e7ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7ee:	e76a      	b.n	800e6c6 <_svfiprintf_r+0x52>
 800e7f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7f4:	460c      	mov	r4, r1
 800e7f6:	2001      	movs	r0, #1
 800e7f8:	e7a8      	b.n	800e74c <_svfiprintf_r+0xd8>
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	3401      	adds	r4, #1
 800e7fe:	9305      	str	r3, [sp, #20]
 800e800:	4619      	mov	r1, r3
 800e802:	f04f 0c0a 	mov.w	ip, #10
 800e806:	4620      	mov	r0, r4
 800e808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e80c:	3a30      	subs	r2, #48	@ 0x30
 800e80e:	2a09      	cmp	r2, #9
 800e810:	d903      	bls.n	800e81a <_svfiprintf_r+0x1a6>
 800e812:	2b00      	cmp	r3, #0
 800e814:	d0c6      	beq.n	800e7a4 <_svfiprintf_r+0x130>
 800e816:	9105      	str	r1, [sp, #20]
 800e818:	e7c4      	b.n	800e7a4 <_svfiprintf_r+0x130>
 800e81a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e81e:	4604      	mov	r4, r0
 800e820:	2301      	movs	r3, #1
 800e822:	e7f0      	b.n	800e806 <_svfiprintf_r+0x192>
 800e824:	ab03      	add	r3, sp, #12
 800e826:	9300      	str	r3, [sp, #0]
 800e828:	462a      	mov	r2, r5
 800e82a:	4b0e      	ldr	r3, [pc, #56]	@ (800e864 <_svfiprintf_r+0x1f0>)
 800e82c:	a904      	add	r1, sp, #16
 800e82e:	4638      	mov	r0, r7
 800e830:	f7fd fe5a 	bl	800c4e8 <_printf_float>
 800e834:	1c42      	adds	r2, r0, #1
 800e836:	4606      	mov	r6, r0
 800e838:	d1d6      	bne.n	800e7e8 <_svfiprintf_r+0x174>
 800e83a:	89ab      	ldrh	r3, [r5, #12]
 800e83c:	065b      	lsls	r3, r3, #25
 800e83e:	f53f af2d 	bmi.w	800e69c <_svfiprintf_r+0x28>
 800e842:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e844:	e72c      	b.n	800e6a0 <_svfiprintf_r+0x2c>
 800e846:	ab03      	add	r3, sp, #12
 800e848:	9300      	str	r3, [sp, #0]
 800e84a:	462a      	mov	r2, r5
 800e84c:	4b05      	ldr	r3, [pc, #20]	@ (800e864 <_svfiprintf_r+0x1f0>)
 800e84e:	a904      	add	r1, sp, #16
 800e850:	4638      	mov	r0, r7
 800e852:	f7fe f8e1 	bl	800ca18 <_printf_i>
 800e856:	e7ed      	b.n	800e834 <_svfiprintf_r+0x1c0>
 800e858:	08011628 	.word	0x08011628
 800e85c:	08011632 	.word	0x08011632
 800e860:	0800c4e9 	.word	0x0800c4e9
 800e864:	0800e5bd 	.word	0x0800e5bd
 800e868:	0801162e 	.word	0x0801162e

0800e86c <__sfputc_r>:
 800e86c:	6893      	ldr	r3, [r2, #8]
 800e86e:	3b01      	subs	r3, #1
 800e870:	2b00      	cmp	r3, #0
 800e872:	b410      	push	{r4}
 800e874:	6093      	str	r3, [r2, #8]
 800e876:	da08      	bge.n	800e88a <__sfputc_r+0x1e>
 800e878:	6994      	ldr	r4, [r2, #24]
 800e87a:	42a3      	cmp	r3, r4
 800e87c:	db01      	blt.n	800e882 <__sfputc_r+0x16>
 800e87e:	290a      	cmp	r1, #10
 800e880:	d103      	bne.n	800e88a <__sfputc_r+0x1e>
 800e882:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e886:	f7fe bb90 	b.w	800cfaa <__swbuf_r>
 800e88a:	6813      	ldr	r3, [r2, #0]
 800e88c:	1c58      	adds	r0, r3, #1
 800e88e:	6010      	str	r0, [r2, #0]
 800e890:	7019      	strb	r1, [r3, #0]
 800e892:	4608      	mov	r0, r1
 800e894:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e898:	4770      	bx	lr

0800e89a <__sfputs_r>:
 800e89a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e89c:	4606      	mov	r6, r0
 800e89e:	460f      	mov	r7, r1
 800e8a0:	4614      	mov	r4, r2
 800e8a2:	18d5      	adds	r5, r2, r3
 800e8a4:	42ac      	cmp	r4, r5
 800e8a6:	d101      	bne.n	800e8ac <__sfputs_r+0x12>
 800e8a8:	2000      	movs	r0, #0
 800e8aa:	e007      	b.n	800e8bc <__sfputs_r+0x22>
 800e8ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8b0:	463a      	mov	r2, r7
 800e8b2:	4630      	mov	r0, r6
 800e8b4:	f7ff ffda 	bl	800e86c <__sfputc_r>
 800e8b8:	1c43      	adds	r3, r0, #1
 800e8ba:	d1f3      	bne.n	800e8a4 <__sfputs_r+0xa>
 800e8bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e8c0 <_vfiprintf_r>:
 800e8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8c4:	460d      	mov	r5, r1
 800e8c6:	b09d      	sub	sp, #116	@ 0x74
 800e8c8:	4614      	mov	r4, r2
 800e8ca:	4698      	mov	r8, r3
 800e8cc:	4606      	mov	r6, r0
 800e8ce:	b118      	cbz	r0, 800e8d8 <_vfiprintf_r+0x18>
 800e8d0:	6a03      	ldr	r3, [r0, #32]
 800e8d2:	b90b      	cbnz	r3, 800e8d8 <_vfiprintf_r+0x18>
 800e8d4:	f7fe fa4c 	bl	800cd70 <__sinit>
 800e8d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e8da:	07d9      	lsls	r1, r3, #31
 800e8dc:	d405      	bmi.n	800e8ea <_vfiprintf_r+0x2a>
 800e8de:	89ab      	ldrh	r3, [r5, #12]
 800e8e0:	059a      	lsls	r2, r3, #22
 800e8e2:	d402      	bmi.n	800e8ea <_vfiprintf_r+0x2a>
 800e8e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8e6:	f7fe fc82 	bl	800d1ee <__retarget_lock_acquire_recursive>
 800e8ea:	89ab      	ldrh	r3, [r5, #12]
 800e8ec:	071b      	lsls	r3, r3, #28
 800e8ee:	d501      	bpl.n	800e8f4 <_vfiprintf_r+0x34>
 800e8f0:	692b      	ldr	r3, [r5, #16]
 800e8f2:	b99b      	cbnz	r3, 800e91c <_vfiprintf_r+0x5c>
 800e8f4:	4629      	mov	r1, r5
 800e8f6:	4630      	mov	r0, r6
 800e8f8:	f7fe fb96 	bl	800d028 <__swsetup_r>
 800e8fc:	b170      	cbz	r0, 800e91c <_vfiprintf_r+0x5c>
 800e8fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e900:	07dc      	lsls	r4, r3, #31
 800e902:	d504      	bpl.n	800e90e <_vfiprintf_r+0x4e>
 800e904:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e908:	b01d      	add	sp, #116	@ 0x74
 800e90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e90e:	89ab      	ldrh	r3, [r5, #12]
 800e910:	0598      	lsls	r0, r3, #22
 800e912:	d4f7      	bmi.n	800e904 <_vfiprintf_r+0x44>
 800e914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e916:	f7fe fc6b 	bl	800d1f0 <__retarget_lock_release_recursive>
 800e91a:	e7f3      	b.n	800e904 <_vfiprintf_r+0x44>
 800e91c:	2300      	movs	r3, #0
 800e91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e920:	2320      	movs	r3, #32
 800e922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e926:	f8cd 800c 	str.w	r8, [sp, #12]
 800e92a:	2330      	movs	r3, #48	@ 0x30
 800e92c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800eadc <_vfiprintf_r+0x21c>
 800e930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e934:	f04f 0901 	mov.w	r9, #1
 800e938:	4623      	mov	r3, r4
 800e93a:	469a      	mov	sl, r3
 800e93c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e940:	b10a      	cbz	r2, 800e946 <_vfiprintf_r+0x86>
 800e942:	2a25      	cmp	r2, #37	@ 0x25
 800e944:	d1f9      	bne.n	800e93a <_vfiprintf_r+0x7a>
 800e946:	ebba 0b04 	subs.w	fp, sl, r4
 800e94a:	d00b      	beq.n	800e964 <_vfiprintf_r+0xa4>
 800e94c:	465b      	mov	r3, fp
 800e94e:	4622      	mov	r2, r4
 800e950:	4629      	mov	r1, r5
 800e952:	4630      	mov	r0, r6
 800e954:	f7ff ffa1 	bl	800e89a <__sfputs_r>
 800e958:	3001      	adds	r0, #1
 800e95a:	f000 80a7 	beq.w	800eaac <_vfiprintf_r+0x1ec>
 800e95e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e960:	445a      	add	r2, fp
 800e962:	9209      	str	r2, [sp, #36]	@ 0x24
 800e964:	f89a 3000 	ldrb.w	r3, [sl]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	f000 809f 	beq.w	800eaac <_vfiprintf_r+0x1ec>
 800e96e:	2300      	movs	r3, #0
 800e970:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e978:	f10a 0a01 	add.w	sl, sl, #1
 800e97c:	9304      	str	r3, [sp, #16]
 800e97e:	9307      	str	r3, [sp, #28]
 800e980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e984:	931a      	str	r3, [sp, #104]	@ 0x68
 800e986:	4654      	mov	r4, sl
 800e988:	2205      	movs	r2, #5
 800e98a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e98e:	4853      	ldr	r0, [pc, #332]	@ (800eadc <_vfiprintf_r+0x21c>)
 800e990:	f7f1 fc3e 	bl	8000210 <memchr>
 800e994:	9a04      	ldr	r2, [sp, #16]
 800e996:	b9d8      	cbnz	r0, 800e9d0 <_vfiprintf_r+0x110>
 800e998:	06d1      	lsls	r1, r2, #27
 800e99a:	bf44      	itt	mi
 800e99c:	2320      	movmi	r3, #32
 800e99e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e9a2:	0713      	lsls	r3, r2, #28
 800e9a4:	bf44      	itt	mi
 800e9a6:	232b      	movmi	r3, #43	@ 0x2b
 800e9a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800e9b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9b2:	d015      	beq.n	800e9e0 <_vfiprintf_r+0x120>
 800e9b4:	9a07      	ldr	r2, [sp, #28]
 800e9b6:	4654      	mov	r4, sl
 800e9b8:	2000      	movs	r0, #0
 800e9ba:	f04f 0c0a 	mov.w	ip, #10
 800e9be:	4621      	mov	r1, r4
 800e9c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e9c4:	3b30      	subs	r3, #48	@ 0x30
 800e9c6:	2b09      	cmp	r3, #9
 800e9c8:	d94b      	bls.n	800ea62 <_vfiprintf_r+0x1a2>
 800e9ca:	b1b0      	cbz	r0, 800e9fa <_vfiprintf_r+0x13a>
 800e9cc:	9207      	str	r2, [sp, #28]
 800e9ce:	e014      	b.n	800e9fa <_vfiprintf_r+0x13a>
 800e9d0:	eba0 0308 	sub.w	r3, r0, r8
 800e9d4:	fa09 f303 	lsl.w	r3, r9, r3
 800e9d8:	4313      	orrs	r3, r2
 800e9da:	9304      	str	r3, [sp, #16]
 800e9dc:	46a2      	mov	sl, r4
 800e9de:	e7d2      	b.n	800e986 <_vfiprintf_r+0xc6>
 800e9e0:	9b03      	ldr	r3, [sp, #12]
 800e9e2:	1d19      	adds	r1, r3, #4
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	9103      	str	r1, [sp, #12]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	bfbb      	ittet	lt
 800e9ec:	425b      	neglt	r3, r3
 800e9ee:	f042 0202 	orrlt.w	r2, r2, #2
 800e9f2:	9307      	strge	r3, [sp, #28]
 800e9f4:	9307      	strlt	r3, [sp, #28]
 800e9f6:	bfb8      	it	lt
 800e9f8:	9204      	strlt	r2, [sp, #16]
 800e9fa:	7823      	ldrb	r3, [r4, #0]
 800e9fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9fe:	d10a      	bne.n	800ea16 <_vfiprintf_r+0x156>
 800ea00:	7863      	ldrb	r3, [r4, #1]
 800ea02:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea04:	d132      	bne.n	800ea6c <_vfiprintf_r+0x1ac>
 800ea06:	9b03      	ldr	r3, [sp, #12]
 800ea08:	1d1a      	adds	r2, r3, #4
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	9203      	str	r2, [sp, #12]
 800ea0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ea12:	3402      	adds	r4, #2
 800ea14:	9305      	str	r3, [sp, #20]
 800ea16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eaec <_vfiprintf_r+0x22c>
 800ea1a:	7821      	ldrb	r1, [r4, #0]
 800ea1c:	2203      	movs	r2, #3
 800ea1e:	4650      	mov	r0, sl
 800ea20:	f7f1 fbf6 	bl	8000210 <memchr>
 800ea24:	b138      	cbz	r0, 800ea36 <_vfiprintf_r+0x176>
 800ea26:	9b04      	ldr	r3, [sp, #16]
 800ea28:	eba0 000a 	sub.w	r0, r0, sl
 800ea2c:	2240      	movs	r2, #64	@ 0x40
 800ea2e:	4082      	lsls	r2, r0
 800ea30:	4313      	orrs	r3, r2
 800ea32:	3401      	adds	r4, #1
 800ea34:	9304      	str	r3, [sp, #16]
 800ea36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea3a:	4829      	ldr	r0, [pc, #164]	@ (800eae0 <_vfiprintf_r+0x220>)
 800ea3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ea40:	2206      	movs	r2, #6
 800ea42:	f7f1 fbe5 	bl	8000210 <memchr>
 800ea46:	2800      	cmp	r0, #0
 800ea48:	d03f      	beq.n	800eaca <_vfiprintf_r+0x20a>
 800ea4a:	4b26      	ldr	r3, [pc, #152]	@ (800eae4 <_vfiprintf_r+0x224>)
 800ea4c:	bb1b      	cbnz	r3, 800ea96 <_vfiprintf_r+0x1d6>
 800ea4e:	9b03      	ldr	r3, [sp, #12]
 800ea50:	3307      	adds	r3, #7
 800ea52:	f023 0307 	bic.w	r3, r3, #7
 800ea56:	3308      	adds	r3, #8
 800ea58:	9303      	str	r3, [sp, #12]
 800ea5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea5c:	443b      	add	r3, r7
 800ea5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea60:	e76a      	b.n	800e938 <_vfiprintf_r+0x78>
 800ea62:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea66:	460c      	mov	r4, r1
 800ea68:	2001      	movs	r0, #1
 800ea6a:	e7a8      	b.n	800e9be <_vfiprintf_r+0xfe>
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	3401      	adds	r4, #1
 800ea70:	9305      	str	r3, [sp, #20]
 800ea72:	4619      	mov	r1, r3
 800ea74:	f04f 0c0a 	mov.w	ip, #10
 800ea78:	4620      	mov	r0, r4
 800ea7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea7e:	3a30      	subs	r2, #48	@ 0x30
 800ea80:	2a09      	cmp	r2, #9
 800ea82:	d903      	bls.n	800ea8c <_vfiprintf_r+0x1cc>
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d0c6      	beq.n	800ea16 <_vfiprintf_r+0x156>
 800ea88:	9105      	str	r1, [sp, #20]
 800ea8a:	e7c4      	b.n	800ea16 <_vfiprintf_r+0x156>
 800ea8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea90:	4604      	mov	r4, r0
 800ea92:	2301      	movs	r3, #1
 800ea94:	e7f0      	b.n	800ea78 <_vfiprintf_r+0x1b8>
 800ea96:	ab03      	add	r3, sp, #12
 800ea98:	9300      	str	r3, [sp, #0]
 800ea9a:	462a      	mov	r2, r5
 800ea9c:	4b12      	ldr	r3, [pc, #72]	@ (800eae8 <_vfiprintf_r+0x228>)
 800ea9e:	a904      	add	r1, sp, #16
 800eaa0:	4630      	mov	r0, r6
 800eaa2:	f7fd fd21 	bl	800c4e8 <_printf_float>
 800eaa6:	4607      	mov	r7, r0
 800eaa8:	1c78      	adds	r0, r7, #1
 800eaaa:	d1d6      	bne.n	800ea5a <_vfiprintf_r+0x19a>
 800eaac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eaae:	07d9      	lsls	r1, r3, #31
 800eab0:	d405      	bmi.n	800eabe <_vfiprintf_r+0x1fe>
 800eab2:	89ab      	ldrh	r3, [r5, #12]
 800eab4:	059a      	lsls	r2, r3, #22
 800eab6:	d402      	bmi.n	800eabe <_vfiprintf_r+0x1fe>
 800eab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eaba:	f7fe fb99 	bl	800d1f0 <__retarget_lock_release_recursive>
 800eabe:	89ab      	ldrh	r3, [r5, #12]
 800eac0:	065b      	lsls	r3, r3, #25
 800eac2:	f53f af1f 	bmi.w	800e904 <_vfiprintf_r+0x44>
 800eac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eac8:	e71e      	b.n	800e908 <_vfiprintf_r+0x48>
 800eaca:	ab03      	add	r3, sp, #12
 800eacc:	9300      	str	r3, [sp, #0]
 800eace:	462a      	mov	r2, r5
 800ead0:	4b05      	ldr	r3, [pc, #20]	@ (800eae8 <_vfiprintf_r+0x228>)
 800ead2:	a904      	add	r1, sp, #16
 800ead4:	4630      	mov	r0, r6
 800ead6:	f7fd ff9f 	bl	800ca18 <_printf_i>
 800eada:	e7e4      	b.n	800eaa6 <_vfiprintf_r+0x1e6>
 800eadc:	08011628 	.word	0x08011628
 800eae0:	08011632 	.word	0x08011632
 800eae4:	0800c4e9 	.word	0x0800c4e9
 800eae8:	0800e89b 	.word	0x0800e89b
 800eaec:	0801162e 	.word	0x0801162e

0800eaf0 <__sflush_r>:
 800eaf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eaf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaf8:	0716      	lsls	r6, r2, #28
 800eafa:	4605      	mov	r5, r0
 800eafc:	460c      	mov	r4, r1
 800eafe:	d454      	bmi.n	800ebaa <__sflush_r+0xba>
 800eb00:	684b      	ldr	r3, [r1, #4]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	dc02      	bgt.n	800eb0c <__sflush_r+0x1c>
 800eb06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	dd48      	ble.n	800eb9e <__sflush_r+0xae>
 800eb0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eb0e:	2e00      	cmp	r6, #0
 800eb10:	d045      	beq.n	800eb9e <__sflush_r+0xae>
 800eb12:	2300      	movs	r3, #0
 800eb14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eb18:	682f      	ldr	r7, [r5, #0]
 800eb1a:	6a21      	ldr	r1, [r4, #32]
 800eb1c:	602b      	str	r3, [r5, #0]
 800eb1e:	d030      	beq.n	800eb82 <__sflush_r+0x92>
 800eb20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eb22:	89a3      	ldrh	r3, [r4, #12]
 800eb24:	0759      	lsls	r1, r3, #29
 800eb26:	d505      	bpl.n	800eb34 <__sflush_r+0x44>
 800eb28:	6863      	ldr	r3, [r4, #4]
 800eb2a:	1ad2      	subs	r2, r2, r3
 800eb2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eb2e:	b10b      	cbz	r3, 800eb34 <__sflush_r+0x44>
 800eb30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eb32:	1ad2      	subs	r2, r2, r3
 800eb34:	2300      	movs	r3, #0
 800eb36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eb38:	6a21      	ldr	r1, [r4, #32]
 800eb3a:	4628      	mov	r0, r5
 800eb3c:	47b0      	blx	r6
 800eb3e:	1c43      	adds	r3, r0, #1
 800eb40:	89a3      	ldrh	r3, [r4, #12]
 800eb42:	d106      	bne.n	800eb52 <__sflush_r+0x62>
 800eb44:	6829      	ldr	r1, [r5, #0]
 800eb46:	291d      	cmp	r1, #29
 800eb48:	d82b      	bhi.n	800eba2 <__sflush_r+0xb2>
 800eb4a:	4a2a      	ldr	r2, [pc, #168]	@ (800ebf4 <__sflush_r+0x104>)
 800eb4c:	410a      	asrs	r2, r1
 800eb4e:	07d6      	lsls	r6, r2, #31
 800eb50:	d427      	bmi.n	800eba2 <__sflush_r+0xb2>
 800eb52:	2200      	movs	r2, #0
 800eb54:	6062      	str	r2, [r4, #4]
 800eb56:	04d9      	lsls	r1, r3, #19
 800eb58:	6922      	ldr	r2, [r4, #16]
 800eb5a:	6022      	str	r2, [r4, #0]
 800eb5c:	d504      	bpl.n	800eb68 <__sflush_r+0x78>
 800eb5e:	1c42      	adds	r2, r0, #1
 800eb60:	d101      	bne.n	800eb66 <__sflush_r+0x76>
 800eb62:	682b      	ldr	r3, [r5, #0]
 800eb64:	b903      	cbnz	r3, 800eb68 <__sflush_r+0x78>
 800eb66:	6560      	str	r0, [r4, #84]	@ 0x54
 800eb68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb6a:	602f      	str	r7, [r5, #0]
 800eb6c:	b1b9      	cbz	r1, 800eb9e <__sflush_r+0xae>
 800eb6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb72:	4299      	cmp	r1, r3
 800eb74:	d002      	beq.n	800eb7c <__sflush_r+0x8c>
 800eb76:	4628      	mov	r0, r5
 800eb78:	f7fd fb1e 	bl	800c1b8 <_free_r>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb80:	e00d      	b.n	800eb9e <__sflush_r+0xae>
 800eb82:	2301      	movs	r3, #1
 800eb84:	4628      	mov	r0, r5
 800eb86:	47b0      	blx	r6
 800eb88:	4602      	mov	r2, r0
 800eb8a:	1c50      	adds	r0, r2, #1
 800eb8c:	d1c9      	bne.n	800eb22 <__sflush_r+0x32>
 800eb8e:	682b      	ldr	r3, [r5, #0]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d0c6      	beq.n	800eb22 <__sflush_r+0x32>
 800eb94:	2b1d      	cmp	r3, #29
 800eb96:	d001      	beq.n	800eb9c <__sflush_r+0xac>
 800eb98:	2b16      	cmp	r3, #22
 800eb9a:	d11e      	bne.n	800ebda <__sflush_r+0xea>
 800eb9c:	602f      	str	r7, [r5, #0]
 800eb9e:	2000      	movs	r0, #0
 800eba0:	e022      	b.n	800ebe8 <__sflush_r+0xf8>
 800eba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eba6:	b21b      	sxth	r3, r3
 800eba8:	e01b      	b.n	800ebe2 <__sflush_r+0xf2>
 800ebaa:	690f      	ldr	r7, [r1, #16]
 800ebac:	2f00      	cmp	r7, #0
 800ebae:	d0f6      	beq.n	800eb9e <__sflush_r+0xae>
 800ebb0:	0793      	lsls	r3, r2, #30
 800ebb2:	680e      	ldr	r6, [r1, #0]
 800ebb4:	bf08      	it	eq
 800ebb6:	694b      	ldreq	r3, [r1, #20]
 800ebb8:	600f      	str	r7, [r1, #0]
 800ebba:	bf18      	it	ne
 800ebbc:	2300      	movne	r3, #0
 800ebbe:	eba6 0807 	sub.w	r8, r6, r7
 800ebc2:	608b      	str	r3, [r1, #8]
 800ebc4:	f1b8 0f00 	cmp.w	r8, #0
 800ebc8:	dde9      	ble.n	800eb9e <__sflush_r+0xae>
 800ebca:	6a21      	ldr	r1, [r4, #32]
 800ebcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ebce:	4643      	mov	r3, r8
 800ebd0:	463a      	mov	r2, r7
 800ebd2:	4628      	mov	r0, r5
 800ebd4:	47b0      	blx	r6
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	dc08      	bgt.n	800ebec <__sflush_r+0xfc>
 800ebda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebe2:	81a3      	strh	r3, [r4, #12]
 800ebe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ebe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebec:	4407      	add	r7, r0
 800ebee:	eba8 0800 	sub.w	r8, r8, r0
 800ebf2:	e7e7      	b.n	800ebc4 <__sflush_r+0xd4>
 800ebf4:	dfbffffe 	.word	0xdfbffffe

0800ebf8 <_fflush_r>:
 800ebf8:	b538      	push	{r3, r4, r5, lr}
 800ebfa:	690b      	ldr	r3, [r1, #16]
 800ebfc:	4605      	mov	r5, r0
 800ebfe:	460c      	mov	r4, r1
 800ec00:	b913      	cbnz	r3, 800ec08 <_fflush_r+0x10>
 800ec02:	2500      	movs	r5, #0
 800ec04:	4628      	mov	r0, r5
 800ec06:	bd38      	pop	{r3, r4, r5, pc}
 800ec08:	b118      	cbz	r0, 800ec12 <_fflush_r+0x1a>
 800ec0a:	6a03      	ldr	r3, [r0, #32]
 800ec0c:	b90b      	cbnz	r3, 800ec12 <_fflush_r+0x1a>
 800ec0e:	f7fe f8af 	bl	800cd70 <__sinit>
 800ec12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d0f3      	beq.n	800ec02 <_fflush_r+0xa>
 800ec1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ec1c:	07d0      	lsls	r0, r2, #31
 800ec1e:	d404      	bmi.n	800ec2a <_fflush_r+0x32>
 800ec20:	0599      	lsls	r1, r3, #22
 800ec22:	d402      	bmi.n	800ec2a <_fflush_r+0x32>
 800ec24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec26:	f7fe fae2 	bl	800d1ee <__retarget_lock_acquire_recursive>
 800ec2a:	4628      	mov	r0, r5
 800ec2c:	4621      	mov	r1, r4
 800ec2e:	f7ff ff5f 	bl	800eaf0 <__sflush_r>
 800ec32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ec34:	07da      	lsls	r2, r3, #31
 800ec36:	4605      	mov	r5, r0
 800ec38:	d4e4      	bmi.n	800ec04 <_fflush_r+0xc>
 800ec3a:	89a3      	ldrh	r3, [r4, #12]
 800ec3c:	059b      	lsls	r3, r3, #22
 800ec3e:	d4e1      	bmi.n	800ec04 <_fflush_r+0xc>
 800ec40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec42:	f7fe fad5 	bl	800d1f0 <__retarget_lock_release_recursive>
 800ec46:	e7dd      	b.n	800ec04 <_fflush_r+0xc>

0800ec48 <__swhatbuf_r>:
 800ec48:	b570      	push	{r4, r5, r6, lr}
 800ec4a:	460c      	mov	r4, r1
 800ec4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec50:	2900      	cmp	r1, #0
 800ec52:	b096      	sub	sp, #88	@ 0x58
 800ec54:	4615      	mov	r5, r2
 800ec56:	461e      	mov	r6, r3
 800ec58:	da0d      	bge.n	800ec76 <__swhatbuf_r+0x2e>
 800ec5a:	89a3      	ldrh	r3, [r4, #12]
 800ec5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ec60:	f04f 0100 	mov.w	r1, #0
 800ec64:	bf14      	ite	ne
 800ec66:	2340      	movne	r3, #64	@ 0x40
 800ec68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ec6c:	2000      	movs	r0, #0
 800ec6e:	6031      	str	r1, [r6, #0]
 800ec70:	602b      	str	r3, [r5, #0]
 800ec72:	b016      	add	sp, #88	@ 0x58
 800ec74:	bd70      	pop	{r4, r5, r6, pc}
 800ec76:	466a      	mov	r2, sp
 800ec78:	f000 f862 	bl	800ed40 <_fstat_r>
 800ec7c:	2800      	cmp	r0, #0
 800ec7e:	dbec      	blt.n	800ec5a <__swhatbuf_r+0x12>
 800ec80:	9901      	ldr	r1, [sp, #4]
 800ec82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ec86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ec8a:	4259      	negs	r1, r3
 800ec8c:	4159      	adcs	r1, r3
 800ec8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec92:	e7eb      	b.n	800ec6c <__swhatbuf_r+0x24>

0800ec94 <__smakebuf_r>:
 800ec94:	898b      	ldrh	r3, [r1, #12]
 800ec96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec98:	079d      	lsls	r5, r3, #30
 800ec9a:	4606      	mov	r6, r0
 800ec9c:	460c      	mov	r4, r1
 800ec9e:	d507      	bpl.n	800ecb0 <__smakebuf_r+0x1c>
 800eca0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eca4:	6023      	str	r3, [r4, #0]
 800eca6:	6123      	str	r3, [r4, #16]
 800eca8:	2301      	movs	r3, #1
 800ecaa:	6163      	str	r3, [r4, #20]
 800ecac:	b003      	add	sp, #12
 800ecae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecb0:	ab01      	add	r3, sp, #4
 800ecb2:	466a      	mov	r2, sp
 800ecb4:	f7ff ffc8 	bl	800ec48 <__swhatbuf_r>
 800ecb8:	9f00      	ldr	r7, [sp, #0]
 800ecba:	4605      	mov	r5, r0
 800ecbc:	4639      	mov	r1, r7
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	f7fd fae6 	bl	800c290 <_malloc_r>
 800ecc4:	b948      	cbnz	r0, 800ecda <__smakebuf_r+0x46>
 800ecc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecca:	059a      	lsls	r2, r3, #22
 800eccc:	d4ee      	bmi.n	800ecac <__smakebuf_r+0x18>
 800ecce:	f023 0303 	bic.w	r3, r3, #3
 800ecd2:	f043 0302 	orr.w	r3, r3, #2
 800ecd6:	81a3      	strh	r3, [r4, #12]
 800ecd8:	e7e2      	b.n	800eca0 <__smakebuf_r+0xc>
 800ecda:	89a3      	ldrh	r3, [r4, #12]
 800ecdc:	6020      	str	r0, [r4, #0]
 800ecde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ece2:	81a3      	strh	r3, [r4, #12]
 800ece4:	9b01      	ldr	r3, [sp, #4]
 800ece6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ecea:	b15b      	cbz	r3, 800ed04 <__smakebuf_r+0x70>
 800ecec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecf0:	4630      	mov	r0, r6
 800ecf2:	f000 f837 	bl	800ed64 <_isatty_r>
 800ecf6:	b128      	cbz	r0, 800ed04 <__smakebuf_r+0x70>
 800ecf8:	89a3      	ldrh	r3, [r4, #12]
 800ecfa:	f023 0303 	bic.w	r3, r3, #3
 800ecfe:	f043 0301 	orr.w	r3, r3, #1
 800ed02:	81a3      	strh	r3, [r4, #12]
 800ed04:	89a3      	ldrh	r3, [r4, #12]
 800ed06:	431d      	orrs	r5, r3
 800ed08:	81a5      	strh	r5, [r4, #12]
 800ed0a:	e7cf      	b.n	800ecac <__smakebuf_r+0x18>

0800ed0c <memmove>:
 800ed0c:	4288      	cmp	r0, r1
 800ed0e:	b510      	push	{r4, lr}
 800ed10:	eb01 0402 	add.w	r4, r1, r2
 800ed14:	d902      	bls.n	800ed1c <memmove+0x10>
 800ed16:	4284      	cmp	r4, r0
 800ed18:	4623      	mov	r3, r4
 800ed1a:	d807      	bhi.n	800ed2c <memmove+0x20>
 800ed1c:	1e43      	subs	r3, r0, #1
 800ed1e:	42a1      	cmp	r1, r4
 800ed20:	d008      	beq.n	800ed34 <memmove+0x28>
 800ed22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ed2a:	e7f8      	b.n	800ed1e <memmove+0x12>
 800ed2c:	4402      	add	r2, r0
 800ed2e:	4601      	mov	r1, r0
 800ed30:	428a      	cmp	r2, r1
 800ed32:	d100      	bne.n	800ed36 <memmove+0x2a>
 800ed34:	bd10      	pop	{r4, pc}
 800ed36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed3e:	e7f7      	b.n	800ed30 <memmove+0x24>

0800ed40 <_fstat_r>:
 800ed40:	b538      	push	{r3, r4, r5, lr}
 800ed42:	4d07      	ldr	r5, [pc, #28]	@ (800ed60 <_fstat_r+0x20>)
 800ed44:	2300      	movs	r3, #0
 800ed46:	4604      	mov	r4, r0
 800ed48:	4608      	mov	r0, r1
 800ed4a:	4611      	mov	r1, r2
 800ed4c:	602b      	str	r3, [r5, #0]
 800ed4e:	f7f4 fc39 	bl	80035c4 <_fstat>
 800ed52:	1c43      	adds	r3, r0, #1
 800ed54:	d102      	bne.n	800ed5c <_fstat_r+0x1c>
 800ed56:	682b      	ldr	r3, [r5, #0]
 800ed58:	b103      	cbz	r3, 800ed5c <_fstat_r+0x1c>
 800ed5a:	6023      	str	r3, [r4, #0]
 800ed5c:	bd38      	pop	{r3, r4, r5, pc}
 800ed5e:	bf00      	nop
 800ed60:	2000b858 	.word	0x2000b858

0800ed64 <_isatty_r>:
 800ed64:	b538      	push	{r3, r4, r5, lr}
 800ed66:	4d06      	ldr	r5, [pc, #24]	@ (800ed80 <_isatty_r+0x1c>)
 800ed68:	2300      	movs	r3, #0
 800ed6a:	4604      	mov	r4, r0
 800ed6c:	4608      	mov	r0, r1
 800ed6e:	602b      	str	r3, [r5, #0]
 800ed70:	f7f4 fc38 	bl	80035e4 <_isatty>
 800ed74:	1c43      	adds	r3, r0, #1
 800ed76:	d102      	bne.n	800ed7e <_isatty_r+0x1a>
 800ed78:	682b      	ldr	r3, [r5, #0]
 800ed7a:	b103      	cbz	r3, 800ed7e <_isatty_r+0x1a>
 800ed7c:	6023      	str	r3, [r4, #0]
 800ed7e:	bd38      	pop	{r3, r4, r5, pc}
 800ed80:	2000b858 	.word	0x2000b858

0800ed84 <__assert_func>:
 800ed84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed86:	4614      	mov	r4, r2
 800ed88:	461a      	mov	r2, r3
 800ed8a:	4b09      	ldr	r3, [pc, #36]	@ (800edb0 <__assert_func+0x2c>)
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	4605      	mov	r5, r0
 800ed90:	68d8      	ldr	r0, [r3, #12]
 800ed92:	b954      	cbnz	r4, 800edaa <__assert_func+0x26>
 800ed94:	4b07      	ldr	r3, [pc, #28]	@ (800edb4 <__assert_func+0x30>)
 800ed96:	461c      	mov	r4, r3
 800ed98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ed9c:	9100      	str	r1, [sp, #0]
 800ed9e:	462b      	mov	r3, r5
 800eda0:	4905      	ldr	r1, [pc, #20]	@ (800edb8 <__assert_func+0x34>)
 800eda2:	f000 f86f 	bl	800ee84 <fiprintf>
 800eda6:	f000 f87f 	bl	800eea8 <abort>
 800edaa:	4b04      	ldr	r3, [pc, #16]	@ (800edbc <__assert_func+0x38>)
 800edac:	e7f4      	b.n	800ed98 <__assert_func+0x14>
 800edae:	bf00      	nop
 800edb0:	2000001c 	.word	0x2000001c
 800edb4:	0801167e 	.word	0x0801167e
 800edb8:	08011650 	.word	0x08011650
 800edbc:	08011643 	.word	0x08011643

0800edc0 <_calloc_r>:
 800edc0:	b570      	push	{r4, r5, r6, lr}
 800edc2:	fba1 5402 	umull	r5, r4, r1, r2
 800edc6:	b93c      	cbnz	r4, 800edd8 <_calloc_r+0x18>
 800edc8:	4629      	mov	r1, r5
 800edca:	f7fd fa61 	bl	800c290 <_malloc_r>
 800edce:	4606      	mov	r6, r0
 800edd0:	b928      	cbnz	r0, 800edde <_calloc_r+0x1e>
 800edd2:	2600      	movs	r6, #0
 800edd4:	4630      	mov	r0, r6
 800edd6:	bd70      	pop	{r4, r5, r6, pc}
 800edd8:	220c      	movs	r2, #12
 800edda:	6002      	str	r2, [r0, #0]
 800eddc:	e7f9      	b.n	800edd2 <_calloc_r+0x12>
 800edde:	462a      	mov	r2, r5
 800ede0:	4621      	mov	r1, r4
 800ede2:	f7fe f977 	bl	800d0d4 <memset>
 800ede6:	e7f5      	b.n	800edd4 <_calloc_r+0x14>

0800ede8 <__ascii_mbtowc>:
 800ede8:	b082      	sub	sp, #8
 800edea:	b901      	cbnz	r1, 800edee <__ascii_mbtowc+0x6>
 800edec:	a901      	add	r1, sp, #4
 800edee:	b142      	cbz	r2, 800ee02 <__ascii_mbtowc+0x1a>
 800edf0:	b14b      	cbz	r3, 800ee06 <__ascii_mbtowc+0x1e>
 800edf2:	7813      	ldrb	r3, [r2, #0]
 800edf4:	600b      	str	r3, [r1, #0]
 800edf6:	7812      	ldrb	r2, [r2, #0]
 800edf8:	1e10      	subs	r0, r2, #0
 800edfa:	bf18      	it	ne
 800edfc:	2001      	movne	r0, #1
 800edfe:	b002      	add	sp, #8
 800ee00:	4770      	bx	lr
 800ee02:	4610      	mov	r0, r2
 800ee04:	e7fb      	b.n	800edfe <__ascii_mbtowc+0x16>
 800ee06:	f06f 0001 	mvn.w	r0, #1
 800ee0a:	e7f8      	b.n	800edfe <__ascii_mbtowc+0x16>

0800ee0c <_realloc_r>:
 800ee0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee10:	4680      	mov	r8, r0
 800ee12:	4615      	mov	r5, r2
 800ee14:	460c      	mov	r4, r1
 800ee16:	b921      	cbnz	r1, 800ee22 <_realloc_r+0x16>
 800ee18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee1c:	4611      	mov	r1, r2
 800ee1e:	f7fd ba37 	b.w	800c290 <_malloc_r>
 800ee22:	b92a      	cbnz	r2, 800ee30 <_realloc_r+0x24>
 800ee24:	f7fd f9c8 	bl	800c1b8 <_free_r>
 800ee28:	2400      	movs	r4, #0
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee30:	f000 f841 	bl	800eeb6 <_malloc_usable_size_r>
 800ee34:	4285      	cmp	r5, r0
 800ee36:	4606      	mov	r6, r0
 800ee38:	d802      	bhi.n	800ee40 <_realloc_r+0x34>
 800ee3a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ee3e:	d8f4      	bhi.n	800ee2a <_realloc_r+0x1e>
 800ee40:	4629      	mov	r1, r5
 800ee42:	4640      	mov	r0, r8
 800ee44:	f7fd fa24 	bl	800c290 <_malloc_r>
 800ee48:	4607      	mov	r7, r0
 800ee4a:	2800      	cmp	r0, #0
 800ee4c:	d0ec      	beq.n	800ee28 <_realloc_r+0x1c>
 800ee4e:	42b5      	cmp	r5, r6
 800ee50:	462a      	mov	r2, r5
 800ee52:	4621      	mov	r1, r4
 800ee54:	bf28      	it	cs
 800ee56:	4632      	movcs	r2, r6
 800ee58:	f7fe f9cb 	bl	800d1f2 <memcpy>
 800ee5c:	4621      	mov	r1, r4
 800ee5e:	4640      	mov	r0, r8
 800ee60:	f7fd f9aa 	bl	800c1b8 <_free_r>
 800ee64:	463c      	mov	r4, r7
 800ee66:	e7e0      	b.n	800ee2a <_realloc_r+0x1e>

0800ee68 <__ascii_wctomb>:
 800ee68:	4603      	mov	r3, r0
 800ee6a:	4608      	mov	r0, r1
 800ee6c:	b141      	cbz	r1, 800ee80 <__ascii_wctomb+0x18>
 800ee6e:	2aff      	cmp	r2, #255	@ 0xff
 800ee70:	d904      	bls.n	800ee7c <__ascii_wctomb+0x14>
 800ee72:	228a      	movs	r2, #138	@ 0x8a
 800ee74:	601a      	str	r2, [r3, #0]
 800ee76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee7a:	4770      	bx	lr
 800ee7c:	700a      	strb	r2, [r1, #0]
 800ee7e:	2001      	movs	r0, #1
 800ee80:	4770      	bx	lr
	...

0800ee84 <fiprintf>:
 800ee84:	b40e      	push	{r1, r2, r3}
 800ee86:	b503      	push	{r0, r1, lr}
 800ee88:	4601      	mov	r1, r0
 800ee8a:	ab03      	add	r3, sp, #12
 800ee8c:	4805      	ldr	r0, [pc, #20]	@ (800eea4 <fiprintf+0x20>)
 800ee8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee92:	6800      	ldr	r0, [r0, #0]
 800ee94:	9301      	str	r3, [sp, #4]
 800ee96:	f7ff fd13 	bl	800e8c0 <_vfiprintf_r>
 800ee9a:	b002      	add	sp, #8
 800ee9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eea0:	b003      	add	sp, #12
 800eea2:	4770      	bx	lr
 800eea4:	2000001c 	.word	0x2000001c

0800eea8 <abort>:
 800eea8:	b508      	push	{r3, lr}
 800eeaa:	2006      	movs	r0, #6
 800eeac:	f000 f834 	bl	800ef18 <raise>
 800eeb0:	2001      	movs	r0, #1
 800eeb2:	f7f4 fb53 	bl	800355c <_exit>

0800eeb6 <_malloc_usable_size_r>:
 800eeb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eeba:	1f18      	subs	r0, r3, #4
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	bfbc      	itt	lt
 800eec0:	580b      	ldrlt	r3, [r1, r0]
 800eec2:	18c0      	addlt	r0, r0, r3
 800eec4:	4770      	bx	lr

0800eec6 <_raise_r>:
 800eec6:	291f      	cmp	r1, #31
 800eec8:	b538      	push	{r3, r4, r5, lr}
 800eeca:	4605      	mov	r5, r0
 800eecc:	460c      	mov	r4, r1
 800eece:	d904      	bls.n	800eeda <_raise_r+0x14>
 800eed0:	2316      	movs	r3, #22
 800eed2:	6003      	str	r3, [r0, #0]
 800eed4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eed8:	bd38      	pop	{r3, r4, r5, pc}
 800eeda:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eedc:	b112      	cbz	r2, 800eee4 <_raise_r+0x1e>
 800eede:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eee2:	b94b      	cbnz	r3, 800eef8 <_raise_r+0x32>
 800eee4:	4628      	mov	r0, r5
 800eee6:	f000 f831 	bl	800ef4c <_getpid_r>
 800eeea:	4622      	mov	r2, r4
 800eeec:	4601      	mov	r1, r0
 800eeee:	4628      	mov	r0, r5
 800eef0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eef4:	f000 b818 	b.w	800ef28 <_kill_r>
 800eef8:	2b01      	cmp	r3, #1
 800eefa:	d00a      	beq.n	800ef12 <_raise_r+0x4c>
 800eefc:	1c59      	adds	r1, r3, #1
 800eefe:	d103      	bne.n	800ef08 <_raise_r+0x42>
 800ef00:	2316      	movs	r3, #22
 800ef02:	6003      	str	r3, [r0, #0]
 800ef04:	2001      	movs	r0, #1
 800ef06:	e7e7      	b.n	800eed8 <_raise_r+0x12>
 800ef08:	2100      	movs	r1, #0
 800ef0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ef0e:	4620      	mov	r0, r4
 800ef10:	4798      	blx	r3
 800ef12:	2000      	movs	r0, #0
 800ef14:	e7e0      	b.n	800eed8 <_raise_r+0x12>
	...

0800ef18 <raise>:
 800ef18:	4b02      	ldr	r3, [pc, #8]	@ (800ef24 <raise+0xc>)
 800ef1a:	4601      	mov	r1, r0
 800ef1c:	6818      	ldr	r0, [r3, #0]
 800ef1e:	f7ff bfd2 	b.w	800eec6 <_raise_r>
 800ef22:	bf00      	nop
 800ef24:	2000001c 	.word	0x2000001c

0800ef28 <_kill_r>:
 800ef28:	b538      	push	{r3, r4, r5, lr}
 800ef2a:	4d07      	ldr	r5, [pc, #28]	@ (800ef48 <_kill_r+0x20>)
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	4604      	mov	r4, r0
 800ef30:	4608      	mov	r0, r1
 800ef32:	4611      	mov	r1, r2
 800ef34:	602b      	str	r3, [r5, #0]
 800ef36:	f7f4 fb01 	bl	800353c <_kill>
 800ef3a:	1c43      	adds	r3, r0, #1
 800ef3c:	d102      	bne.n	800ef44 <_kill_r+0x1c>
 800ef3e:	682b      	ldr	r3, [r5, #0]
 800ef40:	b103      	cbz	r3, 800ef44 <_kill_r+0x1c>
 800ef42:	6023      	str	r3, [r4, #0]
 800ef44:	bd38      	pop	{r3, r4, r5, pc}
 800ef46:	bf00      	nop
 800ef48:	2000b858 	.word	0x2000b858

0800ef4c <_getpid_r>:
 800ef4c:	f7f4 baee 	b.w	800352c <_getpid>

0800ef50 <atan2>:
 800ef50:	f000 b9ca 	b.w	800f2e8 <__ieee754_atan2>

0800ef54 <pow>:
 800ef54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef56:	ed2d 8b02 	vpush	{d8}
 800ef5a:	eeb0 8a40 	vmov.f32	s16, s0
 800ef5e:	eef0 8a60 	vmov.f32	s17, s1
 800ef62:	ec55 4b11 	vmov	r4, r5, d1
 800ef66:	f000 fa87 	bl	800f478 <__ieee754_pow>
 800ef6a:	4622      	mov	r2, r4
 800ef6c:	462b      	mov	r3, r5
 800ef6e:	4620      	mov	r0, r4
 800ef70:	4629      	mov	r1, r5
 800ef72:	ec57 6b10 	vmov	r6, r7, d0
 800ef76:	f7f1 fdf9 	bl	8000b6c <__aeabi_dcmpun>
 800ef7a:	2800      	cmp	r0, #0
 800ef7c:	d13b      	bne.n	800eff6 <pow+0xa2>
 800ef7e:	ec51 0b18 	vmov	r0, r1, d8
 800ef82:	2200      	movs	r2, #0
 800ef84:	2300      	movs	r3, #0
 800ef86:	f7f1 fdbf 	bl	8000b08 <__aeabi_dcmpeq>
 800ef8a:	b1b8      	cbz	r0, 800efbc <pow+0x68>
 800ef8c:	2200      	movs	r2, #0
 800ef8e:	2300      	movs	r3, #0
 800ef90:	4620      	mov	r0, r4
 800ef92:	4629      	mov	r1, r5
 800ef94:	f7f1 fdb8 	bl	8000b08 <__aeabi_dcmpeq>
 800ef98:	2800      	cmp	r0, #0
 800ef9a:	d146      	bne.n	800f02a <pow+0xd6>
 800ef9c:	ec45 4b10 	vmov	d0, r4, r5
 800efa0:	f000 f8ba 	bl	800f118 <finite>
 800efa4:	b338      	cbz	r0, 800eff6 <pow+0xa2>
 800efa6:	2200      	movs	r2, #0
 800efa8:	2300      	movs	r3, #0
 800efaa:	4620      	mov	r0, r4
 800efac:	4629      	mov	r1, r5
 800efae:	f7f1 fdb5 	bl	8000b1c <__aeabi_dcmplt>
 800efb2:	b300      	cbz	r0, 800eff6 <pow+0xa2>
 800efb4:	f7fe f8f0 	bl	800d198 <__errno>
 800efb8:	2322      	movs	r3, #34	@ 0x22
 800efba:	e01b      	b.n	800eff4 <pow+0xa0>
 800efbc:	ec47 6b10 	vmov	d0, r6, r7
 800efc0:	f000 f8aa 	bl	800f118 <finite>
 800efc4:	b9e0      	cbnz	r0, 800f000 <pow+0xac>
 800efc6:	eeb0 0a48 	vmov.f32	s0, s16
 800efca:	eef0 0a68 	vmov.f32	s1, s17
 800efce:	f000 f8a3 	bl	800f118 <finite>
 800efd2:	b1a8      	cbz	r0, 800f000 <pow+0xac>
 800efd4:	ec45 4b10 	vmov	d0, r4, r5
 800efd8:	f000 f89e 	bl	800f118 <finite>
 800efdc:	b180      	cbz	r0, 800f000 <pow+0xac>
 800efde:	4632      	mov	r2, r6
 800efe0:	463b      	mov	r3, r7
 800efe2:	4630      	mov	r0, r6
 800efe4:	4639      	mov	r1, r7
 800efe6:	f7f1 fdc1 	bl	8000b6c <__aeabi_dcmpun>
 800efea:	2800      	cmp	r0, #0
 800efec:	d0e2      	beq.n	800efb4 <pow+0x60>
 800efee:	f7fe f8d3 	bl	800d198 <__errno>
 800eff2:	2321      	movs	r3, #33	@ 0x21
 800eff4:	6003      	str	r3, [r0, #0]
 800eff6:	ecbd 8b02 	vpop	{d8}
 800effa:	ec47 6b10 	vmov	d0, r6, r7
 800effe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f000:	2200      	movs	r2, #0
 800f002:	2300      	movs	r3, #0
 800f004:	4630      	mov	r0, r6
 800f006:	4639      	mov	r1, r7
 800f008:	f7f1 fd7e 	bl	8000b08 <__aeabi_dcmpeq>
 800f00c:	2800      	cmp	r0, #0
 800f00e:	d0f2      	beq.n	800eff6 <pow+0xa2>
 800f010:	eeb0 0a48 	vmov.f32	s0, s16
 800f014:	eef0 0a68 	vmov.f32	s1, s17
 800f018:	f000 f87e 	bl	800f118 <finite>
 800f01c:	2800      	cmp	r0, #0
 800f01e:	d0ea      	beq.n	800eff6 <pow+0xa2>
 800f020:	ec45 4b10 	vmov	d0, r4, r5
 800f024:	f000 f878 	bl	800f118 <finite>
 800f028:	e7c3      	b.n	800efb2 <pow+0x5e>
 800f02a:	4f01      	ldr	r7, [pc, #4]	@ (800f030 <pow+0xdc>)
 800f02c:	2600      	movs	r6, #0
 800f02e:	e7e2      	b.n	800eff6 <pow+0xa2>
 800f030:	3ff00000 	.word	0x3ff00000

0800f034 <sqrt>:
 800f034:	b538      	push	{r3, r4, r5, lr}
 800f036:	ed2d 8b02 	vpush	{d8}
 800f03a:	ec55 4b10 	vmov	r4, r5, d0
 800f03e:	f000 f877 	bl	800f130 <__ieee754_sqrt>
 800f042:	4622      	mov	r2, r4
 800f044:	462b      	mov	r3, r5
 800f046:	4620      	mov	r0, r4
 800f048:	4629      	mov	r1, r5
 800f04a:	eeb0 8a40 	vmov.f32	s16, s0
 800f04e:	eef0 8a60 	vmov.f32	s17, s1
 800f052:	f7f1 fd8b 	bl	8000b6c <__aeabi_dcmpun>
 800f056:	b990      	cbnz	r0, 800f07e <sqrt+0x4a>
 800f058:	2200      	movs	r2, #0
 800f05a:	2300      	movs	r3, #0
 800f05c:	4620      	mov	r0, r4
 800f05e:	4629      	mov	r1, r5
 800f060:	f7f1 fd5c 	bl	8000b1c <__aeabi_dcmplt>
 800f064:	b158      	cbz	r0, 800f07e <sqrt+0x4a>
 800f066:	f7fe f897 	bl	800d198 <__errno>
 800f06a:	2321      	movs	r3, #33	@ 0x21
 800f06c:	6003      	str	r3, [r0, #0]
 800f06e:	2200      	movs	r2, #0
 800f070:	2300      	movs	r3, #0
 800f072:	4610      	mov	r0, r2
 800f074:	4619      	mov	r1, r3
 800f076:	f7f1 fc09 	bl	800088c <__aeabi_ddiv>
 800f07a:	ec41 0b18 	vmov	d8, r0, r1
 800f07e:	eeb0 0a48 	vmov.f32	s0, s16
 800f082:	eef0 0a68 	vmov.f32	s1, s17
 800f086:	ecbd 8b02 	vpop	{d8}
 800f08a:	bd38      	pop	{r3, r4, r5, pc}

0800f08c <sinf>:
 800f08c:	ee10 3a10 	vmov	r3, s0
 800f090:	b507      	push	{r0, r1, r2, lr}
 800f092:	4a1f      	ldr	r2, [pc, #124]	@ (800f110 <sinf+0x84>)
 800f094:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f098:	4293      	cmp	r3, r2
 800f09a:	d807      	bhi.n	800f0ac <sinf+0x20>
 800f09c:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f114 <sinf+0x88>
 800f0a0:	2000      	movs	r0, #0
 800f0a2:	b003      	add	sp, #12
 800f0a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0a8:	f001 b922 	b.w	80102f0 <__kernel_sinf>
 800f0ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f0b0:	d304      	bcc.n	800f0bc <sinf+0x30>
 800f0b2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f0b6:	b003      	add	sp, #12
 800f0b8:	f85d fb04 	ldr.w	pc, [sp], #4
 800f0bc:	4668      	mov	r0, sp
 800f0be:	f001 f95f 	bl	8010380 <__ieee754_rem_pio2f>
 800f0c2:	f000 0003 	and.w	r0, r0, #3
 800f0c6:	2801      	cmp	r0, #1
 800f0c8:	d00a      	beq.n	800f0e0 <sinf+0x54>
 800f0ca:	2802      	cmp	r0, #2
 800f0cc:	d00f      	beq.n	800f0ee <sinf+0x62>
 800f0ce:	b9c0      	cbnz	r0, 800f102 <sinf+0x76>
 800f0d0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f0d4:	ed9d 0a00 	vldr	s0, [sp]
 800f0d8:	2001      	movs	r0, #1
 800f0da:	f001 f909 	bl	80102f0 <__kernel_sinf>
 800f0de:	e7ea      	b.n	800f0b6 <sinf+0x2a>
 800f0e0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f0e4:	ed9d 0a00 	vldr	s0, [sp]
 800f0e8:	f001 f8aa 	bl	8010240 <__kernel_cosf>
 800f0ec:	e7e3      	b.n	800f0b6 <sinf+0x2a>
 800f0ee:	eddd 0a01 	vldr	s1, [sp, #4]
 800f0f2:	ed9d 0a00 	vldr	s0, [sp]
 800f0f6:	2001      	movs	r0, #1
 800f0f8:	f001 f8fa 	bl	80102f0 <__kernel_sinf>
 800f0fc:	eeb1 0a40 	vneg.f32	s0, s0
 800f100:	e7d9      	b.n	800f0b6 <sinf+0x2a>
 800f102:	eddd 0a01 	vldr	s1, [sp, #4]
 800f106:	ed9d 0a00 	vldr	s0, [sp]
 800f10a:	f001 f899 	bl	8010240 <__kernel_cosf>
 800f10e:	e7f5      	b.n	800f0fc <sinf+0x70>
 800f110:	3f490fd8 	.word	0x3f490fd8
 800f114:	00000000 	.word	0x00000000

0800f118 <finite>:
 800f118:	b082      	sub	sp, #8
 800f11a:	ed8d 0b00 	vstr	d0, [sp]
 800f11e:	9801      	ldr	r0, [sp, #4]
 800f120:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800f124:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800f128:	0fc0      	lsrs	r0, r0, #31
 800f12a:	b002      	add	sp, #8
 800f12c:	4770      	bx	lr
	...

0800f130 <__ieee754_sqrt>:
 800f130:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f134:	4a68      	ldr	r2, [pc, #416]	@ (800f2d8 <__ieee754_sqrt+0x1a8>)
 800f136:	ec55 4b10 	vmov	r4, r5, d0
 800f13a:	43aa      	bics	r2, r5
 800f13c:	462b      	mov	r3, r5
 800f13e:	4621      	mov	r1, r4
 800f140:	d110      	bne.n	800f164 <__ieee754_sqrt+0x34>
 800f142:	4622      	mov	r2, r4
 800f144:	4620      	mov	r0, r4
 800f146:	4629      	mov	r1, r5
 800f148:	f7f1 fa76 	bl	8000638 <__aeabi_dmul>
 800f14c:	4602      	mov	r2, r0
 800f14e:	460b      	mov	r3, r1
 800f150:	4620      	mov	r0, r4
 800f152:	4629      	mov	r1, r5
 800f154:	f7f1 f8ba 	bl	80002cc <__adddf3>
 800f158:	4604      	mov	r4, r0
 800f15a:	460d      	mov	r5, r1
 800f15c:	ec45 4b10 	vmov	d0, r4, r5
 800f160:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f164:	2d00      	cmp	r5, #0
 800f166:	dc0e      	bgt.n	800f186 <__ieee754_sqrt+0x56>
 800f168:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f16c:	4322      	orrs	r2, r4
 800f16e:	d0f5      	beq.n	800f15c <__ieee754_sqrt+0x2c>
 800f170:	b19d      	cbz	r5, 800f19a <__ieee754_sqrt+0x6a>
 800f172:	4622      	mov	r2, r4
 800f174:	4620      	mov	r0, r4
 800f176:	4629      	mov	r1, r5
 800f178:	f7f1 f8a6 	bl	80002c8 <__aeabi_dsub>
 800f17c:	4602      	mov	r2, r0
 800f17e:	460b      	mov	r3, r1
 800f180:	f7f1 fb84 	bl	800088c <__aeabi_ddiv>
 800f184:	e7e8      	b.n	800f158 <__ieee754_sqrt+0x28>
 800f186:	152a      	asrs	r2, r5, #20
 800f188:	d115      	bne.n	800f1b6 <__ieee754_sqrt+0x86>
 800f18a:	2000      	movs	r0, #0
 800f18c:	e009      	b.n	800f1a2 <__ieee754_sqrt+0x72>
 800f18e:	0acb      	lsrs	r3, r1, #11
 800f190:	3a15      	subs	r2, #21
 800f192:	0549      	lsls	r1, r1, #21
 800f194:	2b00      	cmp	r3, #0
 800f196:	d0fa      	beq.n	800f18e <__ieee754_sqrt+0x5e>
 800f198:	e7f7      	b.n	800f18a <__ieee754_sqrt+0x5a>
 800f19a:	462a      	mov	r2, r5
 800f19c:	e7fa      	b.n	800f194 <__ieee754_sqrt+0x64>
 800f19e:	005b      	lsls	r3, r3, #1
 800f1a0:	3001      	adds	r0, #1
 800f1a2:	02dc      	lsls	r4, r3, #11
 800f1a4:	d5fb      	bpl.n	800f19e <__ieee754_sqrt+0x6e>
 800f1a6:	1e44      	subs	r4, r0, #1
 800f1a8:	1b12      	subs	r2, r2, r4
 800f1aa:	f1c0 0420 	rsb	r4, r0, #32
 800f1ae:	fa21 f404 	lsr.w	r4, r1, r4
 800f1b2:	4323      	orrs	r3, r4
 800f1b4:	4081      	lsls	r1, r0
 800f1b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f1ba:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800f1be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f1c2:	07d2      	lsls	r2, r2, #31
 800f1c4:	bf5c      	itt	pl
 800f1c6:	005b      	lslpl	r3, r3, #1
 800f1c8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f1cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f1d0:	bf58      	it	pl
 800f1d2:	0049      	lslpl	r1, r1, #1
 800f1d4:	2600      	movs	r6, #0
 800f1d6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f1da:	106d      	asrs	r5, r5, #1
 800f1dc:	0049      	lsls	r1, r1, #1
 800f1de:	2016      	movs	r0, #22
 800f1e0:	4632      	mov	r2, r6
 800f1e2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f1e6:	1917      	adds	r7, r2, r4
 800f1e8:	429f      	cmp	r7, r3
 800f1ea:	bfde      	ittt	le
 800f1ec:	193a      	addle	r2, r7, r4
 800f1ee:	1bdb      	suble	r3, r3, r7
 800f1f0:	1936      	addle	r6, r6, r4
 800f1f2:	0fcf      	lsrs	r7, r1, #31
 800f1f4:	3801      	subs	r0, #1
 800f1f6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f1fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f1fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f202:	d1f0      	bne.n	800f1e6 <__ieee754_sqrt+0xb6>
 800f204:	4604      	mov	r4, r0
 800f206:	2720      	movs	r7, #32
 800f208:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f20c:	429a      	cmp	r2, r3
 800f20e:	eb00 0e0c 	add.w	lr, r0, ip
 800f212:	db02      	blt.n	800f21a <__ieee754_sqrt+0xea>
 800f214:	d113      	bne.n	800f23e <__ieee754_sqrt+0x10e>
 800f216:	458e      	cmp	lr, r1
 800f218:	d811      	bhi.n	800f23e <__ieee754_sqrt+0x10e>
 800f21a:	f1be 0f00 	cmp.w	lr, #0
 800f21e:	eb0e 000c 	add.w	r0, lr, ip
 800f222:	da42      	bge.n	800f2aa <__ieee754_sqrt+0x17a>
 800f224:	2800      	cmp	r0, #0
 800f226:	db40      	blt.n	800f2aa <__ieee754_sqrt+0x17a>
 800f228:	f102 0801 	add.w	r8, r2, #1
 800f22c:	1a9b      	subs	r3, r3, r2
 800f22e:	458e      	cmp	lr, r1
 800f230:	bf88      	it	hi
 800f232:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800f236:	eba1 010e 	sub.w	r1, r1, lr
 800f23a:	4464      	add	r4, ip
 800f23c:	4642      	mov	r2, r8
 800f23e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f242:	3f01      	subs	r7, #1
 800f244:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f248:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f24c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f250:	d1dc      	bne.n	800f20c <__ieee754_sqrt+0xdc>
 800f252:	4319      	orrs	r1, r3
 800f254:	d01b      	beq.n	800f28e <__ieee754_sqrt+0x15e>
 800f256:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800f2dc <__ieee754_sqrt+0x1ac>
 800f25a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800f2e0 <__ieee754_sqrt+0x1b0>
 800f25e:	e9da 0100 	ldrd	r0, r1, [sl]
 800f262:	e9db 2300 	ldrd	r2, r3, [fp]
 800f266:	f7f1 f82f 	bl	80002c8 <__aeabi_dsub>
 800f26a:	e9da 8900 	ldrd	r8, r9, [sl]
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	4640      	mov	r0, r8
 800f274:	4649      	mov	r1, r9
 800f276:	f7f1 fc5b 	bl	8000b30 <__aeabi_dcmple>
 800f27a:	b140      	cbz	r0, 800f28e <__ieee754_sqrt+0x15e>
 800f27c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 800f280:	e9da 0100 	ldrd	r0, r1, [sl]
 800f284:	e9db 2300 	ldrd	r2, r3, [fp]
 800f288:	d111      	bne.n	800f2ae <__ieee754_sqrt+0x17e>
 800f28a:	3601      	adds	r6, #1
 800f28c:	463c      	mov	r4, r7
 800f28e:	1072      	asrs	r2, r6, #1
 800f290:	0863      	lsrs	r3, r4, #1
 800f292:	07f1      	lsls	r1, r6, #31
 800f294:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800f298:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800f29c:	bf48      	it	mi
 800f29e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800f2a2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	e756      	b.n	800f158 <__ieee754_sqrt+0x28>
 800f2aa:	4690      	mov	r8, r2
 800f2ac:	e7be      	b.n	800f22c <__ieee754_sqrt+0xfc>
 800f2ae:	f7f1 f80d 	bl	80002cc <__adddf3>
 800f2b2:	e9da 8900 	ldrd	r8, r9, [sl]
 800f2b6:	4602      	mov	r2, r0
 800f2b8:	460b      	mov	r3, r1
 800f2ba:	4640      	mov	r0, r8
 800f2bc:	4649      	mov	r1, r9
 800f2be:	f7f1 fc2d 	bl	8000b1c <__aeabi_dcmplt>
 800f2c2:	b120      	cbz	r0, 800f2ce <__ieee754_sqrt+0x19e>
 800f2c4:	1ca0      	adds	r0, r4, #2
 800f2c6:	bf08      	it	eq
 800f2c8:	3601      	addeq	r6, #1
 800f2ca:	3402      	adds	r4, #2
 800f2cc:	e7df      	b.n	800f28e <__ieee754_sqrt+0x15e>
 800f2ce:	1c63      	adds	r3, r4, #1
 800f2d0:	f023 0401 	bic.w	r4, r3, #1
 800f2d4:	e7db      	b.n	800f28e <__ieee754_sqrt+0x15e>
 800f2d6:	bf00      	nop
 800f2d8:	7ff00000 	.word	0x7ff00000
 800f2dc:	200001e0 	.word	0x200001e0
 800f2e0:	200001d8 	.word	0x200001d8
 800f2e4:	00000000 	.word	0x00000000

0800f2e8 <__ieee754_atan2>:
 800f2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2ec:	ec57 6b11 	vmov	r6, r7, d1
 800f2f0:	4273      	negs	r3, r6
 800f2f2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800f470 <__ieee754_atan2+0x188>
 800f2f6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800f2fa:	4333      	orrs	r3, r6
 800f2fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f300:	4543      	cmp	r3, r8
 800f302:	ec51 0b10 	vmov	r0, r1, d0
 800f306:	4635      	mov	r5, r6
 800f308:	d809      	bhi.n	800f31e <__ieee754_atan2+0x36>
 800f30a:	4244      	negs	r4, r0
 800f30c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f310:	4304      	orrs	r4, r0
 800f312:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f316:	4544      	cmp	r4, r8
 800f318:	468e      	mov	lr, r1
 800f31a:	4681      	mov	r9, r0
 800f31c:	d907      	bls.n	800f32e <__ieee754_atan2+0x46>
 800f31e:	4632      	mov	r2, r6
 800f320:	463b      	mov	r3, r7
 800f322:	f7f0 ffd3 	bl	80002cc <__adddf3>
 800f326:	ec41 0b10 	vmov	d0, r0, r1
 800f32a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f32e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800f332:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800f336:	4334      	orrs	r4, r6
 800f338:	d103      	bne.n	800f342 <__ieee754_atan2+0x5a>
 800f33a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f33e:	f000 bddf 	b.w	800ff00 <atan>
 800f342:	17bc      	asrs	r4, r7, #30
 800f344:	f004 0402 	and.w	r4, r4, #2
 800f348:	ea53 0909 	orrs.w	r9, r3, r9
 800f34c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f350:	d107      	bne.n	800f362 <__ieee754_atan2+0x7a>
 800f352:	2c02      	cmp	r4, #2
 800f354:	d05f      	beq.n	800f416 <__ieee754_atan2+0x12e>
 800f356:	2c03      	cmp	r4, #3
 800f358:	d1e5      	bne.n	800f326 <__ieee754_atan2+0x3e>
 800f35a:	a141      	add	r1, pc, #260	@ (adr r1, 800f460 <__ieee754_atan2+0x178>)
 800f35c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f360:	e7e1      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f362:	4315      	orrs	r5, r2
 800f364:	d106      	bne.n	800f374 <__ieee754_atan2+0x8c>
 800f366:	f1be 0f00 	cmp.w	lr, #0
 800f36a:	da5f      	bge.n	800f42c <__ieee754_atan2+0x144>
 800f36c:	a13e      	add	r1, pc, #248	@ (adr r1, 800f468 <__ieee754_atan2+0x180>)
 800f36e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f372:	e7d8      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f374:	4542      	cmp	r2, r8
 800f376:	d10f      	bne.n	800f398 <__ieee754_atan2+0xb0>
 800f378:	4293      	cmp	r3, r2
 800f37a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800f37e:	d107      	bne.n	800f390 <__ieee754_atan2+0xa8>
 800f380:	2c02      	cmp	r4, #2
 800f382:	d84c      	bhi.n	800f41e <__ieee754_atan2+0x136>
 800f384:	4b34      	ldr	r3, [pc, #208]	@ (800f458 <__ieee754_atan2+0x170>)
 800f386:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f38a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f38e:	e7ca      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f390:	2c02      	cmp	r4, #2
 800f392:	d848      	bhi.n	800f426 <__ieee754_atan2+0x13e>
 800f394:	4b31      	ldr	r3, [pc, #196]	@ (800f45c <__ieee754_atan2+0x174>)
 800f396:	e7f6      	b.n	800f386 <__ieee754_atan2+0x9e>
 800f398:	4543      	cmp	r3, r8
 800f39a:	d0e4      	beq.n	800f366 <__ieee754_atan2+0x7e>
 800f39c:	1a9b      	subs	r3, r3, r2
 800f39e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800f3a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f3a6:	da1e      	bge.n	800f3e6 <__ieee754_atan2+0xfe>
 800f3a8:	2f00      	cmp	r7, #0
 800f3aa:	da01      	bge.n	800f3b0 <__ieee754_atan2+0xc8>
 800f3ac:	323c      	adds	r2, #60	@ 0x3c
 800f3ae:	db1e      	blt.n	800f3ee <__ieee754_atan2+0x106>
 800f3b0:	4632      	mov	r2, r6
 800f3b2:	463b      	mov	r3, r7
 800f3b4:	f7f1 fa6a 	bl	800088c <__aeabi_ddiv>
 800f3b8:	ec41 0b10 	vmov	d0, r0, r1
 800f3bc:	f000 ff38 	bl	8010230 <fabs>
 800f3c0:	f000 fd9e 	bl	800ff00 <atan>
 800f3c4:	ec51 0b10 	vmov	r0, r1, d0
 800f3c8:	2c01      	cmp	r4, #1
 800f3ca:	d013      	beq.n	800f3f4 <__ieee754_atan2+0x10c>
 800f3cc:	2c02      	cmp	r4, #2
 800f3ce:	d015      	beq.n	800f3fc <__ieee754_atan2+0x114>
 800f3d0:	2c00      	cmp	r4, #0
 800f3d2:	d0a8      	beq.n	800f326 <__ieee754_atan2+0x3e>
 800f3d4:	a318      	add	r3, pc, #96	@ (adr r3, 800f438 <__ieee754_atan2+0x150>)
 800f3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3da:	f7f0 ff75 	bl	80002c8 <__aeabi_dsub>
 800f3de:	a318      	add	r3, pc, #96	@ (adr r3, 800f440 <__ieee754_atan2+0x158>)
 800f3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e4:	e014      	b.n	800f410 <__ieee754_atan2+0x128>
 800f3e6:	a118      	add	r1, pc, #96	@ (adr r1, 800f448 <__ieee754_atan2+0x160>)
 800f3e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3ec:	e7ec      	b.n	800f3c8 <__ieee754_atan2+0xe0>
 800f3ee:	2000      	movs	r0, #0
 800f3f0:	2100      	movs	r1, #0
 800f3f2:	e7e9      	b.n	800f3c8 <__ieee754_atan2+0xe0>
 800f3f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f3f8:	4619      	mov	r1, r3
 800f3fa:	e794      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f3fc:	a30e      	add	r3, pc, #56	@ (adr r3, 800f438 <__ieee754_atan2+0x150>)
 800f3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f402:	f7f0 ff61 	bl	80002c8 <__aeabi_dsub>
 800f406:	4602      	mov	r2, r0
 800f408:	460b      	mov	r3, r1
 800f40a:	a10d      	add	r1, pc, #52	@ (adr r1, 800f440 <__ieee754_atan2+0x158>)
 800f40c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f410:	f7f0 ff5a 	bl	80002c8 <__aeabi_dsub>
 800f414:	e787      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f416:	a10a      	add	r1, pc, #40	@ (adr r1, 800f440 <__ieee754_atan2+0x158>)
 800f418:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f41c:	e783      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f41e:	a10c      	add	r1, pc, #48	@ (adr r1, 800f450 <__ieee754_atan2+0x168>)
 800f420:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f424:	e77f      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f426:	2000      	movs	r0, #0
 800f428:	2100      	movs	r1, #0
 800f42a:	e77c      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f42c:	a106      	add	r1, pc, #24	@ (adr r1, 800f448 <__ieee754_atan2+0x160>)
 800f42e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f432:	e778      	b.n	800f326 <__ieee754_atan2+0x3e>
 800f434:	f3af 8000 	nop.w
 800f438:	33145c07 	.word	0x33145c07
 800f43c:	3ca1a626 	.word	0x3ca1a626
 800f440:	54442d18 	.word	0x54442d18
 800f444:	400921fb 	.word	0x400921fb
 800f448:	54442d18 	.word	0x54442d18
 800f44c:	3ff921fb 	.word	0x3ff921fb
 800f450:	54442d18 	.word	0x54442d18
 800f454:	3fe921fb 	.word	0x3fe921fb
 800f458:	08011798 	.word	0x08011798
 800f45c:	08011780 	.word	0x08011780
 800f460:	54442d18 	.word	0x54442d18
 800f464:	c00921fb 	.word	0xc00921fb
 800f468:	54442d18 	.word	0x54442d18
 800f46c:	bff921fb 	.word	0xbff921fb
 800f470:	7ff00000 	.word	0x7ff00000
 800f474:	00000000 	.word	0x00000000

0800f478 <__ieee754_pow>:
 800f478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f47c:	b091      	sub	sp, #68	@ 0x44
 800f47e:	ed8d 1b00 	vstr	d1, [sp]
 800f482:	e9dd 1900 	ldrd	r1, r9, [sp]
 800f486:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800f48a:	ea5a 0001 	orrs.w	r0, sl, r1
 800f48e:	ec57 6b10 	vmov	r6, r7, d0
 800f492:	d113      	bne.n	800f4bc <__ieee754_pow+0x44>
 800f494:	19b3      	adds	r3, r6, r6
 800f496:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800f49a:	4152      	adcs	r2, r2
 800f49c:	4298      	cmp	r0, r3
 800f49e:	4b98      	ldr	r3, [pc, #608]	@ (800f700 <__ieee754_pow+0x288>)
 800f4a0:	4193      	sbcs	r3, r2
 800f4a2:	f080 84ea 	bcs.w	800fe7a <__ieee754_pow+0xa02>
 800f4a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4aa:	4630      	mov	r0, r6
 800f4ac:	4639      	mov	r1, r7
 800f4ae:	f7f0 ff0d 	bl	80002cc <__adddf3>
 800f4b2:	ec41 0b10 	vmov	d0, r0, r1
 800f4b6:	b011      	add	sp, #68	@ 0x44
 800f4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4bc:	4a91      	ldr	r2, [pc, #580]	@ (800f704 <__ieee754_pow+0x28c>)
 800f4be:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800f4c2:	4590      	cmp	r8, r2
 800f4c4:	463d      	mov	r5, r7
 800f4c6:	4633      	mov	r3, r6
 800f4c8:	d806      	bhi.n	800f4d8 <__ieee754_pow+0x60>
 800f4ca:	d101      	bne.n	800f4d0 <__ieee754_pow+0x58>
 800f4cc:	2e00      	cmp	r6, #0
 800f4ce:	d1ea      	bne.n	800f4a6 <__ieee754_pow+0x2e>
 800f4d0:	4592      	cmp	sl, r2
 800f4d2:	d801      	bhi.n	800f4d8 <__ieee754_pow+0x60>
 800f4d4:	d10e      	bne.n	800f4f4 <__ieee754_pow+0x7c>
 800f4d6:	b169      	cbz	r1, 800f4f4 <__ieee754_pow+0x7c>
 800f4d8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800f4dc:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800f4e0:	431d      	orrs	r5, r3
 800f4e2:	d1e0      	bne.n	800f4a6 <__ieee754_pow+0x2e>
 800f4e4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f4e8:	18db      	adds	r3, r3, r3
 800f4ea:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800f4ee:	4152      	adcs	r2, r2
 800f4f0:	429d      	cmp	r5, r3
 800f4f2:	e7d4      	b.n	800f49e <__ieee754_pow+0x26>
 800f4f4:	2d00      	cmp	r5, #0
 800f4f6:	46c3      	mov	fp, r8
 800f4f8:	da3a      	bge.n	800f570 <__ieee754_pow+0xf8>
 800f4fa:	4a83      	ldr	r2, [pc, #524]	@ (800f708 <__ieee754_pow+0x290>)
 800f4fc:	4592      	cmp	sl, r2
 800f4fe:	d84d      	bhi.n	800f59c <__ieee754_pow+0x124>
 800f500:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800f504:	4592      	cmp	sl, r2
 800f506:	f240 84c7 	bls.w	800fe98 <__ieee754_pow+0xa20>
 800f50a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800f50e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800f512:	2a14      	cmp	r2, #20
 800f514:	dd0f      	ble.n	800f536 <__ieee754_pow+0xbe>
 800f516:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800f51a:	fa21 f402 	lsr.w	r4, r1, r2
 800f51e:	fa04 f202 	lsl.w	r2, r4, r2
 800f522:	428a      	cmp	r2, r1
 800f524:	f040 84b8 	bne.w	800fe98 <__ieee754_pow+0xa20>
 800f528:	f004 0401 	and.w	r4, r4, #1
 800f52c:	f1c4 0402 	rsb	r4, r4, #2
 800f530:	2900      	cmp	r1, #0
 800f532:	d158      	bne.n	800f5e6 <__ieee754_pow+0x16e>
 800f534:	e00e      	b.n	800f554 <__ieee754_pow+0xdc>
 800f536:	2900      	cmp	r1, #0
 800f538:	d154      	bne.n	800f5e4 <__ieee754_pow+0x16c>
 800f53a:	f1c2 0214 	rsb	r2, r2, #20
 800f53e:	fa4a f402 	asr.w	r4, sl, r2
 800f542:	fa04 f202 	lsl.w	r2, r4, r2
 800f546:	4552      	cmp	r2, sl
 800f548:	f040 84a3 	bne.w	800fe92 <__ieee754_pow+0xa1a>
 800f54c:	f004 0401 	and.w	r4, r4, #1
 800f550:	f1c4 0402 	rsb	r4, r4, #2
 800f554:	4a6d      	ldr	r2, [pc, #436]	@ (800f70c <__ieee754_pow+0x294>)
 800f556:	4592      	cmp	sl, r2
 800f558:	d12e      	bne.n	800f5b8 <__ieee754_pow+0x140>
 800f55a:	f1b9 0f00 	cmp.w	r9, #0
 800f55e:	f280 8494 	bge.w	800fe8a <__ieee754_pow+0xa12>
 800f562:	496a      	ldr	r1, [pc, #424]	@ (800f70c <__ieee754_pow+0x294>)
 800f564:	4632      	mov	r2, r6
 800f566:	463b      	mov	r3, r7
 800f568:	2000      	movs	r0, #0
 800f56a:	f7f1 f98f 	bl	800088c <__aeabi_ddiv>
 800f56e:	e7a0      	b.n	800f4b2 <__ieee754_pow+0x3a>
 800f570:	2400      	movs	r4, #0
 800f572:	bbc1      	cbnz	r1, 800f5e6 <__ieee754_pow+0x16e>
 800f574:	4a63      	ldr	r2, [pc, #396]	@ (800f704 <__ieee754_pow+0x28c>)
 800f576:	4592      	cmp	sl, r2
 800f578:	d1ec      	bne.n	800f554 <__ieee754_pow+0xdc>
 800f57a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800f57e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800f582:	431a      	orrs	r2, r3
 800f584:	f000 8479 	beq.w	800fe7a <__ieee754_pow+0xa02>
 800f588:	4b61      	ldr	r3, [pc, #388]	@ (800f710 <__ieee754_pow+0x298>)
 800f58a:	4598      	cmp	r8, r3
 800f58c:	d908      	bls.n	800f5a0 <__ieee754_pow+0x128>
 800f58e:	f1b9 0f00 	cmp.w	r9, #0
 800f592:	f2c0 8476 	blt.w	800fe82 <__ieee754_pow+0xa0a>
 800f596:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f59a:	e78a      	b.n	800f4b2 <__ieee754_pow+0x3a>
 800f59c:	2402      	movs	r4, #2
 800f59e:	e7e8      	b.n	800f572 <__ieee754_pow+0xfa>
 800f5a0:	f1b9 0f00 	cmp.w	r9, #0
 800f5a4:	f04f 0000 	mov.w	r0, #0
 800f5a8:	f04f 0100 	mov.w	r1, #0
 800f5ac:	da81      	bge.n	800f4b2 <__ieee754_pow+0x3a>
 800f5ae:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f5b2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800f5b6:	e77c      	b.n	800f4b2 <__ieee754_pow+0x3a>
 800f5b8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800f5bc:	d106      	bne.n	800f5cc <__ieee754_pow+0x154>
 800f5be:	4632      	mov	r2, r6
 800f5c0:	463b      	mov	r3, r7
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	4639      	mov	r1, r7
 800f5c6:	f7f1 f837 	bl	8000638 <__aeabi_dmul>
 800f5ca:	e772      	b.n	800f4b2 <__ieee754_pow+0x3a>
 800f5cc:	4a51      	ldr	r2, [pc, #324]	@ (800f714 <__ieee754_pow+0x29c>)
 800f5ce:	4591      	cmp	r9, r2
 800f5d0:	d109      	bne.n	800f5e6 <__ieee754_pow+0x16e>
 800f5d2:	2d00      	cmp	r5, #0
 800f5d4:	db07      	blt.n	800f5e6 <__ieee754_pow+0x16e>
 800f5d6:	ec47 6b10 	vmov	d0, r6, r7
 800f5da:	b011      	add	sp, #68	@ 0x44
 800f5dc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5e0:	f7ff bda6 	b.w	800f130 <__ieee754_sqrt>
 800f5e4:	2400      	movs	r4, #0
 800f5e6:	ec47 6b10 	vmov	d0, r6, r7
 800f5ea:	9302      	str	r3, [sp, #8]
 800f5ec:	f000 fe20 	bl	8010230 <fabs>
 800f5f0:	9b02      	ldr	r3, [sp, #8]
 800f5f2:	ec51 0b10 	vmov	r0, r1, d0
 800f5f6:	bb53      	cbnz	r3, 800f64e <__ieee754_pow+0x1d6>
 800f5f8:	4b44      	ldr	r3, [pc, #272]	@ (800f70c <__ieee754_pow+0x294>)
 800f5fa:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800f5fe:	429a      	cmp	r2, r3
 800f600:	d002      	beq.n	800f608 <__ieee754_pow+0x190>
 800f602:	f1b8 0f00 	cmp.w	r8, #0
 800f606:	d122      	bne.n	800f64e <__ieee754_pow+0x1d6>
 800f608:	f1b9 0f00 	cmp.w	r9, #0
 800f60c:	da05      	bge.n	800f61a <__ieee754_pow+0x1a2>
 800f60e:	4602      	mov	r2, r0
 800f610:	460b      	mov	r3, r1
 800f612:	2000      	movs	r0, #0
 800f614:	493d      	ldr	r1, [pc, #244]	@ (800f70c <__ieee754_pow+0x294>)
 800f616:	f7f1 f939 	bl	800088c <__aeabi_ddiv>
 800f61a:	2d00      	cmp	r5, #0
 800f61c:	f6bf af49 	bge.w	800f4b2 <__ieee754_pow+0x3a>
 800f620:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800f624:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800f628:	ea58 0804 	orrs.w	r8, r8, r4
 800f62c:	d108      	bne.n	800f640 <__ieee754_pow+0x1c8>
 800f62e:	4602      	mov	r2, r0
 800f630:	460b      	mov	r3, r1
 800f632:	4610      	mov	r0, r2
 800f634:	4619      	mov	r1, r3
 800f636:	f7f0 fe47 	bl	80002c8 <__aeabi_dsub>
 800f63a:	4602      	mov	r2, r0
 800f63c:	460b      	mov	r3, r1
 800f63e:	e794      	b.n	800f56a <__ieee754_pow+0xf2>
 800f640:	2c01      	cmp	r4, #1
 800f642:	f47f af36 	bne.w	800f4b2 <__ieee754_pow+0x3a>
 800f646:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f64a:	4619      	mov	r1, r3
 800f64c:	e731      	b.n	800f4b2 <__ieee754_pow+0x3a>
 800f64e:	0feb      	lsrs	r3, r5, #31
 800f650:	3b01      	subs	r3, #1
 800f652:	ea53 0204 	orrs.w	r2, r3, r4
 800f656:	d102      	bne.n	800f65e <__ieee754_pow+0x1e6>
 800f658:	4632      	mov	r2, r6
 800f65a:	463b      	mov	r3, r7
 800f65c:	e7e9      	b.n	800f632 <__ieee754_pow+0x1ba>
 800f65e:	3c01      	subs	r4, #1
 800f660:	431c      	orrs	r4, r3
 800f662:	d016      	beq.n	800f692 <__ieee754_pow+0x21a>
 800f664:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800f6f0 <__ieee754_pow+0x278>
 800f668:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800f66c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f670:	f240 8112 	bls.w	800f898 <__ieee754_pow+0x420>
 800f674:	4b28      	ldr	r3, [pc, #160]	@ (800f718 <__ieee754_pow+0x2a0>)
 800f676:	459a      	cmp	sl, r3
 800f678:	4b25      	ldr	r3, [pc, #148]	@ (800f710 <__ieee754_pow+0x298>)
 800f67a:	d916      	bls.n	800f6aa <__ieee754_pow+0x232>
 800f67c:	4598      	cmp	r8, r3
 800f67e:	d80b      	bhi.n	800f698 <__ieee754_pow+0x220>
 800f680:	f1b9 0f00 	cmp.w	r9, #0
 800f684:	da0b      	bge.n	800f69e <__ieee754_pow+0x226>
 800f686:	2000      	movs	r0, #0
 800f688:	b011      	add	sp, #68	@ 0x44
 800f68a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f68e:	f001 b863 	b.w	8010758 <__math_oflow>
 800f692:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800f6f8 <__ieee754_pow+0x280>
 800f696:	e7e7      	b.n	800f668 <__ieee754_pow+0x1f0>
 800f698:	f1b9 0f00 	cmp.w	r9, #0
 800f69c:	dcf3      	bgt.n	800f686 <__ieee754_pow+0x20e>
 800f69e:	2000      	movs	r0, #0
 800f6a0:	b011      	add	sp, #68	@ 0x44
 800f6a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6a6:	f001 b84f 	b.w	8010748 <__math_uflow>
 800f6aa:	4598      	cmp	r8, r3
 800f6ac:	d20c      	bcs.n	800f6c8 <__ieee754_pow+0x250>
 800f6ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	f7f1 fa31 	bl	8000b1c <__aeabi_dcmplt>
 800f6ba:	3800      	subs	r0, #0
 800f6bc:	bf18      	it	ne
 800f6be:	2001      	movne	r0, #1
 800f6c0:	f1b9 0f00 	cmp.w	r9, #0
 800f6c4:	daec      	bge.n	800f6a0 <__ieee754_pow+0x228>
 800f6c6:	e7df      	b.n	800f688 <__ieee754_pow+0x210>
 800f6c8:	4b10      	ldr	r3, [pc, #64]	@ (800f70c <__ieee754_pow+0x294>)
 800f6ca:	4598      	cmp	r8, r3
 800f6cc:	f04f 0200 	mov.w	r2, #0
 800f6d0:	d924      	bls.n	800f71c <__ieee754_pow+0x2a4>
 800f6d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	f7f1 fa20 	bl	8000b1c <__aeabi_dcmplt>
 800f6dc:	3800      	subs	r0, #0
 800f6de:	bf18      	it	ne
 800f6e0:	2001      	movne	r0, #1
 800f6e2:	f1b9 0f00 	cmp.w	r9, #0
 800f6e6:	dccf      	bgt.n	800f688 <__ieee754_pow+0x210>
 800f6e8:	e7da      	b.n	800f6a0 <__ieee754_pow+0x228>
 800f6ea:	bf00      	nop
 800f6ec:	f3af 8000 	nop.w
 800f6f0:	00000000 	.word	0x00000000
 800f6f4:	3ff00000 	.word	0x3ff00000
 800f6f8:	00000000 	.word	0x00000000
 800f6fc:	bff00000 	.word	0xbff00000
 800f700:	fff00000 	.word	0xfff00000
 800f704:	7ff00000 	.word	0x7ff00000
 800f708:	433fffff 	.word	0x433fffff
 800f70c:	3ff00000 	.word	0x3ff00000
 800f710:	3fefffff 	.word	0x3fefffff
 800f714:	3fe00000 	.word	0x3fe00000
 800f718:	43f00000 	.word	0x43f00000
 800f71c:	4b5a      	ldr	r3, [pc, #360]	@ (800f888 <__ieee754_pow+0x410>)
 800f71e:	f7f0 fdd3 	bl	80002c8 <__aeabi_dsub>
 800f722:	a351      	add	r3, pc, #324	@ (adr r3, 800f868 <__ieee754_pow+0x3f0>)
 800f724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f728:	4604      	mov	r4, r0
 800f72a:	460d      	mov	r5, r1
 800f72c:	f7f0 ff84 	bl	8000638 <__aeabi_dmul>
 800f730:	a34f      	add	r3, pc, #316	@ (adr r3, 800f870 <__ieee754_pow+0x3f8>)
 800f732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f736:	4606      	mov	r6, r0
 800f738:	460f      	mov	r7, r1
 800f73a:	4620      	mov	r0, r4
 800f73c:	4629      	mov	r1, r5
 800f73e:	f7f0 ff7b 	bl	8000638 <__aeabi_dmul>
 800f742:	4b52      	ldr	r3, [pc, #328]	@ (800f88c <__ieee754_pow+0x414>)
 800f744:	4682      	mov	sl, r0
 800f746:	468b      	mov	fp, r1
 800f748:	2200      	movs	r2, #0
 800f74a:	4620      	mov	r0, r4
 800f74c:	4629      	mov	r1, r5
 800f74e:	f7f0 ff73 	bl	8000638 <__aeabi_dmul>
 800f752:	4602      	mov	r2, r0
 800f754:	460b      	mov	r3, r1
 800f756:	a148      	add	r1, pc, #288	@ (adr r1, 800f878 <__ieee754_pow+0x400>)
 800f758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f75c:	f7f0 fdb4 	bl	80002c8 <__aeabi_dsub>
 800f760:	4622      	mov	r2, r4
 800f762:	462b      	mov	r3, r5
 800f764:	f7f0 ff68 	bl	8000638 <__aeabi_dmul>
 800f768:	4602      	mov	r2, r0
 800f76a:	460b      	mov	r3, r1
 800f76c:	2000      	movs	r0, #0
 800f76e:	4948      	ldr	r1, [pc, #288]	@ (800f890 <__ieee754_pow+0x418>)
 800f770:	f7f0 fdaa 	bl	80002c8 <__aeabi_dsub>
 800f774:	4622      	mov	r2, r4
 800f776:	4680      	mov	r8, r0
 800f778:	4689      	mov	r9, r1
 800f77a:	462b      	mov	r3, r5
 800f77c:	4620      	mov	r0, r4
 800f77e:	4629      	mov	r1, r5
 800f780:	f7f0 ff5a 	bl	8000638 <__aeabi_dmul>
 800f784:	4602      	mov	r2, r0
 800f786:	460b      	mov	r3, r1
 800f788:	4640      	mov	r0, r8
 800f78a:	4649      	mov	r1, r9
 800f78c:	f7f0 ff54 	bl	8000638 <__aeabi_dmul>
 800f790:	a33b      	add	r3, pc, #236	@ (adr r3, 800f880 <__ieee754_pow+0x408>)
 800f792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f796:	f7f0 ff4f 	bl	8000638 <__aeabi_dmul>
 800f79a:	4602      	mov	r2, r0
 800f79c:	460b      	mov	r3, r1
 800f79e:	4650      	mov	r0, sl
 800f7a0:	4659      	mov	r1, fp
 800f7a2:	f7f0 fd91 	bl	80002c8 <__aeabi_dsub>
 800f7a6:	4602      	mov	r2, r0
 800f7a8:	460b      	mov	r3, r1
 800f7aa:	4680      	mov	r8, r0
 800f7ac:	4689      	mov	r9, r1
 800f7ae:	4630      	mov	r0, r6
 800f7b0:	4639      	mov	r1, r7
 800f7b2:	f7f0 fd8b 	bl	80002cc <__adddf3>
 800f7b6:	2400      	movs	r4, #0
 800f7b8:	4632      	mov	r2, r6
 800f7ba:	463b      	mov	r3, r7
 800f7bc:	4620      	mov	r0, r4
 800f7be:	460d      	mov	r5, r1
 800f7c0:	f7f0 fd82 	bl	80002c8 <__aeabi_dsub>
 800f7c4:	4602      	mov	r2, r0
 800f7c6:	460b      	mov	r3, r1
 800f7c8:	4640      	mov	r0, r8
 800f7ca:	4649      	mov	r1, r9
 800f7cc:	f7f0 fd7c 	bl	80002c8 <__aeabi_dsub>
 800f7d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f7d8:	2300      	movs	r3, #0
 800f7da:	9304      	str	r3, [sp, #16]
 800f7dc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800f7e0:	4606      	mov	r6, r0
 800f7e2:	460f      	mov	r7, r1
 800f7e4:	4652      	mov	r2, sl
 800f7e6:	465b      	mov	r3, fp
 800f7e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f7ec:	f7f0 fd6c 	bl	80002c8 <__aeabi_dsub>
 800f7f0:	4622      	mov	r2, r4
 800f7f2:	462b      	mov	r3, r5
 800f7f4:	f7f0 ff20 	bl	8000638 <__aeabi_dmul>
 800f7f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f7fc:	4680      	mov	r8, r0
 800f7fe:	4689      	mov	r9, r1
 800f800:	4630      	mov	r0, r6
 800f802:	4639      	mov	r1, r7
 800f804:	f7f0 ff18 	bl	8000638 <__aeabi_dmul>
 800f808:	4602      	mov	r2, r0
 800f80a:	460b      	mov	r3, r1
 800f80c:	4640      	mov	r0, r8
 800f80e:	4649      	mov	r1, r9
 800f810:	f7f0 fd5c 	bl	80002cc <__adddf3>
 800f814:	4652      	mov	r2, sl
 800f816:	465b      	mov	r3, fp
 800f818:	4606      	mov	r6, r0
 800f81a:	460f      	mov	r7, r1
 800f81c:	4620      	mov	r0, r4
 800f81e:	4629      	mov	r1, r5
 800f820:	f7f0 ff0a 	bl	8000638 <__aeabi_dmul>
 800f824:	460b      	mov	r3, r1
 800f826:	4602      	mov	r2, r0
 800f828:	4680      	mov	r8, r0
 800f82a:	4689      	mov	r9, r1
 800f82c:	4630      	mov	r0, r6
 800f82e:	4639      	mov	r1, r7
 800f830:	f7f0 fd4c 	bl	80002cc <__adddf3>
 800f834:	4b17      	ldr	r3, [pc, #92]	@ (800f894 <__ieee754_pow+0x41c>)
 800f836:	4299      	cmp	r1, r3
 800f838:	4604      	mov	r4, r0
 800f83a:	460d      	mov	r5, r1
 800f83c:	468a      	mov	sl, r1
 800f83e:	468b      	mov	fp, r1
 800f840:	f340 82ef 	ble.w	800fe22 <__ieee754_pow+0x9aa>
 800f844:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800f848:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800f84c:	4303      	orrs	r3, r0
 800f84e:	f000 81e8 	beq.w	800fc22 <__ieee754_pow+0x7aa>
 800f852:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f856:	2200      	movs	r2, #0
 800f858:	2300      	movs	r3, #0
 800f85a:	f7f1 f95f 	bl	8000b1c <__aeabi_dcmplt>
 800f85e:	3800      	subs	r0, #0
 800f860:	bf18      	it	ne
 800f862:	2001      	movne	r0, #1
 800f864:	e710      	b.n	800f688 <__ieee754_pow+0x210>
 800f866:	bf00      	nop
 800f868:	60000000 	.word	0x60000000
 800f86c:	3ff71547 	.word	0x3ff71547
 800f870:	f85ddf44 	.word	0xf85ddf44
 800f874:	3e54ae0b 	.word	0x3e54ae0b
 800f878:	55555555 	.word	0x55555555
 800f87c:	3fd55555 	.word	0x3fd55555
 800f880:	652b82fe 	.word	0x652b82fe
 800f884:	3ff71547 	.word	0x3ff71547
 800f888:	3ff00000 	.word	0x3ff00000
 800f88c:	3fd00000 	.word	0x3fd00000
 800f890:	3fe00000 	.word	0x3fe00000
 800f894:	408fffff 	.word	0x408fffff
 800f898:	4bd5      	ldr	r3, [pc, #852]	@ (800fbf0 <__ieee754_pow+0x778>)
 800f89a:	402b      	ands	r3, r5
 800f89c:	2200      	movs	r2, #0
 800f89e:	b92b      	cbnz	r3, 800f8ac <__ieee754_pow+0x434>
 800f8a0:	4bd4      	ldr	r3, [pc, #848]	@ (800fbf4 <__ieee754_pow+0x77c>)
 800f8a2:	f7f0 fec9 	bl	8000638 <__aeabi_dmul>
 800f8a6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800f8aa:	468b      	mov	fp, r1
 800f8ac:	ea4f 532b 	mov.w	r3, fp, asr #20
 800f8b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800f8b4:	4413      	add	r3, r2
 800f8b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8b8:	4bcf      	ldr	r3, [pc, #828]	@ (800fbf8 <__ieee754_pow+0x780>)
 800f8ba:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800f8be:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800f8c2:	459b      	cmp	fp, r3
 800f8c4:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f8c8:	dd08      	ble.n	800f8dc <__ieee754_pow+0x464>
 800f8ca:	4bcc      	ldr	r3, [pc, #816]	@ (800fbfc <__ieee754_pow+0x784>)
 800f8cc:	459b      	cmp	fp, r3
 800f8ce:	f340 81a5 	ble.w	800fc1c <__ieee754_pow+0x7a4>
 800f8d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8d4:	3301      	adds	r3, #1
 800f8d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f8d8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800f8dc:	f04f 0a00 	mov.w	sl, #0
 800f8e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f8e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f8e6:	4bc6      	ldr	r3, [pc, #792]	@ (800fc00 <__ieee754_pow+0x788>)
 800f8e8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f8ec:	ed93 7b00 	vldr	d7, [r3]
 800f8f0:	4629      	mov	r1, r5
 800f8f2:	ec53 2b17 	vmov	r2, r3, d7
 800f8f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8fa:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f8fe:	f7f0 fce3 	bl	80002c8 <__aeabi_dsub>
 800f902:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f906:	4606      	mov	r6, r0
 800f908:	460f      	mov	r7, r1
 800f90a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f90e:	f7f0 fcdd 	bl	80002cc <__adddf3>
 800f912:	4602      	mov	r2, r0
 800f914:	460b      	mov	r3, r1
 800f916:	2000      	movs	r0, #0
 800f918:	49ba      	ldr	r1, [pc, #744]	@ (800fc04 <__ieee754_pow+0x78c>)
 800f91a:	f7f0 ffb7 	bl	800088c <__aeabi_ddiv>
 800f91e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800f922:	4602      	mov	r2, r0
 800f924:	460b      	mov	r3, r1
 800f926:	4630      	mov	r0, r6
 800f928:	4639      	mov	r1, r7
 800f92a:	f7f0 fe85 	bl	8000638 <__aeabi_dmul>
 800f92e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f932:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800f936:	106d      	asrs	r5, r5, #1
 800f938:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800f93c:	f04f 0b00 	mov.w	fp, #0
 800f940:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800f944:	4661      	mov	r1, ip
 800f946:	2200      	movs	r2, #0
 800f948:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800f94c:	4658      	mov	r0, fp
 800f94e:	46e1      	mov	r9, ip
 800f950:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800f954:	4614      	mov	r4, r2
 800f956:	461d      	mov	r5, r3
 800f958:	f7f0 fe6e 	bl	8000638 <__aeabi_dmul>
 800f95c:	4602      	mov	r2, r0
 800f95e:	460b      	mov	r3, r1
 800f960:	4630      	mov	r0, r6
 800f962:	4639      	mov	r1, r7
 800f964:	f7f0 fcb0 	bl	80002c8 <__aeabi_dsub>
 800f968:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f96c:	4606      	mov	r6, r0
 800f96e:	460f      	mov	r7, r1
 800f970:	4620      	mov	r0, r4
 800f972:	4629      	mov	r1, r5
 800f974:	f7f0 fca8 	bl	80002c8 <__aeabi_dsub>
 800f978:	4602      	mov	r2, r0
 800f97a:	460b      	mov	r3, r1
 800f97c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f980:	f7f0 fca2 	bl	80002c8 <__aeabi_dsub>
 800f984:	465a      	mov	r2, fp
 800f986:	464b      	mov	r3, r9
 800f988:	f7f0 fe56 	bl	8000638 <__aeabi_dmul>
 800f98c:	4602      	mov	r2, r0
 800f98e:	460b      	mov	r3, r1
 800f990:	4630      	mov	r0, r6
 800f992:	4639      	mov	r1, r7
 800f994:	f7f0 fc98 	bl	80002c8 <__aeabi_dsub>
 800f998:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f99c:	f7f0 fe4c 	bl	8000638 <__aeabi_dmul>
 800f9a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f9a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f9a8:	4610      	mov	r0, r2
 800f9aa:	4619      	mov	r1, r3
 800f9ac:	f7f0 fe44 	bl	8000638 <__aeabi_dmul>
 800f9b0:	a37d      	add	r3, pc, #500	@ (adr r3, 800fba8 <__ieee754_pow+0x730>)
 800f9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b6:	4604      	mov	r4, r0
 800f9b8:	460d      	mov	r5, r1
 800f9ba:	f7f0 fe3d 	bl	8000638 <__aeabi_dmul>
 800f9be:	a37c      	add	r3, pc, #496	@ (adr r3, 800fbb0 <__ieee754_pow+0x738>)
 800f9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c4:	f7f0 fc82 	bl	80002cc <__adddf3>
 800f9c8:	4622      	mov	r2, r4
 800f9ca:	462b      	mov	r3, r5
 800f9cc:	f7f0 fe34 	bl	8000638 <__aeabi_dmul>
 800f9d0:	a379      	add	r3, pc, #484	@ (adr r3, 800fbb8 <__ieee754_pow+0x740>)
 800f9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d6:	f7f0 fc79 	bl	80002cc <__adddf3>
 800f9da:	4622      	mov	r2, r4
 800f9dc:	462b      	mov	r3, r5
 800f9de:	f7f0 fe2b 	bl	8000638 <__aeabi_dmul>
 800f9e2:	a377      	add	r3, pc, #476	@ (adr r3, 800fbc0 <__ieee754_pow+0x748>)
 800f9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e8:	f7f0 fc70 	bl	80002cc <__adddf3>
 800f9ec:	4622      	mov	r2, r4
 800f9ee:	462b      	mov	r3, r5
 800f9f0:	f7f0 fe22 	bl	8000638 <__aeabi_dmul>
 800f9f4:	a374      	add	r3, pc, #464	@ (adr r3, 800fbc8 <__ieee754_pow+0x750>)
 800f9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9fa:	f7f0 fc67 	bl	80002cc <__adddf3>
 800f9fe:	4622      	mov	r2, r4
 800fa00:	462b      	mov	r3, r5
 800fa02:	f7f0 fe19 	bl	8000638 <__aeabi_dmul>
 800fa06:	a372      	add	r3, pc, #456	@ (adr r3, 800fbd0 <__ieee754_pow+0x758>)
 800fa08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0c:	f7f0 fc5e 	bl	80002cc <__adddf3>
 800fa10:	4622      	mov	r2, r4
 800fa12:	4606      	mov	r6, r0
 800fa14:	460f      	mov	r7, r1
 800fa16:	462b      	mov	r3, r5
 800fa18:	4620      	mov	r0, r4
 800fa1a:	4629      	mov	r1, r5
 800fa1c:	f7f0 fe0c 	bl	8000638 <__aeabi_dmul>
 800fa20:	4602      	mov	r2, r0
 800fa22:	460b      	mov	r3, r1
 800fa24:	4630      	mov	r0, r6
 800fa26:	4639      	mov	r1, r7
 800fa28:	f7f0 fe06 	bl	8000638 <__aeabi_dmul>
 800fa2c:	465a      	mov	r2, fp
 800fa2e:	4604      	mov	r4, r0
 800fa30:	460d      	mov	r5, r1
 800fa32:	464b      	mov	r3, r9
 800fa34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa38:	f7f0 fc48 	bl	80002cc <__adddf3>
 800fa3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fa40:	f7f0 fdfa 	bl	8000638 <__aeabi_dmul>
 800fa44:	4622      	mov	r2, r4
 800fa46:	462b      	mov	r3, r5
 800fa48:	f7f0 fc40 	bl	80002cc <__adddf3>
 800fa4c:	465a      	mov	r2, fp
 800fa4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fa52:	464b      	mov	r3, r9
 800fa54:	4658      	mov	r0, fp
 800fa56:	4649      	mov	r1, r9
 800fa58:	f7f0 fdee 	bl	8000638 <__aeabi_dmul>
 800fa5c:	4b6a      	ldr	r3, [pc, #424]	@ (800fc08 <__ieee754_pow+0x790>)
 800fa5e:	2200      	movs	r2, #0
 800fa60:	4606      	mov	r6, r0
 800fa62:	460f      	mov	r7, r1
 800fa64:	f7f0 fc32 	bl	80002cc <__adddf3>
 800fa68:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fa6c:	f7f0 fc2e 	bl	80002cc <__adddf3>
 800fa70:	46d8      	mov	r8, fp
 800fa72:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800fa76:	460d      	mov	r5, r1
 800fa78:	465a      	mov	r2, fp
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	4640      	mov	r0, r8
 800fa7e:	4649      	mov	r1, r9
 800fa80:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800fa84:	f7f0 fdd8 	bl	8000638 <__aeabi_dmul>
 800fa88:	465c      	mov	r4, fp
 800fa8a:	4680      	mov	r8, r0
 800fa8c:	4689      	mov	r9, r1
 800fa8e:	4b5e      	ldr	r3, [pc, #376]	@ (800fc08 <__ieee754_pow+0x790>)
 800fa90:	2200      	movs	r2, #0
 800fa92:	4620      	mov	r0, r4
 800fa94:	4629      	mov	r1, r5
 800fa96:	f7f0 fc17 	bl	80002c8 <__aeabi_dsub>
 800fa9a:	4632      	mov	r2, r6
 800fa9c:	463b      	mov	r3, r7
 800fa9e:	f7f0 fc13 	bl	80002c8 <__aeabi_dsub>
 800faa2:	4602      	mov	r2, r0
 800faa4:	460b      	mov	r3, r1
 800faa6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800faaa:	f7f0 fc0d 	bl	80002c8 <__aeabi_dsub>
 800faae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fab2:	f7f0 fdc1 	bl	8000638 <__aeabi_dmul>
 800fab6:	4622      	mov	r2, r4
 800fab8:	4606      	mov	r6, r0
 800faba:	460f      	mov	r7, r1
 800fabc:	462b      	mov	r3, r5
 800fabe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fac2:	f7f0 fdb9 	bl	8000638 <__aeabi_dmul>
 800fac6:	4602      	mov	r2, r0
 800fac8:	460b      	mov	r3, r1
 800faca:	4630      	mov	r0, r6
 800facc:	4639      	mov	r1, r7
 800face:	f7f0 fbfd 	bl	80002cc <__adddf3>
 800fad2:	4606      	mov	r6, r0
 800fad4:	460f      	mov	r7, r1
 800fad6:	4602      	mov	r2, r0
 800fad8:	460b      	mov	r3, r1
 800fada:	4640      	mov	r0, r8
 800fadc:	4649      	mov	r1, r9
 800fade:	f7f0 fbf5 	bl	80002cc <__adddf3>
 800fae2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800fae6:	a33c      	add	r3, pc, #240	@ (adr r3, 800fbd8 <__ieee754_pow+0x760>)
 800fae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faec:	4658      	mov	r0, fp
 800faee:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800faf2:	460d      	mov	r5, r1
 800faf4:	f7f0 fda0 	bl	8000638 <__aeabi_dmul>
 800faf8:	465c      	mov	r4, fp
 800fafa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fafe:	4642      	mov	r2, r8
 800fb00:	464b      	mov	r3, r9
 800fb02:	4620      	mov	r0, r4
 800fb04:	4629      	mov	r1, r5
 800fb06:	f7f0 fbdf 	bl	80002c8 <__aeabi_dsub>
 800fb0a:	4602      	mov	r2, r0
 800fb0c:	460b      	mov	r3, r1
 800fb0e:	4630      	mov	r0, r6
 800fb10:	4639      	mov	r1, r7
 800fb12:	f7f0 fbd9 	bl	80002c8 <__aeabi_dsub>
 800fb16:	a332      	add	r3, pc, #200	@ (adr r3, 800fbe0 <__ieee754_pow+0x768>)
 800fb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb1c:	f7f0 fd8c 	bl	8000638 <__aeabi_dmul>
 800fb20:	a331      	add	r3, pc, #196	@ (adr r3, 800fbe8 <__ieee754_pow+0x770>)
 800fb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb26:	4606      	mov	r6, r0
 800fb28:	460f      	mov	r7, r1
 800fb2a:	4620      	mov	r0, r4
 800fb2c:	4629      	mov	r1, r5
 800fb2e:	f7f0 fd83 	bl	8000638 <__aeabi_dmul>
 800fb32:	4602      	mov	r2, r0
 800fb34:	460b      	mov	r3, r1
 800fb36:	4630      	mov	r0, r6
 800fb38:	4639      	mov	r1, r7
 800fb3a:	f7f0 fbc7 	bl	80002cc <__adddf3>
 800fb3e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fb40:	4b32      	ldr	r3, [pc, #200]	@ (800fc0c <__ieee754_pow+0x794>)
 800fb42:	4413      	add	r3, r2
 800fb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb48:	f7f0 fbc0 	bl	80002cc <__adddf3>
 800fb4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb50:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800fb52:	f7f0 fd07 	bl	8000564 <__aeabi_i2d>
 800fb56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fb58:	4b2d      	ldr	r3, [pc, #180]	@ (800fc10 <__ieee754_pow+0x798>)
 800fb5a:	4413      	add	r3, r2
 800fb5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fb60:	4606      	mov	r6, r0
 800fb62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb66:	460f      	mov	r7, r1
 800fb68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fb6c:	f7f0 fbae 	bl	80002cc <__adddf3>
 800fb70:	4642      	mov	r2, r8
 800fb72:	464b      	mov	r3, r9
 800fb74:	f7f0 fbaa 	bl	80002cc <__adddf3>
 800fb78:	4632      	mov	r2, r6
 800fb7a:	463b      	mov	r3, r7
 800fb7c:	f7f0 fba6 	bl	80002cc <__adddf3>
 800fb80:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800fb84:	4632      	mov	r2, r6
 800fb86:	463b      	mov	r3, r7
 800fb88:	4658      	mov	r0, fp
 800fb8a:	460d      	mov	r5, r1
 800fb8c:	f7f0 fb9c 	bl	80002c8 <__aeabi_dsub>
 800fb90:	4642      	mov	r2, r8
 800fb92:	464b      	mov	r3, r9
 800fb94:	f7f0 fb98 	bl	80002c8 <__aeabi_dsub>
 800fb98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb9c:	f7f0 fb94 	bl	80002c8 <__aeabi_dsub>
 800fba0:	465c      	mov	r4, fp
 800fba2:	4602      	mov	r2, r0
 800fba4:	e036      	b.n	800fc14 <__ieee754_pow+0x79c>
 800fba6:	bf00      	nop
 800fba8:	4a454eef 	.word	0x4a454eef
 800fbac:	3fca7e28 	.word	0x3fca7e28
 800fbb0:	93c9db65 	.word	0x93c9db65
 800fbb4:	3fcd864a 	.word	0x3fcd864a
 800fbb8:	a91d4101 	.word	0xa91d4101
 800fbbc:	3fd17460 	.word	0x3fd17460
 800fbc0:	518f264d 	.word	0x518f264d
 800fbc4:	3fd55555 	.word	0x3fd55555
 800fbc8:	db6fabff 	.word	0xdb6fabff
 800fbcc:	3fdb6db6 	.word	0x3fdb6db6
 800fbd0:	33333303 	.word	0x33333303
 800fbd4:	3fe33333 	.word	0x3fe33333
 800fbd8:	e0000000 	.word	0xe0000000
 800fbdc:	3feec709 	.word	0x3feec709
 800fbe0:	dc3a03fd 	.word	0xdc3a03fd
 800fbe4:	3feec709 	.word	0x3feec709
 800fbe8:	145b01f5 	.word	0x145b01f5
 800fbec:	be3e2fe0 	.word	0xbe3e2fe0
 800fbf0:	7ff00000 	.word	0x7ff00000
 800fbf4:	43400000 	.word	0x43400000
 800fbf8:	0003988e 	.word	0x0003988e
 800fbfc:	000bb679 	.word	0x000bb679
 800fc00:	080117d0 	.word	0x080117d0
 800fc04:	3ff00000 	.word	0x3ff00000
 800fc08:	40080000 	.word	0x40080000
 800fc0c:	080117b0 	.word	0x080117b0
 800fc10:	080117c0 	.word	0x080117c0
 800fc14:	460b      	mov	r3, r1
 800fc16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fc1a:	e5d7      	b.n	800f7cc <__ieee754_pow+0x354>
 800fc1c:	f04f 0a01 	mov.w	sl, #1
 800fc20:	e65e      	b.n	800f8e0 <__ieee754_pow+0x468>
 800fc22:	a3b4      	add	r3, pc, #720	@ (adr r3, 800fef4 <__ieee754_pow+0xa7c>)
 800fc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc28:	4630      	mov	r0, r6
 800fc2a:	4639      	mov	r1, r7
 800fc2c:	f7f0 fb4e 	bl	80002cc <__adddf3>
 800fc30:	4642      	mov	r2, r8
 800fc32:	e9cd 0100 	strd	r0, r1, [sp]
 800fc36:	464b      	mov	r3, r9
 800fc38:	4620      	mov	r0, r4
 800fc3a:	4629      	mov	r1, r5
 800fc3c:	f7f0 fb44 	bl	80002c8 <__aeabi_dsub>
 800fc40:	4602      	mov	r2, r0
 800fc42:	460b      	mov	r3, r1
 800fc44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc48:	f7f0 ff86 	bl	8000b58 <__aeabi_dcmpgt>
 800fc4c:	2800      	cmp	r0, #0
 800fc4e:	f47f ae00 	bne.w	800f852 <__ieee754_pow+0x3da>
 800fc52:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800fc56:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800fc5a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800fc5e:	fa43 fa0a 	asr.w	sl, r3, sl
 800fc62:	44da      	add	sl, fp
 800fc64:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800fc68:	489d      	ldr	r0, [pc, #628]	@ (800fee0 <__ieee754_pow+0xa68>)
 800fc6a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800fc6e:	4108      	asrs	r0, r1
 800fc70:	ea00 030a 	and.w	r3, r0, sl
 800fc74:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800fc78:	f1c1 0114 	rsb	r1, r1, #20
 800fc7c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800fc80:	fa4a fa01 	asr.w	sl, sl, r1
 800fc84:	f1bb 0f00 	cmp.w	fp, #0
 800fc88:	4640      	mov	r0, r8
 800fc8a:	4649      	mov	r1, r9
 800fc8c:	f04f 0200 	mov.w	r2, #0
 800fc90:	bfb8      	it	lt
 800fc92:	f1ca 0a00 	rsblt	sl, sl, #0
 800fc96:	f7f0 fb17 	bl	80002c8 <__aeabi_dsub>
 800fc9a:	4680      	mov	r8, r0
 800fc9c:	4689      	mov	r9, r1
 800fc9e:	4632      	mov	r2, r6
 800fca0:	463b      	mov	r3, r7
 800fca2:	4640      	mov	r0, r8
 800fca4:	4649      	mov	r1, r9
 800fca6:	f7f0 fb11 	bl	80002cc <__adddf3>
 800fcaa:	2400      	movs	r4, #0
 800fcac:	a37c      	add	r3, pc, #496	@ (adr r3, 800fea0 <__ieee754_pow+0xa28>)
 800fcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcb2:	4620      	mov	r0, r4
 800fcb4:	460d      	mov	r5, r1
 800fcb6:	f7f0 fcbf 	bl	8000638 <__aeabi_dmul>
 800fcba:	4642      	mov	r2, r8
 800fcbc:	e9cd 0100 	strd	r0, r1, [sp]
 800fcc0:	464b      	mov	r3, r9
 800fcc2:	4620      	mov	r0, r4
 800fcc4:	4629      	mov	r1, r5
 800fcc6:	f7f0 faff 	bl	80002c8 <__aeabi_dsub>
 800fcca:	4602      	mov	r2, r0
 800fccc:	460b      	mov	r3, r1
 800fcce:	4630      	mov	r0, r6
 800fcd0:	4639      	mov	r1, r7
 800fcd2:	f7f0 faf9 	bl	80002c8 <__aeabi_dsub>
 800fcd6:	a374      	add	r3, pc, #464	@ (adr r3, 800fea8 <__ieee754_pow+0xa30>)
 800fcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcdc:	f7f0 fcac 	bl	8000638 <__aeabi_dmul>
 800fce0:	a373      	add	r3, pc, #460	@ (adr r3, 800feb0 <__ieee754_pow+0xa38>)
 800fce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fce6:	4680      	mov	r8, r0
 800fce8:	4689      	mov	r9, r1
 800fcea:	4620      	mov	r0, r4
 800fcec:	4629      	mov	r1, r5
 800fcee:	f7f0 fca3 	bl	8000638 <__aeabi_dmul>
 800fcf2:	4602      	mov	r2, r0
 800fcf4:	460b      	mov	r3, r1
 800fcf6:	4640      	mov	r0, r8
 800fcf8:	4649      	mov	r1, r9
 800fcfa:	f7f0 fae7 	bl	80002cc <__adddf3>
 800fcfe:	4604      	mov	r4, r0
 800fd00:	460d      	mov	r5, r1
 800fd02:	4602      	mov	r2, r0
 800fd04:	460b      	mov	r3, r1
 800fd06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd0a:	f7f0 fadf 	bl	80002cc <__adddf3>
 800fd0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd12:	4680      	mov	r8, r0
 800fd14:	4689      	mov	r9, r1
 800fd16:	f7f0 fad7 	bl	80002c8 <__aeabi_dsub>
 800fd1a:	4602      	mov	r2, r0
 800fd1c:	460b      	mov	r3, r1
 800fd1e:	4620      	mov	r0, r4
 800fd20:	4629      	mov	r1, r5
 800fd22:	f7f0 fad1 	bl	80002c8 <__aeabi_dsub>
 800fd26:	4642      	mov	r2, r8
 800fd28:	4606      	mov	r6, r0
 800fd2a:	460f      	mov	r7, r1
 800fd2c:	464b      	mov	r3, r9
 800fd2e:	4640      	mov	r0, r8
 800fd30:	4649      	mov	r1, r9
 800fd32:	f7f0 fc81 	bl	8000638 <__aeabi_dmul>
 800fd36:	a360      	add	r3, pc, #384	@ (adr r3, 800feb8 <__ieee754_pow+0xa40>)
 800fd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd3c:	4604      	mov	r4, r0
 800fd3e:	460d      	mov	r5, r1
 800fd40:	f7f0 fc7a 	bl	8000638 <__aeabi_dmul>
 800fd44:	a35e      	add	r3, pc, #376	@ (adr r3, 800fec0 <__ieee754_pow+0xa48>)
 800fd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4a:	f7f0 fabd 	bl	80002c8 <__aeabi_dsub>
 800fd4e:	4622      	mov	r2, r4
 800fd50:	462b      	mov	r3, r5
 800fd52:	f7f0 fc71 	bl	8000638 <__aeabi_dmul>
 800fd56:	a35c      	add	r3, pc, #368	@ (adr r3, 800fec8 <__ieee754_pow+0xa50>)
 800fd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5c:	f7f0 fab6 	bl	80002cc <__adddf3>
 800fd60:	4622      	mov	r2, r4
 800fd62:	462b      	mov	r3, r5
 800fd64:	f7f0 fc68 	bl	8000638 <__aeabi_dmul>
 800fd68:	a359      	add	r3, pc, #356	@ (adr r3, 800fed0 <__ieee754_pow+0xa58>)
 800fd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6e:	f7f0 faab 	bl	80002c8 <__aeabi_dsub>
 800fd72:	4622      	mov	r2, r4
 800fd74:	462b      	mov	r3, r5
 800fd76:	f7f0 fc5f 	bl	8000638 <__aeabi_dmul>
 800fd7a:	a357      	add	r3, pc, #348	@ (adr r3, 800fed8 <__ieee754_pow+0xa60>)
 800fd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd80:	f7f0 faa4 	bl	80002cc <__adddf3>
 800fd84:	4622      	mov	r2, r4
 800fd86:	462b      	mov	r3, r5
 800fd88:	f7f0 fc56 	bl	8000638 <__aeabi_dmul>
 800fd8c:	4602      	mov	r2, r0
 800fd8e:	460b      	mov	r3, r1
 800fd90:	4640      	mov	r0, r8
 800fd92:	4649      	mov	r1, r9
 800fd94:	f7f0 fa98 	bl	80002c8 <__aeabi_dsub>
 800fd98:	4604      	mov	r4, r0
 800fd9a:	460d      	mov	r5, r1
 800fd9c:	4602      	mov	r2, r0
 800fd9e:	460b      	mov	r3, r1
 800fda0:	4640      	mov	r0, r8
 800fda2:	4649      	mov	r1, r9
 800fda4:	f7f0 fc48 	bl	8000638 <__aeabi_dmul>
 800fda8:	2200      	movs	r2, #0
 800fdaa:	e9cd 0100 	strd	r0, r1, [sp]
 800fdae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fdb2:	4620      	mov	r0, r4
 800fdb4:	4629      	mov	r1, r5
 800fdb6:	f7f0 fa87 	bl	80002c8 <__aeabi_dsub>
 800fdba:	4602      	mov	r2, r0
 800fdbc:	460b      	mov	r3, r1
 800fdbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fdc2:	f7f0 fd63 	bl	800088c <__aeabi_ddiv>
 800fdc6:	4632      	mov	r2, r6
 800fdc8:	4604      	mov	r4, r0
 800fdca:	460d      	mov	r5, r1
 800fdcc:	463b      	mov	r3, r7
 800fdce:	4640      	mov	r0, r8
 800fdd0:	4649      	mov	r1, r9
 800fdd2:	f7f0 fc31 	bl	8000638 <__aeabi_dmul>
 800fdd6:	4632      	mov	r2, r6
 800fdd8:	463b      	mov	r3, r7
 800fdda:	f7f0 fa77 	bl	80002cc <__adddf3>
 800fdde:	4602      	mov	r2, r0
 800fde0:	460b      	mov	r3, r1
 800fde2:	4620      	mov	r0, r4
 800fde4:	4629      	mov	r1, r5
 800fde6:	f7f0 fa6f 	bl	80002c8 <__aeabi_dsub>
 800fdea:	4642      	mov	r2, r8
 800fdec:	464b      	mov	r3, r9
 800fdee:	f7f0 fa6b 	bl	80002c8 <__aeabi_dsub>
 800fdf2:	460b      	mov	r3, r1
 800fdf4:	4602      	mov	r2, r0
 800fdf6:	493b      	ldr	r1, [pc, #236]	@ (800fee4 <__ieee754_pow+0xa6c>)
 800fdf8:	2000      	movs	r0, #0
 800fdfa:	f7f0 fa65 	bl	80002c8 <__aeabi_dsub>
 800fdfe:	ec41 0b10 	vmov	d0, r0, r1
 800fe02:	ee10 3a90 	vmov	r3, s1
 800fe06:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800fe0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fe0e:	da30      	bge.n	800fe72 <__ieee754_pow+0x9fa>
 800fe10:	4650      	mov	r0, sl
 800fe12:	f000 fbed 	bl	80105f0 <scalbn>
 800fe16:	ec51 0b10 	vmov	r0, r1, d0
 800fe1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe1e:	f7ff bbd2 	b.w	800f5c6 <__ieee754_pow+0x14e>
 800fe22:	4c31      	ldr	r4, [pc, #196]	@ (800fee8 <__ieee754_pow+0xa70>)
 800fe24:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fe28:	42a3      	cmp	r3, r4
 800fe2a:	d91a      	bls.n	800fe62 <__ieee754_pow+0x9ea>
 800fe2c:	4b2f      	ldr	r3, [pc, #188]	@ (800feec <__ieee754_pow+0xa74>)
 800fe2e:	440b      	add	r3, r1
 800fe30:	4303      	orrs	r3, r0
 800fe32:	d009      	beq.n	800fe48 <__ieee754_pow+0x9d0>
 800fe34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe38:	2200      	movs	r2, #0
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	f7f0 fe6e 	bl	8000b1c <__aeabi_dcmplt>
 800fe40:	3800      	subs	r0, #0
 800fe42:	bf18      	it	ne
 800fe44:	2001      	movne	r0, #1
 800fe46:	e42b      	b.n	800f6a0 <__ieee754_pow+0x228>
 800fe48:	4642      	mov	r2, r8
 800fe4a:	464b      	mov	r3, r9
 800fe4c:	f7f0 fa3c 	bl	80002c8 <__aeabi_dsub>
 800fe50:	4632      	mov	r2, r6
 800fe52:	463b      	mov	r3, r7
 800fe54:	f7f0 fe76 	bl	8000b44 <__aeabi_dcmpge>
 800fe58:	2800      	cmp	r0, #0
 800fe5a:	d1eb      	bne.n	800fe34 <__ieee754_pow+0x9bc>
 800fe5c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800fefc <__ieee754_pow+0xa84>
 800fe60:	e6f7      	b.n	800fc52 <__ieee754_pow+0x7da>
 800fe62:	469a      	mov	sl, r3
 800fe64:	4b22      	ldr	r3, [pc, #136]	@ (800fef0 <__ieee754_pow+0xa78>)
 800fe66:	459a      	cmp	sl, r3
 800fe68:	f63f aef3 	bhi.w	800fc52 <__ieee754_pow+0x7da>
 800fe6c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800fe70:	e715      	b.n	800fc9e <__ieee754_pow+0x826>
 800fe72:	ec51 0b10 	vmov	r0, r1, d0
 800fe76:	4619      	mov	r1, r3
 800fe78:	e7cf      	b.n	800fe1a <__ieee754_pow+0x9a2>
 800fe7a:	491a      	ldr	r1, [pc, #104]	@ (800fee4 <__ieee754_pow+0xa6c>)
 800fe7c:	2000      	movs	r0, #0
 800fe7e:	f7ff bb18 	b.w	800f4b2 <__ieee754_pow+0x3a>
 800fe82:	2000      	movs	r0, #0
 800fe84:	2100      	movs	r1, #0
 800fe86:	f7ff bb14 	b.w	800f4b2 <__ieee754_pow+0x3a>
 800fe8a:	4630      	mov	r0, r6
 800fe8c:	4639      	mov	r1, r7
 800fe8e:	f7ff bb10 	b.w	800f4b2 <__ieee754_pow+0x3a>
 800fe92:	460c      	mov	r4, r1
 800fe94:	f7ff bb5e 	b.w	800f554 <__ieee754_pow+0xdc>
 800fe98:	2400      	movs	r4, #0
 800fe9a:	f7ff bb49 	b.w	800f530 <__ieee754_pow+0xb8>
 800fe9e:	bf00      	nop
 800fea0:	00000000 	.word	0x00000000
 800fea4:	3fe62e43 	.word	0x3fe62e43
 800fea8:	fefa39ef 	.word	0xfefa39ef
 800feac:	3fe62e42 	.word	0x3fe62e42
 800feb0:	0ca86c39 	.word	0x0ca86c39
 800feb4:	be205c61 	.word	0xbe205c61
 800feb8:	72bea4d0 	.word	0x72bea4d0
 800febc:	3e663769 	.word	0x3e663769
 800fec0:	c5d26bf1 	.word	0xc5d26bf1
 800fec4:	3ebbbd41 	.word	0x3ebbbd41
 800fec8:	af25de2c 	.word	0xaf25de2c
 800fecc:	3f11566a 	.word	0x3f11566a
 800fed0:	16bebd93 	.word	0x16bebd93
 800fed4:	3f66c16c 	.word	0x3f66c16c
 800fed8:	5555553e 	.word	0x5555553e
 800fedc:	3fc55555 	.word	0x3fc55555
 800fee0:	fff00000 	.word	0xfff00000
 800fee4:	3ff00000 	.word	0x3ff00000
 800fee8:	4090cbff 	.word	0x4090cbff
 800feec:	3f6f3400 	.word	0x3f6f3400
 800fef0:	3fe00000 	.word	0x3fe00000
 800fef4:	652b82fe 	.word	0x652b82fe
 800fef8:	3c971547 	.word	0x3c971547
 800fefc:	4090cc00 	.word	0x4090cc00

0800ff00 <atan>:
 800ff00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff04:	ec55 4b10 	vmov	r4, r5, d0
 800ff08:	4bbf      	ldr	r3, [pc, #764]	@ (8010208 <atan+0x308>)
 800ff0a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ff0e:	429e      	cmp	r6, r3
 800ff10:	46ab      	mov	fp, r5
 800ff12:	d918      	bls.n	800ff46 <atan+0x46>
 800ff14:	4bbd      	ldr	r3, [pc, #756]	@ (801020c <atan+0x30c>)
 800ff16:	429e      	cmp	r6, r3
 800ff18:	d801      	bhi.n	800ff1e <atan+0x1e>
 800ff1a:	d109      	bne.n	800ff30 <atan+0x30>
 800ff1c:	b144      	cbz	r4, 800ff30 <atan+0x30>
 800ff1e:	4622      	mov	r2, r4
 800ff20:	462b      	mov	r3, r5
 800ff22:	4620      	mov	r0, r4
 800ff24:	4629      	mov	r1, r5
 800ff26:	f7f0 f9d1 	bl	80002cc <__adddf3>
 800ff2a:	4604      	mov	r4, r0
 800ff2c:	460d      	mov	r5, r1
 800ff2e:	e006      	b.n	800ff3e <atan+0x3e>
 800ff30:	f1bb 0f00 	cmp.w	fp, #0
 800ff34:	f340 812b 	ble.w	801018e <atan+0x28e>
 800ff38:	a597      	add	r5, pc, #604	@ (adr r5, 8010198 <atan+0x298>)
 800ff3a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ff3e:	ec45 4b10 	vmov	d0, r4, r5
 800ff42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff46:	4bb2      	ldr	r3, [pc, #712]	@ (8010210 <atan+0x310>)
 800ff48:	429e      	cmp	r6, r3
 800ff4a:	d813      	bhi.n	800ff74 <atan+0x74>
 800ff4c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800ff50:	429e      	cmp	r6, r3
 800ff52:	d80c      	bhi.n	800ff6e <atan+0x6e>
 800ff54:	a392      	add	r3, pc, #584	@ (adr r3, 80101a0 <atan+0x2a0>)
 800ff56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff5a:	4620      	mov	r0, r4
 800ff5c:	4629      	mov	r1, r5
 800ff5e:	f7f0 f9b5 	bl	80002cc <__adddf3>
 800ff62:	4bac      	ldr	r3, [pc, #688]	@ (8010214 <atan+0x314>)
 800ff64:	2200      	movs	r2, #0
 800ff66:	f7f0 fdf7 	bl	8000b58 <__aeabi_dcmpgt>
 800ff6a:	2800      	cmp	r0, #0
 800ff6c:	d1e7      	bne.n	800ff3e <atan+0x3e>
 800ff6e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ff72:	e029      	b.n	800ffc8 <atan+0xc8>
 800ff74:	f000 f95c 	bl	8010230 <fabs>
 800ff78:	4ba7      	ldr	r3, [pc, #668]	@ (8010218 <atan+0x318>)
 800ff7a:	429e      	cmp	r6, r3
 800ff7c:	ec55 4b10 	vmov	r4, r5, d0
 800ff80:	f200 80bc 	bhi.w	80100fc <atan+0x1fc>
 800ff84:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800ff88:	429e      	cmp	r6, r3
 800ff8a:	f200 809e 	bhi.w	80100ca <atan+0x1ca>
 800ff8e:	4622      	mov	r2, r4
 800ff90:	462b      	mov	r3, r5
 800ff92:	4620      	mov	r0, r4
 800ff94:	4629      	mov	r1, r5
 800ff96:	f7f0 f999 	bl	80002cc <__adddf3>
 800ff9a:	4b9e      	ldr	r3, [pc, #632]	@ (8010214 <atan+0x314>)
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	f7f0 f993 	bl	80002c8 <__aeabi_dsub>
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	4606      	mov	r6, r0
 800ffa6:	460f      	mov	r7, r1
 800ffa8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ffac:	4620      	mov	r0, r4
 800ffae:	4629      	mov	r1, r5
 800ffb0:	f7f0 f98c 	bl	80002cc <__adddf3>
 800ffb4:	4602      	mov	r2, r0
 800ffb6:	460b      	mov	r3, r1
 800ffb8:	4630      	mov	r0, r6
 800ffba:	4639      	mov	r1, r7
 800ffbc:	f7f0 fc66 	bl	800088c <__aeabi_ddiv>
 800ffc0:	f04f 0a00 	mov.w	sl, #0
 800ffc4:	4604      	mov	r4, r0
 800ffc6:	460d      	mov	r5, r1
 800ffc8:	4622      	mov	r2, r4
 800ffca:	462b      	mov	r3, r5
 800ffcc:	4620      	mov	r0, r4
 800ffce:	4629      	mov	r1, r5
 800ffd0:	f7f0 fb32 	bl	8000638 <__aeabi_dmul>
 800ffd4:	4602      	mov	r2, r0
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	4680      	mov	r8, r0
 800ffda:	4689      	mov	r9, r1
 800ffdc:	f7f0 fb2c 	bl	8000638 <__aeabi_dmul>
 800ffe0:	a371      	add	r3, pc, #452	@ (adr r3, 80101a8 <atan+0x2a8>)
 800ffe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffe6:	4606      	mov	r6, r0
 800ffe8:	460f      	mov	r7, r1
 800ffea:	f7f0 fb25 	bl	8000638 <__aeabi_dmul>
 800ffee:	a370      	add	r3, pc, #448	@ (adr r3, 80101b0 <atan+0x2b0>)
 800fff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff4:	f7f0 f96a 	bl	80002cc <__adddf3>
 800fff8:	4632      	mov	r2, r6
 800fffa:	463b      	mov	r3, r7
 800fffc:	f7f0 fb1c 	bl	8000638 <__aeabi_dmul>
 8010000:	a36d      	add	r3, pc, #436	@ (adr r3, 80101b8 <atan+0x2b8>)
 8010002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010006:	f7f0 f961 	bl	80002cc <__adddf3>
 801000a:	4632      	mov	r2, r6
 801000c:	463b      	mov	r3, r7
 801000e:	f7f0 fb13 	bl	8000638 <__aeabi_dmul>
 8010012:	a36b      	add	r3, pc, #428	@ (adr r3, 80101c0 <atan+0x2c0>)
 8010014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010018:	f7f0 f958 	bl	80002cc <__adddf3>
 801001c:	4632      	mov	r2, r6
 801001e:	463b      	mov	r3, r7
 8010020:	f7f0 fb0a 	bl	8000638 <__aeabi_dmul>
 8010024:	a368      	add	r3, pc, #416	@ (adr r3, 80101c8 <atan+0x2c8>)
 8010026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801002a:	f7f0 f94f 	bl	80002cc <__adddf3>
 801002e:	4632      	mov	r2, r6
 8010030:	463b      	mov	r3, r7
 8010032:	f7f0 fb01 	bl	8000638 <__aeabi_dmul>
 8010036:	a366      	add	r3, pc, #408	@ (adr r3, 80101d0 <atan+0x2d0>)
 8010038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801003c:	f7f0 f946 	bl	80002cc <__adddf3>
 8010040:	4642      	mov	r2, r8
 8010042:	464b      	mov	r3, r9
 8010044:	f7f0 faf8 	bl	8000638 <__aeabi_dmul>
 8010048:	a363      	add	r3, pc, #396	@ (adr r3, 80101d8 <atan+0x2d8>)
 801004a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004e:	4680      	mov	r8, r0
 8010050:	4689      	mov	r9, r1
 8010052:	4630      	mov	r0, r6
 8010054:	4639      	mov	r1, r7
 8010056:	f7f0 faef 	bl	8000638 <__aeabi_dmul>
 801005a:	a361      	add	r3, pc, #388	@ (adr r3, 80101e0 <atan+0x2e0>)
 801005c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010060:	f7f0 f932 	bl	80002c8 <__aeabi_dsub>
 8010064:	4632      	mov	r2, r6
 8010066:	463b      	mov	r3, r7
 8010068:	f7f0 fae6 	bl	8000638 <__aeabi_dmul>
 801006c:	a35e      	add	r3, pc, #376	@ (adr r3, 80101e8 <atan+0x2e8>)
 801006e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010072:	f7f0 f929 	bl	80002c8 <__aeabi_dsub>
 8010076:	4632      	mov	r2, r6
 8010078:	463b      	mov	r3, r7
 801007a:	f7f0 fadd 	bl	8000638 <__aeabi_dmul>
 801007e:	a35c      	add	r3, pc, #368	@ (adr r3, 80101f0 <atan+0x2f0>)
 8010080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010084:	f7f0 f920 	bl	80002c8 <__aeabi_dsub>
 8010088:	4632      	mov	r2, r6
 801008a:	463b      	mov	r3, r7
 801008c:	f7f0 fad4 	bl	8000638 <__aeabi_dmul>
 8010090:	a359      	add	r3, pc, #356	@ (adr r3, 80101f8 <atan+0x2f8>)
 8010092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010096:	f7f0 f917 	bl	80002c8 <__aeabi_dsub>
 801009a:	4632      	mov	r2, r6
 801009c:	463b      	mov	r3, r7
 801009e:	f7f0 facb 	bl	8000638 <__aeabi_dmul>
 80100a2:	4602      	mov	r2, r0
 80100a4:	460b      	mov	r3, r1
 80100a6:	4640      	mov	r0, r8
 80100a8:	4649      	mov	r1, r9
 80100aa:	f7f0 f90f 	bl	80002cc <__adddf3>
 80100ae:	4622      	mov	r2, r4
 80100b0:	462b      	mov	r3, r5
 80100b2:	f7f0 fac1 	bl	8000638 <__aeabi_dmul>
 80100b6:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 80100ba:	4602      	mov	r2, r0
 80100bc:	460b      	mov	r3, r1
 80100be:	d148      	bne.n	8010152 <atan+0x252>
 80100c0:	4620      	mov	r0, r4
 80100c2:	4629      	mov	r1, r5
 80100c4:	f7f0 f900 	bl	80002c8 <__aeabi_dsub>
 80100c8:	e72f      	b.n	800ff2a <atan+0x2a>
 80100ca:	4b52      	ldr	r3, [pc, #328]	@ (8010214 <atan+0x314>)
 80100cc:	2200      	movs	r2, #0
 80100ce:	4620      	mov	r0, r4
 80100d0:	4629      	mov	r1, r5
 80100d2:	f7f0 f8f9 	bl	80002c8 <__aeabi_dsub>
 80100d6:	4b4f      	ldr	r3, [pc, #316]	@ (8010214 <atan+0x314>)
 80100d8:	4606      	mov	r6, r0
 80100da:	460f      	mov	r7, r1
 80100dc:	2200      	movs	r2, #0
 80100de:	4620      	mov	r0, r4
 80100e0:	4629      	mov	r1, r5
 80100e2:	f7f0 f8f3 	bl	80002cc <__adddf3>
 80100e6:	4602      	mov	r2, r0
 80100e8:	460b      	mov	r3, r1
 80100ea:	4630      	mov	r0, r6
 80100ec:	4639      	mov	r1, r7
 80100ee:	f7f0 fbcd 	bl	800088c <__aeabi_ddiv>
 80100f2:	f04f 0a01 	mov.w	sl, #1
 80100f6:	4604      	mov	r4, r0
 80100f8:	460d      	mov	r5, r1
 80100fa:	e765      	b.n	800ffc8 <atan+0xc8>
 80100fc:	4b47      	ldr	r3, [pc, #284]	@ (801021c <atan+0x31c>)
 80100fe:	429e      	cmp	r6, r3
 8010100:	d21c      	bcs.n	801013c <atan+0x23c>
 8010102:	4b47      	ldr	r3, [pc, #284]	@ (8010220 <atan+0x320>)
 8010104:	2200      	movs	r2, #0
 8010106:	4620      	mov	r0, r4
 8010108:	4629      	mov	r1, r5
 801010a:	f7f0 f8dd 	bl	80002c8 <__aeabi_dsub>
 801010e:	4b44      	ldr	r3, [pc, #272]	@ (8010220 <atan+0x320>)
 8010110:	4606      	mov	r6, r0
 8010112:	460f      	mov	r7, r1
 8010114:	2200      	movs	r2, #0
 8010116:	4620      	mov	r0, r4
 8010118:	4629      	mov	r1, r5
 801011a:	f7f0 fa8d 	bl	8000638 <__aeabi_dmul>
 801011e:	4b3d      	ldr	r3, [pc, #244]	@ (8010214 <atan+0x314>)
 8010120:	2200      	movs	r2, #0
 8010122:	f7f0 f8d3 	bl	80002cc <__adddf3>
 8010126:	4602      	mov	r2, r0
 8010128:	460b      	mov	r3, r1
 801012a:	4630      	mov	r0, r6
 801012c:	4639      	mov	r1, r7
 801012e:	f7f0 fbad 	bl	800088c <__aeabi_ddiv>
 8010132:	f04f 0a02 	mov.w	sl, #2
 8010136:	4604      	mov	r4, r0
 8010138:	460d      	mov	r5, r1
 801013a:	e745      	b.n	800ffc8 <atan+0xc8>
 801013c:	4622      	mov	r2, r4
 801013e:	462b      	mov	r3, r5
 8010140:	4938      	ldr	r1, [pc, #224]	@ (8010224 <atan+0x324>)
 8010142:	2000      	movs	r0, #0
 8010144:	f7f0 fba2 	bl	800088c <__aeabi_ddiv>
 8010148:	f04f 0a03 	mov.w	sl, #3
 801014c:	4604      	mov	r4, r0
 801014e:	460d      	mov	r5, r1
 8010150:	e73a      	b.n	800ffc8 <atan+0xc8>
 8010152:	4b35      	ldr	r3, [pc, #212]	@ (8010228 <atan+0x328>)
 8010154:	4e35      	ldr	r6, [pc, #212]	@ (801022c <atan+0x32c>)
 8010156:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801015a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801015e:	f7f0 f8b3 	bl	80002c8 <__aeabi_dsub>
 8010162:	4622      	mov	r2, r4
 8010164:	462b      	mov	r3, r5
 8010166:	f7f0 f8af 	bl	80002c8 <__aeabi_dsub>
 801016a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801016e:	4602      	mov	r2, r0
 8010170:	460b      	mov	r3, r1
 8010172:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010176:	f7f0 f8a7 	bl	80002c8 <__aeabi_dsub>
 801017a:	f1bb 0f00 	cmp.w	fp, #0
 801017e:	4604      	mov	r4, r0
 8010180:	460d      	mov	r5, r1
 8010182:	f6bf aedc 	bge.w	800ff3e <atan+0x3e>
 8010186:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801018a:	461d      	mov	r5, r3
 801018c:	e6d7      	b.n	800ff3e <atan+0x3e>
 801018e:	a51c      	add	r5, pc, #112	@ (adr r5, 8010200 <atan+0x300>)
 8010190:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010194:	e6d3      	b.n	800ff3e <atan+0x3e>
 8010196:	bf00      	nop
 8010198:	54442d18 	.word	0x54442d18
 801019c:	3ff921fb 	.word	0x3ff921fb
 80101a0:	8800759c 	.word	0x8800759c
 80101a4:	7e37e43c 	.word	0x7e37e43c
 80101a8:	e322da11 	.word	0xe322da11
 80101ac:	3f90ad3a 	.word	0x3f90ad3a
 80101b0:	24760deb 	.word	0x24760deb
 80101b4:	3fa97b4b 	.word	0x3fa97b4b
 80101b8:	a0d03d51 	.word	0xa0d03d51
 80101bc:	3fb10d66 	.word	0x3fb10d66
 80101c0:	c54c206e 	.word	0xc54c206e
 80101c4:	3fb745cd 	.word	0x3fb745cd
 80101c8:	920083ff 	.word	0x920083ff
 80101cc:	3fc24924 	.word	0x3fc24924
 80101d0:	5555550d 	.word	0x5555550d
 80101d4:	3fd55555 	.word	0x3fd55555
 80101d8:	2c6a6c2f 	.word	0x2c6a6c2f
 80101dc:	bfa2b444 	.word	0xbfa2b444
 80101e0:	52defd9a 	.word	0x52defd9a
 80101e4:	3fadde2d 	.word	0x3fadde2d
 80101e8:	af749a6d 	.word	0xaf749a6d
 80101ec:	3fb3b0f2 	.word	0x3fb3b0f2
 80101f0:	fe231671 	.word	0xfe231671
 80101f4:	3fbc71c6 	.word	0x3fbc71c6
 80101f8:	9998ebc4 	.word	0x9998ebc4
 80101fc:	3fc99999 	.word	0x3fc99999
 8010200:	54442d18 	.word	0x54442d18
 8010204:	bff921fb 	.word	0xbff921fb
 8010208:	440fffff 	.word	0x440fffff
 801020c:	7ff00000 	.word	0x7ff00000
 8010210:	3fdbffff 	.word	0x3fdbffff
 8010214:	3ff00000 	.word	0x3ff00000
 8010218:	3ff2ffff 	.word	0x3ff2ffff
 801021c:	40038000 	.word	0x40038000
 8010220:	3ff80000 	.word	0x3ff80000
 8010224:	bff00000 	.word	0xbff00000
 8010228:	080117e0 	.word	0x080117e0
 801022c:	08011800 	.word	0x08011800

08010230 <fabs>:
 8010230:	ec51 0b10 	vmov	r0, r1, d0
 8010234:	4602      	mov	r2, r0
 8010236:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801023a:	ec43 2b10 	vmov	d0, r2, r3
 801023e:	4770      	bx	lr

08010240 <__kernel_cosf>:
 8010240:	ee10 3a10 	vmov	r3, s0
 8010244:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010248:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 801024c:	eef0 6a40 	vmov.f32	s13, s0
 8010250:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010254:	d204      	bcs.n	8010260 <__kernel_cosf+0x20>
 8010256:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801025a:	ee17 2a90 	vmov	r2, s15
 801025e:	b342      	cbz	r2, 80102b2 <__kernel_cosf+0x72>
 8010260:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010264:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80102d0 <__kernel_cosf+0x90>
 8010268:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80102d4 <__kernel_cosf+0x94>
 801026c:	4a1a      	ldr	r2, [pc, #104]	@ (80102d8 <__kernel_cosf+0x98>)
 801026e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010272:	4293      	cmp	r3, r2
 8010274:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80102dc <__kernel_cosf+0x9c>
 8010278:	eee6 7a07 	vfma.f32	s15, s12, s14
 801027c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80102e0 <__kernel_cosf+0xa0>
 8010280:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010284:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80102e4 <__kernel_cosf+0xa4>
 8010288:	eee6 7a07 	vfma.f32	s15, s12, s14
 801028c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80102e8 <__kernel_cosf+0xa8>
 8010290:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010294:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8010298:	ee26 6a07 	vmul.f32	s12, s12, s14
 801029c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80102a0:	eee7 0a06 	vfma.f32	s1, s14, s12
 80102a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102a8:	d804      	bhi.n	80102b4 <__kernel_cosf+0x74>
 80102aa:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80102ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 80102b2:	4770      	bx	lr
 80102b4:	4a0d      	ldr	r2, [pc, #52]	@ (80102ec <__kernel_cosf+0xac>)
 80102b6:	4293      	cmp	r3, r2
 80102b8:	bf9a      	itte	ls
 80102ba:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80102be:	ee07 3a10 	vmovls	s14, r3
 80102c2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80102c6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80102ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80102ce:	e7ec      	b.n	80102aa <__kernel_cosf+0x6a>
 80102d0:	ad47d74e 	.word	0xad47d74e
 80102d4:	310f74f6 	.word	0x310f74f6
 80102d8:	3e999999 	.word	0x3e999999
 80102dc:	b493f27c 	.word	0xb493f27c
 80102e0:	37d00d01 	.word	0x37d00d01
 80102e4:	bab60b61 	.word	0xbab60b61
 80102e8:	3d2aaaab 	.word	0x3d2aaaab
 80102ec:	3f480000 	.word	0x3f480000

080102f0 <__kernel_sinf>:
 80102f0:	ee10 3a10 	vmov	r3, s0
 80102f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80102f8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 80102fc:	d204      	bcs.n	8010308 <__kernel_sinf+0x18>
 80102fe:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010302:	ee17 3a90 	vmov	r3, s15
 8010306:	b35b      	cbz	r3, 8010360 <__kernel_sinf+0x70>
 8010308:	ee20 7a00 	vmul.f32	s14, s0, s0
 801030c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010364 <__kernel_sinf+0x74>
 8010310:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010368 <__kernel_sinf+0x78>
 8010314:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010318:	eddf 7a14 	vldr	s15, [pc, #80]	@ 801036c <__kernel_sinf+0x7c>
 801031c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010320:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8010370 <__kernel_sinf+0x80>
 8010324:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010328:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010374 <__kernel_sinf+0x84>
 801032c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010330:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010334:	b930      	cbnz	r0, 8010344 <__kernel_sinf+0x54>
 8010336:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8010378 <__kernel_sinf+0x88>
 801033a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801033e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010342:	4770      	bx	lr
 8010344:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010348:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 801034c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010350:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010354:	eddf 7a09 	vldr	s15, [pc, #36]	@ 801037c <__kernel_sinf+0x8c>
 8010358:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801035c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010360:	4770      	bx	lr
 8010362:	bf00      	nop
 8010364:	2f2ec9d3 	.word	0x2f2ec9d3
 8010368:	b2d72f34 	.word	0xb2d72f34
 801036c:	3638ef1b 	.word	0x3638ef1b
 8010370:	b9500d01 	.word	0xb9500d01
 8010374:	3c088889 	.word	0x3c088889
 8010378:	be2aaaab 	.word	0xbe2aaaab
 801037c:	3e2aaaab 	.word	0x3e2aaaab

08010380 <__ieee754_rem_pio2f>:
 8010380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010382:	ee10 6a10 	vmov	r6, s0
 8010386:	4b88      	ldr	r3, [pc, #544]	@ (80105a8 <__ieee754_rem_pio2f+0x228>)
 8010388:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 801038c:	429d      	cmp	r5, r3
 801038e:	b087      	sub	sp, #28
 8010390:	4604      	mov	r4, r0
 8010392:	d805      	bhi.n	80103a0 <__ieee754_rem_pio2f+0x20>
 8010394:	2300      	movs	r3, #0
 8010396:	ed80 0a00 	vstr	s0, [r0]
 801039a:	6043      	str	r3, [r0, #4]
 801039c:	2000      	movs	r0, #0
 801039e:	e022      	b.n	80103e6 <__ieee754_rem_pio2f+0x66>
 80103a0:	4b82      	ldr	r3, [pc, #520]	@ (80105ac <__ieee754_rem_pio2f+0x22c>)
 80103a2:	429d      	cmp	r5, r3
 80103a4:	d83a      	bhi.n	801041c <__ieee754_rem_pio2f+0x9c>
 80103a6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80103aa:	2e00      	cmp	r6, #0
 80103ac:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80105b0 <__ieee754_rem_pio2f+0x230>
 80103b0:	4a80      	ldr	r2, [pc, #512]	@ (80105b4 <__ieee754_rem_pio2f+0x234>)
 80103b2:	f023 030f 	bic.w	r3, r3, #15
 80103b6:	dd18      	ble.n	80103ea <__ieee754_rem_pio2f+0x6a>
 80103b8:	4293      	cmp	r3, r2
 80103ba:	ee70 7a47 	vsub.f32	s15, s0, s14
 80103be:	bf09      	itett	eq
 80103c0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80105b8 <__ieee754_rem_pio2f+0x238>
 80103c4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80105bc <__ieee754_rem_pio2f+0x23c>
 80103c8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80105c0 <__ieee754_rem_pio2f+0x240>
 80103cc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80103d0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80103d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103d8:	ed80 7a00 	vstr	s14, [r0]
 80103dc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80103e0:	edc0 7a01 	vstr	s15, [r0, #4]
 80103e4:	2001      	movs	r0, #1
 80103e6:	b007      	add	sp, #28
 80103e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103ea:	4293      	cmp	r3, r2
 80103ec:	ee70 7a07 	vadd.f32	s15, s0, s14
 80103f0:	bf09      	itett	eq
 80103f2:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80105b8 <__ieee754_rem_pio2f+0x238>
 80103f6:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80105bc <__ieee754_rem_pio2f+0x23c>
 80103fa:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80105c0 <__ieee754_rem_pio2f+0x240>
 80103fe:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8010402:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801040a:	ed80 7a00 	vstr	s14, [r0]
 801040e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010412:	edc0 7a01 	vstr	s15, [r0, #4]
 8010416:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801041a:	e7e4      	b.n	80103e6 <__ieee754_rem_pio2f+0x66>
 801041c:	4b69      	ldr	r3, [pc, #420]	@ (80105c4 <__ieee754_rem_pio2f+0x244>)
 801041e:	429d      	cmp	r5, r3
 8010420:	d873      	bhi.n	801050a <__ieee754_rem_pio2f+0x18a>
 8010422:	f000 f8dd 	bl	80105e0 <fabsf>
 8010426:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80105c8 <__ieee754_rem_pio2f+0x248>
 801042a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801042e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010432:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801043a:	ee17 0a90 	vmov	r0, s15
 801043e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80105b0 <__ieee754_rem_pio2f+0x230>
 8010442:	eea7 0a67 	vfms.f32	s0, s14, s15
 8010446:	281f      	cmp	r0, #31
 8010448:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80105bc <__ieee754_rem_pio2f+0x23c>
 801044c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010450:	eeb1 6a47 	vneg.f32	s12, s14
 8010454:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010458:	ee16 1a90 	vmov	r1, s13
 801045c:	dc09      	bgt.n	8010472 <__ieee754_rem_pio2f+0xf2>
 801045e:	4a5b      	ldr	r2, [pc, #364]	@ (80105cc <__ieee754_rem_pio2f+0x24c>)
 8010460:	1e47      	subs	r7, r0, #1
 8010462:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8010466:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 801046a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801046e:	4293      	cmp	r3, r2
 8010470:	d107      	bne.n	8010482 <__ieee754_rem_pio2f+0x102>
 8010472:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8010476:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 801047a:	2a08      	cmp	r2, #8
 801047c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8010480:	dc14      	bgt.n	80104ac <__ieee754_rem_pio2f+0x12c>
 8010482:	6021      	str	r1, [r4, #0]
 8010484:	ed94 7a00 	vldr	s14, [r4]
 8010488:	ee30 0a47 	vsub.f32	s0, s0, s14
 801048c:	2e00      	cmp	r6, #0
 801048e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010492:	ed84 0a01 	vstr	s0, [r4, #4]
 8010496:	daa6      	bge.n	80103e6 <__ieee754_rem_pio2f+0x66>
 8010498:	eeb1 7a47 	vneg.f32	s14, s14
 801049c:	eeb1 0a40 	vneg.f32	s0, s0
 80104a0:	ed84 7a00 	vstr	s14, [r4]
 80104a4:	ed84 0a01 	vstr	s0, [r4, #4]
 80104a8:	4240      	negs	r0, r0
 80104aa:	e79c      	b.n	80103e6 <__ieee754_rem_pio2f+0x66>
 80104ac:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80105b8 <__ieee754_rem_pio2f+0x238>
 80104b0:	eef0 6a40 	vmov.f32	s13, s0
 80104b4:	eee6 6a25 	vfma.f32	s13, s12, s11
 80104b8:	ee70 7a66 	vsub.f32	s15, s0, s13
 80104bc:	eee6 7a25 	vfma.f32	s15, s12, s11
 80104c0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80105c0 <__ieee754_rem_pio2f+0x240>
 80104c4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80104c8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80104cc:	ee15 2a90 	vmov	r2, s11
 80104d0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80104d4:	1a5b      	subs	r3, r3, r1
 80104d6:	2b19      	cmp	r3, #25
 80104d8:	dc04      	bgt.n	80104e4 <__ieee754_rem_pio2f+0x164>
 80104da:	edc4 5a00 	vstr	s11, [r4]
 80104de:	eeb0 0a66 	vmov.f32	s0, s13
 80104e2:	e7cf      	b.n	8010484 <__ieee754_rem_pio2f+0x104>
 80104e4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80105d0 <__ieee754_rem_pio2f+0x250>
 80104e8:	eeb0 0a66 	vmov.f32	s0, s13
 80104ec:	eea6 0a25 	vfma.f32	s0, s12, s11
 80104f0:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80104f4:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80105d4 <__ieee754_rem_pio2f+0x254>
 80104f8:	eee6 7a25 	vfma.f32	s15, s12, s11
 80104fc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010500:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010504:	ed84 7a00 	vstr	s14, [r4]
 8010508:	e7bc      	b.n	8010484 <__ieee754_rem_pio2f+0x104>
 801050a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 801050e:	d306      	bcc.n	801051e <__ieee754_rem_pio2f+0x19e>
 8010510:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010514:	edc0 7a01 	vstr	s15, [r0, #4]
 8010518:	edc0 7a00 	vstr	s15, [r0]
 801051c:	e73e      	b.n	801039c <__ieee754_rem_pio2f+0x1c>
 801051e:	15ea      	asrs	r2, r5, #23
 8010520:	3a86      	subs	r2, #134	@ 0x86
 8010522:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8010526:	ee07 3a90 	vmov	s15, r3
 801052a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801052e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80105d8 <__ieee754_rem_pio2f+0x258>
 8010532:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8010536:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801053a:	ed8d 7a03 	vstr	s14, [sp, #12]
 801053e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010542:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010546:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801054a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801054e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8010552:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010556:	eef5 7a40 	vcmp.f32	s15, #0.0
 801055a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801055e:	edcd 7a05 	vstr	s15, [sp, #20]
 8010562:	d11e      	bne.n	80105a2 <__ieee754_rem_pio2f+0x222>
 8010564:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8010568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801056c:	bf0c      	ite	eq
 801056e:	2301      	moveq	r3, #1
 8010570:	2302      	movne	r3, #2
 8010572:	491a      	ldr	r1, [pc, #104]	@ (80105dc <__ieee754_rem_pio2f+0x25c>)
 8010574:	9101      	str	r1, [sp, #4]
 8010576:	2102      	movs	r1, #2
 8010578:	9100      	str	r1, [sp, #0]
 801057a:	a803      	add	r0, sp, #12
 801057c:	4621      	mov	r1, r4
 801057e:	f000 f8f3 	bl	8010768 <__kernel_rem_pio2f>
 8010582:	2e00      	cmp	r6, #0
 8010584:	f6bf af2f 	bge.w	80103e6 <__ieee754_rem_pio2f+0x66>
 8010588:	edd4 7a00 	vldr	s15, [r4]
 801058c:	eef1 7a67 	vneg.f32	s15, s15
 8010590:	edc4 7a00 	vstr	s15, [r4]
 8010594:	edd4 7a01 	vldr	s15, [r4, #4]
 8010598:	eef1 7a67 	vneg.f32	s15, s15
 801059c:	edc4 7a01 	vstr	s15, [r4, #4]
 80105a0:	e782      	b.n	80104a8 <__ieee754_rem_pio2f+0x128>
 80105a2:	2303      	movs	r3, #3
 80105a4:	e7e5      	b.n	8010572 <__ieee754_rem_pio2f+0x1f2>
 80105a6:	bf00      	nop
 80105a8:	3f490fd8 	.word	0x3f490fd8
 80105ac:	4016cbe3 	.word	0x4016cbe3
 80105b0:	3fc90f80 	.word	0x3fc90f80
 80105b4:	3fc90fd0 	.word	0x3fc90fd0
 80105b8:	37354400 	.word	0x37354400
 80105bc:	37354443 	.word	0x37354443
 80105c0:	2e85a308 	.word	0x2e85a308
 80105c4:	43490f80 	.word	0x43490f80
 80105c8:	3f22f984 	.word	0x3f22f984
 80105cc:	08011820 	.word	0x08011820
 80105d0:	2e85a300 	.word	0x2e85a300
 80105d4:	248d3132 	.word	0x248d3132
 80105d8:	43800000 	.word	0x43800000
 80105dc:	080118a0 	.word	0x080118a0

080105e0 <fabsf>:
 80105e0:	ee10 3a10 	vmov	r3, s0
 80105e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80105e8:	ee00 3a10 	vmov	s0, r3
 80105ec:	4770      	bx	lr
	...

080105f0 <scalbn>:
 80105f0:	b570      	push	{r4, r5, r6, lr}
 80105f2:	ec55 4b10 	vmov	r4, r5, d0
 80105f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80105fa:	4606      	mov	r6, r0
 80105fc:	462b      	mov	r3, r5
 80105fe:	b991      	cbnz	r1, 8010626 <scalbn+0x36>
 8010600:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8010604:	4323      	orrs	r3, r4
 8010606:	d03d      	beq.n	8010684 <scalbn+0x94>
 8010608:	4b35      	ldr	r3, [pc, #212]	@ (80106e0 <scalbn+0xf0>)
 801060a:	4620      	mov	r0, r4
 801060c:	4629      	mov	r1, r5
 801060e:	2200      	movs	r2, #0
 8010610:	f7f0 f812 	bl	8000638 <__aeabi_dmul>
 8010614:	4b33      	ldr	r3, [pc, #204]	@ (80106e4 <scalbn+0xf4>)
 8010616:	429e      	cmp	r6, r3
 8010618:	4604      	mov	r4, r0
 801061a:	460d      	mov	r5, r1
 801061c:	da0f      	bge.n	801063e <scalbn+0x4e>
 801061e:	a328      	add	r3, pc, #160	@ (adr r3, 80106c0 <scalbn+0xd0>)
 8010620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010624:	e01e      	b.n	8010664 <scalbn+0x74>
 8010626:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801062a:	4291      	cmp	r1, r2
 801062c:	d10b      	bne.n	8010646 <scalbn+0x56>
 801062e:	4622      	mov	r2, r4
 8010630:	4620      	mov	r0, r4
 8010632:	4629      	mov	r1, r5
 8010634:	f7ef fe4a 	bl	80002cc <__adddf3>
 8010638:	4604      	mov	r4, r0
 801063a:	460d      	mov	r5, r1
 801063c:	e022      	b.n	8010684 <scalbn+0x94>
 801063e:	460b      	mov	r3, r1
 8010640:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010644:	3936      	subs	r1, #54	@ 0x36
 8010646:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801064a:	4296      	cmp	r6, r2
 801064c:	dd0d      	ble.n	801066a <scalbn+0x7a>
 801064e:	2d00      	cmp	r5, #0
 8010650:	a11d      	add	r1, pc, #116	@ (adr r1, 80106c8 <scalbn+0xd8>)
 8010652:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010656:	da02      	bge.n	801065e <scalbn+0x6e>
 8010658:	a11d      	add	r1, pc, #116	@ (adr r1, 80106d0 <scalbn+0xe0>)
 801065a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801065e:	a31a      	add	r3, pc, #104	@ (adr r3, 80106c8 <scalbn+0xd8>)
 8010660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010664:	f7ef ffe8 	bl	8000638 <__aeabi_dmul>
 8010668:	e7e6      	b.n	8010638 <scalbn+0x48>
 801066a:	1872      	adds	r2, r6, r1
 801066c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010670:	428a      	cmp	r2, r1
 8010672:	dcec      	bgt.n	801064e <scalbn+0x5e>
 8010674:	2a00      	cmp	r2, #0
 8010676:	dd08      	ble.n	801068a <scalbn+0x9a>
 8010678:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801067c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8010680:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010684:	ec45 4b10 	vmov	d0, r4, r5
 8010688:	bd70      	pop	{r4, r5, r6, pc}
 801068a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801068e:	da08      	bge.n	80106a2 <scalbn+0xb2>
 8010690:	2d00      	cmp	r5, #0
 8010692:	a10b      	add	r1, pc, #44	@ (adr r1, 80106c0 <scalbn+0xd0>)
 8010694:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010698:	dac1      	bge.n	801061e <scalbn+0x2e>
 801069a:	a10f      	add	r1, pc, #60	@ (adr r1, 80106d8 <scalbn+0xe8>)
 801069c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106a0:	e7bd      	b.n	801061e <scalbn+0x2e>
 80106a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80106a6:	3236      	adds	r2, #54	@ 0x36
 80106a8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80106ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80106b0:	4620      	mov	r0, r4
 80106b2:	4b0d      	ldr	r3, [pc, #52]	@ (80106e8 <scalbn+0xf8>)
 80106b4:	4629      	mov	r1, r5
 80106b6:	2200      	movs	r2, #0
 80106b8:	e7d4      	b.n	8010664 <scalbn+0x74>
 80106ba:	bf00      	nop
 80106bc:	f3af 8000 	nop.w
 80106c0:	c2f8f359 	.word	0xc2f8f359
 80106c4:	01a56e1f 	.word	0x01a56e1f
 80106c8:	8800759c 	.word	0x8800759c
 80106cc:	7e37e43c 	.word	0x7e37e43c
 80106d0:	8800759c 	.word	0x8800759c
 80106d4:	fe37e43c 	.word	0xfe37e43c
 80106d8:	c2f8f359 	.word	0xc2f8f359
 80106dc:	81a56e1f 	.word	0x81a56e1f
 80106e0:	43500000 	.word	0x43500000
 80106e4:	ffff3cb0 	.word	0xffff3cb0
 80106e8:	3c900000 	.word	0x3c900000

080106ec <with_errno>:
 80106ec:	b510      	push	{r4, lr}
 80106ee:	ed2d 8b02 	vpush	{d8}
 80106f2:	eeb0 8a40 	vmov.f32	s16, s0
 80106f6:	eef0 8a60 	vmov.f32	s17, s1
 80106fa:	4604      	mov	r4, r0
 80106fc:	f7fc fd4c 	bl	800d198 <__errno>
 8010700:	eeb0 0a48 	vmov.f32	s0, s16
 8010704:	eef0 0a68 	vmov.f32	s1, s17
 8010708:	ecbd 8b02 	vpop	{d8}
 801070c:	6004      	str	r4, [r0, #0]
 801070e:	bd10      	pop	{r4, pc}

08010710 <xflow>:
 8010710:	4603      	mov	r3, r0
 8010712:	b507      	push	{r0, r1, r2, lr}
 8010714:	ec51 0b10 	vmov	r0, r1, d0
 8010718:	b183      	cbz	r3, 801073c <xflow+0x2c>
 801071a:	4602      	mov	r2, r0
 801071c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010720:	e9cd 2300 	strd	r2, r3, [sp]
 8010724:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010728:	f7ef ff86 	bl	8000638 <__aeabi_dmul>
 801072c:	ec41 0b10 	vmov	d0, r0, r1
 8010730:	2022      	movs	r0, #34	@ 0x22
 8010732:	b003      	add	sp, #12
 8010734:	f85d eb04 	ldr.w	lr, [sp], #4
 8010738:	f7ff bfd8 	b.w	80106ec <with_errno>
 801073c:	4602      	mov	r2, r0
 801073e:	460b      	mov	r3, r1
 8010740:	e7ee      	b.n	8010720 <xflow+0x10>
 8010742:	0000      	movs	r0, r0
 8010744:	0000      	movs	r0, r0
	...

08010748 <__math_uflow>:
 8010748:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010750 <__math_uflow+0x8>
 801074c:	f7ff bfe0 	b.w	8010710 <xflow>
 8010750:	00000000 	.word	0x00000000
 8010754:	10000000 	.word	0x10000000

08010758 <__math_oflow>:
 8010758:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010760 <__math_oflow+0x8>
 801075c:	f7ff bfd8 	b.w	8010710 <xflow>
 8010760:	00000000 	.word	0x00000000
 8010764:	70000000 	.word	0x70000000

08010768 <__kernel_rem_pio2f>:
 8010768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801076c:	ed2d 8b04 	vpush	{d8-d9}
 8010770:	b0d9      	sub	sp, #356	@ 0x164
 8010772:	4690      	mov	r8, r2
 8010774:	9001      	str	r0, [sp, #4]
 8010776:	4ab9      	ldr	r2, [pc, #740]	@ (8010a5c <__kernel_rem_pio2f+0x2f4>)
 8010778:	9866      	ldr	r0, [sp, #408]	@ 0x198
 801077a:	f118 0f04 	cmn.w	r8, #4
 801077e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8010782:	460f      	mov	r7, r1
 8010784:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8010788:	db27      	blt.n	80107da <__kernel_rem_pio2f+0x72>
 801078a:	f1b8 0203 	subs.w	r2, r8, #3
 801078e:	bf48      	it	mi
 8010790:	f108 0204 	addmi.w	r2, r8, #4
 8010794:	10d2      	asrs	r2, r2, #3
 8010796:	1c55      	adds	r5, r2, #1
 8010798:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 801079a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 801079e:	00e8      	lsls	r0, r5, #3
 80107a0:	eba2 060b 	sub.w	r6, r2, fp
 80107a4:	9002      	str	r0, [sp, #8]
 80107a6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80107aa:	eb0a 0c0b 	add.w	ip, sl, fp
 80107ae:	ac1c      	add	r4, sp, #112	@ 0x70
 80107b0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80107b4:	2000      	movs	r0, #0
 80107b6:	4560      	cmp	r0, ip
 80107b8:	dd11      	ble.n	80107de <__kernel_rem_pio2f+0x76>
 80107ba:	a91c      	add	r1, sp, #112	@ 0x70
 80107bc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80107c0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80107c4:	f04f 0c00 	mov.w	ip, #0
 80107c8:	45d4      	cmp	ip, sl
 80107ca:	dc27      	bgt.n	801081c <__kernel_rem_pio2f+0xb4>
 80107cc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80107d0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 80107d4:	4606      	mov	r6, r0
 80107d6:	2400      	movs	r4, #0
 80107d8:	e016      	b.n	8010808 <__kernel_rem_pio2f+0xa0>
 80107da:	2200      	movs	r2, #0
 80107dc:	e7db      	b.n	8010796 <__kernel_rem_pio2f+0x2e>
 80107de:	42c6      	cmn	r6, r0
 80107e0:	bf5d      	ittte	pl
 80107e2:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80107e6:	ee07 1a90 	vmovpl	s15, r1
 80107ea:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80107ee:	eef0 7a47 	vmovmi.f32	s15, s14
 80107f2:	ece4 7a01 	vstmia	r4!, {s15}
 80107f6:	3001      	adds	r0, #1
 80107f8:	e7dd      	b.n	80107b6 <__kernel_rem_pio2f+0x4e>
 80107fa:	ecfe 6a01 	vldmia	lr!, {s13}
 80107fe:	ed96 7a00 	vldr	s14, [r6]
 8010802:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010806:	3401      	adds	r4, #1
 8010808:	455c      	cmp	r4, fp
 801080a:	f1a6 0604 	sub.w	r6, r6, #4
 801080e:	ddf4      	ble.n	80107fa <__kernel_rem_pio2f+0x92>
 8010810:	ece9 7a01 	vstmia	r9!, {s15}
 8010814:	f10c 0c01 	add.w	ip, ip, #1
 8010818:	3004      	adds	r0, #4
 801081a:	e7d5      	b.n	80107c8 <__kernel_rem_pio2f+0x60>
 801081c:	a908      	add	r1, sp, #32
 801081e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010822:	9104      	str	r1, [sp, #16]
 8010824:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010826:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8010a68 <__kernel_rem_pio2f+0x300>
 801082a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8010a64 <__kernel_rem_pio2f+0x2fc>
 801082e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010832:	9203      	str	r2, [sp, #12]
 8010834:	4654      	mov	r4, sl
 8010836:	00a2      	lsls	r2, r4, #2
 8010838:	9205      	str	r2, [sp, #20]
 801083a:	aa58      	add	r2, sp, #352	@ 0x160
 801083c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010840:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010844:	a944      	add	r1, sp, #272	@ 0x110
 8010846:	aa08      	add	r2, sp, #32
 8010848:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 801084c:	4694      	mov	ip, r2
 801084e:	4626      	mov	r6, r4
 8010850:	2e00      	cmp	r6, #0
 8010852:	f1a0 0004 	sub.w	r0, r0, #4
 8010856:	dc4c      	bgt.n	80108f2 <__kernel_rem_pio2f+0x18a>
 8010858:	4628      	mov	r0, r5
 801085a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801085e:	f000 f9f5 	bl	8010c4c <scalbnf>
 8010862:	eeb0 8a40 	vmov.f32	s16, s0
 8010866:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801086a:	ee28 0a00 	vmul.f32	s0, s16, s0
 801086e:	f000 fa53 	bl	8010d18 <floorf>
 8010872:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010876:	eea0 8a67 	vfms.f32	s16, s0, s15
 801087a:	2d00      	cmp	r5, #0
 801087c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010880:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010884:	ee17 9a90 	vmov	r9, s15
 8010888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801088c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010890:	dd41      	ble.n	8010916 <__kernel_rem_pio2f+0x1ae>
 8010892:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 8010896:	a908      	add	r1, sp, #32
 8010898:	f1c5 0e08 	rsb	lr, r5, #8
 801089c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80108a0:	fa46 f00e 	asr.w	r0, r6, lr
 80108a4:	4481      	add	r9, r0
 80108a6:	fa00 f00e 	lsl.w	r0, r0, lr
 80108aa:	1a36      	subs	r6, r6, r0
 80108ac:	f1c5 0007 	rsb	r0, r5, #7
 80108b0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80108b4:	4106      	asrs	r6, r0
 80108b6:	2e00      	cmp	r6, #0
 80108b8:	dd3c      	ble.n	8010934 <__kernel_rem_pio2f+0x1cc>
 80108ba:	f04f 0e00 	mov.w	lr, #0
 80108be:	f109 0901 	add.w	r9, r9, #1
 80108c2:	4670      	mov	r0, lr
 80108c4:	4574      	cmp	r4, lr
 80108c6:	dc68      	bgt.n	801099a <__kernel_rem_pio2f+0x232>
 80108c8:	2d00      	cmp	r5, #0
 80108ca:	dd03      	ble.n	80108d4 <__kernel_rem_pio2f+0x16c>
 80108cc:	2d01      	cmp	r5, #1
 80108ce:	d074      	beq.n	80109ba <__kernel_rem_pio2f+0x252>
 80108d0:	2d02      	cmp	r5, #2
 80108d2:	d07d      	beq.n	80109d0 <__kernel_rem_pio2f+0x268>
 80108d4:	2e02      	cmp	r6, #2
 80108d6:	d12d      	bne.n	8010934 <__kernel_rem_pio2f+0x1cc>
 80108d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80108dc:	ee30 8a48 	vsub.f32	s16, s0, s16
 80108e0:	b340      	cbz	r0, 8010934 <__kernel_rem_pio2f+0x1cc>
 80108e2:	4628      	mov	r0, r5
 80108e4:	9306      	str	r3, [sp, #24]
 80108e6:	f000 f9b1 	bl	8010c4c <scalbnf>
 80108ea:	9b06      	ldr	r3, [sp, #24]
 80108ec:	ee38 8a40 	vsub.f32	s16, s16, s0
 80108f0:	e020      	b.n	8010934 <__kernel_rem_pio2f+0x1cc>
 80108f2:	ee60 7a28 	vmul.f32	s15, s0, s17
 80108f6:	3e01      	subs	r6, #1
 80108f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80108fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010900:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010904:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010908:	ecac 0a01 	vstmia	ip!, {s0}
 801090c:	ed90 0a00 	vldr	s0, [r0]
 8010910:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010914:	e79c      	b.n	8010850 <__kernel_rem_pio2f+0xe8>
 8010916:	d105      	bne.n	8010924 <__kernel_rem_pio2f+0x1bc>
 8010918:	1e60      	subs	r0, r4, #1
 801091a:	a908      	add	r1, sp, #32
 801091c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010920:	11f6      	asrs	r6, r6, #7
 8010922:	e7c8      	b.n	80108b6 <__kernel_rem_pio2f+0x14e>
 8010924:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010928:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801092c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010930:	da31      	bge.n	8010996 <__kernel_rem_pio2f+0x22e>
 8010932:	2600      	movs	r6, #0
 8010934:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801093c:	f040 8098 	bne.w	8010a70 <__kernel_rem_pio2f+0x308>
 8010940:	1e60      	subs	r0, r4, #1
 8010942:	2200      	movs	r2, #0
 8010944:	4550      	cmp	r0, sl
 8010946:	da4b      	bge.n	80109e0 <__kernel_rem_pio2f+0x278>
 8010948:	2a00      	cmp	r2, #0
 801094a:	d065      	beq.n	8010a18 <__kernel_rem_pio2f+0x2b0>
 801094c:	3c01      	subs	r4, #1
 801094e:	ab08      	add	r3, sp, #32
 8010950:	3d08      	subs	r5, #8
 8010952:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d0f8      	beq.n	801094c <__kernel_rem_pio2f+0x1e4>
 801095a:	4628      	mov	r0, r5
 801095c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010960:	f000 f974 	bl	8010c4c <scalbnf>
 8010964:	1c63      	adds	r3, r4, #1
 8010966:	aa44      	add	r2, sp, #272	@ 0x110
 8010968:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8010a68 <__kernel_rem_pio2f+0x300>
 801096c:	0099      	lsls	r1, r3, #2
 801096e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010972:	4623      	mov	r3, r4
 8010974:	2b00      	cmp	r3, #0
 8010976:	f280 80a9 	bge.w	8010acc <__kernel_rem_pio2f+0x364>
 801097a:	4623      	mov	r3, r4
 801097c:	2b00      	cmp	r3, #0
 801097e:	f2c0 80c7 	blt.w	8010b10 <__kernel_rem_pio2f+0x3a8>
 8010982:	aa44      	add	r2, sp, #272	@ 0x110
 8010984:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8010988:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8010a60 <__kernel_rem_pio2f+0x2f8>
 801098c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 8010990:	2000      	movs	r0, #0
 8010992:	1ae2      	subs	r2, r4, r3
 8010994:	e0b1      	b.n	8010afa <__kernel_rem_pio2f+0x392>
 8010996:	2602      	movs	r6, #2
 8010998:	e78f      	b.n	80108ba <__kernel_rem_pio2f+0x152>
 801099a:	f852 1b04 	ldr.w	r1, [r2], #4
 801099e:	b948      	cbnz	r0, 80109b4 <__kernel_rem_pio2f+0x24c>
 80109a0:	b121      	cbz	r1, 80109ac <__kernel_rem_pio2f+0x244>
 80109a2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80109a6:	f842 1c04 	str.w	r1, [r2, #-4]
 80109aa:	2101      	movs	r1, #1
 80109ac:	f10e 0e01 	add.w	lr, lr, #1
 80109b0:	4608      	mov	r0, r1
 80109b2:	e787      	b.n	80108c4 <__kernel_rem_pio2f+0x15c>
 80109b4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80109b8:	e7f5      	b.n	80109a6 <__kernel_rem_pio2f+0x23e>
 80109ba:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80109be:	aa08      	add	r2, sp, #32
 80109c0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80109c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80109c8:	a908      	add	r1, sp, #32
 80109ca:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80109ce:	e781      	b.n	80108d4 <__kernel_rem_pio2f+0x16c>
 80109d0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80109d4:	aa08      	add	r2, sp, #32
 80109d6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80109da:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80109de:	e7f3      	b.n	80109c8 <__kernel_rem_pio2f+0x260>
 80109e0:	a908      	add	r1, sp, #32
 80109e2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80109e6:	3801      	subs	r0, #1
 80109e8:	430a      	orrs	r2, r1
 80109ea:	e7ab      	b.n	8010944 <__kernel_rem_pio2f+0x1dc>
 80109ec:	3201      	adds	r2, #1
 80109ee:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80109f2:	2e00      	cmp	r6, #0
 80109f4:	d0fa      	beq.n	80109ec <__kernel_rem_pio2f+0x284>
 80109f6:	9905      	ldr	r1, [sp, #20]
 80109f8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80109fc:	eb0d 0001 	add.w	r0, sp, r1
 8010a00:	18e6      	adds	r6, r4, r3
 8010a02:	a91c      	add	r1, sp, #112	@ 0x70
 8010a04:	f104 0c01 	add.w	ip, r4, #1
 8010a08:	384c      	subs	r0, #76	@ 0x4c
 8010a0a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8010a0e:	4422      	add	r2, r4
 8010a10:	4562      	cmp	r2, ip
 8010a12:	da04      	bge.n	8010a1e <__kernel_rem_pio2f+0x2b6>
 8010a14:	4614      	mov	r4, r2
 8010a16:	e70e      	b.n	8010836 <__kernel_rem_pio2f+0xce>
 8010a18:	9804      	ldr	r0, [sp, #16]
 8010a1a:	2201      	movs	r2, #1
 8010a1c:	e7e7      	b.n	80109ee <__kernel_rem_pio2f+0x286>
 8010a1e:	9903      	ldr	r1, [sp, #12]
 8010a20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010a24:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8010a28:	9105      	str	r1, [sp, #20]
 8010a2a:	ee07 1a90 	vmov	s15, r1
 8010a2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010a32:	2400      	movs	r4, #0
 8010a34:	ece6 7a01 	vstmia	r6!, {s15}
 8010a38:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 8010a3c:	46b1      	mov	r9, r6
 8010a3e:	455c      	cmp	r4, fp
 8010a40:	dd04      	ble.n	8010a4c <__kernel_rem_pio2f+0x2e4>
 8010a42:	ece0 7a01 	vstmia	r0!, {s15}
 8010a46:	f10c 0c01 	add.w	ip, ip, #1
 8010a4a:	e7e1      	b.n	8010a10 <__kernel_rem_pio2f+0x2a8>
 8010a4c:	ecfe 6a01 	vldmia	lr!, {s13}
 8010a50:	ed39 7a01 	vldmdb	r9!, {s14}
 8010a54:	3401      	adds	r4, #1
 8010a56:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010a5a:	e7f0      	b.n	8010a3e <__kernel_rem_pio2f+0x2d6>
 8010a5c:	08011be4 	.word	0x08011be4
 8010a60:	08011bb8 	.word	0x08011bb8
 8010a64:	43800000 	.word	0x43800000
 8010a68:	3b800000 	.word	0x3b800000
 8010a6c:	00000000 	.word	0x00000000
 8010a70:	9b02      	ldr	r3, [sp, #8]
 8010a72:	eeb0 0a48 	vmov.f32	s0, s16
 8010a76:	eba3 0008 	sub.w	r0, r3, r8
 8010a7a:	f000 f8e7 	bl	8010c4c <scalbnf>
 8010a7e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8010a64 <__kernel_rem_pio2f+0x2fc>
 8010a82:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a8a:	db19      	blt.n	8010ac0 <__kernel_rem_pio2f+0x358>
 8010a8c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8010a68 <__kernel_rem_pio2f+0x300>
 8010a90:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010a94:	aa08      	add	r2, sp, #32
 8010a96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010a9a:	3508      	adds	r5, #8
 8010a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010aa0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8010aa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010aa8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010aac:	ee10 3a10 	vmov	r3, s0
 8010ab0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010ab4:	ee17 3a90 	vmov	r3, s15
 8010ab8:	3401      	adds	r4, #1
 8010aba:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010abe:	e74c      	b.n	801095a <__kernel_rem_pio2f+0x1f2>
 8010ac0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010ac4:	aa08      	add	r2, sp, #32
 8010ac6:	ee10 3a10 	vmov	r3, s0
 8010aca:	e7f6      	b.n	8010aba <__kernel_rem_pio2f+0x352>
 8010acc:	a808      	add	r0, sp, #32
 8010ace:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8010ad2:	9001      	str	r0, [sp, #4]
 8010ad4:	ee07 0a90 	vmov	s15, r0
 8010ad8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010adc:	3b01      	subs	r3, #1
 8010ade:	ee67 7a80 	vmul.f32	s15, s15, s0
 8010ae2:	ee20 0a07 	vmul.f32	s0, s0, s14
 8010ae6:	ed62 7a01 	vstmdb	r2!, {s15}
 8010aea:	e743      	b.n	8010974 <__kernel_rem_pio2f+0x20c>
 8010aec:	ecfc 6a01 	vldmia	ip!, {s13}
 8010af0:	ecb5 7a01 	vldmia	r5!, {s14}
 8010af4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010af8:	3001      	adds	r0, #1
 8010afa:	4550      	cmp	r0, sl
 8010afc:	dc01      	bgt.n	8010b02 <__kernel_rem_pio2f+0x39a>
 8010afe:	4282      	cmp	r2, r0
 8010b00:	daf4      	bge.n	8010aec <__kernel_rem_pio2f+0x384>
 8010b02:	a858      	add	r0, sp, #352	@ 0x160
 8010b04:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8010b08:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8010b0c:	3b01      	subs	r3, #1
 8010b0e:	e735      	b.n	801097c <__kernel_rem_pio2f+0x214>
 8010b10:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010b12:	2b02      	cmp	r3, #2
 8010b14:	dc09      	bgt.n	8010b2a <__kernel_rem_pio2f+0x3c2>
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	dc2b      	bgt.n	8010b72 <__kernel_rem_pio2f+0x40a>
 8010b1a:	d044      	beq.n	8010ba6 <__kernel_rem_pio2f+0x43e>
 8010b1c:	f009 0007 	and.w	r0, r9, #7
 8010b20:	b059      	add	sp, #356	@ 0x164
 8010b22:	ecbd 8b04 	vpop	{d8-d9}
 8010b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b2a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010b2c:	2b03      	cmp	r3, #3
 8010b2e:	d1f5      	bne.n	8010b1c <__kernel_rem_pio2f+0x3b4>
 8010b30:	aa30      	add	r2, sp, #192	@ 0xc0
 8010b32:	1f0b      	subs	r3, r1, #4
 8010b34:	4413      	add	r3, r2
 8010b36:	461a      	mov	r2, r3
 8010b38:	4620      	mov	r0, r4
 8010b3a:	2800      	cmp	r0, #0
 8010b3c:	f1a2 0204 	sub.w	r2, r2, #4
 8010b40:	dc52      	bgt.n	8010be8 <__kernel_rem_pio2f+0x480>
 8010b42:	4622      	mov	r2, r4
 8010b44:	2a01      	cmp	r2, #1
 8010b46:	f1a3 0304 	sub.w	r3, r3, #4
 8010b4a:	dc5d      	bgt.n	8010c08 <__kernel_rem_pio2f+0x4a0>
 8010b4c:	ab30      	add	r3, sp, #192	@ 0xc0
 8010b4e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 8010b52:	440b      	add	r3, r1
 8010b54:	2c01      	cmp	r4, #1
 8010b56:	dc67      	bgt.n	8010c28 <__kernel_rem_pio2f+0x4c0>
 8010b58:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8010b5c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8010b60:	2e00      	cmp	r6, #0
 8010b62:	d167      	bne.n	8010c34 <__kernel_rem_pio2f+0x4cc>
 8010b64:	edc7 6a00 	vstr	s13, [r7]
 8010b68:	ed87 7a01 	vstr	s14, [r7, #4]
 8010b6c:	edc7 7a02 	vstr	s15, [r7, #8]
 8010b70:	e7d4      	b.n	8010b1c <__kernel_rem_pio2f+0x3b4>
 8010b72:	ab30      	add	r3, sp, #192	@ 0xc0
 8010b74:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 8010b78:	440b      	add	r3, r1
 8010b7a:	4622      	mov	r2, r4
 8010b7c:	2a00      	cmp	r2, #0
 8010b7e:	da24      	bge.n	8010bca <__kernel_rem_pio2f+0x462>
 8010b80:	b34e      	cbz	r6, 8010bd6 <__kernel_rem_pio2f+0x46e>
 8010b82:	eef1 7a47 	vneg.f32	s15, s14
 8010b86:	edc7 7a00 	vstr	s15, [r7]
 8010b8a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010b8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b92:	aa31      	add	r2, sp, #196	@ 0xc4
 8010b94:	2301      	movs	r3, #1
 8010b96:	429c      	cmp	r4, r3
 8010b98:	da20      	bge.n	8010bdc <__kernel_rem_pio2f+0x474>
 8010b9a:	b10e      	cbz	r6, 8010ba0 <__kernel_rem_pio2f+0x438>
 8010b9c:	eef1 7a67 	vneg.f32	s15, s15
 8010ba0:	edc7 7a01 	vstr	s15, [r7, #4]
 8010ba4:	e7ba      	b.n	8010b1c <__kernel_rem_pio2f+0x3b4>
 8010ba6:	ab30      	add	r3, sp, #192	@ 0xc0
 8010ba8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8010a6c <__kernel_rem_pio2f+0x304>
 8010bac:	440b      	add	r3, r1
 8010bae:	2c00      	cmp	r4, #0
 8010bb0:	da05      	bge.n	8010bbe <__kernel_rem_pio2f+0x456>
 8010bb2:	b10e      	cbz	r6, 8010bb8 <__kernel_rem_pio2f+0x450>
 8010bb4:	eef1 7a67 	vneg.f32	s15, s15
 8010bb8:	edc7 7a00 	vstr	s15, [r7]
 8010bbc:	e7ae      	b.n	8010b1c <__kernel_rem_pio2f+0x3b4>
 8010bbe:	ed33 7a01 	vldmdb	r3!, {s14}
 8010bc2:	3c01      	subs	r4, #1
 8010bc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010bc8:	e7f1      	b.n	8010bae <__kernel_rem_pio2f+0x446>
 8010bca:	ed73 7a01 	vldmdb	r3!, {s15}
 8010bce:	3a01      	subs	r2, #1
 8010bd0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010bd4:	e7d2      	b.n	8010b7c <__kernel_rem_pio2f+0x414>
 8010bd6:	eef0 7a47 	vmov.f32	s15, s14
 8010bda:	e7d4      	b.n	8010b86 <__kernel_rem_pio2f+0x41e>
 8010bdc:	ecb2 7a01 	vldmia	r2!, {s14}
 8010be0:	3301      	adds	r3, #1
 8010be2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010be6:	e7d6      	b.n	8010b96 <__kernel_rem_pio2f+0x42e>
 8010be8:	edd2 7a00 	vldr	s15, [r2]
 8010bec:	edd2 6a01 	vldr	s13, [r2, #4]
 8010bf0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010bf4:	3801      	subs	r0, #1
 8010bf6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010bfa:	ed82 7a00 	vstr	s14, [r2]
 8010bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010c02:	edc2 7a01 	vstr	s15, [r2, #4]
 8010c06:	e798      	b.n	8010b3a <__kernel_rem_pio2f+0x3d2>
 8010c08:	edd3 7a00 	vldr	s15, [r3]
 8010c0c:	edd3 6a01 	vldr	s13, [r3, #4]
 8010c10:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010c14:	3a01      	subs	r2, #1
 8010c16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010c1a:	ed83 7a00 	vstr	s14, [r3]
 8010c1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010c22:	edc3 7a01 	vstr	s15, [r3, #4]
 8010c26:	e78d      	b.n	8010b44 <__kernel_rem_pio2f+0x3dc>
 8010c28:	ed33 7a01 	vldmdb	r3!, {s14}
 8010c2c:	3c01      	subs	r4, #1
 8010c2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010c32:	e78f      	b.n	8010b54 <__kernel_rem_pio2f+0x3ec>
 8010c34:	eef1 6a66 	vneg.f32	s13, s13
 8010c38:	eeb1 7a47 	vneg.f32	s14, s14
 8010c3c:	edc7 6a00 	vstr	s13, [r7]
 8010c40:	ed87 7a01 	vstr	s14, [r7, #4]
 8010c44:	eef1 7a67 	vneg.f32	s15, s15
 8010c48:	e790      	b.n	8010b6c <__kernel_rem_pio2f+0x404>
 8010c4a:	bf00      	nop

08010c4c <scalbnf>:
 8010c4c:	ee10 3a10 	vmov	r3, s0
 8010c50:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010c54:	d02b      	beq.n	8010cae <scalbnf+0x62>
 8010c56:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010c5a:	d302      	bcc.n	8010c62 <scalbnf+0x16>
 8010c5c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010c60:	4770      	bx	lr
 8010c62:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010c66:	d123      	bne.n	8010cb0 <scalbnf+0x64>
 8010c68:	4b24      	ldr	r3, [pc, #144]	@ (8010cfc <scalbnf+0xb0>)
 8010c6a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010d00 <scalbnf+0xb4>
 8010c6e:	4298      	cmp	r0, r3
 8010c70:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010c74:	db17      	blt.n	8010ca6 <scalbnf+0x5a>
 8010c76:	ee10 3a10 	vmov	r3, s0
 8010c7a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010c7e:	3a19      	subs	r2, #25
 8010c80:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010c84:	4288      	cmp	r0, r1
 8010c86:	dd15      	ble.n	8010cb4 <scalbnf+0x68>
 8010c88:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010d04 <scalbnf+0xb8>
 8010c8c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010d08 <scalbnf+0xbc>
 8010c90:	ee10 3a10 	vmov	r3, s0
 8010c94:	eeb0 7a67 	vmov.f32	s14, s15
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	bfb8      	it	lt
 8010c9c:	eef0 7a66 	vmovlt.f32	s15, s13
 8010ca0:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010ca4:	4770      	bx	lr
 8010ca6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010d0c <scalbnf+0xc0>
 8010caa:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010cae:	4770      	bx	lr
 8010cb0:	0dd2      	lsrs	r2, r2, #23
 8010cb2:	e7e5      	b.n	8010c80 <scalbnf+0x34>
 8010cb4:	4410      	add	r0, r2
 8010cb6:	28fe      	cmp	r0, #254	@ 0xfe
 8010cb8:	dce6      	bgt.n	8010c88 <scalbnf+0x3c>
 8010cba:	2800      	cmp	r0, #0
 8010cbc:	dd06      	ble.n	8010ccc <scalbnf+0x80>
 8010cbe:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010cc2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010cc6:	ee00 3a10 	vmov	s0, r3
 8010cca:	4770      	bx	lr
 8010ccc:	f110 0f16 	cmn.w	r0, #22
 8010cd0:	da09      	bge.n	8010ce6 <scalbnf+0x9a>
 8010cd2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010d0c <scalbnf+0xc0>
 8010cd6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010d10 <scalbnf+0xc4>
 8010cda:	ee10 3a10 	vmov	r3, s0
 8010cde:	eeb0 7a67 	vmov.f32	s14, s15
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	e7d9      	b.n	8010c9a <scalbnf+0x4e>
 8010ce6:	3019      	adds	r0, #25
 8010ce8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010cec:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010cf0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010d14 <scalbnf+0xc8>
 8010cf4:	ee07 3a90 	vmov	s15, r3
 8010cf8:	e7d7      	b.n	8010caa <scalbnf+0x5e>
 8010cfa:	bf00      	nop
 8010cfc:	ffff3cb0 	.word	0xffff3cb0
 8010d00:	4c000000 	.word	0x4c000000
 8010d04:	7149f2ca 	.word	0x7149f2ca
 8010d08:	f149f2ca 	.word	0xf149f2ca
 8010d0c:	0da24260 	.word	0x0da24260
 8010d10:	8da24260 	.word	0x8da24260
 8010d14:	33000000 	.word	0x33000000

08010d18 <floorf>:
 8010d18:	ee10 3a10 	vmov	r3, s0
 8010d1c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010d20:	3a7f      	subs	r2, #127	@ 0x7f
 8010d22:	2a16      	cmp	r2, #22
 8010d24:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010d28:	dc2b      	bgt.n	8010d82 <floorf+0x6a>
 8010d2a:	2a00      	cmp	r2, #0
 8010d2c:	da12      	bge.n	8010d54 <floorf+0x3c>
 8010d2e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010d94 <floorf+0x7c>
 8010d32:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010d36:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d3e:	dd06      	ble.n	8010d4e <floorf+0x36>
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	da24      	bge.n	8010d8e <floorf+0x76>
 8010d44:	2900      	cmp	r1, #0
 8010d46:	4b14      	ldr	r3, [pc, #80]	@ (8010d98 <floorf+0x80>)
 8010d48:	bf08      	it	eq
 8010d4a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8010d4e:	ee00 3a10 	vmov	s0, r3
 8010d52:	4770      	bx	lr
 8010d54:	4911      	ldr	r1, [pc, #68]	@ (8010d9c <floorf+0x84>)
 8010d56:	4111      	asrs	r1, r2
 8010d58:	420b      	tst	r3, r1
 8010d5a:	d0fa      	beq.n	8010d52 <floorf+0x3a>
 8010d5c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8010d94 <floorf+0x7c>
 8010d60:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010d64:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d6c:	ddef      	ble.n	8010d4e <floorf+0x36>
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	bfbe      	ittt	lt
 8010d72:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8010d76:	fa40 f202 	asrlt.w	r2, r0, r2
 8010d7a:	189b      	addlt	r3, r3, r2
 8010d7c:	ea23 0301 	bic.w	r3, r3, r1
 8010d80:	e7e5      	b.n	8010d4e <floorf+0x36>
 8010d82:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010d86:	d3e4      	bcc.n	8010d52 <floorf+0x3a>
 8010d88:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010d8c:	4770      	bx	lr
 8010d8e:	2300      	movs	r3, #0
 8010d90:	e7dd      	b.n	8010d4e <floorf+0x36>
 8010d92:	bf00      	nop
 8010d94:	7149f2ca 	.word	0x7149f2ca
 8010d98:	bf800000 	.word	0xbf800000
 8010d9c:	007fffff 	.word	0x007fffff

08010da0 <_init>:
 8010da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010da2:	bf00      	nop
 8010da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010da6:	bc08      	pop	{r3}
 8010da8:	469e      	mov	lr, r3
 8010daa:	4770      	bx	lr

08010dac <_fini>:
 8010dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dae:	bf00      	nop
 8010db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010db2:	bc08      	pop	{r3}
 8010db4:	469e      	mov	lr, r3
 8010db6:	4770      	bx	lr
