library IEEE;
use IEEE.std_logic_1164.all;

entity 4bcounter is port(
    rest, load, EN, clk : in std_logic;
    d   : in  std_logic_vector(3 downto 0) ;
    q   : out std_logic_vector(3 downto 0));
end entity 4bcounter;

architecture counter_arch of 4bcounter is 
begin counter_proc: process(clk,rset,load,en)
    begin if (reset='1')        then q <= "0000";
        elsif    (rising_edge(clk)) then 
        if     (load = '1')       then q <= d;    
          elsif(EN = '1')          then q <= q+1;
        end if;  
    end if;
end process counter__proc;
end architecture counter_arch;
                            



