

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Thu Apr  4 20:09:11 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.941 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    2|    2| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     387|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     220|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      15|    -|
|Register         |        -|      -|     185|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     185|     622|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_104_18_1_1_U1910  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_104_18_1_1_U1911  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_104_18_1_1_U1912  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_104_18_1_1_U1913  |myproject_axi_mux_104_18_1_1  |        0|      0|  0|  55|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0| 220|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln43_1_fu_134_p2        |     +    |      0|  0|  11|           2|           3|
    |add_ln43_fu_122_p2          |     +    |      0|  0|  11|           1|           3|
    |add_ln45_fu_128_p2          |     +    |      0|  0|  11|           2|           3|
    |p_Val2_34_fu_256_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_37_fu_404_p2         |     +    |      0|  0|  25|          18|          18|
    |p_Val2_41_fu_494_p2         |     +    |      0|  0|  25|          18|          18|
    |ret_V_2_fu_390_p2           |     +    |      0|  0|  26|          19|          19|
    |ret_V_3_fu_480_p2           |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_242_p2             |     +    |      0|  0|  26|          19|          19|
    |underflow_2_fu_424_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_514_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_276_p2         |    and   |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_294_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_442_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_532_p2          |    or    |      0|  0|   2|           1|           1|
    |ap_return                   |  select  |      0|  0|  19|           1|          18|
    |p_Val2_38_fu_316_p3         |  select  |      0|  0|  19|           1|          18|
    |p_Val2_39_fu_464_p3         |  select  |      0|  0|  19|           1|          18|
    |select_ln340_128_fu_300_p3  |  select  |      0|  0|  19|           1|          17|
    |select_ln340_130_fu_448_p3  |  select  |      0|  0|  19|           1|          17|
    |select_ln340_fu_538_p3      |  select  |      0|  0|  19|           1|          17|
    |select_ln388_12_fu_308_p3   |  select  |      0|  0|  19|           1|          19|
    |select_ln388_13_fu_456_p3   |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_546_p3      |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_24_fu_282_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_25_fu_288_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_26_fu_430_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_27_fu_436_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_28_fu_520_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_526_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_12_fu_270_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_13_fu_418_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_508_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 387|         140|         303|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln43_1_reg_577  |   3|   0|    3|          0|
    |add_ln43_reg_567    |   3|   0|    3|          0|
    |add_ln45_reg_572    |   3|   0|    3|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_port_reg_x_0_V   |  17|   0|   17|          0|
    |ap_port_reg_x_1_V   |  17|   0|   17|          0|
    |ap_port_reg_x_2_V   |  17|   0|   17|          0|
    |ap_port_reg_x_3_V   |  17|   0|   17|          0|
    |ap_port_reg_x_4_V   |  17|   0|   17|          0|
    |ap_port_reg_x_5_V   |  17|   0|   17|          0|
    |ap_port_reg_x_6_V   |  17|   0|   17|          0|
    |ap_port_reg_x_7_V   |  17|   0|   17|          0|
    |ap_port_reg_x_8_V   |  17|   0|   17|          0|
    |ap_port_reg_x_9_V   |  17|   0|   17|          0|
    |trunc_ln36_reg_562  |   4|   0|    4|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 185|   0|  185|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_start    |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_done     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_idle     | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ready    | out |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

