

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Single Device &mdash; CXL: Boot To Bash  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../../_static/mystnb.4510f1fc1dee50b3e5859aac5469c37c29e427902b24a333a5f9fcb2f0b3ac41.css" />
      <link rel="stylesheet" type="text/css" href="../../../_static/copybutton.css?v=949a1ff5" />
      <link rel="stylesheet" type="text/css" href="../../../_static/togglebutton.css?v=13237357" />
      <link rel="stylesheet" type="text/css" href="../../../_static/sphinx_lesson.css?v=e9df6548" />
      <link rel="stylesheet" type="text/css" href="../../../_static/term_role_formatting.css?v=4194e21c" />
      <link rel="stylesheet" type="text/css" href="../../../_static/sphinx_rtd_theme_ext_color_contrast.css?v=8e8ea19f" />

  
      <script src="../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../_static/documentation_options.js?v=187304be"></script>
      <script src="../../../_static/doctools.js?v=9a2dae69"></script>
      <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../../../_static/copybutton.js?v=582ca9e2"></script>
      <script src="../../../_static/minipres.js?v=a0d29692"></script>
      <script>let toggleHintShow = 'Click to show';</script>
      <script>let toggleHintHide = 'Click to hide';</script>
      <script>let toggleOpenOnPrint = 'true';</script>
      <script src="../../../_static/togglebutton.js?v=4a39c7ea"></script>
      <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
      <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
      <script data-domain="coderefinery.github.io" defer="defer" src="https://plausible.cs.aalto.fi/js/script.js"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex/" />
    <link rel="search" title="Search" href="../../../search/" />
    <link rel="next" title="Inter-Host-Bridge Interleave" href="../hb-interleave/" />
    <link rel="prev" title="CXL-CLI Reference" href="../../cxl-cli/" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../" class="icon icon-home">
            CXL: Boot To Bash
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search/" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Overview</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../">CXL on Linux: Boot To Bash</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Device Reference</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../devices/device-types/">Devices and Protocols</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../devices/uefi/">UEFI Data</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Platform Configuration</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../platform/bios-and-efi/">BIOS/EFI Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../platform/acpi/">ACPI Tables</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../platform/example-configs/">Example Platform Configurations</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Linux Kernel Configuration:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../overview/">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../early-boot/">Linux Init (Early Boot)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../cxl-driver/">CXL Driver Operation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../cxl-cli/">CXL-CLI Reference</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../cxl-driver/#drivers">Drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../cxl-driver/#driver-devices">Driver Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../cxl-driver/#decoder-programming">Decoder Programming</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../cxl-driver/#example-configurations">Example Configurations</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">Single Device</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hb-interleave/">Inter-Host-Bridge Interleave</a></li>
<li class="toctree-l3"><a class="reference internal" href="../intra-hb-interleave/">Intra-Host-Bridge Interleave</a></li>
<li class="toctree-l3"><a class="reference internal" href="../multi-interleave/">Multi-Level Interleave</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../dax-driver/">DAX Driver Operation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../memory-hotplug/">Memory Hotplug</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Memory Allocation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../allocation/dax/">DAX Devices</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../allocation/page-allocator/">The Page Allocator</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../allocation/reclaim/">Reclaim</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../allocation/hugepages/">Huge Pages</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../allocation/tiering/">Memory Tiering</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Use Cases</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../use-case/memory-expansion/">Memory Expansion</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../use-case/dynamic-capacity/">Dynamic Capacity</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../use-case/virtual-machines/">Virtual Machines</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../use-case/shared-memory/">Shared Memory</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../">CXL: Boot To Bash</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../cxl-driver/">CXL Driver Operation</a></li>
      <li class="breadcrumb-item active">Single Device</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/gourryinverse/cxl-boot-to-bash/blob/main/doc/linux/example-configurations/single-device.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="single-device">
<h1>Single Device<a class="headerlink" href="#single-device" title="Link to this heading">ÔÉÅ</a></h1>
<p>This cxl-cli configuration dump shows the following host configuration:</p>
<ul class="simple">
<li><p>A single socket system with one CXL root</p></li>
<li><p>CXL Root has Four (4) CXL Host Bridges</p></li>
<li><p>One CXL Host Bridges has a single CXL Memory Expander Attached</p></li>
<li><p>No interleave is present.</p></li>
</ul>
<p>This output is generated by <code class="code docutils literal notranslate"><span class="pre">cxl</span> <span class="pre">list</span> <span class="pre">-v</span></code> and describes the relationships
between objects exposed in <code class="code docutils literal notranslate"><span class="pre">/sys/bus/cxl/devices/</span></code>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">[</span>
  <span class="p">{</span>
      <span class="s2">&quot;bus&quot;</span><span class="p">:</span><span class="s2">&quot;root0&quot;</span><span class="p">,</span>
      <span class="s2">&quot;provider&quot;</span><span class="p">:</span><span class="s2">&quot;ACPI.CXL&quot;</span><span class="p">,</span>
      <span class="s2">&quot;nr_dports&quot;</span><span class="p">:</span><span class="mi">4</span><span class="p">,</span>
      <span class="s2">&quot;dports&quot;</span><span class="p">:[</span>
          <span class="p">{</span>
              <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:00&quot;</span><span class="p">,</span>
              <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;ACPI0016:01&quot;</span><span class="p">,</span>
              <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">0</span>
          <span class="p">},</span>
          <span class="p">{</span>
              <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:a8&quot;</span><span class="p">,</span>
              <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;ACPI0016:02&quot;</span><span class="p">,</span>
              <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">4</span>
          <span class="p">},</span>
          <span class="p">{</span>
              <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:2a&quot;</span><span class="p">,</span>
              <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;ACPI0016:03&quot;</span><span class="p">,</span>
              <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">1</span>
          <span class="p">},</span>
          <span class="p">{</span>
              <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:d2&quot;</span><span class="p">,</span>
              <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;ACPI0016:00&quot;</span><span class="p">,</span>
              <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">5</span>
          <span class="p">}</span>
      <span class="p">],</span>
</pre></div>
</div>
<p>This chunk shows the CXL ‚Äúbus‚Äù (root0) has 4 downstream ports attached to CXL
Host Bridges.  The <cite>Root</cite> can be considered the singular upstream port attached
to the platform‚Äôs memory controller - which routes memory requests to it.</p>
<p>The <cite>ports:root0</cite> section lays out how each of these downstream ports are
configured.  If a port is not configured (id‚Äôs 0, 1, and 4), they are omitted.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="s2">&quot;ports:root0&quot;</span><span class="p">:[</span>
    <span class="p">{</span>
        <span class="s2">&quot;port&quot;</span><span class="p">:</span><span class="s2">&quot;port1&quot;</span><span class="p">,</span>
        <span class="s2">&quot;host&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:d2&quot;</span><span class="p">,</span>
        <span class="s2">&quot;depth&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;nr_dports&quot;</span><span class="p">:</span><span class="mi">3</span><span class="p">,</span>
        <span class="s2">&quot;dports&quot;</span><span class="p">:[</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:d2:01.1&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:02&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">0</span>
            <span class="p">},</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:d2:01.3&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:05&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">2</span>
            <span class="p">},</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:d2:07.1&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:0d&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">113</span>
            <span class="p">}</span>
        <span class="p">],</span>
</pre></div>
</div>
<p>This chunk shows the available downstream ports associated with the CXL Host
Bridge <code class="code docutils literal notranslate"><span class="pre">port1</span></code>.  In this case, <code class="code docutils literal notranslate"><span class="pre">port1</span></code> has 3 avaiable downstream
ports: <code class="code docutils literal notranslate"><span class="pre">dport1</span></code>, <code class="code docutils literal notranslate"><span class="pre">dport2</span></code>, and <code class="code docutils literal notranslate"><span class="pre">dport113</span></code>..</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="s2">&quot;endpoints:port1&quot;</span><span class="p">:[</span>
    <span class="p">{</span>
        <span class="s2">&quot;endpoint&quot;</span><span class="p">:</span><span class="s2">&quot;endpoint5&quot;</span><span class="p">,</span>
        <span class="s2">&quot;host&quot;</span><span class="p">:</span><span class="s2">&quot;mem0&quot;</span><span class="p">,</span>
        <span class="s2">&quot;parent_dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:d2:01.1&quot;</span><span class="p">,</span>
        <span class="s2">&quot;depth&quot;</span><span class="p">:</span><span class="mi">2</span><span class="p">,</span>
        <span class="s2">&quot;memdev&quot;</span><span class="p">:{</span>
            <span class="s2">&quot;memdev&quot;</span><span class="p">:</span><span class="s2">&quot;mem0&quot;</span><span class="p">,</span>
            <span class="s2">&quot;ram_size&quot;</span><span class="p">:</span><span class="mi">137438953472</span><span class="p">,</span>
            <span class="s2">&quot;serial&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
            <span class="s2">&quot;numa_node&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
            <span class="s2">&quot;host&quot;</span><span class="p">:</span><span class="s2">&quot;0000:d3:00.0&quot;</span>
        <span class="p">},</span>
        <span class="s2">&quot;decoders:endpoint5&quot;</span><span class="p">:[</span>
            <span class="p">{</span>
                <span class="s2">&quot;decoder&quot;</span><span class="p">:</span><span class="s2">&quot;decoder5.0&quot;</span><span class="p">,</span>
                <span class="s2">&quot;resource&quot;</span><span class="p">:</span><span class="mi">825975898112</span><span class="p">,</span>
                <span class="s2">&quot;size&quot;</span><span class="p">:</span><span class="mi">137438953472</span><span class="p">,</span>
                <span class="s2">&quot;interleave_ways&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
                <span class="s2">&quot;region&quot;</span><span class="p">:</span><span class="s2">&quot;region0&quot;</span><span class="p">,</span>
                <span class="s2">&quot;dpa_resource&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
                <span class="s2">&quot;dpa_size&quot;</span><span class="p">:</span><span class="mi">137438953472</span><span class="p">,</span>
                <span class="s2">&quot;mode&quot;</span><span class="p">:</span><span class="s2">&quot;ram&quot;</span>
            <span class="p">}</span>
        <span class="p">]</span>
    <span class="p">}</span>
<span class="p">],</span>
</pre></div>
</div>
<p>This chunk shows the endpoints attached to the host bridge <code class="code docutils literal notranslate"><span class="pre">port1</span></code>.</p>
<p><code class="code docutils literal notranslate"><span class="pre">endpoint5</span></code> contains a single configured decoder <code class="code docutils literal notranslate"><span class="pre">decoder5.0</span></code>
which has the same interleave configuration as <code class="code docutils literal notranslate"><span class="pre">region0</span></code> (shown later).</p>
<p>Next we have the decoders belonging to the host bridge:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>    <span class="s2">&quot;decoders:port1&quot;</span><span class="p">:[</span>
        <span class="p">{</span>
            <span class="s2">&quot;decoder&quot;</span><span class="p">:</span><span class="s2">&quot;decoder1.0&quot;</span><span class="p">,</span>
            <span class="s2">&quot;resource&quot;</span><span class="p">:</span><span class="mi">825975898112</span><span class="p">,</span>
            <span class="s2">&quot;size&quot;</span><span class="p">:</span><span class="mi">137438953472</span><span class="p">,</span>
            <span class="s2">&quot;interleave_ways&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
            <span class="s2">&quot;region&quot;</span><span class="p">:</span><span class="s2">&quot;region0&quot;</span><span class="p">,</span>
            <span class="s2">&quot;nr_targets&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
            <span class="s2">&quot;targets&quot;</span><span class="p">:[</span>
                <span class="p">{</span>
                    <span class="s2">&quot;target&quot;</span><span class="p">:</span><span class="s2">&quot;0000:d2:01.1&quot;</span><span class="p">,</span>
                    <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:02&quot;</span><span class="p">,</span>
                    <span class="s2">&quot;position&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
                    <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">0</span>
                <span class="p">}</span>
            <span class="p">]</span>
        <span class="p">}</span>
    <span class="p">]</span>
<span class="p">},</span>
</pre></div>
</div>
<p>Host Bridge <code class="code docutils literal notranslate"><span class="pre">port1</span></code> has a single decoder (<code class="code docutils literal notranslate"><span class="pre">decoder1.0</span></code>), whose only
target is <code class="code docutils literal notranslate"><span class="pre">dport1</span></code> - which is attached to <code class="code docutils literal notranslate"><span class="pre">endpoint5</span></code>.</p>
<p>The next chunk shows the three CXL host bridges without attached endpoints.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>    <span class="p">{</span>
        <span class="s2">&quot;port&quot;</span><span class="p">:</span><span class="s2">&quot;port2&quot;</span><span class="p">,</span>
        <span class="s2">&quot;host&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:00&quot;</span><span class="p">,</span>
        <span class="s2">&quot;depth&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;nr_dports&quot;</span><span class="p">:</span><span class="mi">2</span><span class="p">,</span>
        <span class="s2">&quot;dports&quot;</span><span class="p">:[</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:00:01.3&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:55&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">2</span>
            <span class="p">},</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:00:07.1&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:5d&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">113</span>
            <span class="p">}</span>
        <span class="p">]</span>
    <span class="p">},</span>
    <span class="p">{</span>
        <span class="s2">&quot;port&quot;</span><span class="p">:</span><span class="s2">&quot;port3&quot;</span><span class="p">,</span>
        <span class="s2">&quot;host&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:a8&quot;</span><span class="p">,</span>
        <span class="s2">&quot;depth&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;nr_dports&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;dports&quot;</span><span class="p">:[</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:a8:01.1&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:c3&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">0</span>
            <span class="p">}</span>
        <span class="p">]</span>
    <span class="p">},</span>
    <span class="p">{</span>
        <span class="s2">&quot;port&quot;</span><span class="p">:</span><span class="s2">&quot;port4&quot;</span><span class="p">,</span>
        <span class="s2">&quot;host&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:2a&quot;</span><span class="p">,</span>
        <span class="s2">&quot;depth&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;nr_dports&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;dports&quot;</span><span class="p">:[</span>
            <span class="p">{</span>
                <span class="s2">&quot;dport&quot;</span><span class="p">:</span><span class="s2">&quot;0000:2a:01.1&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;device:d0&quot;</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">0</span>
            <span class="p">}</span>
        <span class="p">]</span>
    <span class="p">}</span>
<span class="p">],</span>
</pre></div>
</div>
<p>Next we have the <cite>Root Decoders</cite> belonging to <code class="code docutils literal notranslate"><span class="pre">root0</span></code>.  This root decoder
is a pass-through decoder because <code class="code docutils literal notranslate"><span class="pre">interleave_ways</span></code> is set to <code class="code docutils literal notranslate"><span class="pre">1</span></code>.</p>
<p>This information is generated by the CXL driver reading the ACPI CEDT CMFWS.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="s2">&quot;decoders:root0&quot;</span><span class="p">:[</span>
    <span class="p">{</span>
        <span class="s2">&quot;decoder&quot;</span><span class="p">:</span><span class="s2">&quot;decoder0.0&quot;</span><span class="p">,</span>
        <span class="s2">&quot;resource&quot;</span><span class="p">:</span><span class="mi">825975898112</span><span class="p">,</span>
        <span class="s2">&quot;size&quot;</span><span class="p">:</span><span class="mi">137438953472</span><span class="p">,</span>
        <span class="s2">&quot;interleave_ways&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;max_available_extent&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
        <span class="s2">&quot;volatile_capable&quot;</span><span class="p">:</span><span class="n">true</span><span class="p">,</span>
        <span class="s2">&quot;nr_targets&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
        <span class="s2">&quot;targets&quot;</span><span class="p">:[</span>
            <span class="p">{</span>
                <span class="s2">&quot;target&quot;</span><span class="p">:</span><span class="s2">&quot;pci0000:d2&quot;</span><span class="p">,</span>
                <span class="s2">&quot;alias&quot;</span><span class="p">:</span><span class="s2">&quot;ACPI0016:00&quot;</span><span class="p">,</span>
                <span class="s2">&quot;position&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
                <span class="s2">&quot;id&quot;</span><span class="p">:</span><span class="mi">5</span>
            <span class="p">}</span>
        <span class="p">],</span>
</pre></div>
</div>
<p>Finally we have the <cite>Memory Region</cite> associated with the <cite>Root Decoder</cite>
<code class="code docutils literal notranslate"><span class="pre">decoder0.0</span></code>.  This region describes the discrete region associated
with the lone device.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>              <span class="s2">&quot;regions:decoder0.0&quot;</span><span class="p">:[</span>
                  <span class="p">{</span>
                      <span class="s2">&quot;region&quot;</span><span class="p">:</span><span class="s2">&quot;region0&quot;</span><span class="p">,</span>
                      <span class="s2">&quot;resource&quot;</span><span class="p">:</span><span class="mi">825975898112</span><span class="p">,</span>
                      <span class="s2">&quot;size&quot;</span><span class="p">:</span><span class="mi">137438953472</span><span class="p">,</span>
                      <span class="s2">&quot;type&quot;</span><span class="p">:</span><span class="s2">&quot;ram&quot;</span><span class="p">,</span>
                      <span class="s2">&quot;interleave_ways&quot;</span><span class="p">:</span><span class="mi">1</span><span class="p">,</span>
                      <span class="s2">&quot;decode_state&quot;</span><span class="p">:</span><span class="s2">&quot;commit&quot;</span><span class="p">,</span>
                      <span class="s2">&quot;mappings&quot;</span><span class="p">:[</span>
                          <span class="p">{</span>
                              <span class="s2">&quot;position&quot;</span><span class="p">:</span><span class="mi">0</span><span class="p">,</span>
                              <span class="s2">&quot;memdev&quot;</span><span class="p">:</span><span class="s2">&quot;mem0&quot;</span><span class="p">,</span>
                              <span class="s2">&quot;decoder&quot;</span><span class="p">:</span><span class="s2">&quot;decoder5.0&quot;</span>
                          <span class="p">}</span>
                      <span class="p">]</span>
                  <span class="p">}</span>
              <span class="p">]</span>
          <span class="p">}</span>
      <span class="p">]</span>
  <span class="p">}</span>
<span class="p">]</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../cxl-cli/" class="btn btn-neutral float-left" title="CXL-CLI Reference" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../hb-interleave/" class="btn btn-neutral float-right" title="Inter-Host-Bridge Interleave" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Gregory Price.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>