Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph.qsys --synthesis=VERILOG --output-directory=/home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading soc_system_sph_led/soc_system_sph.qsys
Progress: Reading input file
Progress: Adding add_one [add_one 1.0]
Progress: Reading input file
Progress: Adding add_one_internal_inst [add_one_internal 1.0]
Progress: Parameterizing module add_one_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module add_one
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system_sph.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system_sph.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system_sph.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system_sph.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system_sph.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: soc_system_sph.add_one: add_one.call must be exported, or connected to a matching conduit.
Warning: soc_system_sph.add_one: add_one.return must be exported, or connected to a matching conduit.
Info: soc_system_sph: Generating soc_system_sph "soc_system_sph" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: add_one: "soc_system_sph" instantiated add_one "add_one"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system_sph" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_sph_led_pio'
Info: led_pio:   Generation command is [exec /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sph_led_pio --dir=/tmp/alt8012_4868798852046292517.dir/0002_led_pio_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8012_4868798852046292517.dir/0002_led_pio_gen//soc_system_sph_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_sph_led_pio'
Info: led_pio: "soc_system_sph" instantiated altera_avalon_pio "led_pio"
Info: pio_0: Starting RTL generation for module 'soc_system_sph_pio_0'
Info: pio_0:   Generation command is [exec /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/parallels/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/parallels/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_sph_pio_0 --dir=/tmp/alt8012_4868798852046292517.dir/0003_pio_0_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8012_4868798852046292517.dir/0003_pio_0_gen//soc_system_sph_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_system_sph_pio_0'
Info: pio_0: "soc_system_sph" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system_sph" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system_sph" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system_sph" instantiated altera_reset_controller "rst_controller"
Info: add_one_internal_inst: "add_one" instantiated add_one_internal "add_one_internal_inst"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: led_pio_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_pio_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: led_pio_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_pio_s1_agent"
Info: led_pio_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_pio_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_sc_fifo.v
Info: led_pio_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_pio_s1_burst_adapter"
Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/parallels/intelFPGA_lite/18.1/quartus_projects/soc_system_sph_led/soc_system_sph/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system_sph: Done "soc_system_sph" with 26 modules, 136 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
