/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENETC_PORT
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file ENETC_PORT.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for ENETC_PORT
 *
 * CMSIS Peripheral Access Layer for ENETC_PORT
 */

#if !defined(ENETC_PORT_H_)
#define ENETC_PORT_H_                            /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENETC_PORT Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENETC_PORT_Peripheral_Access_Layer ENETC_PORT Peripheral Access Layer
 * @{
 */

/** ENETC_PORT - Size of Registers Arrays */
#define ENETC_PORT_TCT_NUM_COUNT                  8u

/** ENETC_PORT - Register Layout Typedef */
typedef struct {
  __I  uint32_t PCAPR;                             /**< Port capability register, offset: 0x0 */
  __I  uint32_t PMCAPR;                            /**< Port MAC capability register, offset: 0x4 */
  __I  uint32_t PIOCAPR;                           /**< Port I/O capability register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t PCR;                               /**< Port configuration register, offset: 0x10 */
       uint8_t RESERVED_1[12];
  __IO uint32_t PMAR0;                             /**< Port MAC address register 0, offset: 0x20 */
  __IO uint32_t PMAR1;                             /**< Port MAC address register 1, offset: 0x24 */
       uint8_t RESERVED_2[40];
  __IO uint32_t PTAR;                              /**< Port TPID acceptance register, offset: 0x50 */
  __IO uint32_t PQOSMR;                            /**< Port QoS mode register, offset: 0x54 */
       uint8_t RESERVED_3[40];
  __IO uint32_t PPCR;                              /**< Port parser configuration register, offset: 0x80 */
  __IO uint32_t PIPFCR;                            /**< Port ingress port filter configuration register, offset: 0x84 */
       uint8_t RESERVED_4[24];
  __IO uint32_t PSGCR;                             /**< Port stream gate configuration register, offset: 0xA0 */
       uint8_t RESERVED_5[92];
  __IO uint32_t POR;                               /**< Port operational register, offset: 0x100 */
  __I  uint32_t PSR;                               /**< Port status register, offset: 0x104 */
  __IO uint32_t PRXSDUOR;                          /**< Port receive SDU overhead register, offset: 0x108 */
  __IO uint32_t PTXSDUOR;                          /**< Port transmit SDU overhead register, offset: 0x10C */
  __IO uint32_t PTGSCR;                            /**< Port time gate scheduling control register, offset: 0x110 */
  __I  uint32_t PTGAGLSR;                          /**< Port time gate scheduling admin gate list status register, offset: 0x114 */
  __I  uint32_t PTGAGLLR;                          /**< Port time gate scheduling admin gate list length register, offset: 0x118 */
  __I  uint32_t PTGOGLLR;                          /**< Port time gating operational gate list length register, offset: 0x11C */
  __IO uint32_t PTGSATOR;                          /**< Port time gate scheduling advance time offset register, offset: 0x120 */
       uint8_t RESERVED_6[20];
  __IO uint32_t PDGSR;                             /**< Port default gate state register, offset: 0x138 */
       uint8_t RESERVED_7[132];
  __I  uint32_t PRXDCR;                            /**< Port Rx discard count register, offset: 0x1C0 */
       uint8_t RESERVED_8[4];
  __IO uint32_t PRXDCRR0;                          /**< Port Rx discard count reason register 0, offset: 0x1C8 */
  __IO uint32_t PRXDCRR1;                          /**< Port Rx discard count reason register 1, offset: 0x1CC */
       uint8_t RESERVED_9[48];
  struct {                                         /* offset: 0x200, array step: 0x20 */
    __I  uint32_t PTGSTCSR;                          /**< Port time gate scheduling traffic class 0 status register..Port time gate scheduling traffic class 7 status register, array offset: 0x200, array step: 0x20 */
         uint8_t RESERVED_0[4];
    __IO uint32_t PTCTMSDUR;                         /**< Port traffic class 0 transmit maximum SDU register..Port traffic class 7 transmit maximum SDU register, array offset: 0x208, array step: 0x20 */
         uint8_t RESERVED_1[4];
    __IO uint32_t PTCCBSR0;                          /**< Port transmit traffic class 0 credit based shaper register 0..Port transmit traffic class 7 credit based shaper register 0, array offset: 0x210, array step: 0x20 */
    __IO uint32_t PTCCBSR1;                          /**< Port traffic class 0 credit based shaper register 1..Port traffic class 7 credit based shaper register 1, array offset: 0x214, array step: 0x20 */
    __IO uint32_t PTCCBSR2;                          /**< Port transmit traffic class 0 credit based shaper register 2..Port transmit traffic class 7 credit based shaper register 2, array offset: 0x218, array step: 0x20 */
         uint8_t RESERVED_2[4];
  } TCT_NUM[ENETC_PORT_TCT_NUM_COUNT];
       uint8_t RESERVED_10[312];
  __IO uint32_t PPCPDEIMR;                         /**< Port PCP DEI mapping register, offset: 0x438 */
       uint8_t RESERVED_11[36];
  __IO uint32_t PISIDCR;                           /**< Port ingress stream identification configuration register, offset: 0x460 */
} ENETC_PORT_Type;

/* ----------------------------------------------------------------------------
   -- ENETC_PORT Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENETC_PORT_Register_Masks ENETC_PORT Register Masks
 * @{
 */

/*! @name PCAPR - Port capability register */
/*! @{ */

#define ENETC_PORT_PCAPR_LINK_TYPE_MASK          (0x10U)
#define ENETC_PORT_PCAPR_LINK_TYPE_SHIFT         (4U)
#define ENETC_PORT_PCAPR_LINK_TYPE(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_LINK_TYPE_SHIFT)) & ENETC_PORT_PCAPR_LINK_TYPE_MASK)

#define ENETC_PORT_PCAPR_NUM_TC_MASK             (0xF000U)
#define ENETC_PORT_PCAPR_NUM_TC_SHIFT            (12U)
#define ENETC_PORT_PCAPR_NUM_TC(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_NUM_TC_SHIFT)) & ENETC_PORT_PCAPR_NUM_TC_MASK)

#define ENETC_PORT_PCAPR_NUM_Q_MASK              (0xF0000U)
#define ENETC_PORT_PCAPR_NUM_Q_SHIFT             (16U)
#define ENETC_PORT_PCAPR_NUM_Q(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_NUM_Q_SHIFT)) & ENETC_PORT_PCAPR_NUM_Q_MASK)

#define ENETC_PORT_PCAPR_NUM_CBS_MASK            (0x700000U)
#define ENETC_PORT_PCAPR_NUM_CBS_SHIFT           (20U)
#define ENETC_PORT_PCAPR_NUM_CBS(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_NUM_CBS_SHIFT)) & ENETC_PORT_PCAPR_NUM_CBS_MASK)

#define ENETC_PORT_PCAPR_NUM_CG_MASK             (0xF000000U)
#define ENETC_PORT_PCAPR_NUM_CG_SHIFT            (24U)
#define ENETC_PORT_PCAPR_NUM_CG(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_NUM_CG_SHIFT)) & ENETC_PORT_PCAPR_NUM_CG_MASK)

#define ENETC_PORT_PCAPR_TGS_MASK                (0x10000000U)
#define ENETC_PORT_PCAPR_TGS_SHIFT               (28U)
/*! TGS - Time Gate Scheduling */
#define ENETC_PORT_PCAPR_TGS(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_TGS_SHIFT)) & ENETC_PORT_PCAPR_TGS_MASK)

#define ENETC_PORT_PCAPR_CBS_MASK                (0x20000000U)
#define ENETC_PORT_PCAPR_CBS_SHIFT               (29U)
/*! CBS - Credit Based Shaping */
#define ENETC_PORT_PCAPR_CBS(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_CBS_SHIFT)) & ENETC_PORT_PCAPR_CBS_MASK)

#define ENETC_PORT_PCAPR_ECBS_MASK               (0x40000000U)
#define ENETC_PORT_PCAPR_ECBS_SHIFT              (30U)
/*! ECBS - Enhanced Credit Based Shaping */
#define ENETC_PORT_PCAPR_ECBS(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCAPR_ECBS_SHIFT)) & ENETC_PORT_PCAPR_ECBS_MASK)
/*! @} */

/*! @name PMCAPR - Port MAC capability register */
/*! @{ */

#define ENETC_PORT_PMCAPR_MAC_VAR_MASK           (0x7U)
#define ENETC_PORT_PMCAPR_MAC_VAR_SHIFT          (0U)
/*! MAC_VAR - MAC Variant */
#define ENETC_PORT_PMCAPR_MAC_VAR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_MAC_VAR_SHIFT)) & ENETC_PORT_PMCAPR_MAC_VAR_MASK)

#define ENETC_PORT_PMCAPR_EFPAD_MASK             (0x30U)
#define ENETC_PORT_PMCAPR_EFPAD_SHIFT            (4U)
#define ENETC_PORT_PMCAPR_EFPAD(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_EFPAD_SHIFT)) & ENETC_PORT_PMCAPR_EFPAD_MASK)

#define ENETC_PORT_PMCAPR_PIPG_MASK              (0x40U)
#define ENETC_PORT_PMCAPR_PIPG_SHIFT             (6U)
#define ENETC_PORT_PMCAPR_PIPG(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_PIPG_SHIFT)) & ENETC_PORT_PMCAPR_PIPG_MASK)

#define ENETC_PORT_PMCAPR_HD_MASK                (0x100U)
#define ENETC_PORT_PMCAPR_HD_SHIFT               (8U)
#define ENETC_PORT_PMCAPR_HD(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_HD_SHIFT)) & ENETC_PORT_PMCAPR_HD_MASK)

#define ENETC_PORT_PMCAPR_FP_MASK                (0x600U)
#define ENETC_PORT_PMCAPR_FP_SHIFT               (9U)
/*! FP - Indicates if frame preemption is supported */
#define ENETC_PORT_PMCAPR_FP(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_FP_SHIFT)) & ENETC_PORT_PMCAPR_FP_MASK)

#define ENETC_PORT_PMCAPR_MIN_MPDU_MASK          (0x1000U)
#define ENETC_PORT_PMCAPR_MIN_MPDU_SHIFT         (12U)
/*! MIN_MPDU - Minimum MAC Protocol Data Unit (PDU) size check */
#define ENETC_PORT_PMCAPR_MIN_MPDU(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_MIN_MPDU_SHIFT)) & ENETC_PORT_PMCAPR_MIN_MPDU_MASK)

#define ENETC_PORT_PMCAPR_MII_PROT_MASK          (0xF000000U)
#define ENETC_PORT_PMCAPR_MII_PROT_SHIFT         (24U)
/*! MII_PROT - Indicates the MII protocol supported */
#define ENETC_PORT_PMCAPR_MII_PROT(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMCAPR_MII_PROT_SHIFT)) & ENETC_PORT_PMCAPR_MII_PROT_MASK)
/*! @} */

/*! @name PIOCAPR - Port I/O capability register */
/*! @{ */

#define ENETC_PORT_PIOCAPR_PCS_PROT_MASK         (0xFFFFU)
#define ENETC_PORT_PIOCAPR_PCS_PROT_SHIFT        (0U)
/*! PCS_PROT - PCS protocols supported */
#define ENETC_PORT_PIOCAPR_PCS_PROT(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PIOCAPR_PCS_PROT_SHIFT)) & ENETC_PORT_PIOCAPR_PCS_PROT_MASK)

#define ENETC_PORT_PIOCAPR_IO_VAR_MASK           (0xF000000U)
#define ENETC_PORT_PIOCAPR_IO_VAR_SHIFT          (24U)
/*! IO_VAR - IO Variants supported */
#define ENETC_PORT_PIOCAPR_IO_VAR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PIOCAPR_IO_VAR_SHIFT)) & ENETC_PORT_PIOCAPR_IO_VAR_MASK)

#define ENETC_PORT_PIOCAPR_EMDIO_MASK            (0x10000000U)
#define ENETC_PORT_PIOCAPR_EMDIO_SHIFT           (28U)
#define ENETC_PORT_PIOCAPR_EMDIO(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PIOCAPR_EMDIO_SHIFT)) & ENETC_PORT_PIOCAPR_EMDIO_MASK)

#define ENETC_PORT_PIOCAPR_REVMII_RATE_MASK      (0x40000000U)
#define ENETC_PORT_PIOCAPR_REVMII_RATE_SHIFT     (30U)
/*! REVMII_RATE - RevMII MII rate */
#define ENETC_PORT_PIOCAPR_REVMII_RATE(x)        (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PIOCAPR_REVMII_RATE_SHIFT)) & ENETC_PORT_PIOCAPR_REVMII_RATE_MASK)

#define ENETC_PORT_PIOCAPR_REVMII_MASK           (0x80000000U)
#define ENETC_PORT_PIOCAPR_REVMII_SHIFT          (31U)
/*! REVMII - Reverse Mode Device Configuration */
#define ENETC_PORT_PIOCAPR_REVMII(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PIOCAPR_REVMII_SHIFT)) & ENETC_PORT_PIOCAPR_REVMII_MASK)
/*! @} */

/*! @name PCR - Port configuration register */
/*! @{ */

#define ENETC_PORT_PCR_HDR_FMT_MASK              (0x1U)
#define ENETC_PORT_PCR_HDR_FMT_SHIFT             (0U)
/*! HDR_FMT - Header Format
 *  0b0..Ethernet frame format
 *  0b1..Reserved
 */
#define ENETC_PORT_PCR_HDR_FMT(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCR_HDR_FMT_SHIFT)) & ENETC_PORT_PCR_HDR_FMT_MASK)

#define ENETC_PORT_PCR_NS_TAG_PORT_MASK          (0x8U)
#define ENETC_PORT_PCR_NS_TAG_PORT_SHIFT         (3U)
/*! NS_TAG_PORT - NXP Switch Tag (NS_TAG) Port
 *  0b0..Frames received and transmitted on this port are not expected to contain an NXP switch tag. NXP switch
 *       tags are not recognized headers on this port during parsing.
 *  0b1..Frames received and transmitted on this port are expected to contain an NXP switch tag.
 */
#define ENETC_PORT_PCR_NS_TAG_PORT(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCR_NS_TAG_PORT_SHIFT)) & ENETC_PORT_PCR_NS_TAG_PORT_MASK)

#define ENETC_PORT_PCR_L2DOSE_MASK               (0x10U)
#define ENETC_PORT_PCR_L2DOSE_SHIFT              (4U)
/*! L2DOSE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define ENETC_PORT_PCR_L2DOSE(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCR_L2DOSE_SHIFT)) & ENETC_PORT_PCR_L2DOSE_MASK)

#define ENETC_PORT_PCR_L3DOSE_MASK               (0x20U)
#define ENETC_PORT_PCR_L3DOSE_SHIFT              (5U)
/*! L3DOSE - L3 IP Denial of Service (DoS) Protection Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define ENETC_PORT_PCR_L3DOSE(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCR_L3DOSE_SHIFT)) & ENETC_PORT_PCR_L3DOSE_MASK)

#define ENETC_PORT_PCR_TIMER_CS_MASK             (0x100U)
#define ENETC_PORT_PCR_TIMER_CS_SHIFT            (8U)
/*! TIMER_CS - Timer Clock Selection
 *  0b0..Synchronized timestamp with unit of nanoseconds
 *  0b1..Free running timestamp with unit of NETC clock ticks
 */
#define ENETC_PORT_PCR_TIMER_CS(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCR_TIMER_CS_SHIFT)) & ENETC_PORT_PCR_TIMER_CS_MASK)

#define ENETC_PORT_PCR_PSPEED_MASK               (0x3FFF0000U)
#define ENETC_PORT_PCR_PSPEED_SHIFT              (16U)
/*! PSPEED - Port Speed */
#define ENETC_PORT_PCR_PSPEED(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PCR_PSPEED_SHIFT)) & ENETC_PORT_PCR_PSPEED_MASK)
/*! @} */

/*! @name PMAR0 - Port MAC address register 0 */
/*! @{ */

#define ENETC_PORT_PMAR0_PRIM_MAC_ADDR_MASK      (0xFFFFFFFFU)
#define ENETC_PORT_PMAR0_PRIM_MAC_ADDR_SHIFT     (0U)
#define ENETC_PORT_PMAR0_PRIM_MAC_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMAR0_PRIM_MAC_ADDR_SHIFT)) & ENETC_PORT_PMAR0_PRIM_MAC_ADDR_MASK)
/*! @} */

/*! @name PMAR1 - Port MAC address register 1 */
/*! @{ */

#define ENETC_PORT_PMAR1_PRIM_MAC_ADDR_MASK      (0xFFFFU)
#define ENETC_PORT_PMAR1_PRIM_MAC_ADDR_SHIFT     (0U)
#define ENETC_PORT_PMAR1_PRIM_MAC_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PMAR1_PRIM_MAC_ADDR_SHIFT)) & ENETC_PORT_PMAR1_PRIM_MAC_ADDR_MASK)
/*! @} */

/*! @name PTAR - Port TPID acceptance register */
/*! @{ */

#define ENETC_PORT_PTAR_OVTPIDL_MASK             (0xFU)
#define ENETC_PORT_PTAR_OVTPIDL_SHIFT            (0U)
#define ENETC_PORT_PTAR_OVTPIDL(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTAR_OVTPIDL_SHIFT)) & ENETC_PORT_PTAR_OVTPIDL_MASK)

#define ENETC_PORT_PTAR_IVTPIDL_MASK             (0xF0U)
#define ENETC_PORT_PTAR_IVTPIDL_SHIFT            (4U)
#define ENETC_PORT_PTAR_IVTPIDL(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTAR_IVTPIDL_SHIFT)) & ENETC_PORT_PTAR_IVTPIDL_MASK)
/*! @} */

/*! @name PQOSMR - Port QoS mode register */
/*! @{ */

#define ENETC_PORT_PQOSMR_VS_MASK                (0x1U)
#define ENETC_PORT_PQOSMR_VS_SHIFT               (0U)
#define ENETC_PORT_PQOSMR_VS(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PQOSMR_VS_SHIFT)) & ENETC_PORT_PQOSMR_VS_MASK)

#define ENETC_PORT_PQOSMR_VE_MASK                (0x2U)
#define ENETC_PORT_PQOSMR_VE_SHIFT               (1U)
#define ENETC_PORT_PQOSMR_VE(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PQOSMR_VE_SHIFT)) & ENETC_PORT_PQOSMR_VE_MASK)

#define ENETC_PORT_PQOSMR_DDR_MASK               (0xCU)
#define ENETC_PORT_PQOSMR_DDR_SHIFT              (2U)
#define ENETC_PORT_PQOSMR_DDR(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PQOSMR_DDR_SHIFT)) & ENETC_PORT_PQOSMR_DDR_MASK)

#define ENETC_PORT_PQOSMR_DIPV_MASK              (0x70U)
#define ENETC_PORT_PQOSMR_DIPV_SHIFT             (4U)
#define ENETC_PORT_PQOSMR_DIPV(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PQOSMR_DIPV_SHIFT)) & ENETC_PORT_PQOSMR_DIPV_MASK)

#define ENETC_PORT_PQOSMR_VQMP_MASK              (0xF0000U)
#define ENETC_PORT_PQOSMR_VQMP_SHIFT             (16U)
/*! VQMP - Mapping profile index */
#define ENETC_PORT_PQOSMR_VQMP(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PQOSMR_VQMP_SHIFT)) & ENETC_PORT_PQOSMR_VQMP_MASK)
/*! @} */

/*! @name PPCR - Port parser configuration register */
/*! @{ */

#define ENETC_PORT_PPCR_L1PFS_MASK               (0x3EU)
#define ENETC_PORT_PPCR_L1PFS_SHIFT              (1U)
#define ENETC_PORT_PPCR_L1PFS(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCR_L1PFS_SHIFT)) & ENETC_PORT_PPCR_L1PFS_MASK)

#define ENETC_PORT_PPCR_L2PFS_MASK               (0x3E00U)
#define ENETC_PORT_PPCR_L2PFS_SHIFT              (9U)
#define ENETC_PORT_PPCR_L2PFS(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCR_L2PFS_SHIFT)) & ENETC_PORT_PPCR_L2PFS_MASK)

#define ENETC_PORT_PPCR_L3HFP_MASK               (0x10000U)
#define ENETC_PORT_PPCR_L3HFP_SHIFT              (16U)
#define ENETC_PORT_PPCR_L3HFP(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCR_L3HFP_SHIFT)) & ENETC_PORT_PPCR_L3HFP_MASK)

#define ENETC_PORT_PPCR_L3PFS_MASK               (0x3E0000U)
#define ENETC_PORT_PPCR_L3PFS_SHIFT              (17U)
#define ENETC_PORT_PPCR_L3PFS(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCR_L3PFS_SHIFT)) & ENETC_PORT_PPCR_L3PFS_MASK)

#define ENETC_PORT_PPCR_L4HFP_MASK               (0x1000000U)
#define ENETC_PORT_PPCR_L4HFP_SHIFT              (24U)
#define ENETC_PORT_PPCR_L4HFP(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCR_L4HFP_SHIFT)) & ENETC_PORT_PPCR_L4HFP_MASK)

#define ENETC_PORT_PPCR_L4PFS_MASK               (0x3E000000U)
#define ENETC_PORT_PPCR_L4PFS_SHIFT              (25U)
#define ENETC_PORT_PPCR_L4PFS(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCR_L4PFS_SHIFT)) & ENETC_PORT_PPCR_L4PFS_MASK)
/*! @} */

/*! @name PIPFCR - Port ingress port filter configuration register */
/*! @{ */

#define ENETC_PORT_PIPFCR_EN_MASK                (0x1U)
#define ENETC_PORT_PIPFCR_EN_SHIFT               (0U)
#define ENETC_PORT_PIPFCR_EN(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PIPFCR_EN_SHIFT)) & ENETC_PORT_PIPFCR_EN_MASK)
/*! @} */

/*! @name PSGCR - Port stream gate configuration register */
/*! @{ */

#define ENETC_PORT_PSGCR_PDELAY_MASK             (0xFFFFFFU)
#define ENETC_PORT_PSGCR_PDELAY_SHIFT            (0U)
#define ENETC_PORT_PSGCR_PDELAY(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PSGCR_PDELAY_SHIFT)) & ENETC_PORT_PSGCR_PDELAY_MASK)

#define ENETC_PORT_PSGCR_OGC_MASK                (0x80000000U)
#define ENETC_PORT_PSGCR_OGC_SHIFT               (31U)
#define ENETC_PORT_PSGCR_OGC(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PSGCR_OGC_SHIFT)) & ENETC_PORT_PSGCR_OGC_MASK)
/*! @} */

/*! @name POR - Port operational register */
/*! @{ */

#define ENETC_PORT_POR_TXDIS_MASK                (0x1U)
#define ENETC_PORT_POR_TXDIS_SHIFT               (0U)
/*! TXDIS - Tx Disable */
#define ENETC_PORT_POR_TXDIS(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_POR_TXDIS_SHIFT)) & ENETC_PORT_POR_TXDIS_MASK)

#define ENETC_PORT_POR_RXDIS_MASK                (0x2U)
#define ENETC_PORT_POR_RXDIS_SHIFT               (1U)
#define ENETC_PORT_POR_RXDIS(x)                  (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_POR_RXDIS_SHIFT)) & ENETC_PORT_POR_RXDIS_MASK)
/*! @} */

/*! @name PSR - Port status register */
/*! @{ */

#define ENETC_PORT_PSR_TX_BUSY_MASK              (0x1U)
#define ENETC_PORT_PSR_TX_BUSY_SHIFT             (0U)
/*! TX_BUSY
 *  0b0..Idle
 *  0b1..Busy
 */
#define ENETC_PORT_PSR_TX_BUSY(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PSR_TX_BUSY_SHIFT)) & ENETC_PORT_PSR_TX_BUSY_MASK)

#define ENETC_PORT_PSR_RX_BUSY_MASK              (0x2U)
#define ENETC_PORT_PSR_RX_BUSY_SHIFT             (1U)
/*! RX_BUSY
 *  0b0..Idle
 *  0b1..Busy
 */
#define ENETC_PORT_PSR_RX_BUSY(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PSR_RX_BUSY_SHIFT)) & ENETC_PORT_PSR_RX_BUSY_MASK)
/*! @} */

/*! @name PRXSDUOR - Port receive SDU overhead register */
/*! @{ */

#define ENETC_PORT_PRXSDUOR_PPDU_BCO_MASK        (0x1FU)
#define ENETC_PORT_PRXSDUOR_PPDU_BCO_SHIFT       (0U)
/*! PPDU_BCO - PPDU Byte count overhead */
#define ENETC_PORT_PRXSDUOR_PPDU_BCO(x)          (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXSDUOR_PPDU_BCO_SHIFT)) & ENETC_PORT_PRXSDUOR_PPDU_BCO_MASK)

#define ENETC_PORT_PRXSDUOR_MACSEC_BCO_MASK      (0x1F00U)
#define ENETC_PORT_PRXSDUOR_MACSEC_BCO_SHIFT     (8U)
/*! MACSEC_BCO - MACsec byte count overhead */
#define ENETC_PORT_PRXSDUOR_MACSEC_BCO(x)        (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXSDUOR_MACSEC_BCO_SHIFT)) & ENETC_PORT_PRXSDUOR_MACSEC_BCO_MASK)
/*! @} */

/*! @name PTXSDUOR - Port transmit SDU overhead register */
/*! @{ */

#define ENETC_PORT_PTXSDUOR_PPDU_BCO_MASK        (0x1FU)
#define ENETC_PORT_PTXSDUOR_PPDU_BCO_SHIFT       (0U)
/*! PPDU_BCO - PPDU Byte count overhead */
#define ENETC_PORT_PTXSDUOR_PPDU_BCO(x)          (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTXSDUOR_PPDU_BCO_SHIFT)) & ENETC_PORT_PTXSDUOR_PPDU_BCO_MASK)

#define ENETC_PORT_PTXSDUOR_MACSEC_BCO_MASK      (0x1F00U)
#define ENETC_PORT_PTXSDUOR_MACSEC_BCO_SHIFT     (8U)
/*! MACSEC_BCO - MACsec byte count overhead */
#define ENETC_PORT_PTXSDUOR_MACSEC_BCO(x)        (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTXSDUOR_MACSEC_BCO_SHIFT)) & ENETC_PORT_PTXSDUOR_MACSEC_BCO_MASK)
/*! @} */

/*! @name PTGSCR - Port time gate scheduling control register */
/*! @{ */

#define ENETC_PORT_PTGSCR_TGE_MASK               (0x80000000U)
#define ENETC_PORT_PTGSCR_TGE_SHIFT              (31U)
/*! TGE - Time Gating Enable
 *  0b0..Disabled
 *  0b1..The initial state of each gate is open. This field must be set to 1 (enabling time gate scheduling)
 *       before any administrative gate control list can be configured.
 */
#define ENETC_PORT_PTGSCR_TGE(x)                 (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGSCR_TGE_SHIFT)) & ENETC_PORT_PTGSCR_TGE_MASK)
/*! @} */

/*! @name PTGAGLSR - Port time gate scheduling admin gate list status register */
/*! @{ */

#define ENETC_PORT_PTGAGLSR_TG_MASK              (0x1U)
#define ENETC_PORT_PTGAGLSR_TG_SHIFT             (0U)
#define ENETC_PORT_PTGAGLSR_TG(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGAGLSR_TG_SHIFT)) & ENETC_PORT_PTGAGLSR_TG_MASK)

#define ENETC_PORT_PTGAGLSR_CFG_PEND_MASK        (0x2U)
#define ENETC_PORT_PTGAGLSR_CFG_PEND_SHIFT       (1U)
#define ENETC_PORT_PTGAGLSR_CFG_PEND(x)          (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGAGLSR_CFG_PEND_SHIFT)) & ENETC_PORT_PTGAGLSR_CFG_PEND_MASK)
/*! @} */

/*! @name PTGAGLLR - Port time gate scheduling admin gate list length register */
/*! @{ */

#define ENETC_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_MASK (0xFFFFU)
#define ENETC_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_SHIFT (0U)
#define ENETC_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_SHIFT)) & ENETC_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_MASK)
/*! @} */

/*! @name PTGOGLLR - Port time gating operational gate list length register */
/*! @{ */

#define ENETC_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_MASK (0xFFFFU)
#define ENETC_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_SHIFT (0U)
#define ENETC_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_SHIFT)) & ENETC_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_MASK)
/*! @} */

/*! @name PTGSATOR - Port time gate scheduling advance time offset register */
/*! @{ */

#define ENETC_PORT_PTGSATOR_ADV_TIME_OFFSET_MASK (0xFFFFU)
#define ENETC_PORT_PTGSATOR_ADV_TIME_OFFSET_SHIFT (0U)
#define ENETC_PORT_PTGSATOR_ADV_TIME_OFFSET(x)   (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGSATOR_ADV_TIME_OFFSET_SHIFT)) & ENETC_PORT_PTGSATOR_ADV_TIME_OFFSET_MASK)
/*! @} */

/*! @name PDGSR - Port default gate state register */
/*! @{ */

#define ENETC_PORT_PDGSR_DGS_TC0_MASK            (0x1U)
#define ENETC_PORT_PDGSR_DGS_TC0_SHIFT           (0U)
#define ENETC_PORT_PDGSR_DGS_TC0(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC0_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC0_MASK)

#define ENETC_PORT_PDGSR_DGS_TC1_MASK            (0x2U)
#define ENETC_PORT_PDGSR_DGS_TC1_SHIFT           (1U)
#define ENETC_PORT_PDGSR_DGS_TC1(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC1_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC1_MASK)

#define ENETC_PORT_PDGSR_DGS_TC2_MASK            (0x4U)
#define ENETC_PORT_PDGSR_DGS_TC2_SHIFT           (2U)
#define ENETC_PORT_PDGSR_DGS_TC2(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC2_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC2_MASK)

#define ENETC_PORT_PDGSR_DGS_TC3_MASK            (0x8U)
#define ENETC_PORT_PDGSR_DGS_TC3_SHIFT           (3U)
#define ENETC_PORT_PDGSR_DGS_TC3(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC3_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC3_MASK)

#define ENETC_PORT_PDGSR_DGS_TC4_MASK            (0x10U)
#define ENETC_PORT_PDGSR_DGS_TC4_SHIFT           (4U)
#define ENETC_PORT_PDGSR_DGS_TC4(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC4_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC4_MASK)

#define ENETC_PORT_PDGSR_DGS_TC5_MASK            (0x20U)
#define ENETC_PORT_PDGSR_DGS_TC5_SHIFT           (5U)
#define ENETC_PORT_PDGSR_DGS_TC5(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC5_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC5_MASK)

#define ENETC_PORT_PDGSR_DGS_TC6_MASK            (0x40U)
#define ENETC_PORT_PDGSR_DGS_TC6_SHIFT           (6U)
#define ENETC_PORT_PDGSR_DGS_TC6(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC6_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC6_MASK)

#define ENETC_PORT_PDGSR_DGS_TC7_MASK            (0x80U)
#define ENETC_PORT_PDGSR_DGS_TC7_SHIFT           (7U)
#define ENETC_PORT_PDGSR_DGS_TC7(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PDGSR_DGS_TC7_SHIFT)) & ENETC_PORT_PDGSR_DGS_TC7_MASK)
/*! @} */

/*! @name PRXDCR - Port Rx discard count register */
/*! @{ */

#define ENETC_PORT_PRXDCR_COUNT_MASK             (0xFFFFFFFFU)
#define ENETC_PORT_PRXDCR_COUNT_SHIFT            (0U)
#define ENETC_PORT_PRXDCR_COUNT(x)               (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCR_COUNT_SHIFT)) & ENETC_PORT_PRXDCR_COUNT_MASK)
/*! @} */

/*! @name PRXDCRR0 - Port Rx discard count reason register 0 */
/*! @{ */

#define ENETC_PORT_PRXDCRR0_PCDR_MASK            (0x1U)
#define ENETC_PORT_PRXDCRR0_PCDR_SHIFT           (0U)
#define ENETC_PORT_PRXDCRR0_PCDR(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_PCDR_SHIFT)) & ENETC_PORT_PRXDCRR0_PCDR_MASK)

#define ENETC_PORT_PRXDCRR0_SMREDR_MASK          (0x2U)
#define ENETC_PORT_PRXDCRR0_SMREDR_SHIFT         (1U)
#define ENETC_PORT_PRXDCRR0_SMREDR(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_SMREDR_SHIFT)) & ENETC_PORT_PRXDCRR0_SMREDR_MASK)

#define ENETC_PORT_PRXDCRR0_RXDISDR_MASK         (0x4U)
#define ENETC_PORT_PRXDCRR0_RXDISDR_SHIFT        (2U)
#define ENETC_PORT_PRXDCRR0_RXDISDR(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_RXDISDR_SHIFT)) & ENETC_PORT_PRXDCRR0_RXDISDR_MASK)

#define ENETC_PORT_PRXDCRR0_IPFDR_MASK           (0x8U)
#define ENETC_PORT_PRXDCRR0_IPFDR_SHIFT          (3U)
#define ENETC_PORT_PRXDCRR0_IPFDR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_IPFDR_SHIFT)) & ENETC_PORT_PRXDCRR0_IPFDR_MASK)

#define ENETC_PORT_PRXDCRR0_RPDR_MASK            (0x10U)
#define ENETC_PORT_PRXDCRR0_RPDR_SHIFT           (4U)
#define ENETC_PORT_PRXDCRR0_RPDR(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_RPDR_SHIFT)) & ENETC_PORT_PRXDCRR0_RPDR_MASK)

#define ENETC_PORT_PRXDCRR0_ISFDR_MASK           (0x20U)
#define ENETC_PORT_PRXDCRR0_ISFDR_SHIFT          (5U)
#define ENETC_PORT_PRXDCRR0_ISFDR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_ISFDR_SHIFT)) & ENETC_PORT_PRXDCRR0_ISFDR_MASK)

#define ENETC_PORT_PRXDCRR0_SGCDR_MASK           (0x40U)
#define ENETC_PORT_PRXDCRR0_SGCDR_SHIFT          (6U)
#define ENETC_PORT_PRXDCRR0_SGCDR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_SGCDR_SHIFT)) & ENETC_PORT_PRXDCRR0_SGCDR_MASK)

#define ENETC_PORT_PRXDCRR0_SGOEDR_MASK          (0x80U)
#define ENETC_PORT_PRXDCRR0_SGOEDR_SHIFT         (7U)
#define ENETC_PORT_PRXDCRR0_SGOEDR(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_SGOEDR_SHIFT)) & ENETC_PORT_PRXDCRR0_SGOEDR_MASK)

#define ENETC_PORT_PRXDCRR0_MSDUEDR_MASK         (0x100U)
#define ENETC_PORT_PRXDCRR0_MSDUEDR_SHIFT        (8U)
#define ENETC_PORT_PRXDCRR0_MSDUEDR(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_MSDUEDR_SHIFT)) & ENETC_PORT_PRXDCRR0_MSDUEDR_MASK)

#define ENETC_PORT_PRXDCRR0_ITEDR_MASK           (0x800U)
#define ENETC_PORT_PRXDCRR0_ITEDR_SHIFT          (11U)
#define ENETC_PORT_PRXDCRR0_ITEDR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_ITEDR_SHIFT)) & ENETC_PORT_PRXDCRR0_ITEDR_MASK)

#define ENETC_PORT_PRXDCRR0_ECCEDR_MASK          (0x1000U)
#define ENETC_PORT_PRXDCRR0_ECCEDR_SHIFT         (12U)
#define ENETC_PORT_PRXDCRR0_ECCEDR(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_ECCEDR_SHIFT)) & ENETC_PORT_PRXDCRR0_ECCEDR_MASK)

#define ENETC_PORT_PRXDCRR0_SIFDR_MASK           (0x2000U)
#define ENETC_PORT_PRXDCRR0_SIFDR_SHIFT          (13U)
#define ENETC_PORT_PRXDCRR0_SIFDR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_SIFDR_SHIFT)) & ENETC_PORT_PRXDCRR0_SIFDR_MASK)

#define ENETC_PORT_PRXDCRR0_L2DOSDR_MASK         (0x4000U)
#define ENETC_PORT_PRXDCRR0_L2DOSDR_SHIFT        (14U)
/*! L2DOSDR - Layer 2 Denial of Service Discard Reason */
#define ENETC_PORT_PRXDCRR0_L2DOSDR(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_L2DOSDR_SHIFT)) & ENETC_PORT_PRXDCRR0_L2DOSDR_MASK)

#define ENETC_PORT_PRXDCRR0_L3DOSDR_MASK         (0x8000U)
#define ENETC_PORT_PRXDCRR0_L3DOSDR_SHIFT        (15U)
/*! L3DOSDR - Layer 3 Denial of Service Discard Reason */
#define ENETC_PORT_PRXDCRR0_L3DOSDR(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_L3DOSDR_SHIFT)) & ENETC_PORT_PRXDCRR0_L3DOSDR_MASK)

#define ENETC_PORT_PRXDCRR0_NSTPDR_MASK          (0x40000U)
#define ENETC_PORT_PRXDCRR0_NSTPDR_SHIFT         (18U)
/*! NSTPDR - NS_TAG Parsing Discard Reason */
#define ENETC_PORT_PRXDCRR0_NSTPDR(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_NSTPDR_SHIFT)) & ENETC_PORT_PRXDCRR0_NSTPDR_MASK)

#define ENETC_PORT_PRXDCRR0_NSTDDR_MASK          (0x80000U)
#define ENETC_PORT_PRXDCRR0_NSTDDR_SHIFT         (19U)
/*! NSTDDR - NS_TAG Destination Discard Reason */
#define ENETC_PORT_PRXDCRR0_NSTDDR(x)            (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR0_NSTDDR_SHIFT)) & ENETC_PORT_PRXDCRR0_NSTDDR_MASK)
/*! @} */

/*! @name PRXDCRR1 - Port Rx discard count reason register 1 */
/*! @{ */

#define ENETC_PORT_PRXDCRR1_ENTRYID_MASK         (0xFFFFU)
#define ENETC_PORT_PRXDCRR1_ENTRYID_SHIFT        (0U)
#define ENETC_PORT_PRXDCRR1_ENTRYID(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR1_ENTRYID_SHIFT)) & ENETC_PORT_PRXDCRR1_ENTRYID_MASK)

#define ENETC_PORT_PRXDCRR1_TT_MASK              (0xF0000000U)
#define ENETC_PORT_PRXDCRR1_TT_SHIFT             (28U)
#define ENETC_PORT_PRXDCRR1_TT(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PRXDCRR1_TT_SHIFT)) & ENETC_PORT_PRXDCRR1_TT_MASK)
/*! @} */

/*! @name PTGSTCSR - Port time gate scheduling traffic class 0 status register..Port time gate scheduling traffic class 7 status register */
/*! @{ */

#define ENETC_PORT_PTGSTCSR_LH_STATE_MASK        (0x10000U)
#define ENETC_PORT_PTGSTCSR_LH_STATE_SHIFT       (16U)
#define ENETC_PORT_PTGSTCSR_LH_STATE(x)          (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTGSTCSR_LH_STATE_SHIFT)) & ENETC_PORT_PTGSTCSR_LH_STATE_MASK)
/*! @} */

/* The count of ENETC_PORT_PTGSTCSR */
#define ENETC_PORT_PTGSTCSR_COUNT                (8U)

/*! @name PTCTMSDUR - Port traffic class 0 transmit maximum SDU register..Port traffic class 7 transmit maximum SDU register */
/*! @{ */

#define ENETC_PORT_PTCTMSDUR_MAXSDU_MASK         (0xFFFFU)
#define ENETC_PORT_PTCTMSDUR_MAXSDU_SHIFT        (0U)
/*! MAXSDU - Transmit Maximum Service Data Unit Size */
#define ENETC_PORT_PTCTMSDUR_MAXSDU(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCTMSDUR_MAXSDU_SHIFT)) & ENETC_PORT_PTCTMSDUR_MAXSDU_MASK)

#define ENETC_PORT_PTCTMSDUR_SDU_TYPE_MASK       (0x30000U)
#define ENETC_PORT_PTCTMSDUR_SDU_TYPE_SHIFT      (16U)
/*! SDU_TYPE
 *  0b00..PPDU (Physical Layer PDU).
 *  0b01..MPDU (MAC PDU).
 *  0b10..MSDU (MAC SDU); MPDU minus 12B MAC Header and 4B FCS. The frame length is adjusted by subtracting 16 bytes from it.
 */
#define ENETC_PORT_PTCTMSDUR_SDU_TYPE(x)         (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCTMSDUR_SDU_TYPE_SHIFT)) & ENETC_PORT_PTCTMSDUR_SDU_TYPE_MASK)

#define ENETC_PORT_PTCTMSDUR_SF_MAXSDU_DIS_MASK  (0x1000000U)
#define ENETC_PORT_PTCTMSDUR_SF_MAXSDU_DIS_SHIFT (24U)
/*! SF_MAXSDU_DIS - Store-and-Forward Transmit Maximum Service Data Unit (SDU) Check Disable
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define ENETC_PORT_PTCTMSDUR_SF_MAXSDU_DIS(x)    (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCTMSDUR_SF_MAXSDU_DIS_SHIFT)) & ENETC_PORT_PTCTMSDUR_SF_MAXSDU_DIS_MASK)
/*! @} */

/* The count of ENETC_PORT_PTCTMSDUR */
#define ENETC_PORT_PTCTMSDUR_COUNT               (8U)

/*! @name PTCCBSR0 - Port transmit traffic class 0 credit based shaper register 0..Port transmit traffic class 7 credit based shaper register 0 */
/*! @{ */

#define ENETC_PORT_PTCCBSR0_BW_MASK              (0x7FU)
#define ENETC_PORT_PTCCBSR0_BW_SHIFT             (0U)
#define ENETC_PORT_PTCCBSR0_BW(x)                (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCCBSR0_BW_SHIFT)) & ENETC_PORT_PTCCBSR0_BW_MASK)

#define ENETC_PORT_PTCCBSR0_FRACT_MASK           (0xF0000U)
#define ENETC_PORT_PTCCBSR0_FRACT_SHIFT          (16U)
#define ENETC_PORT_PTCCBSR0_FRACT(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCCBSR0_FRACT_SHIFT)) & ENETC_PORT_PTCCBSR0_FRACT_MASK)

#define ENETC_PORT_PTCCBSR0_CBSE_MASK            (0x80000000U)
#define ENETC_PORT_PTCCBSR0_CBSE_SHIFT           (31U)
/*! CBSE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define ENETC_PORT_PTCCBSR0_CBSE(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCCBSR0_CBSE_SHIFT)) & ENETC_PORT_PTCCBSR0_CBSE_MASK)
/*! @} */

/* The count of ENETC_PORT_PTCCBSR0 */
#define ENETC_PORT_PTCCBSR0_COUNT                (8U)

/*! @name PTCCBSR1 - Port traffic class 0 credit based shaper register 1..Port traffic class 7 credit based shaper register 1 */
/*! @{ */

#define ENETC_PORT_PTCCBSR1_HI_CREDIT_MASK       (0xFFFFFFFFU)
#define ENETC_PORT_PTCCBSR1_HI_CREDIT_SHIFT      (0U)
#define ENETC_PORT_PTCCBSR1_HI_CREDIT(x)         (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCCBSR1_HI_CREDIT_SHIFT)) & ENETC_PORT_PTCCBSR1_HI_CREDIT_MASK)
/*! @} */

/* The count of ENETC_PORT_PTCCBSR1 */
#define ENETC_PORT_PTCCBSR1_COUNT                (8U)

/*! @name PTCCBSR2 - Port transmit traffic class 0 credit based shaper register 2..Port transmit traffic class 7 credit based shaper register 2 */
/*! @{ */

#define ENETC_PORT_PTCCBSR2_IDLESLOPE_MASK       (0x7FFFFFFU)
#define ENETC_PORT_PTCCBSR2_IDLESLOPE_SHIFT      (0U)
#define ENETC_PORT_PTCCBSR2_IDLESLOPE(x)         (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCCBSR2_IDLESLOPE_SHIFT)) & ENETC_PORT_PTCCBSR2_IDLESLOPE_MASK)

#define ENETC_PORT_PTCCBSR2_CBSE_MASK            (0x80000000U)
#define ENETC_PORT_PTCCBSR2_CBSE_SHIFT           (31U)
/*! CBSE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define ENETC_PORT_PTCCBSR2_CBSE(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PTCCBSR2_CBSE_SHIFT)) & ENETC_PORT_PTCCBSR2_CBSE_MASK)
/*! @} */

/* The count of ENETC_PORT_PTCCBSR2 */
#define ENETC_PORT_PTCCBSR2_COUNT                (8U)

/*! @name PPCPDEIMR - Port PCP DEI mapping register */
/*! @{ */

#define ENETC_PORT_PPCPDEIMR_IPCPMP_MASK         (0xFU)
#define ENETC_PORT_PPCPDEIMR_IPCPMP_SHIFT        (0U)
#define ENETC_PORT_PPCPDEIMR_IPCPMP(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_IPCPMP_SHIFT)) & ENETC_PORT_PPCPDEIMR_IPCPMP_MASK)

#define ENETC_PORT_PPCPDEIMR_IPCPMPV_MASK        (0x80U)
#define ENETC_PORT_PPCPDEIMR_IPCPMPV_SHIFT       (7U)
#define ENETC_PORT_PPCPDEIMR_IPCPMPV(x)          (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_IPCPMPV_SHIFT)) & ENETC_PORT_PPCPDEIMR_IPCPMPV_MASK)

#define ENETC_PORT_PPCPDEIMR_EPCPMP_MASK         (0xF00U)
#define ENETC_PORT_PPCPDEIMR_EPCPMP_SHIFT        (8U)
#define ENETC_PORT_PPCPDEIMR_EPCPMP(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_EPCPMP_SHIFT)) & ENETC_PORT_PPCPDEIMR_EPCPMP_MASK)

#define ENETC_PORT_PPCPDEIMR_EPCPMPV_MASK        (0x8000U)
#define ENETC_PORT_PPCPDEIMR_EPCPMPV_SHIFT       (15U)
#define ENETC_PORT_PPCPDEIMR_EPCPMPV(x)          (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_EPCPMPV_SHIFT)) & ENETC_PORT_PPCPDEIMR_EPCPMPV_MASK)

#define ENETC_PORT_PPCPDEIMR_DR0DEI_MASK         (0x10000U)
#define ENETC_PORT_PPCPDEIMR_DR0DEI_SHIFT        (16U)
#define ENETC_PORT_PPCPDEIMR_DR0DEI(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_DR0DEI_SHIFT)) & ENETC_PORT_PPCPDEIMR_DR0DEI_MASK)

#define ENETC_PORT_PPCPDEIMR_DR1DEI_MASK         (0x20000U)
#define ENETC_PORT_PPCPDEIMR_DR1DEI_SHIFT        (17U)
#define ENETC_PORT_PPCPDEIMR_DR1DEI(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_DR1DEI_SHIFT)) & ENETC_PORT_PPCPDEIMR_DR1DEI_MASK)

#define ENETC_PORT_PPCPDEIMR_DR2DEI_MASK         (0x40000U)
#define ENETC_PORT_PPCPDEIMR_DR2DEI_SHIFT        (18U)
#define ENETC_PORT_PPCPDEIMR_DR2DEI(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_DR2DEI_SHIFT)) & ENETC_PORT_PPCPDEIMR_DR2DEI_MASK)

#define ENETC_PORT_PPCPDEIMR_DR3DEI_MASK         (0x80000U)
#define ENETC_PORT_PPCPDEIMR_DR3DEI_SHIFT        (19U)
#define ENETC_PORT_PPCPDEIMR_DR3DEI(x)           (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_DR3DEI_SHIFT)) & ENETC_PORT_PPCPDEIMR_DR3DEI_MASK)

#define ENETC_PORT_PPCPDEIMR_DRME_MASK           (0x100000U)
#define ENETC_PORT_PPCPDEIMR_DRME_SHIFT          (20U)
/*! DRME
 *  0b0..Preserve the DEI value in the outer VLAN.
 *  0b1..Update DEI value in the outer VLAN based on DRnDEI field.
 */
#define ENETC_PORT_PPCPDEIMR_DRME(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PPCPDEIMR_DRME_SHIFT)) & ENETC_PORT_PPCPDEIMR_DRME_MASK)
/*! @} */

/*! @name PISIDCR - Port ingress stream identification configuration register */
/*! @{ */

#define ENETC_PORT_PISIDCR_KCPAIR_MASK           (0x1U)
#define ENETC_PORT_PISIDCR_KCPAIR_SHIFT          (0U)
/*! KCPAIR
 *  0b0..Utilizes ISIDKC0CR0 and ISIDKC1CR0
 *  0b1..Utilizes ISIDKC2CR0 and ISIDKC3CR0 (setting not applicable for ENETC)
 */
#define ENETC_PORT_PISIDCR_KCPAIR(x)             (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PISIDCR_KCPAIR_SHIFT)) & ENETC_PORT_PISIDCR_KCPAIR_MASK)

#define ENETC_PORT_PISIDCR_KC0EN_MASK            (0x2U)
#define ENETC_PORT_PISIDCR_KC0EN_SHIFT           (1U)
/*! KC0EN - Key Construction 0 Enable
 *  0b0..There is no exact match lookup performed for the first stream identification lookup.
 *  0b1..An exact match lookup is performed for the first stream identification regardless of whether there are
 *       entries in the table for the first stream identification.
 */
#define ENETC_PORT_PISIDCR_KC0EN(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PISIDCR_KC0EN_SHIFT)) & ENETC_PORT_PISIDCR_KC0EN_MASK)

#define ENETC_PORT_PISIDCR_KC1EN_MASK            (0x4U)
#define ENETC_PORT_PISIDCR_KC1EN_SHIFT           (2U)
/*! KC1EN - Key Construction 1 Enable
 *  0b0..There is no exact match lookup performed for the second stream identification lookup.
 *  0b1..An exact match lookup is performed for second stream identification regardless of whether or not there
 *       are entries in the table for second stream identification.
 */
#define ENETC_PORT_PISIDCR_KC1EN(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PISIDCR_KC1EN_SHIFT)) & ENETC_PORT_PISIDCR_KC1EN_MASK)

#define ENETC_PORT_PISIDCR_ISEID_MASK            (0xFFFF0000U)
#define ENETC_PORT_PISIDCR_ISEID_SHIFT           (16U)
#define ENETC_PORT_PISIDCR_ISEID(x)              (((uint32_t)(((uint32_t)(x)) << ENETC_PORT_PISIDCR_ISEID_SHIFT)) & ENETC_PORT_PISIDCR_ISEID_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENETC_PORT_Register_Masks */


/*!
 * @}
 */ /* end of group ENETC_PORT_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* ENETC_PORT_H_ */

