Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rapid_x_testbench_behav xil_defaultlib.rapid_x_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mem_req_port2' on this module [U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv:44]
ERROR: [VRFC 10-3180] cannot find port 'mem_res_port2' on this module [U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv:43]
ERROR: [VRFC 10-3180] cannot find port 'mem_req_port1' on this module [U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv:42]
ERROR: [VRFC 10-3180] cannot find port 'mem_res_port1' on this module [U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv:41]
ERROR: [VRFC 10-3180] cannot find port 'i_reset' on this module [U:/Senior Design/RAPID-X Core/rapid-x testbenches/rapid_x_testbench.sv:40]
ERROR: [VRFC 10-8530] module 'fake_memory_default' is ignored due to previous errors [U:/Senior Design/RAPID-X Core/rapid-x testbenches/fake_memory.sv:4]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
