#*****************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# samidare_project.tcl: Tcl script for re-creating project 'samidare'
#
# Generated by Vivado on Tue Apr 15 17:03:02 JST 2025
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (samidare_project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0_M00_AXIS.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/trigger_manager.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/das_rx.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0_1.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/data_processor.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/gig_ethernet_pcs_pma_0_gt.xci"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_reset_sync_ex.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_resets.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_support.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_sync_block_ex.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_tx_elastic_buffer.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_example_design.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_records.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_util_pkg.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/text_config_data.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_reg_counters.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_sim_events.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_buffer_events.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_crc32.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_dyn_control.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ntp_query_control.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mon_pkt_control.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_pipeline.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_a11d16.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_state.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_control.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_test_datagen.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_stat.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regacc_aux_stat.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mdio.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_rx_speed_sense.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_octet_to_word.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_in_fifo.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_rx.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_out_fifo.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_tx.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0_S00_AXIS.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/TRG_MODULE.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CLKSOIN.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/hdl/top_block_wrapper.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/GPIO_Controller.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/u_data_generator.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/top_level.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_v1_0.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/signal_delay.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/XPM_FIFO_WRAPPER.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/delayAdjust.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/idelay_adjust.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0_M00_AXI.v"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/ip/vio_0/vio_0.xci"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/constrs_1/new/Timing.xdc"
#    "/home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0_M00_AXIS.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/trigger_manager.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/das_rx.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0_1.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/data_processor.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/gig_ethernet_pcs_pma_0_gt.xci"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_reset_sync_ex.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_resets.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_support.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_sync_block_ex.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_tx_elastic_buffer.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_example_design.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_records.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_util_pkg.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/text_config_data.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_reg_counters.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_sim_events.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_buffer_events.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_crc32.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_dyn_control.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ntp_query_control.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mon_pkt_control.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_pipeline.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_a11d16.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_state.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_control.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_test_datagen.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_stat.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regacc_aux_stat.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mdio.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_rx_speed_sense.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_octet_to_word.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_in_fifo.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_rx.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_out_fifo.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_tx.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0_S00_AXIS.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/TRG_MODULE.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CLKSOIN.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/hdl/top_block_wrapper.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/GPIO_Controller.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/u_data_generator.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/top_level.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_v1_0.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/signal_delay.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/XPM_FIFO_WRAPPER.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/delayAdjust.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/new/idelay_adjust.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0_M00_AXI.v"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/ip/vio_0/vio_0.xci"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/Timing.xdc"]"\
 "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/delay_adjust_init_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/init_i2c_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/INIT_I2C_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/SAMPA_TRG_EN_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/data_receiver_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/data_sender_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/SAMPA_PON_2_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/I2C_Controller_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/start_i2c_write_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/delay_adjust_init_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/init_i2c_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/INIT_I2C_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/SAMPA_TRG_EN_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/data_receiver_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/data_sender_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/SAMPA_PON_2_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/I2C_Controller_1_0"]"]"\
 "[file normalize "$origin_dir/../[file normalize "$origin_dir/ip_repo/start_i2c_write_1_0"]"]"\
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "/home/claudio/Developer/Vivado/Fakernet-GitHosted"

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "samidare"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "samidare_project.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/SAMIDARE"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcau15p-sbvb484-1-i

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "corecontainer.enable" -value "1" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_core_container" -value "1" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xcau15p-sbvb484-1-i" -objects $obj
set_property -name "platform.extensible" -value "1" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "10" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "10" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "10" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "10" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "10" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "10" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/ip_repo/delay_adjust_init_1_0"] [file normalize "$origin_dir/ip_repo/init_i2c_1_0"] [file normalize "$origin_dir/ip_repo/INIT_I2C_1_0"] [file normalize "$origin_dir/ip_repo/SAMPA_TRG_EN_1_0"] [file normalize "$origin_dir/ip_repo/data_receiver_1_0"] [file normalize "$origin_dir/ip_repo/data_sender_1_0"] [file normalize "$origin_dir/ip_repo/SAMPA_PON_2_0"] [file normalize "$origin_dir/ip_repo/I2C_Controller_1_0"] [file normalize "$origin_dir/ip_repo/start_i2c_write_1_0"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0_M00_AXIS.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/trigger_manager.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/das_rx.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0_1.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/data_processor.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/gig_ethernet_pcs_pma_0_gt.xci"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_reset_sync_ex.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_resets.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_support.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_sync_block_ex.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_tx_elastic_buffer.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_example_design.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_records.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_util_pkg.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/text_config_data.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_reg_counters.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_sim_events.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_buffer_events.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_crc32.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_dyn_control.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ntp_query_control.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mon_pkt_control.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_pipeline.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_a11d16.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_state.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_control.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_test_datagen.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_stat.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regacc_aux_stat.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mdio.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_rx_speed_sense.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_octet_to_word.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_in_fifo.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_rx.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_out_fifo.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_tx.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0_S00_AXIS.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/TRG_MODULE.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CLKSOIN.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/hdl/top_block_wrapper.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller_v2.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl_v2_normal.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/GPIO_Controller.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_controller.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_impl.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/u_data_generator.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/top_level.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_v1_0_M00_AXI.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_v1_0.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/signal_delay.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/XPM_FIFO_WRAPPER.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/delayAdjust.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/new/idelay_adjust.v" ]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0_M00_AXI.v"]\
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0_M00_AXI.v"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "new/iobuf_vhdl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "gig_ethernet_pcs_pma_0_gt/gig_ethernet_pcs_pma_0_gt.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "0" -objects $file_obj
}
set_property -name "registered_with_manager" -value "1" -objects $file_obj

set file "vhdl/fnet_records.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_util_pkg.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "fakernet/text_config_data.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/efb_xilinx_dna_port.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_data_array_inject.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_reg_counters.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/efb_sim_events.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_ram_block_data.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/efb_lmd_format_events.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "common/efb_lmd_buffer_events.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_crc32.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_in_state.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_dyn_control.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_ntp_query_control.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_mon_pkt_control.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_packet_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_out_state.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_out_pipeline.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_regaccess.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_ram_block_a11d16.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_local_reg.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_tcp_state.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_tcp_control.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_tcp_prepare.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_tcp_buffer.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_test_datagen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_ram_block_stat.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_regacc_aux_stat.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_mdio.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fakernet_module.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "imports/efb_common_top.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_rx_speed_sense.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_octet_to_word.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "vhdl/fnet_async_fifo.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_word_in_fifo.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_gmii_mii_rx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_word_out_fifo.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_word_to_octet.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "ddr/efnet_xilinx_oddr_by_oddr2.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "extra_vhdl/efnet_gmii_mii_tx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "imports/fakernet_top.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "fakernet/data_gen_user.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "top_block_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "clk_wiz_0/clk_wiz_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/ip/vio_0/vio_0.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "vio_0/vio_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Set IP repository paths
set obj [get_filesets gig_ethernet_pcs_pma_0]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/ip_repo/delay_adjust_init_1_0"] [file normalize "$origin_dir/ip_repo/init_i2c_1_0"] [file normalize "$origin_dir/ip_repo/INIT_I2C_1_0"] [file normalize "$origin_dir/ip_repo/SAMPA_TRG_EN_1_0"] [file normalize "$origin_dir/ip_repo/data_receiver_1_0"] [file normalize "$origin_dir/ip_repo/data_sender_1_0"] [file normalize "$origin_dir/ip_repo/SAMPA_PON_2_0"] [file normalize "$origin_dir/ip_repo/I2C_Controller_1_0"] [file normalize "$origin_dir/ip_repo/start_i2c_write_1_0"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/GTH.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/main_io.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/samidare_io.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/Pblock.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/Pblock.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/SAMIDARE/samidare.srcs/constrs_1/new/Timing.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "new/Timing.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "target_constrs_file" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/new/samidare_io.xdc" -objects $obj
set_property -name "target_part" -value "xcau15p-sbvb484-1-i" -objects $obj
set_property -name "target_ucf" -value "$proj_dir/${_xil_proj_name_}.srcs/constrs_1/new/samidare_io.xdc" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "top_level" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp"]\
]
set imported_files [import_files -fileset utils_1 $files]

# Set 'utils_1' fileset file properties for remote files
# None

# Set 'utils_1' fileset file properties for local files
set file "synth_1/top_level.dcp"
set file_obj [get_files -of_objects [get_filesets utils_1] [list "*$file"]]
set_property -name "netlist_only" -value "0" -objects $file_obj


# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added
if { [get_files LED_REG_READ_SEPARATE_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v
}
if { [get_files LED_REG_READ_SEPARATE_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v
}
if { [get_files LED_REG_READ_SEPARATE_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v
}
if { [get_files LED_REG_READ_SEPARATE_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v
}
if { [get_files u_led_inst.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/u_led_inst.v
}
if { [get_files iobuf_vhdl.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd
}
if { [get_files iobuf_vhdl.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/iobuf_vhdl.vhd
}
if { [get_files I2C_Controller_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v
}
if { [get_files I2C_Controller_v1_0_M01_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v
}
if { [get_files I2C_Controller_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v
}
if { [get_files SAMPA_TRG_EN_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v
}
if { [get_files init_i2c_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/init_i2c_1_0/hdl/init_i2c_v1_0.v
}
if { [get_files xpm_fifo_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v
}
if { [get_files xpm_fifo_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v
}
if { [get_files xpm_fifo_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v
}
if { [get_files xpm_fifo_wrapper.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/xpm_fifo_wrapper.v
}
if { [get_files data_sender_v1_0_M00_AXIS.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0_M00_AXIS.v
}
if { [get_files data_sender_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_sender_1_0/hdl/data_sender_v1_0.v
}
if { [get_files trigger_manager.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/trigger_manager.v
}
if { [get_files das_rx.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/das_rx.v
}
if { [get_files event_builder_v0_1.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/event_builder_v0_1.v
}
if { [get_files data_processor.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/data_processor.v
}
if { [get_files mii_init.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/mii_init.v
}
if { [get_files RESET_INST.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/RESET_INST.v
}
if { [get_files gig_ethernet_pcs_pma_0.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_2/gig_ethernet_pcs_pma_0.xci
}
if { [get_files gig_ethernet_pcs_pma_0_gt.xci] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/ip/gig_ethernet_pcs_pma_0_gt/gig_ethernet_pcs_pma_0_gt.xci
}
if { [get_files gig_ethernet_pcs_pma_0_clocking.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_clocking.v
}
if { [get_files gig_ethernet_pcs_pma_0_reset_sync_ex.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_reset_sync_ex.v
}
if { [get_files gig_ethernet_pcs_pma_0_resets.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_resets.v
}
if { [get_files gig_ethernet_pcs_pma_0_support.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_support.v
}
if { [get_files gig_ethernet_pcs_pma_0_sync_block_ex.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_sync_block_ex.v
}
if { [get_files gig_ethernet_pcs_pma_0_tx_elastic_buffer.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_tx_elastic_buffer.v
}
if { [get_files gig_ethernet_pcs_pma_0_example_design.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/gig_ethernet_pcs_pma_0_example_design.v
}
if { [get_files fnet_records.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_records.vhd
}
if { [get_files fnet_util_pkg.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_util_pkg.vhd
}
if { [get_files text_config_data.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/text_config_data.vhd
}
if { [get_files efb_xilinx_dna_port.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_xilinx_dna_port.vhd
}
if { [get_files efnet_data_array_inject.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_data_array_inject.vhd
}
if { [get_files efnet_reg_counters.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_reg_counters.vhd
}
if { [get_files efb_sim_events.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_sim_events.vhd
}
if { [get_files fnet_ram_block_data.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_data.vhd
}
if { [get_files efb_lmd_format_events.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_format_events.vhd
}
if { [get_files efb_lmd_buffer_events.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/common/efb_lmd_buffer_events.vhd
}
if { [get_files fnet_crc32.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_crc32.vhd
}
if { [get_files fnet_in_state.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_in_state.vhd
}
if { [get_files fnet_dyn_control.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_dyn_control.vhd
}
if { [get_files fnet_ntp_query_control.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ntp_query_control.vhd
}
if { [get_files fnet_mon_pkt_control.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mon_pkt_control.vhd
}
if { [get_files fnet_packet_gen.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_packet_gen.vhd
}
if { [get_files fnet_out_state.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_state.vhd
}
if { [get_files fnet_out_pipeline.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_out_pipeline.vhd
}
if { [get_files fnet_regaccess.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regaccess.vhd
}
if { [get_files fnet_ram_block_a11d16.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_a11d16.vhd
}
if { [get_files fnet_local_reg.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_local_reg.vhd
}
if { [get_files fnet_tcp_state.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_state.vhd
}
if { [get_files fnet_tcp_control.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_control.vhd
}
if { [get_files fnet_tcp_prepare.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_prepare.vhd
}
if { [get_files fnet_tcp_buffer.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_tcp_buffer.vhd
}
if { [get_files fnet_test_datagen.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_test_datagen.vhd
}
if { [get_files fnet_ram_block_stat.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_ram_block_stat.vhd
}
if { [get_files fnet_regacc_aux_stat.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_regacc_aux_stat.vhd
}
if { [get_files fnet_mdio.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_mdio.vhd
}
if { [get_files fakernet_module.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fakernet_module.vhd
}
if { [get_files efb_common_top.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/efb_common_top.vhd
}
if { [get_files efnet_rx_speed_sense.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_rx_speed_sense.vhd
}
if { [get_files efnet_octet_to_word.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_octet_to_word.vhd
}
if { [get_files fnet_async_fifo.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_async_fifo.vhd
}
if { [get_files efnet_word_in_fifo.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_in_fifo.vhd
}
if { [get_files efnet_gmii_mii_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_rx.vhd
}
if { [get_files efnet_word_out_fifo.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_out_fifo.vhd
}
if { [get_files efnet_word_to_octet.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_word_to_octet.vhd
}
if { [get_files efnet_xilinx_oddr_by_oddr2.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/ddr/efnet_xilinx_oddr_by_oddr2.vhd
}
if { [get_files efnet_gmii_mii_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/extra_vhdl/efnet_gmii_mii_tx.vhd
}
if { [get_files fakernet_top.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/fakernet_top.vhd
}
if { [get_files reg_switch.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/reg_switch.v
}
if { [get_files native_to_axi_lite_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0_M00_AXI.v
}
if { [get_files native_to_axi_lite_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/new/native_to_axi_lite_v1_0.v
}
if { [get_files fnet_records.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_records.vhd
}
if { [get_files fnet_util_pkg.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/vhdl/fnet_util_pkg.vhd
}
if { [get_files data_gen_user.vhd] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd
}
if { [get_files data_receiver_v1_0_S00_AXIS.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0_S00_AXIS.v
}
if { [get_files data_receiver_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/data_receiver_1_0/hdl/data_receiver_v1_0.v
}
if { [get_files SAMPA_TRG_EN_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v
}
if { [get_files delay_adjust_init_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/delay_adjust_init_1_0/hdl/delay_adjust_init_v1_0.v
}
if { [get_files idelay_top_v2.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/idelay_top_v2.v
}
if { [get_files TRG_MODULE.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/TRG_MODULE.v
}
if { [get_files SAMPA_TRG_EN_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0_M00_AXI.v
}
if { [get_files SAMPA_TRG_EN_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_TRG_EN_1_0/hdl/SAMPA_TRG_EN_v1_0.v
}
if { [get_files OBUFDS_TRG.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v
}
if { [get_files SAMPA_PON_v1_0_M00_AXI.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0_M00_AXI.v
}
if { [get_files SAMPA_PON_v1_0.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/imports/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/SAMPA_PON_v1_0.v
}
if { [get_files OBUFDS_TRG.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_TRG.v
}
if { [get_files OBUFDS_CONST.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v
}
if { [get_files OBUFDS_CONST.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CONST.v
}
if { [get_files OBUFDS_CLKSOIN.v] == "" } {
  import_files -quiet -fileset sources_1 /home/claudio/Developer/Vivado/Fakernet-GitHosted/SAMIDARE/samidare.srcs/sources_1/new/OBUFDS_CLKSOIN.v
}


# Proc to create BD top_block
proc cr_bd_top_block { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# OBUFDS_CLKSOIN, SAMPA_PON_v1_0, I2C_Controller_v1_0, init_i2c_v1_0, iobuf_vhdl, iobuf_vhdl, delay_adjust_init_v1_0, idelay_top_v2, das_rx, data_processor, event_builder_v0_1, trigger_manager, data_gen_user, data_receiver_v1_0, native_to_axi_lite_v1_0, LED_REG_READ_SEPARATE_v1_0, LED_REG_READ_SEPARATE_v1_0, u_led_inst, OBUFDS_TRG, SAMPA_TRG_EN_v1_0, TRG_MODULE, OBUFDS_CONST, OBUFDS_CONST, xpm_async_fifo_wrapper, xpm_async_fifo_wrapper, xpm_async_fifo_wrapper, xpm_async_fifo_wrapper, data_sender_v1_0, RESET_INST, fakernet_top, gig_ethernet_pcs_pma_0_example_design, mii_initializer, reg_switch, OBUFDS_TRG



  # CHANGE DESIGN NAME HERE
  set design_name top_block

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  # Add USER_COMMENTS on $design_name
  set_property USER_COMMENTS.comment_5 "POL 1:Neg, 0:Pos

Gain: Shaping Time: (CTS,CG0,CG1)
30mV/fC : 160ns : (low,high,high)
20mV/fC : 160ns : (low,low,high)
  4mV/fC : 300ns : (high,low,low)

other modes are unsuppprted" [get_bd_designs $design_name]
  set_property USER_COMMENTS.comment_6 "some SO pins have inverse POL.
proper not gate is added" [get_bd_designs $design_name]
  set_property USER_COMMENTS.comment_7 "clkwiz0: 
1: 40MHz
2: 300MHz
3: 25MHz
4: 50MHz
5: 125MHz
clkwiz1:
1: 320MHz" [get_bd_designs $design_name]

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:axi_iic:2.1\
  xilinx.com:ip:xpm_cdc_gen:1.0\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:axi_bram_ctrl:4.1\
  xilinx.com:ip:blk_mem_gen:8.4\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:vio:3.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:axis_data_fifo:2.0\
  xilinx.com:ip:xlslice:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  OBUFDS_CLKSOIN\
  SAMPA_PON_v1_0\
  I2C_Controller_v1_0\
  init_i2c_v1_0\
  iobuf_vhdl\
  iobuf_vhdl\
  delay_adjust_init_v1_0\
  idelay_top_v2\
  das_rx\
  data_processor\
  event_builder_v0_1\
  trigger_manager\
  data_gen_user\
  data_receiver_v1_0\
  native_to_axi_lite_v1_0\
  LED_REG_READ_SEPARATE_v1_0\
  LED_REG_READ_SEPARATE_v1_0\
  u_led_inst\
  OBUFDS_TRG\
  SAMPA_TRG_EN_v1_0\
  TRG_MODULE\
  OBUFDS_CONST\
  OBUFDS_CONST\
  xpm_async_fifo_wrapper\
  xpm_async_fifo_wrapper\
  xpm_async_fifo_wrapper\
  xpm_async_fifo_wrapper\
  data_sender_v1_0\
  RESET_INST\
  fakernet_top\
  gig_ethernet_pcs_pma_0_example_design\
  mii_initializer\
  reg_switch\
  OBUFDS_TRG\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: if_gate1
proc create_hier_cell_if_gate1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_if_gate1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -from 0 -to 0 Op1
  create_bd_pin -dir I -from 0 -to 0 Op2
  create_bd_pin -dir I -from 0 -to 0 Op3
  create_bd_pin -dir O -from 0 -to 0 Res

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
  set_property CONFIG.C_SIZE {1} $util_vector_logic_1


  # Create instance: util_vector_logic_2, and set properties
  set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_2 ]
  set_property CONFIG.C_SIZE {1} $util_vector_logic_2


  # Create instance: util_vector_logic_3, and set properties
  set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_3 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {or} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_3


  # Create port connections
  connect_bd_net -net fakernet_top_0_eth_mdc [get_bd_pins Op2] [get_bd_pins util_vector_logic_1/Op2]
  connect_bd_net -net mii_initializer_0_COMPLETE [get_bd_pins Op1] [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins util_vector_logic_1/Op1]
  connect_bd_net -net mii_initializer_0_MDC [get_bd_pins Op3] [get_bd_pins util_vector_logic_2/Op2]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins util_vector_logic_2/Op1]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_vector_logic_3/Op2]
  connect_bd_net -net util_vector_logic_2_Res [get_bd_pins util_vector_logic_2/Res] [get_bd_pins util_vector_logic_3/Op1]
  connect_bd_net -net util_vector_logic_3_Res [get_bd_pins Res] [get_bd_pins util_vector_logic_3/Res]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: if_gate
proc create_hier_cell_if_gate { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_if_gate() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -from 0 -to 0 Op1
  create_bd_pin -dir I -from 0 -to 0 Op2
  create_bd_pin -dir I -from 0 -to 0 Op3
  create_bd_pin -dir O -from 0 -to 0 Res

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
  set_property CONFIG.C_SIZE {1} $util_vector_logic_1


  # Create instance: util_vector_logic_2, and set properties
  set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_2 ]
  set_property CONFIG.C_SIZE {1} $util_vector_logic_2


  # Create instance: util_vector_logic_3, and set properties
  set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_3 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {or} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_3


  # Create port connections
  connect_bd_net -net fakernet_top_0_eth_mdc [get_bd_pins Op2] [get_bd_pins util_vector_logic_1/Op2]
  connect_bd_net -net mii_initializer_0_COMPLETE [get_bd_pins Op1] [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins util_vector_logic_1/Op1]
  connect_bd_net -net mii_initializer_0_MDC [get_bd_pins Op3] [get_bd_pins util_vector_logic_2/Op2]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins util_vector_logic_0/Res] [get_bd_pins util_vector_logic_2/Op1]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins util_vector_logic_3/Op2]
  connect_bd_net -net util_vector_logic_2_Res [get_bd_pins util_vector_logic_2/Res] [get_bd_pins util_vector_logic_3/Op1]
  connect_bd_net -net util_vector_logic_3_Res [get_bd_pins Res] [get_bd_pins util_vector_logic_3/Res]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: wr_en_gate
proc create_hier_cell_wr_en_gate { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_wr_en_gate() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -from 0 -to 0 Op1
  create_bd_pin -dir I -from 0 -to 0 Op2
  create_bd_pin -dir I -from 0 -to 0 Op3
  create_bd_pin -dir I -from 0 -to 0 Op4
  create_bd_pin -dir I -from 0 -to 0 Op5
  create_bd_pin -dir O -from 0 -to 0 Res
  create_bd_pin -dir O -from 0 -to 0 Res1
  create_bd_pin -dir O -from 0 -to 0 Res2
  create_bd_pin -dir O -from 0 -to 0 Res3

  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {and} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {and} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_1


  # Create instance: util_vector_logic_2, and set properties
  set util_vector_logic_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_2 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {and} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_2


  # Create instance: util_vector_logic_3, and set properties
  set util_vector_logic_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_3 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {and} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_3


  # Create port connections
  connect_bd_net -net Op1_1 [get_bd_pins Op1] [get_bd_pins util_vector_logic_3/Op1]
  connect_bd_net -net Op2_1 [get_bd_pins Op2] [get_bd_pins util_vector_logic_0/Op2] [get_bd_pins util_vector_logic_1/Op2] [get_bd_pins util_vector_logic_2/Op2] [get_bd_pins util_vector_logic_3/Op2]
  connect_bd_net -net Op3_1 [get_bd_pins Op3] [get_bd_pins util_vector_logic_2/Op1]
  connect_bd_net -net Op4_1 [get_bd_pins Op4] [get_bd_pins util_vector_logic_1/Op1]
  connect_bd_net -net Op5_1 [get_bd_pins Op5] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins Res3] [get_bd_pins util_vector_logic_0/Res]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins Res1] [get_bd_pins util_vector_logic_1/Res]
  connect_bd_net -net util_vector_logic_2_Res [get_bd_pins Res2] [get_bd_pins util_vector_logic_2/Res]
  connect_bd_net -net util_vector_logic_3_Res [get_bd_pins Res] [get_bd_pins util_vector_logic_3/Res]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: rd_en_slice
proc create_hier_cell_rd_en_slice { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_rd_en_slice() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -from 3 -to 0 Din
  create_bd_pin -dir O -from 0 -to 0 Dout
  create_bd_pin -dir O -from 0 -to 0 Dout1
  create_bd_pin -dir O -from 0 -to 0 Dout2
  create_bd_pin -dir O -from 0 -to 0 Dout3

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DIN_WIDTH {4} \
  ] $xlslice_0


  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {1} \
    CONFIG.DIN_TO {1} \
    CONFIG.DIN_WIDTH {4} \
  ] $xlslice_1


  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {2} \
    CONFIG.DIN_TO {2} \
    CONFIG.DIN_WIDTH {4} \
  ] $xlslice_2


  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {3} \
    CONFIG.DIN_WIDTH {4} \
  ] $xlslice_3


  # Create port connections
  connect_bd_net -net Din_1 [get_bd_pins Din] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_3/Din]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins Dout] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins Dout1] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins Dout2] [get_bd_pins xlslice_2/Dout]
  connect_bd_net -net xlslice_3_Dout [get_bd_pins Dout3] [get_bd_pins xlslice_3/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: HRSTB_wrapper
proc create_hier_cell_HRSTB_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_HRSTB_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir O -from 3 -to 0 -type clk HRSTB_N
  create_bd_pin -dir O -from 3 -to 0 -type clk HRSTB_P
  create_bd_pin -dir I -from 0 -to 0 In2

  # Create instance: OBUFDS_TRG_0, and set properties
  set block_name OBUFDS_TRG
  set block_cell_name OBUFDS_TRG_0
  if { [catch {set OBUFDS_TRG_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $OBUFDS_TRG_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: util_vector_logic_1, and set properties
  set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {not} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_1


  # Create instance: xlconcat_2, and set properties
  set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2 ]
  set_property -dict [list \
    CONFIG.IN0_WIDTH {1} \
    CONFIG.IN1_WIDTH {1} \
    CONFIG.IN2_WIDTH {1} \
    CONFIG.IN3_WIDTH {1} \
    CONFIG.NUM_PORTS {4} \
  ] $xlconcat_2


  # Create port connections
  connect_bd_net -net In2_1 [get_bd_pins In2] [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins xlconcat_2/In1] [get_bd_pins xlconcat_2/In2] [get_bd_pins xlconcat_2/In3]
  connect_bd_net -net OBUFDS_TRG_0_O [get_bd_pins HRSTB_P] [get_bd_pins OBUFDS_TRG_0/O]
  connect_bd_net -net OBUFDS_TRG_0_OB [get_bd_pins HRSTB_N] [get_bd_pins OBUFDS_TRG_0/OB]
  connect_bd_net -net util_vector_logic_1_Res [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_2/In0]
  connect_bd_net -net xlconcat_2_dout [get_bd_pins OBUFDS_TRG_0/I] [get_bd_pins xlconcat_2/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: fakernet
proc create_hier_cell_fakernet { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_fakernet() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I clk25_in_0
  create_bd_pin -dir I clk_in_0
  create_bd_pin -dir I gtrefclk_n_0
  create_bd_pin -dir I gtrefclk_p_0
  create_bd_pin -dir I -type clk independent_clock_0
  create_bd_pin -dir I -type rst m00_axi_aresetn
  create_bd_pin -dir O -from 24 -to 0 regacc_addr_o
  create_bd_pin -dir I -from 31 -to 0 regacc_data_rd_i
  create_bd_pin -dir O -from 31 -to 0 regacc_data_wr_o
  create_bd_pin -dir O regacc_done
  create_bd_pin -dir I regacc_done_i
  create_bd_pin -dir O regacc_read_o
  create_bd_pin -dir O regacc_write_o
  create_bd_pin -dir I -type rst reset_vio_0
  create_bd_pin -dir I rxn_0
  create_bd_pin -dir I rxp_0
  create_bd_pin -dir O txn_0
  create_bd_pin -dir O txp_0
  create_bd_pin -dir I user_data_commit
  create_bd_pin -dir I -from 10 -to 0 user_data_commit_len
  create_bd_pin -dir O user_data_free
  create_bd_pin -dir I -from 9 -to 0 user_data_offset
  create_bd_pin -dir O -type rst user_data_reset
  create_bd_pin -dir I -from 31 -to 0 user_data_word
  create_bd_pin -dir I user_data_write

  # Create instance: RESET_INST_0, and set properties
  set block_name RESET_INST
  set block_cell_name RESET_INST_0
  if { [catch {set RESET_INST_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $RESET_INST_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: fakernet_top_0, and set properties
  set block_name fakernet_top
  set block_cell_name fakernet_top_0
  if { [catch {set fakernet_top_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $fakernet_top_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: gig_ethernet_pcs_pma_0, and set properties
  set block_name gig_ethernet_pcs_pma_0_example_design
  set block_cell_name gig_ethernet_pcs_pma_0
  if { [catch {set gig_ethernet_pcs_pma_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $gig_ethernet_pcs_pma_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: if_gate
  create_hier_cell_if_gate $hier_obj if_gate

  # Create instance: if_gate1
  create_hier_cell_if_gate1 $hier_obj if_gate1

  # Create instance: mii_initializer_0, and set properties
  set block_name mii_initializer
  set block_cell_name mii_initializer_0
  if { [catch {set mii_initializer_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $mii_initializer_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: reg_switch_0, and set properties
  set block_name reg_switch
  set block_cell_name reg_switch_0
  if { [catch {set reg_switch_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $reg_switch_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {1} \
    CONFIG.CONST_WIDTH {5} \
  ] $xlconstant_0


  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {1} \
  ] $xlconstant_1


  # Create instance: xlconstant_2, and set properties
  set xlconstant_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {1} \
    CONFIG.CONST_WIDTH {1} \
  ] $xlconstant_2


  # Create instance: xlconstant_3, and set properties
  set xlconstant_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0} \
    CONFIG.CONST_WIDTH {5} \
  ] $xlconstant_3


  # Create port connections
  connect_bd_net -net RESET_INST_0_sfp_reset_pulse [get_bd_pins RESET_INST_0/sfp_reset_pulse] [get_bd_pins gig_ethernet_pcs_pma_0/reset] [get_bd_pins mii_initializer_0/RST]
  connect_bd_net -net clk25_in_0_1 [get_bd_pins clk25_in_0] [get_bd_pins fakernet_top_0/clk25_in]
  connect_bd_net -net clk_in_0_1 [get_bd_pins clk_in_0] [get_bd_pins RESET_INST_0/clk125] [get_bd_pins fakernet_top_0/clk_in] [get_bd_pins mii_initializer_0/CLK] [get_bd_pins reg_switch_0/axi_aclk]
  connect_bd_net -net fakernet_top_0_eth_mdc [get_bd_pins fakernet_top_0/eth_mdc] [get_bd_pins if_gate/Op2]
  connect_bd_net -net fakernet_top_0_eth_mdio_out [get_bd_pins fakernet_top_0/eth_mdio_out] [get_bd_pins if_gate1/Op2]
  connect_bd_net -net fakernet_top_0_eth_tx_en [get_bd_pins fakernet_top_0/eth_tx_en] [get_bd_pins gig_ethernet_pcs_pma_0/gmii_tx_en]
  connect_bd_net -net fakernet_top_0_eth_txd [get_bd_pins fakernet_top_0/eth_txd] [get_bd_pins gig_ethernet_pcs_pma_0/gmii_txd]
  connect_bd_net -net fakernet_top_0_regacc_addr_o [get_bd_pins fakernet_top_0/regacc_addr_o] [get_bd_pins reg_switch_0/regacc_addr_i]
  connect_bd_net -net fakernet_top_0_regacc_data_wr_o [get_bd_pins fakernet_top_0/regacc_data_wr_o] [get_bd_pins reg_switch_0/regacc_data_wr_i]
  connect_bd_net -net fakernet_top_0_regacc_read_o [get_bd_pins fakernet_top_0/regacc_read_o] [get_bd_pins reg_switch_0/regacc_read_i]
  connect_bd_net -net fakernet_top_0_regacc_write_o [get_bd_pins fakernet_top_0/regacc_write_o] [get_bd_pins reg_switch_0/regacc_write_i]
  connect_bd_net -net fakernet_top_0_user_data_free [get_bd_pins user_data_free] [get_bd_pins fakernet_top_0/user_data_free]
  connect_bd_net -net fakernet_top_0_user_data_reset [get_bd_pins user_data_reset] [get_bd_pins fakernet_top_0/user_data_reset]
  connect_bd_net -net gig_ethernet_pcs_pma_0_gmii_rx_clk [get_bd_pins fakernet_top_0/eth_rx_clk] [get_bd_pins fakernet_top_0/eth_tx_clk] [get_bd_pins gig_ethernet_pcs_pma_0/gmii_rx_clk] [get_bd_pins gig_ethernet_pcs_pma_0/gmii_tx_clk]
  connect_bd_net -net gig_ethernet_pcs_pma_0_gmii_rx_dv [get_bd_pins fakernet_top_0/eth_rx_dv] [get_bd_pins gig_ethernet_pcs_pma_0/gmii_rx_dv]
  connect_bd_net -net gig_ethernet_pcs_pma_0_gmii_rxd [get_bd_pins fakernet_top_0/eth_rxd] [get_bd_pins gig_ethernet_pcs_pma_0/gmii_rxd]
  connect_bd_net -net gig_ethernet_pcs_pma_0_mdio_o [get_bd_pins fakernet_top_0/eth_mdio_in] [get_bd_pins gig_ethernet_pcs_pma_0/mdio_o]
  connect_bd_net -net gig_ethernet_pcs_pma_0_resetdone_out [get_bd_pins RESET_INST_0/resetdone] [get_bd_pins gig_ethernet_pcs_pma_0/resetdone_out]
  connect_bd_net -net gig_ethernet_pcs_pma_0_txn [get_bd_pins txn_0] [get_bd_pins gig_ethernet_pcs_pma_0/txn]
  connect_bd_net -net gig_ethernet_pcs_pma_0_txp [get_bd_pins txp_0] [get_bd_pins gig_ethernet_pcs_pma_0/txp]
  connect_bd_net -net gtrefclk_n_0_1 [get_bd_pins gtrefclk_n_0] [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk_n]
  connect_bd_net -net gtrefclk_p_0_1 [get_bd_pins gtrefclk_p_0] [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk_p]
  connect_bd_net -net if_gate1_Res [get_bd_pins gig_ethernet_pcs_pma_0/mdio_i] [get_bd_pins if_gate1/Res]
  connect_bd_net -net if_gate_Res [get_bd_pins gig_ethernet_pcs_pma_0/mdc] [get_bd_pins if_gate/Res]
  connect_bd_net -net independent_clock_0_1 [get_bd_pins independent_clock_0] [get_bd_pins gig_ethernet_pcs_pma_0/independent_clock]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins reg_switch_0/axi_aresetn]
  connect_bd_net -net mii_initializer_0_COMPLETE [get_bd_pins if_gate/Op1] [get_bd_pins if_gate1/Op1] [get_bd_pins mii_initializer_0/COMPLETE]
  connect_bd_net -net mii_initializer_0_MDC [get_bd_pins if_gate/Op3] [get_bd_pins mii_initializer_0/MDC]
  connect_bd_net -net mii_initializer_0_MDIO_OUT [get_bd_pins if_gate1/Op3] [get_bd_pins mii_initializer_0/MDIO_OUT]
  connect_bd_net -net reg_switch_0_regacc_addr_o [get_bd_pins regacc_addr_o] [get_bd_pins reg_switch_0/regacc_addr_o]
  connect_bd_net -net reg_switch_0_regacc_data_rd_o [get_bd_pins fakernet_top_0/regacc_data_rd_i] [get_bd_pins reg_switch_0/regacc_data_rd_o]
  connect_bd_net -net reg_switch_0_regacc_data_wr_o [get_bd_pins regacc_data_wr_o] [get_bd_pins reg_switch_0/regacc_data_wr_o]
  connect_bd_net -net reg_switch_0_regacc_done_o [get_bd_pins regacc_done] [get_bd_pins fakernet_top_0/regacc_done_i] [get_bd_pins reg_switch_0/regacc_done_o]
  connect_bd_net -net reg_switch_0_regacc_read_o [get_bd_pins regacc_read_o] [get_bd_pins reg_switch_0/regacc_read_o]
  connect_bd_net -net reg_switch_0_regacc_write_o [get_bd_pins regacc_write_o] [get_bd_pins reg_switch_0/regacc_write_o]
  connect_bd_net -net regacc_data_rd_i_1 [get_bd_pins regacc_data_rd_i] [get_bd_pins reg_switch_0/regacc_data_rd_i]
  connect_bd_net -net regacc_done_i_1 [get_bd_pins regacc_done_i] [get_bd_pins reg_switch_0/regacc_done_i]
  connect_bd_net -net reset_vio_0_1 [get_bd_pins reset_vio_0] [get_bd_pins RESET_INST_0/reset_vio]
  connect_bd_net -net rxn_0_1 [get_bd_pins rxn_0] [get_bd_pins gig_ethernet_pcs_pma_0/rxn]
  connect_bd_net -net rxp_0_1 [get_bd_pins rxp_0] [get_bd_pins gig_ethernet_pcs_pma_0/rxp]
  connect_bd_net -net user_data_commit_1 [get_bd_pins user_data_commit] [get_bd_pins fakernet_top_0/user_data_commit]
  connect_bd_net -net user_data_commit_len_1 [get_bd_pins user_data_commit_len] [get_bd_pins fakernet_top_0/user_data_commit_len]
  connect_bd_net -net user_data_offset_1 [get_bd_pins user_data_offset] [get_bd_pins fakernet_top_0/user_data_offset]
  connect_bd_net -net user_data_word_1 [get_bd_pins user_data_word] [get_bd_pins fakernet_top_0/user_data_word]
  connect_bd_net -net user_data_write_1 [get_bd_pins user_data_write] [get_bd_pins fakernet_top_0/user_data_write]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins gig_ethernet_pcs_pma_0/phyaddr] [get_bd_pins mii_initializer_0/PHYAD] [get_bd_pins xlconstant_0/dout]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins fakernet_top_0/eth_col] [get_bd_pins fakernet_top_0/eth_crs] [get_bd_pins fakernet_top_0/eth_rxerr] [get_bd_pins xlconstant_1/dout]
  connect_bd_net -net xlconstant_2_dout [get_bd_pins fakernet_top_0/eth_intb] [get_bd_pins gig_ethernet_pcs_pma_0/configuration_valid] [get_bd_pins gig_ethernet_pcs_pma_0/signal_detect] [get_bd_pins xlconstant_2/dout]
  connect_bd_net -net xlconstant_3_dout [get_bd_pins gig_ethernet_pcs_pma_0/configuration_vector] [get_bd_pins xlconstant_3/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_sender_wrapper
proc create_hier_cell_data_sender_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_data_sender_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_data


  # Create pins
  create_bd_pin -dir I -type clk clk125MHz
  create_bd_pin -dir I -from 31 -to 0 data
  create_bd_pin -dir O full
  create_bd_pin -dir I -type rst s_axis_aresetn_0
  create_bd_pin -dir I wr

  # Create instance: axis_data_fifo_0, and set properties
  set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0 ]
  set_property -dict [list \
    CONFIG.FIFO_DEPTH {32} \
    CONFIG.FIFO_MEMORY_TYPE {block} \
    CONFIG.FIFO_MODE {2} \
  ] $axis_data_fifo_0


  # Create instance: data_sender_v1_0_0, and set properties
  set block_name data_sender_v1_0
  set block_cell_name data_sender_v1_0_0
  if { [catch {set data_sender_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $data_sender_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins M_AXIS_data] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
  connect_bd_intf_net -intf_net data_sender_v1_0_0_m00_axis [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins data_sender_v1_0_0/m00_axis]

  # Create port connections
  connect_bd_net -net clk125MHz_1 [get_bd_pins clk125MHz] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins data_sender_v1_0_0/m00_axis_aclk]
  connect_bd_net -net data_1 [get_bd_pins data] [get_bd_pins data_sender_v1_0_0/data]
  connect_bd_net -net data_sender_v1_0_0_full [get_bd_pins full] [get_bd_pins data_sender_v1_0_0/full]
  connect_bd_net -net s_axis_aresetn_0_1 [get_bd_pins s_axis_aresetn_0] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins data_sender_v1_0_0/m00_axis_aresetn]
  connect_bd_net -net wr_1 [get_bd_pins wr] [get_bd_pins data_sender_v1_0_0/wr]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: async_fifos
proc create_hier_cell_async_fifos { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_async_fifos() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I -type clk clk125MHz
  create_bd_pin -dir I -from 319 -to 0 din
  create_bd_pin -dir I -from 319 -to 0 din1
  create_bd_pin -dir I -from 319 -to 0 din2
  create_bd_pin -dir I -from 319 -to 0 din3
  create_bd_pin -dir O -from 1279 -to 0 dout
  create_bd_pin -dir O -from 3 -to 0 empty
  create_bd_pin -dir O -from 3 -to 0 full
  create_bd_pin -dir I -from 3 -to 0 req
  create_bd_pin -dir I -type rst s_axis_aresetn_0
  create_bd_pin -dir I -from 0 -to 0 wr_en0
  create_bd_pin -dir I -from 0 -to 0 wr_en1
  create_bd_pin -dir I -from 0 -to 0 wr_en2
  create_bd_pin -dir I -from 0 -to 0 wr_en3
  create_bd_pin -dir I -from 0 -to 0 wr_gate

  # Create instance: rd_en_slice
  create_hier_cell_rd_en_slice $hier_obj rd_en_slice

  # Create instance: wr_en_gate
  create_hier_cell_wr_en_gate $hier_obj wr_en_gate

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property CONFIG.NUM_PORTS {4} $xlconcat_0


  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property CONFIG.NUM_PORTS {4} $xlconcat_1


  # Create instance: xlconcat_3, and set properties
  set xlconcat_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_3 ]
  set_property CONFIG.NUM_PORTS {4} $xlconcat_3


  # Create instance: xpm_afifo_wrapper_0, and set properties
  set block_name xpm_async_fifo_wrapper
  set block_cell_name xpm_afifo_wrapper_0
  if { [catch {set xpm_afifo_wrapper_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $xpm_afifo_wrapper_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xpm_afifo_wrapper_1, and set properties
  set block_name xpm_async_fifo_wrapper
  set block_cell_name xpm_afifo_wrapper_1
  if { [catch {set xpm_afifo_wrapper_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $xpm_afifo_wrapper_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xpm_afifo_wrapper_2, and set properties
  set block_name xpm_async_fifo_wrapper
  set block_cell_name xpm_afifo_wrapper_2
  if { [catch {set xpm_afifo_wrapper_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $xpm_afifo_wrapper_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xpm_afifo_wrapper_3, and set properties
  set block_name xpm_async_fifo_wrapper
  set block_cell_name xpm_afifo_wrapper_3
  if { [catch {set xpm_afifo_wrapper_3 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $xpm_afifo_wrapper_3 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net Din_2 [get_bd_pins req] [get_bd_pins rd_en_slice/Din]
  connect_bd_net -net Net [get_bd_pins s_axis_aresetn_0] [get_bd_pins xpm_afifo_wrapper_0/rst] [get_bd_pins xpm_afifo_wrapper_1/rst] [get_bd_pins xpm_afifo_wrapper_2/rst] [get_bd_pins xpm_afifo_wrapper_3/rst]
  connect_bd_net -net Op1_1 [get_bd_pins wr_en3] [get_bd_pins wr_en_gate/Op1]
  connect_bd_net -net Op2_1 [get_bd_pins wr_gate] [get_bd_pins wr_en_gate/Op2]
  connect_bd_net -net Op3_1 [get_bd_pins wr_en2] [get_bd_pins wr_en_gate/Op3]
  connect_bd_net -net Op4_1 [get_bd_pins wr_en1] [get_bd_pins wr_en_gate/Op4]
  connect_bd_net -net Op5_1 [get_bd_pins wr_en0] [get_bd_pins wr_en_gate/Op5]
  connect_bd_net -net clk125MHz_1 [get_bd_pins clk125MHz] [get_bd_pins xpm_afifo_wrapper_0/rd_clk] [get_bd_pins xpm_afifo_wrapper_1/rd_clk] [get_bd_pins xpm_afifo_wrapper_2/rd_clk] [get_bd_pins xpm_afifo_wrapper_3/rd_clk]
  connect_bd_net -net clk_1 [get_bd_pins clk] [get_bd_pins xpm_afifo_wrapper_0/wr_clk] [get_bd_pins xpm_afifo_wrapper_1/wr_clk] [get_bd_pins xpm_afifo_wrapper_2/wr_clk] [get_bd_pins xpm_afifo_wrapper_3/wr_clk]
  connect_bd_net -net din1_1 [get_bd_pins din1] [get_bd_pins xpm_afifo_wrapper_1/din]
  connect_bd_net -net din2_1 [get_bd_pins din2] [get_bd_pins xpm_afifo_wrapper_0/din]
  connect_bd_net -net din3_1 [get_bd_pins din3] [get_bd_pins xpm_afifo_wrapper_3/din]
  connect_bd_net -net din_1 [get_bd_pins din] [get_bd_pins xpm_afifo_wrapper_2/din]
  connect_bd_net -net rd_en_slice_Dout [get_bd_pins rd_en_slice/Dout] [get_bd_pins xpm_afifo_wrapper_0/rd_en]
  connect_bd_net -net rd_en_slice_Dout1 [get_bd_pins rd_en_slice/Dout1] [get_bd_pins xpm_afifo_wrapper_1/rd_en]
  connect_bd_net -net rd_en_slice_Dout2 [get_bd_pins rd_en_slice/Dout2] [get_bd_pins xpm_afifo_wrapper_2/rd_en]
  connect_bd_net -net rd_en_slice_Dout3 [get_bd_pins rd_en_slice/Dout3] [get_bd_pins xpm_afifo_wrapper_3/rd_en]
  connect_bd_net -net wr_en_gate_Res [get_bd_pins wr_en_gate/Res] [get_bd_pins xpm_afifo_wrapper_3/wr_en]
  connect_bd_net -net wr_en_gate_Res1 [get_bd_pins wr_en_gate/Res1] [get_bd_pins xpm_afifo_wrapper_1/wr_en]
  connect_bd_net -net wr_en_gate_Res2 [get_bd_pins wr_en_gate/Res2] [get_bd_pins xpm_afifo_wrapper_2/wr_en]
  connect_bd_net -net wr_en_gate_Res3 [get_bd_pins wr_en_gate/Res3] [get_bd_pins xpm_afifo_wrapper_0/wr_en]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins full] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins dout] [get_bd_pins xlconcat_1/dout]
  connect_bd_net -net xlconcat_3_dout [get_bd_pins empty] [get_bd_pins xlconcat_3/dout]
  connect_bd_net -net xpm_afifo_wrapper_0_dout [get_bd_pins xlconcat_1/In0] [get_bd_pins xpm_afifo_wrapper_0/dout]
  connect_bd_net -net xpm_afifo_wrapper_0_empty [get_bd_pins xlconcat_3/In0] [get_bd_pins xpm_afifo_wrapper_0/empty]
  connect_bd_net -net xpm_afifo_wrapper_0_full [get_bd_pins xlconcat_0/In0] [get_bd_pins xpm_afifo_wrapper_0/full]
  connect_bd_net -net xpm_afifo_wrapper_1_dout [get_bd_pins xlconcat_1/In1] [get_bd_pins xpm_afifo_wrapper_1/dout]
  connect_bd_net -net xpm_afifo_wrapper_1_empty [get_bd_pins xlconcat_3/In1] [get_bd_pins xpm_afifo_wrapper_1/empty]
  connect_bd_net -net xpm_afifo_wrapper_1_full [get_bd_pins xlconcat_0/In1] [get_bd_pins xpm_afifo_wrapper_1/full]
  connect_bd_net -net xpm_afifo_wrapper_2_dout [get_bd_pins xlconcat_1/In2] [get_bd_pins xpm_afifo_wrapper_2/dout]
  connect_bd_net -net xpm_afifo_wrapper_2_empty [get_bd_pins xlconcat_3/In2] [get_bd_pins xpm_afifo_wrapper_2/empty]
  connect_bd_net -net xpm_afifo_wrapper_2_full [get_bd_pins xlconcat_0/In2] [get_bd_pins xpm_afifo_wrapper_2/full]
  connect_bd_net -net xpm_afifo_wrapper_3_dout [get_bd_pins xlconcat_1/In3] [get_bd_pins xpm_afifo_wrapper_3/dout]
  connect_bd_net -net xpm_afifo_wrapper_3_empty [get_bd_pins xlconcat_3/In3] [get_bd_pins xpm_afifo_wrapper_3/empty]
  connect_bd_net -net xpm_afifo_wrapper_3_full [get_bd_pins xlconcat_0/In3] [get_bd_pins xpm_afifo_wrapper_3/full]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Const_wrapper
proc create_hier_cell_Const_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Const_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir O -from 0 -to 0 -type clk BX_SYNC_TRG_N
  create_bd_pin -dir O -from 0 -to 0 -type clk BX_SYNC_TRG_P
  create_bd_pin -dir O -from 0 -to 0 -type clk HBTRG_N
  create_bd_pin -dir O -from 0 -to 0 -type clk HBTRG_P
  create_bd_pin -dir O -from 3 -to 0 -type clk HRSTB_N
  create_bd_pin -dir O -from 3 -to 0 -type clk HRSTB_P
  create_bd_pin -dir I -type clk clk_in1

  # Create instance: HRSTB_wrapper
  create_hier_cell_HRSTB_wrapper $hier_obj HRSTB_wrapper

  # Create instance: OBUFDS_CONST_0, and set properties
  set block_name OBUFDS_CONST
  set block_cell_name OBUFDS_CONST_0
  if { [catch {set OBUFDS_CONST_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $OBUFDS_CONST_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: OBUFDS_CONST_1, and set properties
  set block_name OBUFDS_CONST
  set block_cell_name OBUFDS_CONST_1
  if { [catch {set OBUFDS_CONST_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $OBUFDS_CONST_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_wiz_2, and set properties
  set clk_wiz_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_2 ]
  set_property -dict [list \
    CONFIG.AUTO_PRIMITIVE {MMCM} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {152.933} \
    CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} \
    CONFIG.MMCM_COMPENSATION {AUTO} \
    CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
    CONFIG.PRIMITIVE {Auto} \
    CONFIG.USE_LOCKED {false} \
    CONFIG.USE_POWER_DOWN {true} \
    CONFIG.USE_RESET {false} \
  ] $clk_wiz_2


  # Create instance: xlconstant_1, and set properties
  set xlconstant_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1 ]

  # Create port connections
  connect_bd_net -net HRSTB_wrapper_HRSTB_N [get_bd_pins HRSTB_N] [get_bd_pins HRSTB_wrapper/HRSTB_N]
  connect_bd_net -net HRSTB_wrapper_HRSTB_P [get_bd_pins HRSTB_P] [get_bd_pins HRSTB_wrapper/HRSTB_P]
  connect_bd_net -net OBUFDS_CONST_0_O [get_bd_pins BX_SYNC_TRG_P] [get_bd_pins OBUFDS_CONST_0/O]
  connect_bd_net -net OBUFDS_CONST_0_OB [get_bd_pins BX_SYNC_TRG_N] [get_bd_pins OBUFDS_CONST_0/OB]
  connect_bd_net -net OBUFDS_CONST_1_O [get_bd_pins HBTRG_P] [get_bd_pins OBUFDS_CONST_1/O]
  connect_bd_net -net OBUFDS_CONST_1_OB [get_bd_pins HBTRG_N] [get_bd_pins OBUFDS_CONST_1/OB]
  connect_bd_net -net clk_in1_1 [get_bd_pins clk_in1] [get_bd_pins clk_wiz_2/clk_in1]
  connect_bd_net -net clk_wiz_2_clk_out1 [get_bd_pins HRSTB_wrapper/In2] [get_bd_pins OBUFDS_CONST_0/I] [get_bd_pins OBUFDS_CONST_1/I] [get_bd_pins clk_wiz_2/clk_out1]
  connect_bd_net -net xlconstant_1_dout [get_bd_pins clk_wiz_2/power_down] [get_bd_pins xlconstant_1/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: trg_en
proc create_hier_cell_trg_en { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_trg_en() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi


  # Create pins
  create_bd_pin -dir O -from 3 -to 0 -type clk TRG_N
  create_bd_pin -dir O -from 3 -to 0 -type clk TRG_P
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I init_trg
  create_bd_pin -dir I -type rst m00_axi_aresetn
  create_bd_pin -dir I -type rst rst

  # Create instance: OBUFDS_TRG_0, and set properties
  set block_name OBUFDS_TRG
  set block_cell_name OBUFDS_TRG_0
  if { [catch {set OBUFDS_TRG_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $OBUFDS_TRG_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: SAMPA_TRG_EN_v1_0_0, and set properties
  set block_name SAMPA_TRG_EN_v1_0
  set block_cell_name SAMPA_TRG_EN_v1_0_0
  if { [catch {set SAMPA_TRG_EN_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $SAMPA_TRG_EN_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.TARGET_ADDRESS {0x00000500} \
    CONFIG.TXN_TIMING {0x0200000} \
  ] $SAMPA_TRG_EN_v1_0_0


  # Create instance: TRG_MODULE_0, and set properties
  set block_name TRG_MODULE
  set block_cell_name TRG_MODULE_0
  if { [catch {set TRG_MODULE_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $TRG_MODULE_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net SAMPA_TRG_EN_v1_0_0_m00_axi [get_bd_intf_pins m00_axi] [get_bd_intf_pins SAMPA_TRG_EN_v1_0_0/m00_axi]

  # Create port connections
  connect_bd_net -net OBUFDS_TRG_0_O [get_bd_pins TRG_P] [get_bd_pins OBUFDS_TRG_0/O]
  connect_bd_net -net OBUFDS_TRG_0_OB [get_bd_pins TRG_N] [get_bd_pins OBUFDS_TRG_0/OB]
  connect_bd_net -net SAMPA_TRG_EN_v1_0_0_sampa_trg_en [get_bd_pins SAMPA_TRG_EN_v1_0_0/sampa_trg_en] [get_bd_pins TRG_MODULE_0/en]
  connect_bd_net -net TRG_MODULE_0_trg [get_bd_pins OBUFDS_TRG_0/I] [get_bd_pins TRG_MODULE_0/trg]
  connect_bd_net -net clk_1 [get_bd_pins clk] [get_bd_pins SAMPA_TRG_EN_v1_0_0/m00_axi_aclk] [get_bd_pins TRG_MODULE_0/clk]
  connect_bd_net -net init_trg_1 [get_bd_pins init_trg] [get_bd_pins TRG_MODULE_0/init_trg]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins SAMPA_TRG_EN_v1_0_0/m00_axi_aresetn]
  connect_bd_net -net rst_1 [get_bd_pins rst] [get_bd_pins TRG_MODULE_0/rst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: reset
proc create_hier_cell_reset { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_reset() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I RST
  create_bd_pin -dir I -type clk dest_clk
  create_bd_pin -dir I -type clk dest_clk1
  create_bd_pin -dir I -type rst ext_reset_in
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn1
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn2
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn3
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_aresetn4
  create_bd_pin -dir O -from 0 -to 0 probe_out0
  create_bd_pin -dir I -type clk slowest_sync_clk
  create_bd_pin -dir I -type clk slowest_sync_clk1

  # Create instance: rst_clk_wiz_0_125M, and set properties
  set rst_clk_wiz_0_125M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_125M ]

  # Create instance: rst_clk_wiz_0_300M1, and set properties
  set rst_clk_wiz_0_300M1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_300M1 ]

  # Create instance: rst_clk_wiz_0_300M2, and set properties
  set rst_clk_wiz_0_300M2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_300M2 ]

  # Create instance: rst_clk_wiz_1_320M, and set properties
  set rst_clk_wiz_1_320M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_1_320M ]

  # Create instance: rst_clk_wiz_1_320M1, and set properties
  set rst_clk_wiz_1_320M1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_1_320M1 ]

  # Create instance: vio_0, and set properties
  set vio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0 ]
  set_property CONFIG.C_NUM_PROBE_IN {0} $vio_0


  # Create instance: xpm_cdc_gen_0, and set properties
  set xpm_cdc_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_0 ]
  set_property -dict [list \
    CONFIG.CDC_TYPE {xpm_cdc_async_rst} \
    CONFIG.DEST_SYNC_FF {8} \
  ] $xpm_cdc_gen_0


  # Create instance: xpm_cdc_gen_1, and set properties
  set xpm_cdc_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_1 ]
  set_property CONFIG.CDC_TYPE {xpm_cdc_async_rst} $xpm_cdc_gen_1


  # Create instance: xpm_cdc_gen_2, and set properties
  set xpm_cdc_gen_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_2 ]
  set_property -dict [list \
    CONFIG.CDC_TYPE {xpm_cdc_async_rst} \
    CONFIG.DEST_SYNC_FF {8} \
  ] $xpm_cdc_gen_2


  # Create instance: xpm_cdc_gen_3, and set properties
  set xpm_cdc_gen_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_3 ]
  set_property -dict [list \
    CONFIG.CDC_TYPE {xpm_cdc_async_rst} \
    CONFIG.DEST_SYNC_FF {8} \
  ] $xpm_cdc_gen_3


  # Create port connections
  connect_bd_net -net RST_1 [get_bd_pins RST] [get_bd_pins xpm_cdc_gen_0/src_arst] [get_bd_pins xpm_cdc_gen_1/src_arst] [get_bd_pins xpm_cdc_gen_2/src_arst] [get_bd_pins xpm_cdc_gen_3/src_arst]
  connect_bd_net -net dest_clk1_1 [get_bd_pins dest_clk1] [get_bd_pins rst_clk_wiz_0_300M2/slowest_sync_clk] [get_bd_pins xpm_cdc_gen_3/dest_clk]
  connect_bd_net -net dest_clk_1 [get_bd_pins dest_clk] [get_bd_pins rst_clk_wiz_0_300M1/slowest_sync_clk] [get_bd_pins xpm_cdc_gen_2/dest_clk]
  connect_bd_net -net ext_reset_in_1 [get_bd_pins ext_reset_in] [get_bd_pins rst_clk_wiz_1_320M/ext_reset_in]
  connect_bd_net -net rst_clk_wiz_0_125M1_peripheral_aresetn [get_bd_pins peripheral_aresetn3] [get_bd_pins rst_clk_wiz_0_300M1/peripheral_aresetn]
  connect_bd_net -net rst_clk_wiz_0_125M_peripheral_aresetn [get_bd_pins peripheral_aresetn] [get_bd_pins rst_clk_wiz_0_125M/peripheral_aresetn]
  connect_bd_net -net rst_clk_wiz_0_300M2_peripheral_aresetn [get_bd_pins peripheral_aresetn4] [get_bd_pins rst_clk_wiz_0_300M2/peripheral_aresetn]
  connect_bd_net -net rst_clk_wiz_1_320M1_peripheral_aresetn [get_bd_pins peripheral_aresetn2] [get_bd_pins rst_clk_wiz_1_320M1/peripheral_aresetn]
  connect_bd_net -net rst_clk_wiz_1_320M_peripheral_aresetn [get_bd_pins peripheral_aresetn1] [get_bd_pins rst_clk_wiz_1_320M/peripheral_aresetn]
  connect_bd_net -net slowest_sync_clk1_1 [get_bd_pins slowest_sync_clk1] [get_bd_pins rst_clk_wiz_1_320M/slowest_sync_clk] [get_bd_pins rst_clk_wiz_1_320M1/slowest_sync_clk] [get_bd_pins xpm_cdc_gen_1/dest_clk]
  connect_bd_net -net slowest_sync_clk_1 [get_bd_pins slowest_sync_clk] [get_bd_pins rst_clk_wiz_0_125M/slowest_sync_clk] [get_bd_pins vio_0/clk] [get_bd_pins xpm_cdc_gen_0/dest_clk]
  connect_bd_net -net vio_0_probe_out0 [get_bd_pins probe_out0] [get_bd_pins vio_0/probe_out0]
  connect_bd_net -net xpm_cdc_gen_0_dest_arst [get_bd_pins rst_clk_wiz_0_125M/ext_reset_in] [get_bd_pins xpm_cdc_gen_0/dest_arst]
  connect_bd_net -net xpm_cdc_gen_1_dest_arst [get_bd_pins rst_clk_wiz_1_320M1/ext_reset_in] [get_bd_pins xpm_cdc_gen_1/dest_arst]
  connect_bd_net -net xpm_cdc_gen_2_dest_arst [get_bd_pins rst_clk_wiz_0_300M1/ext_reset_in] [get_bd_pins xpm_cdc_gen_2/dest_arst]
  connect_bd_net -net xpm_cdc_gen_3_dest_arst [get_bd_pins rst_clk_wiz_0_300M2/ext_reset_in] [get_bd_pins xpm_cdc_gen_3/dest_arst]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: reg_bram
proc create_hier_cell_reg_bram { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_reg_bram() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI1


  # Create pins
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
  set_property -dict [list \
    CONFIG.PROTOCOL {AXI4LITE} \
    CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_0


  # Create instance: axi_bram_ctrl_1, and set properties
  set axi_bram_ctrl_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1 ]
  set_property -dict [list \
    CONFIG.PROTOCOL {AXI4LITE} \
    CONFIG.SINGLE_PORT_BRAM {1} \
  ] $axi_bram_ctrl_1


  # Create instance: blk_mem_gen_0, and set properties
  set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
  set_property CONFIG.Memory_Type {True_Dual_Port_RAM} $blk_mem_gen_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S_AXI1] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_1_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: led_module
proc create_hier_cell_led_module { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_led_module() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi1


  # Create pins
  create_bd_pin -dir I -from 3 -to 0 DIP_SW
  create_bd_pin -dir O -from 3 -to 0 LED
  create_bd_pin -dir I clk125MHz
  create_bd_pin -dir I fnet_txn
  create_bd_pin -dir I -type rst m00_axi_aresetn
  create_bd_pin -dir I power_on
  create_bd_pin -dir I -type rst reset

  # Create instance: LED_REG_READ_SEPARAT_0, and set properties
  set block_name LED_REG_READ_SEPARATE_v1_0
  set block_cell_name LED_REG_READ_SEPARAT_0
  if { [catch {set LED_REG_READ_SEPARAT_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $LED_REG_READ_SEPARAT_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.LED_ADDRESS {0x00000F02} \
  ] $LED_REG_READ_SEPARAT_0


  # Create instance: LED_REG_READ_SEPARAT_1, and set properties
  set block_name LED_REG_READ_SEPARATE_v1_0
  set block_cell_name LED_REG_READ_SEPARAT_1
  if { [catch {set LED_REG_READ_SEPARAT_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $LED_REG_READ_SEPARAT_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.LED_ADDRESS {0x00000F03} \
  ] $LED_REG_READ_SEPARAT_1


  # Create instance: u_led_inst_0, and set properties
  set block_name u_led_inst
  set block_cell_name u_led_inst_0
  if { [catch {set u_led_inst_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $u_led_inst_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: util_vector_logic_0, and set properties
  set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
  set_property -dict [list \
    CONFIG.C_OPERATION {or} \
    CONFIG.C_SIZE {1} \
  ] $util_vector_logic_0


  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins m00_axi] [get_bd_intf_pins LED_REG_READ_SEPARAT_0/m00_axi]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins m00_axi1] [get_bd_intf_pins LED_REG_READ_SEPARAT_1/m00_axi]

  # Create port connections
  connect_bd_net -net DIP_SW_1 [get_bd_pins DIP_SW] [get_bd_pins u_led_inst_0/DIPSW]
  connect_bd_net -net LED_REG_READ_SEPARAT_0_LED_REG [get_bd_pins LED_REG_READ_SEPARAT_0/LED_REG] [get_bd_pins u_led_inst_0/LED_REG2]
  connect_bd_net -net LED_REG_READ_SEPARAT_0_m00_axi_txn_done [get_bd_pins LED_REG_READ_SEPARAT_0/m00_axi_txn_done] [get_bd_pins util_vector_logic_0/Op1]
  connect_bd_net -net LED_REG_READ_SEPARAT_1_LED_REG [get_bd_pins LED_REG_READ_SEPARAT_1/LED_REG] [get_bd_pins u_led_inst_0/LED_REG3]
  connect_bd_net -net LED_REG_READ_SEPARAT_1_m00_axi_txn_done [get_bd_pins LED_REG_READ_SEPARAT_1/m00_axi_txn_done] [get_bd_pins util_vector_logic_0/Op2]
  connect_bd_net -net clk125MHz_1 [get_bd_pins clk125MHz] [get_bd_pins LED_REG_READ_SEPARAT_0/m00_axi_aclk] [get_bd_pins LED_REG_READ_SEPARAT_1/m00_axi_aclk] [get_bd_pins u_led_inst_0/clk125MHz]
  connect_bd_net -net fnet_txn_1 [get_bd_pins fnet_txn] [get_bd_pins u_led_inst_0/fnet_txn]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins LED_REG_READ_SEPARAT_0/m00_axi_aresetn] [get_bd_pins LED_REG_READ_SEPARAT_1/m00_axi_aresetn]
  connect_bd_net -net power_on_1 [get_bd_pins power_on] [get_bd_pins u_led_inst_0/power_on]
  connect_bd_net -net reset_1 [get_bd_pins reset] [get_bd_pins u_led_inst_0/reset]
  connect_bd_net -net u_led_inst_0_INIT_AXI_TXN [get_bd_pins LED_REG_READ_SEPARAT_0/m00_axi_init_axi_txn] [get_bd_pins u_led_inst_0/INIT_AXI_TXN]
  connect_bd_net -net u_led_inst_0_INIT_AXI_TXN_SUB [get_bd_pins LED_REG_READ_SEPARAT_1/m00_axi_init_axi_txn] [get_bd_pins u_led_inst_0/INIT_AXI_TXN_SUB]
  connect_bd_net -net u_led_inst_0_LED [get_bd_pins LED] [get_bd_pins u_led_inst_0/LED]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins u_led_inst_0/LED_TXN_DONE] [get_bd_pins util_vector_logic_0/Res]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins u_led_inst_0/enable] [get_bd_pins xlconstant_0/dout]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /led_module] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.5",
   "Default View_TopLeft":"-545,-31",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port m00_axi -pg 1 -lvl 3 -x 800 -y 230 -defaultsOSRD
preplace port m00_axi1 -pg 1 -lvl 3 -x 800 -y 50 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port port-id_clk125MHz -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port port-id_m00_axi_aresetn -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_fnet_txn -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_power_on -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 3 -x 800 -y 670 -defaultsOSRD
preplace portBus DIP_SW -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 180 -y 440 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 180 -y 590 -defaultsOSRD
preplace inst LED_REG_READ_SEPARAT_0 -pg 1 -lvl 2 -x 580 -y 260 -defaultsOSRD
preplace inst LED_REG_READ_SEPARAT_1 -pg 1 -lvl 2 -x 580 -y 80 -defaultsOSRD
preplace inst u_led_inst_0 -pg 1 -lvl 2 -x 580 -y 650 -defaultsOSRD
preplace netloc DIP_SW_1 1 0 2 NJ 730 NJ
preplace netloc LED_REG_READ_SEPARAT_0_LED_REG 1 1 2 400 370 770
preplace netloc LED_REG_READ_SEPARAT_0_m00_axi_txn_done 1 0 3 20 350 NJ 350 760
preplace netloc LED_REG_READ_SEPARAT_1_LED_REG 1 1 2 370 170 760
preplace netloc LED_REG_READ_SEPARAT_1_m00_axi_txn_done 1 0 3 30 360 NJ 360 780
preplace netloc clk125MHz_1 1 0 2 20J 510 350
preplace netloc fnet_txn_1 1 0 2 30J 650 350J
preplace netloc m00_axi_aresetn_1 1 0 2 NJ 180 360
preplace netloc power_on_1 1 0 2 NJ 670 360J
preplace netloc reset_1 1 0 2 NJ 530 330J
preplace netloc u_led_inst_0_INIT_AXI_TXN 1 1 2 390 390 760
preplace netloc u_led_inst_0_INIT_AXI_TXN_SUB 1 1 2 380 380 770
preplace netloc u_led_inst_0_LED 1 2 1 NJ 670
preplace netloc util_vector_logic_0_Res 1 1 1 340 440n
preplace netloc xlconstant_0_dout 1 1 1 NJ 590
preplace netloc Conn1 1 2 1 NJ 230
preplace netloc Conn2 1 2 1 NJ 50
levelinfo -pg 1 0 180 580 800
pagesize -pg 1 -db -bbox -sgen -170 -10 920 810
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: intercon_wrapper
proc create_hier_cell_intercon_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_intercon_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S01_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S02_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S03_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S04_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S05_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S06_AXI


  # Create pins
  create_bd_pin -dir I -type clk M00_ACLK
  create_bd_pin -dir I -type rst M00_ARESETN

  # Create instance: axi_mem_intercon, and set properties
  set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
  set_property -dict [list \
    CONFIG.M00_HAS_DATA_FIFO {1} \
    CONFIG.M00_HAS_REGSLICE {3} \
    CONFIG.NUM_MI {1} \
    CONFIG.NUM_SI {7} \
    CONFIG.S00_HAS_REGSLICE {3} \
    CONFIG.S01_HAS_REGSLICE {3} \
    CONFIG.S02_HAS_REGSLICE {3} \
    CONFIG.S03_HAS_REGSLICE {3} \
    CONFIG.S04_HAS_REGSLICE {3} \
    CONFIG.S05_HAS_REGSLICE {3} \
  ] $axi_mem_intercon


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S01_AXI] [get_bd_intf_pins axi_mem_intercon/S01_AXI]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S02_AXI] [get_bd_intf_pins axi_mem_intercon/S02_AXI]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins M00_AXI] [get_bd_intf_pins axi_mem_intercon/M00_AXI]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins S03_AXI] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
  connect_bd_intf_net -intf_net S04_AXI_1 [get_bd_intf_pins S04_AXI] [get_bd_intf_pins axi_mem_intercon/S04_AXI]
  connect_bd_intf_net -intf_net S05_AXI_1 [get_bd_intf_pins S05_AXI] [get_bd_intf_pins axi_mem_intercon/S05_AXI]
  connect_bd_intf_net -intf_net S06_AXI_1 [get_bd_intf_pins S06_AXI] [get_bd_intf_pins axi_mem_intercon/S06_AXI]

  # Create port connections
  connect_bd_net -net M00_ACLK_1 [get_bd_pins M00_ACLK] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins axi_mem_intercon/S04_ACLK] [get_bd_pins axi_mem_intercon/S05_ACLK] [get_bd_pins axi_mem_intercon/S06_ACLK]
  connect_bd_net -net M00_ARESETN_1 [get_bd_pins M00_ARESETN] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins axi_mem_intercon/S04_ARESETN] [get_bd_pins axi_mem_intercon/S05_ARESETN] [get_bd_pins axi_mem_intercon/S06_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: fnet_wrapper
proc create_hier_cell_fnet_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_fnet_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 s00_axis_data


  # Create pins
  create_bd_pin -dir I SFP0RXN
  create_bd_pin -dir I SFP0RXP
  create_bd_pin -dir O SFP0TXN
  create_bd_pin -dir O SFP0TXP
  create_bd_pin -dir I SFP_CLK_N
  create_bd_pin -dir I SFP_CLK_P
  create_bd_pin -dir I clk25_in_0
  create_bd_pin -dir I clk_in_0
  create_bd_pin -dir I -type clk independent_clock_0
  create_bd_pin -dir I -type rst m00_axi_aresetn
  create_bd_pin -dir O regacc_done
  create_bd_pin -dir I -type rst reset_vio_0
  create_bd_pin -dir O user_data_free
  create_bd_pin -dir O -type rst user_data_reset

  # Create instance: data_gen_user_0, and set properties
  set block_name data_gen_user
  set block_cell_name data_gen_user_0
  if { [catch {set data_gen_user_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $data_gen_user_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: data_receiver_v1_0_0, and set properties
  set block_name data_receiver_v1_0
  set block_cell_name data_receiver_v1_0_0
  if { [catch {set data_receiver_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $data_receiver_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: fakernet
  create_hier_cell_fakernet $hier_obj fakernet

  # Create instance: native_to_axi_lite_v_0, and set properties
  set block_name native_to_axi_lite_v1_0
  set block_cell_name native_to_axi_lite_v_0
  if { [catch {set native_to_axi_lite_v_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $native_to_axi_lite_v_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} $native_to_axi_lite_v_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins s00_axis_data] [get_bd_intf_pins data_receiver_v1_0_0/s00_axis]
  connect_bd_intf_net -intf_net native_to_axi_lite_v_0_m00_axi [get_bd_intf_pins m00_axi] [get_bd_intf_pins native_to_axi_lite_v_0/m00_axi]

  # Create port connections
  connect_bd_net -net clk25_in_0_1 [get_bd_pins clk25_in_0] [get_bd_pins fakernet/clk25_in_0]
  connect_bd_net -net clk_in_0_1 [get_bd_pins clk_in_0] [get_bd_pins data_gen_user_0/clk] [get_bd_pins data_receiver_v1_0_0/s00_axis_aclk] [get_bd_pins fakernet/clk_in_0] [get_bd_pins native_to_axi_lite_v_0/m00_axi_aclk]
  connect_bd_net -net data_receiver_v1_0_0_event_commit [get_bd_pins data_receiver_v1_0_0/event_commit] [get_bd_pins fakernet/user_data_commit]
  connect_bd_net -net data_receiver_v1_0_0_event_commit_len [get_bd_pins data_receiver_v1_0_0/event_commit_len] [get_bd_pins fakernet/user_data_commit_len]
  connect_bd_net -net data_receiver_v1_0_0_event_offset [get_bd_pins data_receiver_v1_0_0/event_offset] [get_bd_pins fakernet/user_data_offset]
  connect_bd_net -net data_receiver_v1_0_0_event_word [get_bd_pins data_receiver_v1_0_0/event_word] [get_bd_pins fakernet/user_data_word]
  connect_bd_net -net data_receiver_v1_0_0_event_write [get_bd_pins data_receiver_v1_0_0/event_write] [get_bd_pins fakernet/user_data_write]
  connect_bd_net -net fakernet_regacc_addr_o [get_bd_pins fakernet/regacc_addr_o] [get_bd_pins native_to_axi_lite_v_0/regacc_addr]
  connect_bd_net -net fakernet_regacc_data_wr_o [get_bd_pins fakernet/regacc_data_wr_o] [get_bd_pins native_to_axi_lite_v_0/regacc_data_wr]
  connect_bd_net -net fakernet_regacc_read_o [get_bd_pins fakernet/regacc_read_o] [get_bd_pins native_to_axi_lite_v_0/regacc_read]
  connect_bd_net -net fakernet_txn_0 [get_bd_pins SFP0TXN] [get_bd_pins fakernet/txn_0]
  connect_bd_net -net fakernet_txp_0 [get_bd_pins SFP0TXP] [get_bd_pins fakernet/txp_0]
  connect_bd_net -net fakernet_user_data_free [get_bd_pins user_data_free] [get_bd_pins data_receiver_v1_0_0/event_free] [get_bd_pins fakernet/user_data_free]
  connect_bd_net -net fakernet_user_data_reset [get_bd_pins user_data_reset] [get_bd_pins fakernet/user_data_reset]
  connect_bd_net -net gtrefclk_n_0_1 [get_bd_pins SFP_CLK_N] [get_bd_pins fakernet/gtrefclk_n_0]
  connect_bd_net -net gtrefclk_p_0_1 [get_bd_pins SFP_CLK_P] [get_bd_pins fakernet/gtrefclk_p_0]
  connect_bd_net -net independent_clock_0_1 [get_bd_pins independent_clock_0] [get_bd_pins fakernet/independent_clock_0]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins data_receiver_v1_0_0/s00_axis_aresetn] [get_bd_pins fakernet/m00_axi_aresetn] [get_bd_pins native_to_axi_lite_v_0/m00_axi_aresetn]
  connect_bd_net -net native_to_axi_lite_v_0_regacc_data_rd [get_bd_pins fakernet/regacc_data_rd_i] [get_bd_pins native_to_axi_lite_v_0/regacc_data_rd]
  connect_bd_net -net native_to_axi_lite_v_0_regacc_done [get_bd_pins fakernet/regacc_done_i] [get_bd_pins native_to_axi_lite_v_0/regacc_done]
  connect_bd_net -net reg_switch_0_regacc_done_o [get_bd_pins regacc_done] [get_bd_pins fakernet/regacc_done]
  connect_bd_net -net reg_switch_0_regacc_write_o [get_bd_pins fakernet/regacc_write_o] [get_bd_pins native_to_axi_lite_v_0/m00_axi_init_axi_txn] [get_bd_pins native_to_axi_lite_v_0/regacc_write]
  connect_bd_net -net reset_vio_0_1 [get_bd_pins reset_vio_0] [get_bd_pins fakernet/reset_vio_0]
  connect_bd_net -net rxn_0_1 [get_bd_pins SFP0RXN] [get_bd_pins fakernet/rxn_0]
  connect_bd_net -net rxp_0_1 [get_bd_pins SFP0RXP] [get_bd_pins fakernet/rxp_0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: clock_wrapper
proc create_hier_cell_clock_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_clock_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk BASECLK
  create_bd_pin -dir O -type clk clk_out1
  create_bd_pin -dir O -type clk clk_out2
  create_bd_pin -dir O -type clk clk_out3
  create_bd_pin -dir O -type clk clk_out4
  create_bd_pin -dir O -type clk clk_out5
  create_bd_pin -dir O -type clk clk_out6
  create_bd_pin -dir O -type clk clk_out7

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [list \
    CONFIG.AUTO_PRIMITIVE {MMCM} \
    CONFIG.CLKIN1_JITTER_PS {250.0} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {139.963} \
    CONFIG.CLKOUT1_PHASE_ERROR {137.290} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40.000} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT2_JITTER {149.805} \
    CONFIG.CLKOUT2_PHASE_ERROR {137.290} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT3_JITTER {135.568} \
    CONFIG.CLKOUT3_PHASE_ERROR {137.290} \
    CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {50} \
    CONFIG.CLKOUT3_USED {true} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT4_JITTER {119.250} \
    CONFIG.CLKOUT4_PHASE_ERROR {137.290} \
    CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {125} \
    CONFIG.CLKOUT4_USED {true} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT5_JITTER {106.014} \
    CONFIG.CLKOUT5_PHASE_ERROR {137.290} \
    CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {300} \
    CONFIG.CLKOUT5_USED {true} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT6_JITTER {180.876} \
    CONFIG.CLKOUT6_PHASE_ERROR {191.950} \
    CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.0} \
    CONFIG.CLKOUT6_USED {false} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {37.500} \
    CONFIG.MMCM_CLKIN1_PERIOD {25.000} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {37.500} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {60} \
    CONFIG.MMCM_CLKOUT2_DIVIDE {30} \
    CONFIG.MMCM_CLKOUT3_DIVIDE {12} \
    CONFIG.MMCM_CLKOUT4_DIVIDE {5} \
    CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
    CONFIG.MMCM_COMPENSATION {AUTO} \
    CONFIG.NUM_OUT_CLKS {5} \
    CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
    CONFIG.PRIMITIVE {Auto} \
    CONFIG.PRIM_IN_FREQ {40.000} \
    CONFIG.USE_LOCKED {false} \
    CONFIG.USE_RESET {false} \
  ] $clk_wiz_0


  # Create instance: clk_wiz_1, and set properties
  set clk_wiz_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1 ]
  set_property -dict [list \
    CONFIG.AUTO_PRIMITIVE {MMCM} \
    CONFIG.CLKIN1_JITTER_PS {250.0} \
    CONFIG.CLKOUT1_DRIVES {Buffer} \
    CONFIG.CLKOUT1_JITTER {128.655} \
    CONFIG.CLKOUT1_PHASE_ERROR {166.174} \
    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {320.000} \
    CONFIG.CLKOUT2_DRIVES {Buffer} \
    CONFIG.CLKOUT2_JITTER {129.867} \
    CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
    CONFIG.CLKOUT2_PHASE_ERROR {166.174} \
    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300} \
    CONFIG.CLKOUT2_USED {true} \
    CONFIG.CLKOUT3_DRIVES {Buffer} \
    CONFIG.CLKOUT3_JITTER {121.907} \
    CONFIG.CLKOUT3_PHASE_ERROR {154.081} \
    CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
    CONFIG.CLKOUT3_USED {false} \
    CONFIG.CLKOUT4_DRIVES {Buffer} \
    CONFIG.CLKOUT5_DRIVES {Buffer} \
    CONFIG.CLKOUT6_DRIVES {Buffer} \
    CONFIG.CLKOUT7_DRIVES {Buffer} \
    CONFIG.ENABLE_CLOCK_MONITOR {false} \
    CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
    CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
    CONFIG.MMCM_CLKFBOUT_MULT_F {30.000} \
    CONFIG.MMCM_CLKIN1_PERIOD {25.000} \
    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
    CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
    CONFIG.MMCM_CLKOUT1_DIVIDE {4} \
    CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
    CONFIG.MMCM_COMPENSATION {AUTO} \
    CONFIG.NUM_OUT_CLKS {2} \
    CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {true} \
    CONFIG.PRIMITIVE {Auto} \
    CONFIG.PRIM_IN_FREQ {40.000} \
    CONFIG.PRIM_SOURCE {Global_buffer} \
    CONFIG.USE_DYN_PHASE_SHIFT {false} \
    CONFIG.USE_LOCKED {false} \
    CONFIG.USE_POWER_DOWN {false} \
    CONFIG.USE_RESET {false} \
    CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  ] $clk_wiz_1


  # Create port connections
  connect_bd_net -net BASECLK_1 [get_bd_pins BASECLK] [get_bd_pins clk_wiz_0/clk_in1]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_out1] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_wiz_1/clk_in1]
  connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins clk_out3] [get_bd_pins clk_wiz_0/clk_out2]
  connect_bd_net -net clk_wiz_0_clk_out3 [get_bd_pins clk_out4] [get_bd_pins clk_wiz_0/clk_out3]
  connect_bd_net -net clk_wiz_0_clk_out4 [get_bd_pins clk_out5] [get_bd_pins clk_wiz_0/clk_out4]
  connect_bd_net -net clk_wiz_0_clk_out5 [get_bd_pins clk_out7] [get_bd_pins clk_wiz_0/clk_out5]
  connect_bd_net -net clk_wiz_1_clk_out1 [get_bd_pins clk_out2] [get_bd_pins clk_wiz_1/clk_out1]
  connect_bd_net -net clk_wiz_1_clk_out2 [get_bd_pins clk_out6] [get_bd_pins clk_wiz_1/clk_out2]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: appUnit
proc create_hier_cell_appUnit { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_appUnit() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_data


  # Create pins
  create_bd_pin -dir I -from 10 -to 0 SO0
  create_bd_pin -dir I -from 10 -to 0 SO1
  create_bd_pin -dir I -from 10 -to 0 SO2
  create_bd_pin -dir I -from 10 -to 0 SO3
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I -type clk clk125MHz
  create_bd_pin -dir I en
  create_bd_pin -dir I -type rst event_reset
  create_bd_pin -dir I -type rst s_axis_aresetn_0
  create_bd_pin -dir I -type clk user_clk

  # Create instance: async_fifos
  create_hier_cell_async_fifos $hier_obj async_fifos

  # Create instance: das_rx_0, and set properties
  set block_name das_rx
  set block_cell_name das_rx_0
  if { [catch {set das_rx_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $das_rx_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: data_processor_0, and set properties
  set block_name data_processor
  set block_cell_name data_processor_0
  if { [catch {set data_processor_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $data_processor_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: data_sender_wrapper
  create_hier_cell_data_sender_wrapper $hier_obj data_sender_wrapper

  # Create instance: event_builder_v0_1_0, and set properties
  set block_name event_builder_v0_1
  set block_cell_name event_builder_v0_1_0
  if { [catch {set event_builder_v0_1_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $event_builder_v0_1_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: trigger_manager_0, and set properties
  set block_name trigger_manager
  set block_cell_name trigger_manager_0
  if { [catch {set trigger_manager_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $trigger_manager_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xpm_cdc_gen_0, and set properties
  set xpm_cdc_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_0 ]
  set_property CONFIG.CDC_TYPE {xpm_cdc_single} $xpm_cdc_gen_0


  # Create interface connections
  connect_bd_intf_net -intf_net data_sender_wrapper_M_AXIS_data [get_bd_intf_pins M_AXIS_data] [get_bd_intf_pins data_sender_wrapper/M_AXIS_data]

  # Create port connections
  connect_bd_net -net async_fifos_dout [get_bd_pins async_fifos/dout] [get_bd_pins data_processor_0/fifo_data_i]
  connect_bd_net -net async_fifos_dout1 [get_bd_pins async_fifos/full] [get_bd_pins das_rx_0/full]
  connect_bd_net -net clk1_1 [get_bd_pins clk125MHz] [get_bd_pins async_fifos/clk125MHz] [get_bd_pins data_processor_0/clk] [get_bd_pins data_sender_wrapper/clk125MHz] [get_bd_pins event_builder_v0_1_0/clk]
  connect_bd_net -net clk_1 [get_bd_pins clk] [get_bd_pins async_fifos/clk] [get_bd_pins das_rx_0/clk_SO] [get_bd_pins xpm_cdc_gen_0/dest_clk]
  connect_bd_net -net das_rx_0_bus0 [get_bd_pins async_fifos/din2] [get_bd_pins das_rx_0/bus0]
  connect_bd_net -net das_rx_0_bus1 [get_bd_pins async_fifos/din1] [get_bd_pins das_rx_0/bus1]
  connect_bd_net -net das_rx_0_bus2 [get_bd_pins async_fifos/din] [get_bd_pins das_rx_0/bus2]
  connect_bd_net -net das_rx_0_bus3 [get_bd_pins async_fifos/din3] [get_bd_pins das_rx_0/bus3]
  connect_bd_net -net das_rx_0_wr_en0 [get_bd_pins async_fifos/wr_en0] [get_bd_pins das_rx_0/wr_en0]
  connect_bd_net -net das_rx_0_wr_en1 [get_bd_pins async_fifos/wr_en1] [get_bd_pins das_rx_0/wr_en1]
  connect_bd_net -net das_rx_0_wr_en2 [get_bd_pins async_fifos/wr_en2] [get_bd_pins das_rx_0/wr_en2]
  connect_bd_net -net das_rx_0_wr_en3 [get_bd_pins async_fifos/wr_en3] [get_bd_pins das_rx_0/wr_en3]
  connect_bd_net -net data_processor_0_bus_sel [get_bd_pins data_processor_0/bus_sel] [get_bd_pins event_builder_v0_1_0/bus_sel_i]
  connect_bd_net -net data_processor_0_busy [get_bd_pins data_processor_0/busy] [get_bd_pins trigger_manager_0/busy_i]
  connect_bd_net -net data_processor_0_data_o [get_bd_pins data_processor_0/data_out] [get_bd_pins event_builder_v0_1_0/data_i]
  connect_bd_net -net data_processor_0_last_data [get_bd_pins data_processor_0/last_data] [get_bd_pins event_builder_v0_1_0/last_data]
  connect_bd_net -net data_processor_0_req [get_bd_pins async_fifos/req] [get_bd_pins data_processor_0/req]
  connect_bd_net -net data_processor_0_samples_o [get_bd_pins data_processor_0/samples_o] [get_bd_pins event_builder_v0_1_0/sample_cnt_i]
  connect_bd_net -net data_processor_0_valid [get_bd_pins data_processor_0/valid] [get_bd_pins event_builder_v0_1_0/data_wr_i]
  connect_bd_net -net data_sender_wrapper_full [get_bd_pins data_sender_wrapper/full] [get_bd_pins event_builder_v0_1_0/full_i]
  connect_bd_net -net en_1 [get_bd_pins en] [get_bd_pins das_rx_0/en]
  connect_bd_net -net event_builder_v0_1_0_busy [get_bd_pins data_processor_0/busy_i] [get_bd_pins event_builder_v0_1_0/busy]
  connect_bd_net -net event_builder_v0_1_0_data_ack [get_bd_pins data_processor_0/ack] [get_bd_pins event_builder_v0_1_0/data_ack]
  connect_bd_net -net event_builder_v0_1_0_data_o [get_bd_pins data_sender_wrapper/data] [get_bd_pins event_builder_v0_1_0/data_o]
  connect_bd_net -net event_builder_v0_1_0_data_wr_o [get_bd_pins data_sender_wrapper/wr] [get_bd_pins event_builder_v0_1_0/data_wr_o]
  connect_bd_net -net event_reset_1 [get_bd_pins event_reset] [get_bd_pins data_processor_0/event_reset]
  connect_bd_net -net probe_in0_1 [get_bd_pins SO0] [get_bd_pins das_rx_0/SO0] [get_bd_pins trigger_manager_0/SO0]
  connect_bd_net -net probe_in1_1 [get_bd_pins SO1] [get_bd_pins das_rx_0/SO1]
  connect_bd_net -net probe_in2_1 [get_bd_pins SO2] [get_bd_pins das_rx_0/SO2]
  connect_bd_net -net probe_in3_1 [get_bd_pins SO3] [get_bd_pins das_rx_0/SO3]
  connect_bd_net -net s_axis_aresetn_0_1 [get_bd_pins s_axis_aresetn_0] [get_bd_pins async_fifos/s_axis_aresetn_0] [get_bd_pins data_sender_wrapper/s_axis_aresetn_0]
  connect_bd_net -net trigger_manager_0_busy [get_bd_pins trigger_manager_0/en] [get_bd_pins xpm_cdc_gen_0/src_in]
  connect_bd_net -net trigger_manager_0_samples [get_bd_pins data_processor_0/samples_i] [get_bd_pins trigger_manager_0/samples]
  connect_bd_net -net trigger_manager_0_trg [get_bd_pins data_processor_0/trg] [get_bd_pins trigger_manager_0/trg]
  connect_bd_net -net user_clk_1 [get_bd_pins user_clk] [get_bd_pins das_rx_0/user_clk] [get_bd_pins trigger_manager_0/clk] [get_bd_pins xpm_cdc_gen_0/src_clk]
  connect_bd_net -net xpm_cdc_gen_0_dest_out [get_bd_pins async_fifos/wr_gate] [get_bd_pins xpm_cdc_gen_0/dest_out]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SO_receiver
proc create_hier_cell_SO_receiver { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SO_receiver() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi


  # Create pins
  create_bd_pin -dir O -from 10 -to 0 IBUF_OUT0
  create_bd_pin -dir O -from 10 -to 0 IBUF_OUT1
  create_bd_pin -dir O -from 10 -to 0 IBUF_OUT2
  create_bd_pin -dir O -from 10 -to 0 IBUF_OUT3
  create_bd_pin -dir I -from 10 -to 0 -type clk SO0N
  create_bd_pin -dir I -from 10 -to 0 -type clk SO0P
  create_bd_pin -dir I -from 10 -to 0 -type clk SO1N
  create_bd_pin -dir I -from 10 -to 0 -type clk SO1P
  create_bd_pin -dir I -from 10 -to 0 -type clk SO2N
  create_bd_pin -dir I -from 10 -to 0 -type clk SO2P
  create_bd_pin -dir I -from 10 -to 0 -type clk SO3N
  create_bd_pin -dir I -from 10 -to 0 -type clk SO3P
  create_bd_pin -dir I areset
  create_bd_pin -dir I areset_ref
  create_bd_pin -dir I -from 0 -to 0 -type rst areset_ref2
  create_bd_pin -dir I -type clk clk
  create_bd_pin -dir I -type clk idelay_refclk
  create_bd_pin -dir I idelay_refclk2
  create_bd_pin -dir I -type clk m00_axi_aclk
  create_bd_pin -dir I -type rst m00_axi_aresetn
  create_bd_pin -dir O ready
  create_bd_pin -dir O trg

  # Create instance: delay_adjust_init_v1_0, and set properties
  set block_name delay_adjust_init_v1_0
  set block_cell_name delay_adjust_init_v1_0
  if { [catch {set delay_adjust_init_v1_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $delay_adjust_init_v1_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.TARGET_ADDRESS {0x00001000} \
  ] $delay_adjust_init_v1_0


  # Create instance: idelay_top_v2_0, and set properties
  set block_name idelay_top_v2
  set block_cell_name idelay_top_v2_0
  if { [catch {set idelay_top_v2_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $idelay_top_v2_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net delay_adjust_init_v1_0_m00_axi [get_bd_intf_pins m00_axi] [get_bd_intf_pins delay_adjust_init_v1_0/m00_axi]

  # Create port connections
  connect_bd_net -net SO0N_1 [get_bd_pins SO0N] [get_bd_pins idelay_top_v2_0/SO0_n]
  connect_bd_net -net SO0P_1 [get_bd_pins SO0P] [get_bd_pins idelay_top_v2_0/SO0_p]
  connect_bd_net -net SO1N_1 [get_bd_pins SO1N] [get_bd_pins idelay_top_v2_0/SO1_n]
  connect_bd_net -net SO1P_1 [get_bd_pins SO1P] [get_bd_pins idelay_top_v2_0/SO1_p]
  connect_bd_net -net SO2N_1 [get_bd_pins SO2N] [get_bd_pins idelay_top_v2_0/SO2_n]
  connect_bd_net -net SO2P_1 [get_bd_pins SO2P] [get_bd_pins idelay_top_v2_0/SO2_p]
  connect_bd_net -net SO3N_1 [get_bd_pins SO3N] [get_bd_pins idelay_top_v2_0/SO3_n]
  connect_bd_net -net SO3P_1 [get_bd_pins SO3P] [get_bd_pins idelay_top_v2_0/SO3_p]
  connect_bd_net -net areset_1 [get_bd_pins areset] [get_bd_pins idelay_top_v2_0/areset]
  connect_bd_net -net areset_ref2_1 [get_bd_pins areset_ref2] [get_bd_pins idelay_top_v2_0/areset_ref2]
  connect_bd_net -net areset_ref_1 [get_bd_pins areset_ref] [get_bd_pins idelay_top_v2_0/areset_ref]
  connect_bd_net -net clk_1 [get_bd_pins clk] [get_bd_pins idelay_top_v2_0/clk]
  connect_bd_net -net delay_adjust_init_v1_0_init_adjust [get_bd_pins delay_adjust_init_v1_0/init_adjust] [get_bd_pins idelay_top_v2_0/init]
  connect_bd_net -net idelay_refclk2_1 [get_bd_pins idelay_refclk2] [get_bd_pins idelay_top_v2_0/idelay_refclk2]
  connect_bd_net -net idelay_refclk_1 [get_bd_pins idelay_refclk] [get_bd_pins idelay_top_v2_0/idelay_refclk]
  connect_bd_net -net idelay_top_v2_0_SO0_out [get_bd_pins IBUF_OUT0] [get_bd_pins idelay_top_v2_0/SO0_out]
  connect_bd_net -net idelay_top_v2_0_SO1_out [get_bd_pins IBUF_OUT1] [get_bd_pins idelay_top_v2_0/SO1_out]
  connect_bd_net -net idelay_top_v2_0_SO2_out [get_bd_pins IBUF_OUT2] [get_bd_pins idelay_top_v2_0/SO2_out]
  connect_bd_net -net idelay_top_v2_0_SO3_out [get_bd_pins IBUF_OUT3] [get_bd_pins idelay_top_v2_0/SO3_out]
  connect_bd_net -net idelay_top_v2_0_ready [get_bd_pins ready] [get_bd_pins idelay_top_v2_0/ready]
  connect_bd_net -net idelay_top_v2_0_trg [get_bd_pins trg] [get_bd_pins idelay_top_v2_0/trg_en]
  connect_bd_net -net m00_axi_aclk_1 [get_bd_pins m00_axi_aclk] [get_bd_pins delay_adjust_init_v1_0/m00_axi_aclk]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins delay_adjust_init_v1_0/m00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SAMPA_I2C_wrapper
proc create_hier_cell_SAMPA_I2C_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SAMPA_I2C_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi1


  # Create pins
  create_bd_pin -dir IO S_I2C_SCL
  create_bd_pin -dir IO S_I2C_SDA
  create_bd_pin -dir I -type clk m00_axi_aclk
  create_bd_pin -dir I -type rst m00_axi_aresetn
  create_bd_pin -dir I -type clk s_axi_aclk

  # Create instance: I2C_Controller_v1_0_0, and set properties
  set block_name I2C_Controller_v1_0
  set block_cell_name I2C_Controller_v1_0_0
  if { [catch {set I2C_Controller_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $I2C_Controller_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.C_M01_AXI_TARGET_SLAVE_BASE_ADDR {0x40000000} \
  ] $I2C_Controller_v1_0_0


  # Create instance: axi_iic_0, and set properties
  set axi_iic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.1 axi_iic_0 ]
  set_property -dict [list \
    CONFIG.C_SDA_LEVEL {0} \
    CONFIG.IIC_FREQ_KHZ {1000} \
    CONFIG.TEN_BIT_ADR {10_bit} \
  ] $axi_iic_0


  # Create instance: init_i2c_v1_0_0, and set properties
  set block_name init_i2c_v1_0
  set block_cell_name init_i2c_v1_0_0
  if { [catch {set init_i2c_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $init_i2c_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.TARGET_ADDRESS {0x00000400} \
    CONFIG.TXN_TIMING {0x0100000} \
  ] $init_i2c_v1_0_0


  # Create instance: iobuf_vhdl_0, and set properties
  set block_name iobuf_vhdl
  set block_cell_name iobuf_vhdl_0
  if { [catch {set iobuf_vhdl_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $iobuf_vhdl_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: iobuf_vhdl_1, and set properties
  set block_name iobuf_vhdl
  set block_cell_name iobuf_vhdl_1
  if { [catch {set iobuf_vhdl_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $iobuf_vhdl_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins m00_axi] [get_bd_intf_pins I2C_Controller_v1_0_0/m00_axi]
  connect_bd_intf_net -intf_net I2C_Controller_v1_0_0_m01_axi [get_bd_intf_pins I2C_Controller_v1_0_0/m01_axi] [get_bd_intf_pins axi_iic_0/S_AXI]
  connect_bd_intf_net -intf_net init_i2c_v1_0_0_m00_axi [get_bd_intf_pins m00_axi1] [get_bd_intf_pins init_i2c_v1_0_0/m00_axi]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins S_I2C_SDA] [get_bd_pins iobuf_vhdl_1/io]
  connect_bd_net -net Net1 [get_bd_pins S_I2C_SCL] [get_bd_pins iobuf_vhdl_0/io]
  connect_bd_net -net axi_iic_0_scl_o [get_bd_pins axi_iic_0/scl_o] [get_bd_pins iobuf_vhdl_0/i]
  connect_bd_net -net axi_iic_0_scl_t [get_bd_pins axi_iic_0/scl_t] [get_bd_pins iobuf_vhdl_0/t]
  connect_bd_net -net axi_iic_0_sda_o [get_bd_pins axi_iic_0/sda_o] [get_bd_pins iobuf_vhdl_1/i]
  connect_bd_net -net axi_iic_0_sda_t [get_bd_pins axi_iic_0/sda_t] [get_bd_pins iobuf_vhdl_1/t]
  connect_bd_net -net init_i2c_v1_0_0_init_i2c_rd [get_bd_pins I2C_Controller_v1_0_0/start_i2c_read] [get_bd_pins init_i2c_v1_0_0/init_i2c_rd]
  connect_bd_net -net init_i2c_v1_0_0_init_i2c_wr [get_bd_pins I2C_Controller_v1_0_0/start_i2c_write] [get_bd_pins init_i2c_v1_0_0/init_i2c_wr]
  connect_bd_net -net iobuf_vhdl_0_o [get_bd_pins axi_iic_0/scl_i] [get_bd_pins iobuf_vhdl_0/o]
  connect_bd_net -net iobuf_vhdl_1_o [get_bd_pins axi_iic_0/sda_i] [get_bd_pins iobuf_vhdl_1/o]
  connect_bd_net -net m00_axi_aclk_1 [get_bd_pins m00_axi_aclk] [get_bd_pins I2C_Controller_v1_0_0/m00_axi_aclk] [get_bd_pins init_i2c_v1_0_0/m00_axi_aclk]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins I2C_Controller_v1_0_0/m00_axi_aresetn] [get_bd_pins I2C_Controller_v1_0_0/m01_axi_aresetn] [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins init_i2c_v1_0_0/m00_axi_aresetn]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins I2C_Controller_v1_0_0/m01_axi_aclk] [get_bd_pins axi_iic_0/s_axi_aclk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Config_wrapper
proc create_hier_cell_Config_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_Config_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m00_axi


  # Create pins
  create_bd_pin -dir O -from 0 -to 0 -type clk BX_SYNC_TRG_N
  create_bd_pin -dir O -from 0 -to 0 -type clk BX_SYNC_TRG_P
  create_bd_pin -dir O -from 0 -to 0 CG0
  create_bd_pin -dir O -from 0 -to 0 CG1
  create_bd_pin -dir O -from 0 -to 0 CTS
  create_bd_pin -dir O -from 0 -to 0 -type clk HBTRG_N
  create_bd_pin -dir O -from 0 -to 0 -type clk HBTRG_P
  create_bd_pin -dir O -from 3 -to 0 -type clk HRSTB_N
  create_bd_pin -dir O -from 3 -to 0 -type clk HRSTB_P
  create_bd_pin -dir O -from 0 -to 0 POL
  create_bd_pin -dir O SAMPA_EN_A
  create_bd_pin -dir I -type clk clk_in1
  create_bd_pin -dir I -type clk m00_axi_aclk
  create_bd_pin -dir I -type rst m00_axi_aresetn

  # Create instance: Const_wrapper
  create_hier_cell_Const_wrapper $hier_obj Const_wrapper

  # Create instance: SAMPA_PON_v1_0_0, and set properties
  set block_name SAMPA_PON_v1_0
  set block_cell_name SAMPA_PON_v1_0_0
  if { [catch {set SAMPA_PON_v1_0_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $SAMPA_PON_v1_0_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [list \
    CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0xC0000000} \
    CONFIG.POWER_ON_ADDRESS {0x00000800} \
  ] $SAMPA_PON_v1_0_0


  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins m00_axi] [get_bd_intf_pins SAMPA_PON_v1_0_0/m00_axi]

  # Create port connections
  connect_bd_net -net Const_wrapper_BX_SYNC_TRG_N [get_bd_pins BX_SYNC_TRG_N] [get_bd_pins Const_wrapper/BX_SYNC_TRG_N]
  connect_bd_net -net Const_wrapper_BX_SYNC_TRG_P [get_bd_pins BX_SYNC_TRG_P] [get_bd_pins Const_wrapper/BX_SYNC_TRG_P]
  connect_bd_net -net Const_wrapper_HBTRG_N [get_bd_pins HBTRG_N] [get_bd_pins Const_wrapper/HBTRG_N]
  connect_bd_net -net Const_wrapper_HBTRG_P [get_bd_pins HBTRG_P] [get_bd_pins Const_wrapper/HBTRG_P]
  connect_bd_net -net Const_wrapper_HRSTB_N [get_bd_pins HRSTB_N] [get_bd_pins Const_wrapper/HRSTB_N]
  connect_bd_net -net Const_wrapper_HRSTB_P [get_bd_pins HRSTB_P] [get_bd_pins Const_wrapper/HRSTB_P]
  connect_bd_net -net SAMPA_PON_v1_0_0_cg0 [get_bd_pins CG0] [get_bd_pins SAMPA_PON_v1_0_0/cg0]
  connect_bd_net -net SAMPA_PON_v1_0_0_cg1 [get_bd_pins CG1] [get_bd_pins SAMPA_PON_v1_0_0/cg1]
  connect_bd_net -net SAMPA_PON_v1_0_0_cts [get_bd_pins CTS] [get_bd_pins SAMPA_PON_v1_0_0/cts]
  connect_bd_net -net SAMPA_PON_v1_0_0_pol [get_bd_pins POL] [get_bd_pins SAMPA_PON_v1_0_0/pol]
  connect_bd_net -net SAMPA_PON_v1_0_0_sampa_power_on [get_bd_pins SAMPA_EN_A] [get_bd_pins SAMPA_PON_v1_0_0/sampa_power_on]
  connect_bd_net -net clk_in1_1 [get_bd_pins clk_in1] [get_bd_pins Const_wrapper/clk_in1]
  connect_bd_net -net m00_axi_aclk_1 [get_bd_pins m00_axi_aclk] [get_bd_pins SAMPA_PON_v1_0_0/m00_axi_aclk]
  connect_bd_net -net m00_axi_aresetn_1 [get_bd_pins m00_axi_aresetn] [get_bd_pins SAMPA_PON_v1_0_0/m00_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports
  set BASECLK [ create_bd_port -dir I -type clk -freq_hz 40000000 BASECLK ]
  set BX_SYNC_TRG_N [ create_bd_port -dir O -from 0 -to 0 BX_SYNC_TRG_N ]
  set BX_SYNC_TRG_P [ create_bd_port -dir O -from 0 -to 0 BX_SYNC_TRG_P ]
  set CG0 [ create_bd_port -dir O -from 0 -to 0 CG0 ]
  set CG1 [ create_bd_port -dir O -from 0 -to 0 CG1 ]
  set CLKSOIN_N [ create_bd_port -dir O -from 3 -to 0 -type clk CLKSOIN_N ]
  set CLKSOIN_P [ create_bd_port -dir O -from 3 -to 0 -type clk CLKSOIN_P ]
  set CLK_CFG [ create_bd_port -dir O -from 6 -to 0 CLK_CFG ]
  set CTS [ create_bd_port -dir O -from 0 -to 0 CTS ]
  set DIP_SW [ create_bd_port -dir I -from 3 -to 0 DIP_SW ]
  set HBTRG_N [ create_bd_port -dir O -from 0 -to 0 HBTRG_N ]
  set HBTRG_P [ create_bd_port -dir O -from 0 -to 0 HBTRG_P ]
  set HRSTB_N [ create_bd_port -dir O -from 3 -to 0 HRSTB_N ]
  set HRSTB_P [ create_bd_port -dir O -from 3 -to 0 HRSTB_P ]
  set LED [ create_bd_port -dir O -from 3 -to 0 LED ]
  set POL [ create_bd_port -dir O -from 0 -to 0 POL ]
  set PUSH_SW [ create_bd_port -dir I -type rst PUSH_SW ]
  set SAMPA_EN_A [ create_bd_port -dir O SAMPA_EN_A ]
  set SAMPA_EN_D [ create_bd_port -dir O SAMPA_EN_D ]
  set SFP0RXN [ create_bd_port -dir I SFP0RXN ]
  set SFP0RXP [ create_bd_port -dir I SFP0RXP ]
  set SFP0TXN [ create_bd_port -dir O SFP0TXN ]
  set SFP0TXP [ create_bd_port -dir O SFP0TXP ]
  set SFP_CLK_N [ create_bd_port -dir I SFP_CLK_N ]
  set SFP_CLK_P [ create_bd_port -dir I SFP_CLK_P ]
  set SO0N [ create_bd_port -dir I -from 10 -to 0 -type data SO0N ]
  set SO0P [ create_bd_port -dir I -from 10 -to 0 -type data SO0P ]
  set SO1N [ create_bd_port -dir I -from 10 -to 0 -type data SO1N ]
  set SO1P [ create_bd_port -dir I -from 10 -to 0 -type data SO1P ]
  set SO2N [ create_bd_port -dir I -from 10 -to 0 -type data SO2N ]
  set SO2P [ create_bd_port -dir I -from 10 -to 0 -type data SO2P ]
  set SO3N [ create_bd_port -dir I -from 10 -to 0 -type data SO3N ]
  set SO3P [ create_bd_port -dir I -from 10 -to 0 -type data SO3P ]
  set S_I2C_SCL [ create_bd_port -dir IO S_I2C_SCL ]
  set S_I2C_SDA [ create_bd_port -dir IO S_I2C_SDA ]
  set TRG_N [ create_bd_port -dir O -from 3 -to 0 TRG_N ]
  set TRG_P [ create_bd_port -dir O -from 3 -to 0 TRG_P ]

  # Create instance: Config_wrapper
  create_hier_cell_Config_wrapper [current_bd_instance .] Config_wrapper

  # Create instance: OBUFDS_CLKSOIN_0, and set properties
  set block_name OBUFDS_CLKSOIN
  set block_cell_name OBUFDS_CLKSOIN_0
  if { [catch {set OBUFDS_CLKSOIN_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $OBUFDS_CLKSOIN_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: SAMPA_I2C_wrapper
  create_hier_cell_SAMPA_I2C_wrapper [current_bd_instance .] SAMPA_I2C_wrapper

  # Create instance: SO_receiver
  create_hier_cell_SO_receiver [current_bd_instance .] SO_receiver

  # Create instance: appUnit
  create_hier_cell_appUnit [current_bd_instance .] appUnit

  # Create instance: clock_wrapper
  create_hier_cell_clock_wrapper [current_bd_instance .] clock_wrapper

  # Create instance: fnet_wrapper
  create_hier_cell_fnet_wrapper [current_bd_instance .] fnet_wrapper

  # Create instance: intercon_wrapper
  create_hier_cell_intercon_wrapper [current_bd_instance .] intercon_wrapper

  # Create instance: led_module
  create_hier_cell_led_module [current_bd_instance .] led_module

  # Create instance: reg_bram
  create_hier_cell_reg_bram [current_bd_instance .] reg_bram

  # Create instance: reset
  create_hier_cell_reset [current_bd_instance .] reset

  # Create instance: trg_en
  create_hier_cell_trg_en [current_bd_instance .] trg_en

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {0b1010011} \
    CONFIG.CONST_WIDTH {7} \
  ] $xlconstant_0


  # Create interface connections
  connect_bd_intf_net -intf_net S03_AXI_1 [get_bd_intf_pins Config_wrapper/m00_axi] [get_bd_intf_pins intercon_wrapper/S03_AXI]
  connect_bd_intf_net -intf_net SAMPA_I2C_wrapper_m00_axi [get_bd_intf_pins SAMPA_I2C_wrapper/m00_axi] [get_bd_intf_pins intercon_wrapper/S00_AXI]
  connect_bd_intf_net -intf_net SAMPA_I2C_wrapper_m00_axi1 [get_bd_intf_pins SAMPA_I2C_wrapper/m00_axi1] [get_bd_intf_pins intercon_wrapper/S05_AXI]
  connect_bd_intf_net -intf_net SO_receiver_m00_axi [get_bd_intf_pins SO_receiver/m00_axi] [get_bd_intf_pins intercon_wrapper/S06_AXI]
  connect_bd_intf_net -intf_net S_AXI1_1 [get_bd_intf_pins intercon_wrapper/M00_AXI] [get_bd_intf_pins reg_bram/S_AXI1]
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins fnet_wrapper/m00_axi] [get_bd_intf_pins reg_bram/S_AXI]
  connect_bd_intf_net -intf_net appUnit_event_data [get_bd_intf_pins appUnit/M_AXIS_data] [get_bd_intf_pins fnet_wrapper/s00_axis_data]
  connect_bd_intf_net -intf_net led_module_m00_axi [get_bd_intf_pins intercon_wrapper/S01_AXI] [get_bd_intf_pins led_module/m00_axi]
  connect_bd_intf_net -intf_net led_module_m00_axi1 [get_bd_intf_pins intercon_wrapper/S02_AXI] [get_bd_intf_pins led_module/m00_axi1]
  connect_bd_intf_net -intf_net trg_en_m00_axi [get_bd_intf_pins intercon_wrapper/S04_AXI] [get_bd_intf_pins trg_en/m00_axi]

  # Create port connections
  connect_bd_net -net BASECLK_1 [get_bd_ports BASECLK] [get_bd_pins clock_wrapper/BASECLK]
  connect_bd_net -net Config_wrapper_BX_SYNC_TRG_N [get_bd_ports BX_SYNC_TRG_N] [get_bd_pins Config_wrapper/BX_SYNC_TRG_N]
  connect_bd_net -net Config_wrapper_BX_SYNC_TRG_P [get_bd_ports BX_SYNC_TRG_P] [get_bd_pins Config_wrapper/BX_SYNC_TRG_P]
  connect_bd_net -net Config_wrapper_CG0 [get_bd_ports CG0] [get_bd_pins Config_wrapper/CG0]
  connect_bd_net -net Config_wrapper_CG1 [get_bd_ports CG1] [get_bd_pins Config_wrapper/CG1]
  connect_bd_net -net Config_wrapper_CTS [get_bd_ports CTS] [get_bd_pins Config_wrapper/CTS]
  connect_bd_net -net Config_wrapper_HBTRG_N [get_bd_ports HBTRG_N] [get_bd_pins Config_wrapper/HBTRG_N]
  connect_bd_net -net Config_wrapper_HBTRG_P [get_bd_ports HBTRG_P] [get_bd_pins Config_wrapper/HBTRG_P]
  connect_bd_net -net Config_wrapper_HRSTB_N [get_bd_ports HRSTB_N] [get_bd_pins Config_wrapper/HRSTB_N]
  connect_bd_net -net Config_wrapper_HRSTB_P [get_bd_ports HRSTB_P] [get_bd_pins Config_wrapper/HRSTB_P]
  connect_bd_net -net Config_wrapper_POL [get_bd_ports POL] [get_bd_pins Config_wrapper/POL]
  connect_bd_net -net DIP_SW_1 [get_bd_ports DIP_SW] [get_bd_pins led_module/DIP_SW]
  connect_bd_net -net Net [get_bd_ports S_I2C_SDA] [get_bd_pins SAMPA_I2C_wrapper/S_I2C_SDA]
  connect_bd_net -net Net1 [get_bd_ports S_I2C_SCL] [get_bd_pins SAMPA_I2C_wrapper/S_I2C_SCL]
  connect_bd_net -net OBUFDS_CLKSOIN_0_ON [get_bd_ports CLKSOIN_N] [get_bd_pins OBUFDS_CLKSOIN_0/OB]
  connect_bd_net -net OBUFDS_CLKSOIN_0_OP [get_bd_ports CLKSOIN_P] [get_bd_pins OBUFDS_CLKSOIN_0/O]
  connect_bd_net -net PUSH_SW_1 [get_bd_ports PUSH_SW] [get_bd_pins reset/RST]
  connect_bd_net -net SAMPA_PON_v1_0_0_sampa_power_on [get_bd_ports SAMPA_EN_A] [get_bd_ports SAMPA_EN_D] [get_bd_pins Config_wrapper/SAMPA_EN_A] [get_bd_pins led_module/power_on]
  connect_bd_net -net SFP0RXN_1 [get_bd_ports SFP0RXN] [get_bd_pins fnet_wrapper/SFP0RXN]
  connect_bd_net -net SFP0RXP_1 [get_bd_ports SFP0RXP] [get_bd_pins fnet_wrapper/SFP0RXP]
  connect_bd_net -net SFP_CLK_N_1 [get_bd_ports SFP_CLK_N] [get_bd_pins fnet_wrapper/SFP_CLK_N]
  connect_bd_net -net SFP_CLK_P_1 [get_bd_ports SFP_CLK_P] [get_bd_pins fnet_wrapper/SFP_CLK_P]
  connect_bd_net -net SO0N_1 [get_bd_ports SO0N] [get_bd_pins SO_receiver/SO0N]
  connect_bd_net -net SO0P_1 [get_bd_ports SO0P] [get_bd_pins SO_receiver/SO0P]
  connect_bd_net -net SO0_1 [get_bd_pins SO_receiver/IBUF_OUT0] [get_bd_pins appUnit/SO0]
  connect_bd_net -net SO1N_1 [get_bd_ports SO1N] [get_bd_pins SO_receiver/SO1N]
  connect_bd_net -net SO1P_1 [get_bd_ports SO1P] [get_bd_pins SO_receiver/SO1P]
  connect_bd_net -net SO1_1 [get_bd_pins SO_receiver/IBUF_OUT1] [get_bd_pins appUnit/SO1]
  connect_bd_net -net SO2N_1 [get_bd_ports SO2N] [get_bd_pins SO_receiver/SO2N]
  connect_bd_net -net SO2P_1 [get_bd_ports SO2P] [get_bd_pins SO_receiver/SO2P]
  connect_bd_net -net SO2_1 [get_bd_pins SO_receiver/IBUF_OUT2] [get_bd_pins appUnit/SO2]
  connect_bd_net -net SO3N_1 [get_bd_ports SO3N] [get_bd_pins SO_receiver/SO3N]
  connect_bd_net -net SO3P_1 [get_bd_ports SO3P] [get_bd_pins SO_receiver/SO3P]
  connect_bd_net -net SO3_1 [get_bd_pins SO_receiver/IBUF_OUT3] [get_bd_pins appUnit/SO3]
  connect_bd_net -net SO_receiver_trg [get_bd_pins SO_receiver/trg] [get_bd_pins trg_en/init_trg]
  connect_bd_net -net areset_1 [get_bd_pins SO_receiver/areset] [get_bd_pins reset/peripheral_aresetn2]
  connect_bd_net -net clk25_in_0_1 [get_bd_pins clock_wrapper/clk_out3] [get_bd_pins fnet_wrapper/clk25_in_0]
  connect_bd_net -net clk_in_0_1 [get_bd_pins Config_wrapper/m00_axi_aclk] [get_bd_pins SAMPA_I2C_wrapper/m00_axi_aclk] [get_bd_pins SO_receiver/m00_axi_aclk] [get_bd_pins appUnit/clk125MHz] [get_bd_pins clock_wrapper/clk_out5] [get_bd_pins fnet_wrapper/clk_in_0] [get_bd_pins intercon_wrapper/M00_ACLK] [get_bd_pins led_module/clk125MHz] [get_bd_pins reg_bram/s_axi_aclk] [get_bd_pins reset/slowest_sync_clk] [get_bd_pins trg_en/clk]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins Config_wrapper/clk_in1] [get_bd_pins SAMPA_I2C_wrapper/s_axi_aclk] [get_bd_pins appUnit/user_clk] [get_bd_pins clock_wrapper/clk_out1]
  connect_bd_net -net clk_wiz_1_clk_out1 [get_bd_pins OBUFDS_CLKSOIN_0/I] [get_bd_pins SO_receiver/clk] [get_bd_pins appUnit/clk] [get_bd_pins clock_wrapper/clk_out2] [get_bd_pins reset/slowest_sync_clk1]
  connect_bd_net -net clock_wrapper_clk_out6 [get_bd_pins SO_receiver/idelay_refclk] [get_bd_pins clock_wrapper/clk_out6] [get_bd_pins reset/dest_clk]
  connect_bd_net -net dest_clk1_1 [get_bd_pins SO_receiver/idelay_refclk2] [get_bd_pins clock_wrapper/clk_out7] [get_bd_pins reset/dest_clk1]
  connect_bd_net -net en_1 [get_bd_pins SO_receiver/ready] [get_bd_pins appUnit/en]
  connect_bd_net -net event_reset_1 [get_bd_pins appUnit/event_reset] [get_bd_pins fnet_wrapper/user_data_reset] [get_bd_pins reset/ext_reset_in]
  connect_bd_net -net fnet_txn_1 [get_bd_pins fnet_wrapper/regacc_done] [get_bd_pins led_module/fnet_txn]
  connect_bd_net -net fnet_wrapper_SFP0TXN [get_bd_ports SFP0TXN] [get_bd_pins fnet_wrapper/SFP0TXN]
  connect_bd_net -net fnet_wrapper_SFP0TXP [get_bd_ports SFP0TXP] [get_bd_pins fnet_wrapper/SFP0TXP]
  connect_bd_net -net independent_clock_0_1 [get_bd_pins clock_wrapper/clk_out4] [get_bd_pins fnet_wrapper/independent_clock_0]
  connect_bd_net -net led_module_LED [get_bd_ports LED] [get_bd_pins led_module/LED]
  connect_bd_net -net reset_peripheral_aresetn3 [get_bd_pins SO_receiver/areset_ref] [get_bd_pins reset/peripheral_aresetn3]
  connect_bd_net -net reset_peripheral_aresetn4 [get_bd_pins SO_receiver/areset_ref2] [get_bd_pins reset/peripheral_aresetn4]
  connect_bd_net -net rst_clk_wiz_0_125M_peripheral_aresetn [get_bd_pins Config_wrapper/m00_axi_aresetn] [get_bd_pins SAMPA_I2C_wrapper/m00_axi_aresetn] [get_bd_pins SO_receiver/m00_axi_aresetn] [get_bd_pins appUnit/s_axis_aresetn_0] [get_bd_pins fnet_wrapper/m00_axi_aresetn] [get_bd_pins intercon_wrapper/M00_ARESETN] [get_bd_pins led_module/m00_axi_aresetn] [get_bd_pins reg_bram/s_axi_aresetn] [get_bd_pins reset/peripheral_aresetn] [get_bd_pins trg_en/m00_axi_aresetn] [get_bd_pins trg_en/rst]
  connect_bd_net -net trg_en_TRG_N [get_bd_ports TRG_N] [get_bd_pins trg_en/TRG_N]
  connect_bd_net -net trg_en_TRG_P [get_bd_ports TRG_P] [get_bd_pins trg_en/TRG_P]
  connect_bd_net -net vio_0_probe_out0 [get_bd_pins fnet_wrapper/reset_vio_0] [get_bd_pins led_module/reset] [get_bd_pins reset/probe_out0]
  connect_bd_net -net xlconstant_0_dout [get_bd_ports CLK_CFG] [get_bd_pins xlconstant_0/dout]

  # Create address segments
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces Config_wrapper/SAMPA_PON_v1_0_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0x40800000 -range 0x00010000 -target_address_space [get_bd_addr_spaces SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi] [get_bd_addr_segs SAMPA_I2C_wrapper/axi_iic_0/S_AXI/Reg] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces SAMPA_I2C_wrapper/init_i2c_v1_0_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces SO_receiver/delay_adjust_init_v1_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces fnet_wrapper/native_to_axi_lite_v_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces led_module/LED_REG_READ_SEPARAT_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces led_module/LED_REG_READ_SEPARAT_1/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force
  assign_bd_address -offset 0xC0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces trg_en/SAMPA_TRG_EN_v1_0_0/m00_axi] [get_bd_addr_segs reg_bram/axi_bram_ctrl_1/S_AXI/Mem0] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/SO0P_1:true|/SOCLK_wrapper/util_ds_buf_0_OBUF_DS_P:true|/SO3N_1:true|/GPIO/GPIO_IOBUF/util_ds_buf_5_IOBUF_IO_O:true|/BASECLK_1:true|/Const_wrapper/clk_wiz_2_clk_out1:true|/HRSTB_wrapper/util_ds_buf_2_OBUF_DS_N:true|/clock_wrapper/clk_wiz_1_clk_out1:true|/util_ds_buf_4_OBUF_DS_P:true|/clock_wrapper/clk_wiz_0_clk_out4:true|/SO2N_1:true|/util_ds_buf_1_OBUF_DS_P:true|/PUSH_SW_1:true|/SO1P_1:true|/util_ds_buf_3_OBUF_DS_P:true|/SO2P_1:true|/util_ds_buf_4_OBUF_DS_N:true|/clock_wrapper/clk_wiz_1_clk_out2:true|/reset/rst_clk_wiz_0_125M_peripheral_aresetn:true|/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0_gmii_rx_clk:true|/SO3P_1:true|/clock_wrapper/clk_wiz_0_clk_out3:true|/clock_wrapper/clk_wiz_0_clk_out1:true|/util_ds_buf_3_OBUF_DS_N:true|/SO0N_1:true|/SO1N_1:true|/SOCLK_wrapper/util_ds_buf_0_OBUF_DS_N:true|/HRSTB_wrapper/util_ds_buf_2_OBUF_DS_P:true|/clock_wrapper/clk_wiz_0_clk_out5:true|/rst_clk_wiz_1_320M_peripheral_aresetn:true|/util_ds_buf_1_OBUF_DS_N:true|/fnet_wrapper/fakernet/fakernet_top_0_user_data_reset:true|",
   "Default View_ScaleFactor":"0.391999",
   "Default View_TopLeft":"602,-77",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/SO0P_1:false|/SOCLK_wrapper/util_ds_buf_0_OBUF_DS_P:false|/SO3N_1:false|/GPIO/GPIO_IOBUF/util_ds_buf_5_IOBUF_IO_O:false|/BASECLK_1:false|/Const_wrapper/clk_wiz_2_clk_out1:false|/HRSTB_wrapper/util_ds_buf_2_OBUF_DS_N:false|/clock_wrapper/clk_wiz_1_clk_out1:false|/util_ds_buf_4_OBUF_DS_P:false|/clock_wrapper/clk_wiz_0_clk_out4:false|/SO2N_1:false|/util_ds_buf_1_OBUF_DS_P:false|/PUSH_SW_1:false|/SO1P_1:false|/util_ds_buf_3_OBUF_DS_P:false|/SO2P_1:false|/util_ds_buf_4_OBUF_DS_N:false|/clock_wrapper/clk_wiz_1_clk_out2:false|/reset/rst_clk_wiz_0_125M_peripheral_aresetn:false|/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0_gmii_rx_clk:false|/SO3P_1:false|/clock_wrapper/clk_wiz_0_clk_out3:false|/clock_wrapper/clk_wiz_0_clk_out1:false|/util_ds_buf_3_OBUF_DS_N:false|/SO0N_1:false|/SO1N_1:false|/SOCLK_wrapper/util_ds_buf_0_OBUF_DS_N:false|/HRSTB_wrapper/util_ds_buf_2_OBUF_DS_P:false|/clock_wrapper/clk_wiz_0_clk_out5:false|/rst_clk_wiz_1_320M_peripheral_aresetn:false|/util_ds_buf_1_OBUF_DS_N:false|/fnet_wrapper/fakernet/fakernet_top_0_user_data_reset:false|",
   "Interfaces View_ScaleFactor":"0.291691",
   "Interfaces View_TopLeft":"-1375,-14",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "comment_0":"Enter Comments here",
   "comment_1":"POL 1:Neg, 0:Pos

Gain: Shaping Time: (CTS,CG0,CG1)
30mV/fC : 160ns : (low,high,high)
20mV/fC : 160ns : (low,low,high)
  4mV/fC : 300ns : (high,low,low)

other modes are unsuppprted",
   "comment_2":"some SO pins have inverse POL.
proper not gate is added",
   "comment_3":"clkwiz0: 
1: 40MHz
2: 300MHz
3: 25MHz
4: 50MHz
5: 125MHz
clkwiz1:
1: 320MHz",
   "commentid":"comment_0|comment_1|comment_2|comment_3|",
   "font_comment_0":"14",
   "font_comment_1":"14",
   "font_comment_2":"14",
   "font_comment_3":"14",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_SFP0RXN -pg 1 -lvl 0 -x -20 -y 2230 -defaultsOSRD
preplace port port-id_SFP0TXP -pg 1 -lvl 6 -x 2540 -y 2050 -defaultsOSRD
preplace port port-id_SFP_CLK_P -pg 1 -lvl 0 -x -20 -y 2290 -defaultsOSRD
preplace port port-id_SFP_CLK_N -pg 1 -lvl 0 -x -20 -y 2260 -defaultsOSRD
preplace port port-id_SFP0TXN -pg 1 -lvl 6 -x 2540 -y 2380 -defaultsOSRD
preplace port port-id_SFP0RXP -pg 1 -lvl 0 -x -20 -y 2320 -defaultsOSRD
preplace port port-id_BASECLK -pg 1 -lvl 0 -x -20 -y 1480 -defaultsOSRD
preplace port port-id_SAMPA_EN_A -pg 1 -lvl 6 -x 2540 -y 4030 -defaultsOSRD
preplace port port-id_SAMPA_EN_D -pg 1 -lvl 6 -x 2540 -y 4060 -defaultsOSRD
preplace port port-id_PUSH_SW -pg 1 -lvl 0 -x -20 -y 430 -defaultsOSRD
preplace port port-id_S_I2C_SDA -pg 1 -lvl 6 -x 2540 -y 3680 -defaultsOSRD
preplace port port-id_S_I2C_SCL -pg 1 -lvl 6 -x 2540 -y 3710 -defaultsOSRD
preplace portBus LED -pg 1 -lvl 6 -x 2540 -y 2410 -defaultsOSRD
preplace portBus SO1P -pg 1 -lvl 0 -x -20 -y 70 -defaultsOSRD
preplace portBus SO1N -pg 1 -lvl 0 -x -20 -y 100 -defaultsOSRD
preplace portBus SO0N -pg 1 -lvl 0 -x -20 -y 130 -defaultsOSRD
preplace portBus SO0P -pg 1 -lvl 0 -x -20 -y 160 -defaultsOSRD
preplace portBus SO2N -pg 1 -lvl 0 -x -20 -y 190 -defaultsOSRD
preplace portBus SO2P -pg 1 -lvl 0 -x -20 -y 220 -defaultsOSRD
preplace portBus SO3N -pg 1 -lvl 0 -x -20 -y 250 -defaultsOSRD
preplace portBus SO3P -pg 1 -lvl 0 -x -20 -y 280 -defaultsOSRD
preplace portBus TRG_N -pg 1 -lvl 6 -x 2540 -y 2650 -defaultsOSRD
preplace portBus TRG_P -pg 1 -lvl 6 -x 2540 -y 2680 -defaultsOSRD
preplace portBus CLK_CFG -pg 1 -lvl 6 -x 2540 -y 4510 -defaultsOSRD
preplace portBus CLKSOIN_P -pg 1 -lvl 6 -x 2540 -y 730 -defaultsOSRD
preplace portBus CLKSOIN_N -pg 1 -lvl 6 -x 2540 -y 760 -defaultsOSRD
preplace portBus BX_SYNC_TRG_P -pg 1 -lvl 6 -x 2540 -y 4180 -defaultsOSRD
preplace portBus BX_SYNC_TRG_N -pg 1 -lvl 6 -x 2540 -y 4210 -defaultsOSRD
preplace portBus HBTRG_P -pg 1 -lvl 6 -x 2540 -y 4300 -defaultsOSRD
preplace portBus HBTRG_N -pg 1 -lvl 6 -x 2540 -y 4330 -defaultsOSRD
preplace portBus HRSTB_N -pg 1 -lvl 6 -x 2540 -y 4420 -defaultsOSRD
preplace portBus HRSTB_P -pg 1 -lvl 6 -x 2540 -y 4450 -defaultsOSRD
preplace portBus CTS -pg 1 -lvl 6 -x 2540 -y 3970 -defaultsOSRD
preplace portBus POL -pg 1 -lvl 6 -x 2540 -y 4000 -defaultsOSRD
preplace portBus CG0 -pg 1 -lvl 6 -x 2540 -y 3940 -defaultsOSRD
preplace portBus CG1 -pg 1 -lvl 6 -x 2540 -y 3910 -defaultsOSRD
preplace portBus DIP_SW -pg 1 -lvl 0 -x -20 -y 2170 -defaultsOSRD
preplace inst led_module -pg 1 -lvl 3 -x 1180 -y 934 -defaultsOSRD
preplace inst reset -pg 1 -lvl 2 -x 589 -y 460 -defaultsOSRD
preplace inst reg_bram -pg 1 -lvl 5 -x 2220 -y 2138 -defaultsOSRD
preplace inst SAMPA_I2C_wrapper -pg 1 -lvl 3 -x 1180 -y 1368 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 2220 -y 4336 -defaultsOSRD
preplace inst appUnit -pg 1 -lvl 3 -x 1180 -y 624 -defaultsOSRD
preplace inst fnet_wrapper -pg 1 -lvl 4 -x 1840 -y 1736 -defaultsOSRD
preplace inst clock_wrapper -pg 1 -lvl 1 -x 170 -y 1388 -defaultsOSRD
preplace inst SO_receiver -pg 1 -lvl 3 -x 1180 -y 210 -defaultsOSRD
preplace inst trg_en -pg 1 -lvl 3 -x 1180 -y 1196 -defaultsOSRD
preplace inst Config_wrapper -pg 1 -lvl 3 -x 1180 -y 1618 -defaultsOSRD
preplace inst intercon_wrapper -pg 1 -lvl 4 -x 1840 -y 2046 -defaultsOSRD
preplace inst OBUFDS_CLKSOIN_0 -pg 1 -lvl 5 -x 2220 -y 740 -defaultsOSRD
preplace netloc BASECLK_1 1 0 1 30J 1388n
preplace netloc Config_wrapper_BX_SYNC_TRG_N 1 3 3 1460J 1546 NJ 1546 2460J
preplace netloc Config_wrapper_BX_SYNC_TRG_P 1 3 3 1470J 1556 NJ 1556 2450J
preplace netloc Config_wrapper_CG0 1 3 3 1440J 1896 NJ 1896 2420J
preplace netloc Config_wrapper_CG1 1 3 3 1450J 1906 NJ 1906 2410J
preplace netloc Config_wrapper_CTS 1 3 3 1400J 2176 2010J 2038 2400J
preplace netloc Config_wrapper_HBTRG_N 1 3 3 1380J 2220 NJ 2220 2370J
preplace netloc Config_wrapper_HBTRG_P 1 3 3 1390J 2186 2020J 2048 2390J
preplace netloc Config_wrapper_HRSTB_N 1 3 3 1360J 2230 NJ 2230 2360J
preplace netloc Config_wrapper_HRSTB_P 1 3 3 1350J 2240 NJ 2240 2350J
preplace netloc Config_wrapper_POL 1 3 3 1370J 2250 NJ 2250 2380J
preplace netloc DIP_SW_1 1 0 3 10J 1500 330J 1418 860J
preplace netloc Net 1 3 3 1550J 1876 NJ 1876 2470J
preplace netloc Net1 1 3 3 1480J 1886 NJ 1886 2430J
preplace netloc OBUFDS_CLKSOIN_0_ON 1 5 1 2520J 750n
preplace netloc OBUFDS_CLKSOIN_0_OP 1 5 1 NJ 730
preplace netloc PUSH_SW_1 1 0 2 NJ 430 NJ
preplace netloc SAMPA_PON_v1_0_0_sampa_power_on 1 2 4 930 1096 1410 1566 NJ 1566 2440J
preplace netloc SFP0RXN_1 1 0 4 NJ 2230 NJ 2230 910J 1798 1510J
preplace netloc SFP0RXP_1 1 0 4 40J 1882 NJ 1882 860J 1448 1540J
preplace netloc SFP_CLK_N_1 1 0 4 NJ 2260 NJ 2260 930J 1826 1530J
preplace netloc SFP_CLK_P_1 1 0 4 60J 2242 NJ 2242 920J 1808 1520J
preplace netloc SO0N_1 1 0 3 10J 100 NJ 100 NJ
preplace netloc SO0P_1 1 0 3 20J 120 NJ 120 NJ
preplace netloc SO0_1 1 2 2 930 450 1580
preplace netloc SO1N_1 1 0 3 0J 80 NJ 80 NJ
preplace netloc SO1P_1 1 0 3 0J 60 NJ 60 NJ
preplace netloc SO1_1 1 2 2 920 -10 1410
preplace netloc SO2N_1 1 0 3 30J 140 NJ 140 NJ
preplace netloc SO2P_1 1 0 3 40J 160 NJ 160 NJ
preplace netloc SO2_1 1 2 2 910 0 1430
preplace netloc SO3N_1 1 0 3 50J 180 NJ 180 NJ
preplace netloc SO3P_1 1 0 3 60J 200 NJ 200 NJ
preplace netloc SO3_1 1 2 2 890 -20 1580
preplace netloc SO_receiver_trg 1 2 2 880 430 1430
preplace netloc areset_1 1 2 1 770 300n
preplace netloc clk25_in_0_1 1 1 3 290J 1248 830J 814 1640
preplace netloc clk_in_0_1 1 1 4 270 320 780 1788 1410 2196 2040J
preplace netloc clk_wiz_0_clk_out1 1 1 2 NJ 1328 870
preplace netloc clk_wiz_1_clk_out1 1 1 4 300 330 870 474 1650J 476 2040J
preplace netloc clock_wrapper_clk_out6 1 1 2 280 240 N
preplace netloc dest_clk1_1 1 1 2 320 340 790
preplace netloc en_1 1 2 2 900 410 1410
preplace netloc event_reset_1 1 1 4 330 350 830 464 1660J 466 2010
preplace netloc fnet_txn_1 1 2 3 920 1036 1630J 1470 2000
preplace netloc fnet_wrapper_SFP0TXN 1 4 2 2000J 1790 2490J
preplace netloc fnet_wrapper_SFP0TXP 1 4 2 NJ 1766 2510J
preplace netloc independent_clock_0_1 1 1 3 310J 1258 840J 824 1620
preplace netloc led_module_LED 1 3 3 1650J 1388 NJ 1388 2520J
preplace netloc reset_peripheral_aresetn3 1 2 1 800 320n
preplace netloc reset_peripheral_aresetn4 1 2 1 810 340n
preplace netloc rst_clk_wiz_0_125M_peripheral_aresetn 1 2 3 850 1778 1460 2206 2030J
preplace netloc trg_en_TRG_N 1 3 3 1610J 1576 NJ 1576 2500J
preplace netloc trg_en_TRG_P 1 3 3 1600J 1586 NJ 1586 2480J
preplace netloc vio_0_probe_out0 1 2 2 820 1278 1570
preplace netloc xlconstant_0_dout 1 5 1 2340J 4336n
preplace netloc S03_AXI_1 1 3 1 1420 1508n
preplace netloc SAMPA_I2C_wrapper_m00_axi 1 3 1 1490 1338n
preplace netloc SAMPA_I2C_wrapper_m00_axi1 1 3 1 1430 1358n
preplace netloc SO_receiver_m00_axi 1 3 1 1590 150n
preplace netloc S_AXI1_1 1 4 1 2000 2046n
preplace netloc S_AXI_1 1 4 1 2040 1686n
preplace netloc appUnit_event_data 1 3 1 1660 624n
preplace netloc led_module_m00_axi 1 3 1 1580 914n
preplace netloc led_module_m00_axi1 1 3 1 1560 934n
preplace netloc trg_en_m00_axi 1 3 1 1500 1176n
preplace cgraphic comment_3 place top 0 0 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top 0 0 textcolor 4 linecolor 3
preplace cgraphic comment_1 place top 0 0 textcolor 4 linecolor 3
preplace cgraphic comment_0 place top 0 0 textcolor 4 linecolor 3
levelinfo -pg 1 -20 170 589 1180 1840 2220 2540
pagesize -pg 1 -db -bbox -sgen -160 -50 2750 4570
",
   "linktoobj_comment_0":"",
   "linktoobj_comment_1":"",
   "linktoobj_comment_2":"",
   "linktoobj_comment_3":"",
   "linktotype_comment_0":"bd_design",
   "linktotype_comment_1":"bd_design",
   "linktotype_comment_2":"bd_design",
   "linktotype_comment_3":"bd_design"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  # Create PFM attributes
  set_property PFM.CLOCK {clk_out5 {id "5" is_default "true" proc_sys_reset "/reset/rst_clk_wiz_0_125M" status "fixed" freq_hz "125000000"}} [get_bd_cells /clock_wrapper/clk_wiz_0]
  set_property PFM.AXI_PORT {M01_AXI { memport "M_AXI_GP" sptag "" memory "" is_range "false" } } [get_bd_cells /intercon_wrapper/axi_mem_intercon]


  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_top_block()
cr_bd_top_block ""
set_property GENERATE_SYNTH_CHECKPOINT "0" [get_files top_block.bd ] 
set_property PFM_NAME "vendor:lib:top_block:1.0" [get_files top_block.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files top_block.bd ] 



# Proc to create BD BRAM_REGISTER
proc cr_bd_BRAM_REGISTER { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name BRAM_REGISTER

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
##################################################################
# There are no IPs, Modules, nor sources to check.
##################################################################

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create port connections

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_BRAM_REGISTER()
cr_bd_BRAM_REGISTER ""
set_property REGISTERED_WITH_MANAGER "1" [get_files BRAM_REGISTER.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files BRAM_REGISTER.bd ] 



# Proc to create BD iicbuf_block
proc cr_bd_iicbuf_block { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name iicbuf_block

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
##################################################################
# There are no IPs, Modules, nor sources to check.
##################################################################

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create port connections

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_gid_msg -ssname BD::TCL -id 2050 -severity "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_iicbuf_block()
cr_bd_iicbuf_block ""
set_property REGISTERED_WITH_MANAGER "1" [get_files iicbuf_block.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files iicbuf_block.bd ] 

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcau15p-sbvb484-1-i -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "part" -value "xcau15p-sbvb484-1-i" -objects $obj
set_property -name "incremental_checkpoint" -value "$proj_dir/samidare.srcs/utils_1/imports/synth_1/top_level.dcp" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "auto" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcau15p-sbvb484-1-i -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "part" -value "xcau15p-sbvb484-1-i" -objects $obj
set_property -name "auto_rqs.directory" -value "/home/claudio/Developer/Vivado/Fakernet-GitHosted/downloads/project_20240605/samidare_v0_20240515/samidare_v0_20240515.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "/home/claudio/Developer/Vivado/Fakernet-GitHosted/downloads/project_20240605/samidare_v0_20240515/samidare_v0_20240515.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
