
---------- Begin Simulation Statistics ----------
final_tick                               215492855500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 303788                       # Number of bytes of host memory used
host_op_rate                                   164486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1540.51                       # Real time elapsed on the host
host_tick_rate                              139884452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   238893547                       # Number of instructions simulated
sim_ops                                     253392046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.215493                       # Number of seconds simulated
sim_ticks                                215492855500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 147604506                       # number of cc regfile reads
system.cpu.cc_regfile_writes                154733858                       # number of cc regfile writes
system.cpu.committedInsts                   238893547                       # Number of Instructions Simulated
system.cpu.committedOps                     253392046                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.804091                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.804091                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          128219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              9684655                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 70754699                       # Number of branches executed
system.cpu.iew.exec_nop                       5156397                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.755760                       # Inst execution rate
system.cpu.iew.exec_refs                    100197313                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   36496939                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8536696                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              71242958                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                446                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             41989251                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           379152889                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              63700374                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          17382766                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             325721719                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              16818346                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8481883                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              16836496                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3605                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3716805                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        5967850                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 299743706                       # num instructions consuming a value
system.cpu.iew.wb_count                     314559813                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.479606                       # average fanout of values written-back
system.cpu.iew.wb_producers                 143759011                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.729861                       # insts written-back per cycle
system.cpu.iew.wb_sent                      316715362                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                401218266                       # number of integer regfile reads
system.cpu.int_regfile_writes               201653434                       # number of integer regfile writes
system.cpu.ipc                               0.554296                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.554296                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             229630098     66.93%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  659      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    82      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  60      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   7      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  9      0.00%     66.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc         1735566      0.51%     67.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     67.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                254      0.00%     67.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     67.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22136      0.01%     67.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               885889      0.26%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               870407      0.25%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7460      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            137      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             70966033     20.68%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38985623     11.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              343104485                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    27644940                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.080573                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14307148     51.75%     51.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    520      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    14      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    4      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6413419     23.20%     74.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6923827     25.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              356737647                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1119569709                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    302358546                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         482282044                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  373996046                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 343104485                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 446                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       120604445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1887547                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     96777155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     430857493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.796329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.109257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           259367000     60.20%     60.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            52569563     12.20%     72.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            72038543     16.72%     89.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            41088324      9.54%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5777451      1.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16612      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       430857493                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.796092                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               14011768                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           27029241                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     12201267                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          12321207                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           7693820                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4408348                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             71242958                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41989251                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1281546056                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1732711                       # number of misc regfile writes
system.cpu.numCycles                        430985712                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 2640119                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 899503                       # number of predicate regfile writes
system.cpu.timesIdled                            1814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  9611643                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 7883770                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    81                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11513502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23390275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14771992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       329740                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29502089                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         329740                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               111985227                       # Number of BP lookups
system.cpu.branchPred.condPredicted          84290980                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8474566                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             81573624                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                81552066                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.973572                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  389637                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4043                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2613                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1430                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          474                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       106189987                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8472349                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    413840841                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.619023                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.416091                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       306634754     74.09%     74.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        43016179     10.39%     84.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        31292195      7.56%     92.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        17101094      4.13%     96.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3215683      0.78%     96.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3290958      0.80%     97.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1772829      0.43%     98.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          818630      0.20%     98.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6698519      1.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    413840841                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            241678410                       # Number of instructions committed
system.cpu.commit.opsCommitted              256176909                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    78241007                       # Number of memory references committed
system.cpu.commit.loads                      48095006                       # Number of loads committed
system.cpu.commit.amos                            184                       # Number of atomic instructions committed
system.cpu.commit.membars                         202                       # Number of memory barriers committed
system.cpu.commit.branches                   57366782                       # Number of branches committed
system.cpu.commit.vector                     12185029                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   196560756                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                188581                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    174424521     68.09%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          642      0.00%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           70      0.00%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     68.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc      1732142      0.68%     68.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     68.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          216      0.00%     68.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     68.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        22135      0.01%     68.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       881537      0.34%     69.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       867056      0.34%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         7346      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     69.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     48095006     18.77%     88.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     30146001     11.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    256176909                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6698519                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     81673847                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81673847                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81675071                       # number of overall hits
system.cpu.dcache.overall_hits::total        81675071                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8905435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8905435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8905441                       # number of overall misses
system.cpu.dcache.overall_misses::total       8905441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 307524874061                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 307524874061                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 307524874061                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 307524874061                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     90579282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     90579282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     90580512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     90580512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.098316                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.098316                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.098315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.098315                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34532.268672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34532.268672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34532.245406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34532.245406                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     54064951                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       343311                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4240371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41032                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.750052                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.366909                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           6129392                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks     14694149                       # number of writebacks
system.cpu.dcache.writebacks::total          14694149                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1374798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1374798                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1374798                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1374798                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      7530637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7530637                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      7530643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      7164556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14695199                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 259567431330                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 259567431330                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 259567733330                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 239152534972                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 498720268302                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.083139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.083138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.162234                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34468.190583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34468.190583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34468.203224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 33379.951943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33937.632849                       # average overall mshr miss latency
system.cpu.dcache.replacements               14694149                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     54625136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        54625136                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5804270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5804270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 203635022500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 203635022500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     60429406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     60429406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.096050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35083.657807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35083.657807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       692884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       692884                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      5111386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5111386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 180723181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 180723181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.084584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35356.981746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35356.981746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27048646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27048646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1788798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1788798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  57985153001                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57985153001                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28837444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28837444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32415.707643                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32415.707643                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       665787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       665787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1123011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1123011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  36481985270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36481985270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32485.866363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32485.866363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1230                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1230                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       302000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 50333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      7164556                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      7164556                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 239152534972                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 239152534972                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 33379.951943                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 33379.951943                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           65                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           65                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      1312367                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      1312367                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data  45904698560                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  45904698560                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      1312432                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      1312432                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999950                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999950                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34978.552920                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34978.552920                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data        16127                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        16127                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      1296240                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      1296240                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data  42362264560                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  42362264560                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.987663                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.987663                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32680.880516                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32680.880516                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           22                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       199000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       214093298                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    348337186                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     95760142                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull     17613418                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      13980854                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.736534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            96370560                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14695173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.557974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   519.253738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   504.482797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.507084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.492659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          844                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         195856653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        195856653                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 23639607                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             193816451                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 192621614                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              12297938                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                8481883                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             71714039                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2356                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              430226413                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              33695721                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6561378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      451028471                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   111985227                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           81944316                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     415808877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                16968200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  696                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            13                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2429                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 144683544                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1929                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          430857493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.121979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.223532                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                196243967     45.55%     45.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 89001042     20.66%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 42425353      9.85%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                103187131     23.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            430857493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.259835                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.046504                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    144679156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        144679156                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    144679156                       # number of overall hits
system.cpu.icache.overall_hits::total       144679156                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4376                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4376                       # number of overall misses
system.cpu.icache.overall_misses::total          4376                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    162968457                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162968457                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162968457                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162968457                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    144683532                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    144683532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    144683532                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    144683532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37241.420704                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37241.420704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37241.420704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37241.420704                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46561                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               763                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.023591                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3139                       # number of writebacks
system.cpu.icache.writebacks::total              3139                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          724                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    137930965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    137930965                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    137930965                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137930965                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37768.610350                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37768.610350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37768.610350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37768.610350                       # average overall mshr miss latency
system.cpu.icache.replacements                   3139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    144679156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       144679156                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4376                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4376                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162968457                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162968457                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    144683532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    144683532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37241.420704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37241.420704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    137930965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    137930965                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37768.610350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37768.610350                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.619491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           144682807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          39628.268146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.619491                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         289370715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        289370715                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1422820                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                23147952                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               153922                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3605                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               11843250                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               221509                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                2705319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 215492855500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                8481883                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 52525569                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               160413746                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          56601                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 173371820                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              36007874                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              395461119                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              16952082                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                658912                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    787                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4220                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               27780389                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          521653                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           465627722                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   718500172                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                472732819                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  9646701                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups              1770613                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             295166999                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                170460723                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2905                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 146                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24820062                       # count of insts added to the skid buffer
system.cpu.rob.reads                        769412511                       # The number of ROB reads
system.cpu.rob.writes                       741956846                       # The number of ROB writes
system.cpu.thread_0.numInsts                238893547                       # Number of Instructions committed
system.cpu.thread_0.numOps                  253392046                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2964909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      3300451                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6266678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1318                       # number of overall hits
system.l2.overall_hits::.cpu.data             2964909                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      3300451                       # number of overall hits
system.l2.overall_hits::total                 6266678                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            3269417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher      3864104                       # number of demand (read+write) misses
system.l2.demand_misses::total                7135855                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2334                       # number of overall misses
system.l2.overall_misses::.cpu.data           3269417                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher      3864104                       # number of overall misses
system.l2.overall_misses::total               7135855                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    125390497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 180934728193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher 209567665753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     390627784443                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    125390497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 180934728193                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher 209567665753                       # number of overall miss cycles
system.l2.overall_miss_latency::total    390627784443                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          6234326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      7164555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13402533                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         6234326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      7164555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13402533                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.639102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.524422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.539336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.532426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.639102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.524422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.539336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.532426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53723.434876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 55341.587871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 54234.478615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54741.552966                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53723.434876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 55341.587871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 54234.478615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54741.552966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    879649                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5640884                       # number of writebacks
system.l2.writebacks::total                   5640884                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            2951                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher       143961                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146912                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           2951                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher       143961                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146912                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       3266466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher      3720143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6988943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      3266466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher      3720143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1211320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8200263                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    111392497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 161271087045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher 183783349966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 345165829508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    111392497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 161271087045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher 183783349966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  39097213572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 384263043080                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.639102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.523949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.519243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.521464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.639102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.523949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.519243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.611844                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47726.005570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 49371.732951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49402.227271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49387.415165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47726.005570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 49371.732951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49402.227271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 32276.535987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46859.843773                       # average overall mshr miss latency
system.l2.replacements                        9083051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9586965                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9586965                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9586965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9586965                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5110295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5110295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      5110295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5110295                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1211320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1211320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  39097213572                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  39097213572                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 32276.535987                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 32276.535987                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 29                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 21586.206897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21586.206897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       452000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       452000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 15586.206897                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15586.206897                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            589313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher          235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                589548                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          533622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher          142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              533764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  29493232133                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher      7841500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29501073633                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1122935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher          377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1123312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.475203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.376658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 55269.895418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher 55221.830986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55269.882632                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         1883                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu.dcache.prefetcher            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       531739                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher          137                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         531876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  26260113309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher      6897500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26267010809                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.473526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.363395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 49385.343766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50346.715328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49385.591395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    125390497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125390497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.639102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.639102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53723.434876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53723.434876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    111392497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111392497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.639102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.639102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47726.005570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47726.005570                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2375596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      3300216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5675812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      2735795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher      3863962                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6599757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 151441496060                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 209559824253                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 361001320313                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      5111391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      7164178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12275569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.535235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.539345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.537633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 55355.571620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 54234.442330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54699.183669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data         1068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher       143956                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       145024                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data      2734727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      3720006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6454733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 135010973736                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 183776452466                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 318787426202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.535026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.519251                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.525819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 49369.086470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49402.192487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 49388.166203                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         57713                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             57713                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      1238578                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         1238579                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       322500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       322500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data      1296291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1296292                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.955478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.955478                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data     0.260379                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total     0.260379                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data      1238564                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      1238565                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data  29835874222                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher        18999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  29835893221                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.955468                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.955468                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24089.085604                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        18999                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24089.081494                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 4150898                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             6412717                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1799077                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              48888                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                814843                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32118.507233                       # Cycle average of tags in use
system.l2.tags.total_refs                    21911038                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15584772                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.405926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   31315.568119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   802.939114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.955675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.024504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980179                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         27497                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        26291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.839142                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.143829                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 250753860                       # Number of tag accesses
system.l2.tags.data_accesses                250753860                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         149376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      209061376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher    238571264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     56424768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          504206784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       149376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361016448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361016448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3266584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher      3727676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       881637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7878231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5640882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5640882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            693183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         970154558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher   1107095933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    261840551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2339784225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       693183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           693183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1675305880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1675305880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1675305880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           693183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        970154558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher   1107095933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    261840551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4015090106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7346269                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5640882                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3442138                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq            531961                       # Transaction distribution
system.membus.trans_dist::ReadExResp           531961                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        7346270                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1238566                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     26078078                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               26078078                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    865223168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               865223168                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11876838                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11876838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11876838                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         49561119651                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        39391150000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          12279220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15227849                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5110323                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3442167                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2473254                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1123312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1123312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3652                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12275569                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1296292                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1296292                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10442                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     44084619                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              44095061                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       434560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1797958144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1798392704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        11556371                       # Total snoops (count)
system.tol2bus.snoopTraffic                 361020800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26286431                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25956685     98.75%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 329746      1.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26286431                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 215492855500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        32164066116                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5487977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20746482998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            99628                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
