Source Block: hdl/library/common/up_clock_mon.v@101:117@HdlStmProcess
        up_d_count <= 'h00;
      end
    end
  end

  always @(posedge up_clk) begin
    if (up_count_run == 1'b0) begin
      up_count <= 'h01;
    end else begin
      up_count <= up_count + 1'b1;
    end
  end

  // device free running

  // Reset on the rising edge of run
  assign d_count_reset_s = d_count_run_m3 == 1'b0 && d_count_run_m2 == 1'b1;

Diff Content:
- 107     if (up_count_run == 1'b0) begin
+ 107     if (up_count_run == 1'b0 && up_count_running_m3 == 1'b0) begin

Clone Blocks:
