// Seed: 1170835820
module module_0 (
    output reg id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    output id_14,
    output id_15
);
  initial begin
    wait (id_3);
  end
  initial begin
    #1 begin
      id_0 <= ~1;
    end
  end
  logic id_16 = id_2;
endmodule
