
read_verilog rtl/fifo4.v
read_verilog rtl/simple_spi_top.v

hierarchy -top simple_spi_top
script ../scripts/generic.ys

write_verilog output/synth.v

