# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-04-24 20:05:06 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 9541
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:42149' '-nowindow' '-style' 'windows' '-data' 'AAABInicbY7NCsJADIS/VSziwYcQT4I+Qc9e6w94FbFalNot2ip40Uf1TdZZscKCEzabzExCDBA/nHN80L4rRSRMFT+Y17eIDSF83wqZ+TP4odMMN5ZIr8+YAsuajJqDmJGYDbnCchNfS78olwrLmYodqfiEpdxdufdSrqoHunXGSpqVvxLr80L+jImqrXZCTxOl9liO6oZ/vP4WK2/KSRcV4jze8ZQlQA==' '-proj' '/data/vpulav2/Work/Jasper/arithmetic_core_8-bit_piepelined_processor/outputReg/outputReg_goldmine/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/arithmetic_core_8-bit_piepelined_processor/outputReg/outputReg_goldmine/.tmp/.initCmds.tcl' 'FPV_outputReg.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/arithmetic_core_8-bit_piepelined_processor/outputReg/outputReg_goldmine/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/outputReg.v
[-- (VERI-1482)] Analyzing Verilog file './/outputReg.v'
[INFO (VERI-1328)] .//outputReg.v(41): analyzing included file './/timescale.v'
[INFO (VERI-1328)] .//outputReg.v(42): analyzing included file './/defines.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_goldmine.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_goldmine.sva'
[INFO (VERI-1328)] .//property_goldmine.sva(1): analyzing included file './/defines.v'
% 
% # Elaborate design and properties
% elaborate -top outputReg
INFO (ISW003): Top module name is "outputReg".
[INFO (HIER-8002)] .//outputReg.v(90): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(10): port 'DEFAULT_CLOCK' is not connected on this instance
[INFO (VERI-1018)] .//property_goldmine.sva(3): compiling module 'i_outputReg'
[INFO (VERI-1018)] .//outputReg.v(45): compiling module 'outputReg'
[WARN (VERI-1142)] .//outputReg.v(66): system task 'write' is ignored for synthesis
[WARN (VERI-1142)] .//outputReg.v(80): system task 'write' is ignored for synthesis
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_outputReg of module i_outputReg
[WARN (VDB-1013)] .//bindings.sva(10): input port 'DEFAULT_CLOCK' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 1. Use "get_design_info -list multiple_driven" for more information.
outputReg
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock -infer
INFO (ICK007): The tool has inferred "v_outputReg.DEFAULT_CLOCK" as a primary clock.
WARNING (WCK024): All inferred clocks were declared with both factor and phase equal to 1.
v_outputReg.DEFAULT_CLOCK
[<embedded>] % reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "outputReg"]
---------------------------
# Flops:         0 (0) (0 property flop bits)
# Latches:       1 (128)
# Gates:         2004 (8979)
# Nets:          2010
# Ports:         6
# RTL Lines:     560
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  100
# Embedded Covers:      100
128
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 200 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 0 design flops, 1 of 130 design latches, 200 of 200 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 130, declared: 1, looping: 0, posedge: 130, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a7" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "outputReg.v_outputReg.assert_a7:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a9" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "outputReg.v_outputReg.assert_a9:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a33" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "outputReg.v_outputReg.assert_a33:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "outputReg.v_outputReg.assert_a51:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a6" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "outputReg.v_outputReg.assert_a6:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "outputReg.v_outputReg.assert_a74:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 9 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 190
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 9590@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.Hp: Proofgrid shell started at 9591@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a63"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a63" in 0.05 s.
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a63:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a46" in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a46:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a43" in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a43:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a0:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a3:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a4:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a95" in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a95:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a22:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a66" in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a66:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a24:precondition1" was covered in 1 cycles in 0.05 s by the incidental trace "outputReg.v_outputReg.assert_a63".
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a63"	[0.05 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a50"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a50" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a50:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a50".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a61" in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a50".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a61:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a50".
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a50"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a54"	[0.00 s].
0: ProofGrid usable level: 171
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a54" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a54:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a54".
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a54"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a38"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a38" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a38:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a38".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a79" in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a38".
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a79:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a38".
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a38"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a44"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a44" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a44:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a44".
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a44"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a45"	[0.00 s].
0: ProofGrid usable level: 163
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a45" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "outputReg.v_outputReg.assert_a45:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "outputReg.v_outputReg.assert_a45".
0: ProofGrid usable level: 161
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a45"	[0.05 s].
0.0.Hp: Trace Attempt  1	[0.10 s]
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a42" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a42:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a28:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a83" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a83:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a25:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a12:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a39" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a39:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a35:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a40" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a40:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a10" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a10:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a28" in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a12" in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a11" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a11:precondition1" was covered in 1 cycles in 0.12 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a16" in 0.12 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a16:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a1" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a1:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a0" in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a3" in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a2" in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a2:precondition1" was covered in 1 cycles in 0.14 s.
0: ProofGrid usable level: 135
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a4" in 0.15 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a17" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a17:precondition1" was covered in 1 cycles in 0.15 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a91" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a91:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a57" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a57:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a34:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a69" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a69:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a92" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a92:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a19" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a19:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a34" in 0.16 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a68" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a68:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a32:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a13:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a21:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a20" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a20:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a32" in 0.18 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a13" in 0.18 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a21" in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a15" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a15:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a87" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a87:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a56" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a56:precondition1" was covered in 1 cycles in 0.18 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a64" in 0.18 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a64:precondition1" was covered in 1 cycles in 0.18 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a70" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a70:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a72" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a72:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a88" in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a88:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a67" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a67:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a53" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a53:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a97" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a97:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a52" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a52:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a48" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a48:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a23:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a55" in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a55:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a49" in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a49:precondition1" was covered in 1 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a65" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a65:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a59" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a59:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a89" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a89:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a29:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a81" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a81:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a86" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a86:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a18:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a73" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a73:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a25" in 0.23 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a18" in 0.23 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a35" in 0.23 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a82" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a82:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a90" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a90:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a5:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a8:precondition1" was covered in 1 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a31" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a31:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a26" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a26:precondition1" was covered in 1 cycles in 0.24 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a8" in 0.24 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a41" in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a41:precondition1" was covered in 1 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a27:precondition1" was covered in 1 cycles in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a22" in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a23" in 0.25 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a27" in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a93" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a93:precondition1" was covered in 1 cycles in 0.26 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a62" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a62:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a71" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a71:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a14" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a14:precondition1" was covered in 1 cycles in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a96" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a96:precondition1" was covered in 1 cycles in 0.26 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a51" in 0.26 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a80" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a80:precondition1" was covered in 1 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a24" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a78:precondition1" was covered in 1 cycles in 0.27 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a84" in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a84:precondition1" was covered in 1 cycles in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a29" in 0.28 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a58" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a58:precondition1" was covered in 1 cycles in 0.29 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a76" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a76:precondition1" was covered in 1 cycles in 0.29 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a47" in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a47:precondition1" was covered in 1 cycles in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a5" in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a78" in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a77" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a77:precondition1" was covered in 1 cycles in 0.30 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a60" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a60:precondition1" was covered in 1 cycles in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a37" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a37:precondition1" was covered in 1 cycles in 0.30 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a36" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a36:precondition1" was covered in 1 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a30" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a30:precondition1" was covered in 1 cycles in 0.31 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a99" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a99:precondition1" was covered in 1 cycles in 0.31 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a98" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a98:precondition1" was covered in 1 cycles in 0.32 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a74" in 0.32 s.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a94" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a94:precondition1" was covered in 1 cycles in 0.32 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a75" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a75:precondition1" was covered in 1 cycles in 0.34 s.
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.37 s]
0.0.Hp: A trace with 1 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "outputReg.v_outputReg.assert_a85" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "outputReg.v_outputReg.assert_a85:precondition1" was covered in 1 cycles in 0.34 s.
0.0.Hp: All properties determined. [0.10 s]
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Ht: Proofgrid shell started at 9613@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a42"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a42"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.37 s)
0: ProofGrid usable level: 0
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 9623@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Proofgrid shell started at 9624@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a4"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a4"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a15"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a15"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a53"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a53"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a81"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a81"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a41"	[0.00 s].
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a41"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a71"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a71"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a78"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a78"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a99"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a99"	[0.00 s].
0.0.N: Starting proof for property "outputReg.v_outputReg.assert_a85"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "outputReg.v_outputReg.assert_a85"	[0.00 s].
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.38 s)
0.0.Oh: Exited with Success (@ 0.38 s)
0.0.L: Exited with Success (@ 0.38 s)
0.0.N: All properties determined. [0.04 s]
0.0.N: Exited with Success (@ 0.38 s)
0.0.AM: Proofgrid shell started at 9640@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.40 s)
0.0.Bm: Proofgrid shell started at 9621@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.40 s)
0.0.Mpcustom4: Proofgrid shell started at 9622@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Exited with Success (@ 0.46 s)
0.0.B: Proofgrid shell started at 9639@pal-achieve-06(local) jg_9541_pal-achieve-06_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.46 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.05 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.36        0.00       65.31 %
     Hp        0.20        0.36        0.00       64.44 %
     Ht        0.44        0.00        0.00        0.00 %
     Bm        0.40        0.00        0.00        0.00 %
    Mpcustom4        0.39        0.00        0.00        0.00 %
     Oh        0.33        0.00        0.00        0.00 %
      L        0.32        0.00        0.00        0.00 %
      B        0.37        0.00        0.00        0.00 %
     AM        0.23        0.00        0.00        0.00 %
    all        0.32        0.08        0.00       20.05 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.87        0.72        0.00

    Data read    : 75.07 kiB
    Data written : 13.58 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 11 times for a total of 0.213 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 200
                 assertions                   : 100
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 100 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 100
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 100 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Wednesday, Apr24, 2024 08:05:08 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper/arithmetic_core_8-bit_piepelined_processor/outputReg


==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------------
       Name                                               |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------------
[1]   outputReg.v_outputReg.assert_a63                         cex             N             1    0.047 s      
[2]   outputReg.v_outputReg.assert_a63:precondition1           covered         N             1    0.047 s      
[3]   outputReg.v_outputReg.assert_a50                         cex             N             1    0.002 s      
[4]   outputReg.v_outputReg.assert_a50:precondition1           covered         N             1    0.002 s      
[5]   outputReg.v_outputReg.assert_a54                         cex             N             1    0.002 s      
[6]   outputReg.v_outputReg.assert_a54:precondition1           covered         N             1    0.002 s      
[7]   outputReg.v_outputReg.assert_a38                         cex             N             1    0.001 s      
[8]   outputReg.v_outputReg.assert_a38:precondition1           covered         N             1    0.001 s      
[9]   outputReg.v_outputReg.assert_a46                         cex             N             1    0.047 s      
[10]  outputReg.v_outputReg.assert_a46:precondition1           covered         N             1    0.047 s      
[11]  outputReg.v_outputReg.assert_a44                         cex             N             1    0.001 s      
[12]  outputReg.v_outputReg.assert_a44:precondition1           covered         N             1    0.001 s      
[13]  outputReg.v_outputReg.assert_a45                         cex             N             1    0.001 s      
[14]  outputReg.v_outputReg.assert_a45:precondition1           covered         N             1    0.001 s      
[15]  outputReg.v_outputReg.assert_a42                         cex             Hp            1    0.121 s      
[16]  outputReg.v_outputReg.assert_a42:precondition1           covered         Hp            1    0.121 s      
[17]  outputReg.v_outputReg.assert_a43                         cex             N             1    0.047 s      
[18]  outputReg.v_outputReg.assert_a43:precondition1           covered         N             1    0.047 s      
[19]  outputReg.v_outputReg.assert_a10                         cex             Hp            1    0.124 s      
[20]  outputReg.v_outputReg.assert_a10:precondition1           covered         Hp            1    0.124 s      
[21]  outputReg.v_outputReg.assert_a1                          cex             Hp            1    0.126 s      
[22]  outputReg.v_outputReg.assert_a1:precondition1            covered         Hp            1    0.126 s      
[23]  outputReg.v_outputReg.assert_a0                          cex             Hp            1    0.126 s      
[24]  outputReg.v_outputReg.assert_a0:precondition1            covered         N             1    0.047 s      
[25]  outputReg.v_outputReg.assert_a3                          cex             Hp            1    0.127 s      
[26]  outputReg.v_outputReg.assert_a3:precondition1            covered         N             1    0.047 s      
[27]  outputReg.v_outputReg.assert_a2                          cex             Hp            1    0.140 s      
[28]  outputReg.v_outputReg.assert_a2:precondition1            covered         Hp            1    0.140 s      
[29]  outputReg.v_outputReg.assert_a4                          cex             Hp            1    0.154 s      
[30]  outputReg.v_outputReg.assert_a4:precondition1            covered         N             1    0.047 s      
[31]  outputReg.v_outputReg.assert_a7                          cex             PRE           1    0.000 s      
[32]  outputReg.v_outputReg.assert_a7:precondition1            covered         PRE           1    0.000 s      
[33]  outputReg.v_outputReg.assert_a9                          cex             PRE           1    0.000 s      
[34]  outputReg.v_outputReg.assert_a9:precondition1            covered         PRE           1    0.000 s      
[35]  outputReg.v_outputReg.assert_a91                         cex             Hp            1    0.155 s      
[36]  outputReg.v_outputReg.assert_a91:precondition1           covered         Hp            1    0.155 s      
[37]  outputReg.v_outputReg.assert_a69                         cex             Hp            1    0.157 s      
[38]  outputReg.v_outputReg.assert_a69:precondition1           covered         Hp            1    0.157 s      
[39]  outputReg.v_outputReg.assert_a61                         cex             N             1    0.002 s      
[40]  outputReg.v_outputReg.assert_a61:precondition1           covered         N             1    0.002 s      
[41]  outputReg.v_outputReg.assert_a19                         cex             Hp            1    0.158 s      
[42]  outputReg.v_outputReg.assert_a19:precondition1           covered         Hp            1    0.158 s      
[43]  outputReg.v_outputReg.assert_a68                         cex             Hp            1    0.159 s      
[44]  outputReg.v_outputReg.assert_a68:precondition1           covered         Hp            1    0.159 s      
[45]  outputReg.v_outputReg.assert_a20                         cex             Hp            1    0.179 s      
[46]  outputReg.v_outputReg.assert_a20:precondition1           covered         Hp            1    0.179 s      
[47]  outputReg.v_outputReg.assert_a15                         cex             Hp            1    0.181 s      
[48]  outputReg.v_outputReg.assert_a15:precondition1           covered         Hp            1    0.181 s      
[49]  outputReg.v_outputReg.assert_a87                         cex             Hp            1    0.184 s      
[50]  outputReg.v_outputReg.assert_a87:precondition1           covered         Hp            1    0.184 s      
[51]  outputReg.v_outputReg.assert_a70                         cex             Hp            1    0.186 s      
[52]  outputReg.v_outputReg.assert_a70:precondition1           covered         Hp            1    0.186 s      
[53]  outputReg.v_outputReg.assert_a88                         cex             Hp            1    0.187 s      
[54]  outputReg.v_outputReg.assert_a88:precondition1           covered         Hp            1    0.187 s      
[55]  outputReg.v_outputReg.assert_a67                         cex             Hp            1    0.199 s      
[56]  outputReg.v_outputReg.assert_a67:precondition1           covered         Hp            1    0.199 s      
[57]  outputReg.v_outputReg.assert_a53                         cex             Hp            1    0.201 s      
[58]  outputReg.v_outputReg.assert_a53:precondition1           covered         Hp            1    0.201 s      
[59]  outputReg.v_outputReg.assert_a52                         cex             Hp            1    0.203 s      
[60]  outputReg.v_outputReg.assert_a52:precondition1           covered         Hp            1    0.203 s      
[61]  outputReg.v_outputReg.assert_a55                         cex             Hp            1    0.204 s      
[62]  outputReg.v_outputReg.assert_a55:precondition1           covered         Hp            1    0.204 s      
[63]  outputReg.v_outputReg.assert_a57                         cex             Hp            1    0.155 s      
[64]  outputReg.v_outputReg.assert_a57:precondition1           covered         Hp            1    0.155 s      
[65]  outputReg.v_outputReg.assert_a33                         cex             PRE           1    0.000 s      
[66]  outputReg.v_outputReg.assert_a33:precondition1           covered         PRE           1    0.000 s      
[67]  outputReg.v_outputReg.assert_a32                         cex             Hp            1    0.179 s      
[68]  outputReg.v_outputReg.assert_a32:precondition1           covered         Hp            1    0.159 s      
[69]  outputReg.v_outputReg.assert_a34                         cex             Hp            1    0.158 s      
[70]  outputReg.v_outputReg.assert_a34:precondition1           covered         Hp            1    0.155 s      
[71]  outputReg.v_outputReg.assert_a48                         cex             Hp            1    0.203 s      
[72]  outputReg.v_outputReg.assert_a48:precondition1           covered         Hp            1    0.203 s      
[73]  outputReg.v_outputReg.assert_a49                         cex             Hp            1    0.206 s      
[74]  outputReg.v_outputReg.assert_a49:precondition1           covered         Hp            1    0.206 s      
[75]  outputReg.v_outputReg.assert_a28                         cex             Hp            1    0.124 s      
[76]  outputReg.v_outputReg.assert_a28:precondition1           covered         Hp            1    0.121 s      
[77]  outputReg.v_outputReg.assert_a17                         cex             Hp            1    0.154 s      
[78]  outputReg.v_outputReg.assert_a17:precondition1           covered         Hp            1    0.154 s      
[79]  outputReg.v_outputReg.assert_a13                         cex             Hp            1    0.179 s      
[80]  outputReg.v_outputReg.assert_a13:precondition1           covered         Hp            1    0.159 s      
[81]  outputReg.v_outputReg.assert_a65                         cex             Hp            1    0.220 s      
[82]  outputReg.v_outputReg.assert_a65:precondition1           covered         Hp            1    0.220 s      
[83]  outputReg.v_outputReg.assert_a56                         cex             Hp            1    0.184 s      
[84]  outputReg.v_outputReg.assert_a56:precondition1           covered         Hp            1    0.184 s      
[85]  outputReg.v_outputReg.assert_a59                         cex             Hp            1    0.220 s      
[86]  outputReg.v_outputReg.assert_a59:precondition1           covered         Hp            1    0.220 s      
[87]  outputReg.v_outputReg.assert_a83                         cex             Hp            1    0.121 s      
[88]  outputReg.v_outputReg.assert_a83:precondition1           covered         Hp            1    0.121 s      
[89]  outputReg.v_outputReg.assert_a81                         cex             Hp            1    0.222 s      
[90]  outputReg.v_outputReg.assert_a81:precondition1           covered         Hp            1    0.222 s      
[91]  outputReg.v_outputReg.assert_a86                         cex             Hp            1    0.222 s      
[92]  outputReg.v_outputReg.assert_a86:precondition1           covered         Hp            1    0.222 s      
[93]  outputReg.v_outputReg.assert_a73                         cex             Hp            1    0.224 s      
[94]  outputReg.v_outputReg.assert_a73:precondition1           covered         Hp            1    0.224 s      
[95]  outputReg.v_outputReg.assert_a25                         cex             Hp            1    0.225 s      
[96]  outputReg.v_outputReg.assert_a25:precondition1           covered         Hp            1    0.121 s      
[97]  outputReg.v_outputReg.assert_a95                         cex             N             1    0.047 s      
[98]  outputReg.v_outputReg.assert_a95:precondition1           covered         N             1    0.047 s      
[99]  outputReg.v_outputReg.assert_a82                         cex             Hp            1    0.226 s      
[100] outputReg.v_outputReg.assert_a82:precondition1           covered         Hp            1    0.226 s      
[101] outputReg.v_outputReg.assert_a31                         cex             Hp            1    0.242 s      
[102] outputReg.v_outputReg.assert_a31:precondition1           covered         Hp            1    0.242 s      
[103] outputReg.v_outputReg.assert_a41                         cex             Hp            1    0.247 s      
[104] outputReg.v_outputReg.assert_a41:precondition1           covered         Hp            1    0.247 s      
[105] outputReg.v_outputReg.assert_a22                         cex             Hp            1    0.249 s      
[106] outputReg.v_outputReg.assert_a22:precondition1           covered         N             1    0.047 s      
[107] outputReg.v_outputReg.assert_a23                         cex             Hp            1    0.250 s      
[108] outputReg.v_outputReg.assert_a23:precondition1           covered         Hp            1    0.203 s      
[109] outputReg.v_outputReg.assert_a27                         cex             Hp            1    0.251 s      
[110] outputReg.v_outputReg.assert_a27:precondition1           covered         Hp            1    0.247 s      
[111] outputReg.v_outputReg.assert_a12                         cex             Hp            1    0.124 s      
[112] outputReg.v_outputReg.assert_a12:precondition1           covered         Hp            1    0.121 s      
[113] outputReg.v_outputReg.assert_a93                         cex             Hp            1    0.261 s      
[114] outputReg.v_outputReg.assert_a93:precondition1           covered         Hp            1    0.261 s      
[115] outputReg.v_outputReg.assert_a92                         cex             Hp            1    0.157 s      
[116] outputReg.v_outputReg.assert_a92:precondition1           covered         Hp            1    0.157 s      
[117] outputReg.v_outputReg.assert_a79                         cex             N             1    0.001 s      
[118] outputReg.v_outputReg.assert_a79:precondition1           covered         N             1    0.001 s      
[119] outputReg.v_outputReg.assert_a71                         cex             Hp            1    0.263 s      
[120] outputReg.v_outputReg.assert_a71:precondition1           covered         Hp            1    0.263 s      
[121] outputReg.v_outputReg.assert_a64                         cex             Hp            1    0.184 s      
[122] outputReg.v_outputReg.assert_a64:precondition1           covered         Hp            1    0.184 s      
[123] outputReg.v_outputReg.assert_a66                         cex             N             1    0.047 s      
[124] outputReg.v_outputReg.assert_a66:precondition1           covered         N             1    0.047 s      
[125] outputReg.v_outputReg.assert_a14                         cex             Hp            1    0.264 s      
[126] outputReg.v_outputReg.assert_a14:precondition1           covered         Hp            1    0.264 s      
[127] outputReg.v_outputReg.assert_a11                         cex             Hp            1    0.124 s      
[128] outputReg.v_outputReg.assert_a11:precondition1           covered         Hp            1    0.124 s      
[129] outputReg.v_outputReg.assert_a96                         cex             Hp            1    0.265 s      
[130] outputReg.v_outputReg.assert_a96:precondition1           covered         Hp            1    0.265 s      
[131] outputReg.v_outputReg.assert_a90                         cex             Hp            1    0.226 s      
[132] outputReg.v_outputReg.assert_a90:precondition1           covered         Hp            1    0.226 s      
[133] outputReg.v_outputReg.assert_a80                         cex             Hp            1    0.266 s      
[134] outputReg.v_outputReg.assert_a80:precondition1           covered         Hp            1    0.266 s      
[135] outputReg.v_outputReg.assert_a24                         cex             Hp            1    0.274 s      
[136] outputReg.v_outputReg.assert_a24:precondition1           covered         N             1    0.047 s      
[137] outputReg.v_outputReg.assert_a84                         cex             Hp            1    0.279 s      
[138] outputReg.v_outputReg.assert_a84:precondition1           covered         Hp            1    0.279 s      
[139] outputReg.v_outputReg.assert_a89                         cex             Hp            1    0.220 s      
[140] outputReg.v_outputReg.assert_a89:precondition1           covered         Hp            1    0.220 s      
[141] outputReg.v_outputReg.assert_a29                         cex             Hp            1    0.284 s      
[142] outputReg.v_outputReg.assert_a29:precondition1           covered         Hp            1    0.220 s      
[143] outputReg.v_outputReg.assert_a62                         cex             Hp            1    0.261 s      
[144] outputReg.v_outputReg.assert_a62:precondition1           covered         Hp            1    0.261 s      
[145] outputReg.v_outputReg.assert_a51                         cex             Hp            1    0.265 s      
[146] outputReg.v_outputReg.assert_a51:precondition1           covered         PRE           1    0.000 s      
[147] outputReg.v_outputReg.assert_a58                         cex             Hp            1    0.288 s      
[148] outputReg.v_outputReg.assert_a58:precondition1           covered         Hp            1    0.288 s      
[149] outputReg.v_outputReg.assert_a39                         cex             Hp            1    0.121 s      
[150] outputReg.v_outputReg.assert_a39:precondition1           covered         Hp            1    0.121 s      
[151] outputReg.v_outputReg.assert_a47                         cex             Hp            1    0.289 s      
[152] outputReg.v_outputReg.assert_a47:precondition1           covered         Hp            1    0.289 s      
[153] outputReg.v_outputReg.assert_a18                         cex             Hp            1    0.225 s      
[154] outputReg.v_outputReg.assert_a18:precondition1           covered         Hp            1    0.222 s      
[155] outputReg.v_outputReg.assert_a5                          cex             Hp            1    0.296 s      
[156] outputReg.v_outputReg.assert_a5:precondition1            covered         Hp            1    0.226 s      
[157] outputReg.v_outputReg.assert_a6                          cex             PRE           1    0.000 s      
[158] outputReg.v_outputReg.assert_a6:precondition1            covered         PRE           1    0.000 s      
[159] outputReg.v_outputReg.assert_a78                         cex             Hp            1    0.298 s      
[160] outputReg.v_outputReg.assert_a78:precondition1           covered         Hp            1    0.274 s      
[161] outputReg.v_outputReg.assert_a77                         cex             Hp            1    0.298 s      
[162] outputReg.v_outputReg.assert_a77:precondition1           covered         Hp            1    0.298 s      
[163] outputReg.v_outputReg.assert_a60                         cex             Hp            1    0.298 s      
[164] outputReg.v_outputReg.assert_a60:precondition1           covered         Hp            1    0.298 s      
[165] outputReg.v_outputReg.assert_a37                         cex             Hp            1    0.300 s      
[166] outputReg.v_outputReg.assert_a37:precondition1           covered         Hp            1    0.300 s      
[167] outputReg.v_outputReg.assert_a16                         cex             Hp            1    0.124 s      
[168] outputReg.v_outputReg.assert_a16:precondition1           covered         Hp            1    0.124 s      
[169] outputReg.v_outputReg.assert_a36                         cex             Hp            1    0.301 s      
[170] outputReg.v_outputReg.assert_a36:precondition1           covered         Hp            1    0.301 s      
[171] outputReg.v_outputReg.assert_a72                         cex             Hp            1    0.186 s      
[172] outputReg.v_outputReg.assert_a72:precondition1           covered         Hp            1    0.186 s      
[173] outputReg.v_outputReg.assert_a35                         cex             Hp            1    0.225 s      
[174] outputReg.v_outputReg.assert_a35:precondition1           covered         Hp            1    0.121 s      
[175] outputReg.v_outputReg.assert_a30                         cex             Hp            1    0.310 s      
[176] outputReg.v_outputReg.assert_a30:precondition1           covered         Hp            1    0.310 s      
[177] outputReg.v_outputReg.assert_a99                         cex             Hp            1    0.315 s      
[178] outputReg.v_outputReg.assert_a99:precondition1           covered         Hp            1    0.315 s      
[179] outputReg.v_outputReg.assert_a76                         cex             Hp            1    0.288 s      
[180] outputReg.v_outputReg.assert_a76:precondition1           covered         Hp            1    0.288 s      
[181] outputReg.v_outputReg.assert_a98                         cex             Hp            1    0.316 s      
[182] outputReg.v_outputReg.assert_a98:precondition1           covered         Hp            1    0.316 s      
[183] outputReg.v_outputReg.assert_a74                         cex             Hp            1    0.317 s      
[184] outputReg.v_outputReg.assert_a74:precondition1           covered         PRE           1    0.000 s      
[185] outputReg.v_outputReg.assert_a26                         cex             Hp            1    0.242 s      
[186] outputReg.v_outputReg.assert_a26:precondition1           covered         Hp            1    0.242 s      
[187] outputReg.v_outputReg.assert_a8                          cex             Hp            1    0.242 s      
[188] outputReg.v_outputReg.assert_a8:precondition1            covered         Hp            1    0.226 s      
[189] outputReg.v_outputReg.assert_a94                         cex             Hp            1    0.318 s      
[190] outputReg.v_outputReg.assert_a94:precondition1           covered         Hp            1    0.318 s      
[191] outputReg.v_outputReg.assert_a97                         cex             Hp            1    0.201 s      
[192] outputReg.v_outputReg.assert_a97:precondition1           covered         Hp            1    0.201 s      
[193] outputReg.v_outputReg.assert_a75                         cex             Hp            1    0.337 s      
[194] outputReg.v_outputReg.assert_a75:precondition1           covered         Hp            1    0.337 s      
[195] outputReg.v_outputReg.assert_a85                         cex             Hp            1    0.338 s      
[196] outputReg.v_outputReg.assert_a85:precondition1           covered         Hp            1    0.338 s      
[197] outputReg.v_outputReg.assert_a21                         cex             Hp            1    0.179 s      
[198] outputReg.v_outputReg.assert_a21:precondition1           covered         Hp            1    0.159 s      
[199] outputReg.v_outputReg.assert_a40                         cex             Hp            1    0.121 s      
[200] outputReg.v_outputReg.assert_a40:precondition1           covered         Hp            1    0.121 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.373 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
