// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition"

// DATE "12/01/2016 19:49:20"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_TOP (
	CLOCK_24,
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	SD_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	GPIO_0,
	GPIO_1);
input 	[1:0] CLOCK_24;
input 	[1:0] CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	SD_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// SD_DAT3	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CMD	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[0]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[0]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[2]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[3]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[5]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[6]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[7]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_DAT	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SDAT	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCLRCK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_DACLRCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_BCLK	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[35]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_24[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_24[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EXT_CLOCK	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_RXD	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLK	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[0]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[3]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[4]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[5]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[6]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[8]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[10]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[12]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[13]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[14]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[15]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[17]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[18]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[19]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[20]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[21]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_WE_N	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_RST_N	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_OE_N	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_CE_N	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CLK	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TDI	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCK	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TDO	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SCLK	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_DAT	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_XCK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("questao5_v.sdo");
// synopsys translate_on

wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \q5instance|cont[3]~22_combout ;
wire \q5instance|cont[6]~28_combout ;
wire \q5instance|cont[10]~36_combout ;
wire \q5instance|cont[14]~45 ;
wire \q5instance|cont[15]~46_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31_combout ;
wire \q5instance|segundos[0]~6_combout ;
wire \q5instance|segundos[0]~7 ;
wire \q5instance|segundos[1]~9_combout ;
wire \q5instance|milesimos[0]~11_combout ;
wire \q5instance|cont[0]~16_combout ;
wire \q5instance|cont[0]~17 ;
wire \q5instance|cont[1]~18_combout ;
wire \q5instance|cont[1]~19 ;
wire \q5instance|cont[2]~20_combout ;
wire \q5instance|cont[2]~21 ;
wire \q5instance|cont[3]~23 ;
wire \q5instance|cont[4]~24_combout ;
wire \q5instance|cont[4]~25 ;
wire \q5instance|cont[5]~27 ;
wire \q5instance|cont[6]~29 ;
wire \q5instance|cont[7]~30_combout ;
wire \q5instance|cont[7]~31 ;
wire \q5instance|cont[8]~33 ;
wire \q5instance|cont[9]~34_combout ;
wire \q5instance|cont[9]~35 ;
wire \q5instance|cont[10]~37 ;
wire \q5instance|cont[11]~38_combout ;
wire \q5instance|cont[11]~39 ;
wire \q5instance|cont[12]~41 ;
wire \q5instance|cont[13]~42_combout ;
wire \q5instance|cont[13]~43 ;
wire \q5instance|cont[14]~44_combout ;
wire \q5instance|cont[12]~40_combout ;
wire \q5instance|LessThan0~0_combout ;
wire \q5instance|cont[8]~32_combout ;
wire \q5instance|cont[5]~26_combout ;
wire \q5instance|LessThan0~1_combout ;
wire \q5instance|LessThan0~2_combout ;
wire \q5instance|LessThan0~3_combout ;
wire \q5instance|milesimos[0]~10_combout ;
wire \q5instance|milesimos[0]~12 ;
wire \q5instance|milesimos[1]~14 ;
wire \q5instance|milesimos[2]~16 ;
wire \q5instance|milesimos[3]~17_combout ;
wire \q5instance|milesimos[3]~18 ;
wire \q5instance|milesimos[4]~20 ;
wire \q5instance|milesimos[5]~21_combout ;
wire \q5instance|milesimos[5]~22 ;
wire \q5instance|milesimos[6]~24 ;
wire \q5instance|milesimos[7]~25_combout ;
wire \q5instance|milesimos[7]~26 ;
wire \q5instance|milesimos[8]~28 ;
wire \q5instance|milesimos[9]~29_combout ;
wire \q5instance|milesimos[6]~23_combout ;
wire \q5instance|LessThan1~0_combout ;
wire \q5instance|milesimos[1]~13_combout ;
wire \q5instance|LessThan1~1_combout ;
wire \q5instance|LessThan1~2_combout ;
wire \q5instance|segundos[5]~8_combout ;
wire \q5instance|segundos[1]~10 ;
wire \q5instance|segundos[2]~11_combout ;
wire \q5instance|segundos[2]~12 ;
wire \q5instance|segundos[3]~14 ;
wire \q5instance|segundos[4]~15_combout ;
wire \q5instance|LessThan2~0_combout ;
wire \q5instance|segundos[3]~13_combout ;
wire \q5instance|LessThan2~1_combout ;
wire \q5instance|segundos[4]~16 ;
wire \q5instance|segundos[5]~17_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ;
wire \q5instance|seg7instance0|WideOr6~0_combout ;
wire \q5instance|seg7instance0|WideOr5~0_combout ;
wire \q5instance|seg7instance0|WideOr4~0_combout ;
wire \q5instance|seg7instance0|WideOr3~0_combout ;
wire \q5instance|seg7instance0|WideOr2~0_combout ;
wire \q5instance|seg7instance0|WideOr1~0_combout ;
wire \q5instance|seg7instance0|WideOr0~0_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \q5instance|seg7instance1|WideOr6~0_combout ;
wire \q5instance|seg7instance1|WideOr5~0_combout ;
wire \q5instance|seg7instance1|WideOr4~0_combout ;
wire \q5instance|seg7instance1|WideOr3~0_combout ;
wire \q5instance|seg7instance1|WideOr2~0_combout ;
wire \q5instance|seg7instance1|WideOr1~0_combout ;
wire \q5instance|seg7instance1|WideOr0~0_combout ;
wire \q5instance|minutos[0]~6_combout ;
wire \q5instance|minutos[0]~7 ;
wire \q5instance|minutos[1]~8_combout ;
wire \q5instance|horas[0]~5_combout ;
wire \q5instance|minutos[1]~9 ;
wire \q5instance|minutos[2]~11 ;
wire \q5instance|minutos[3]~12_combout ;
wire \q5instance|minutos[3]~13 ;
wire \q5instance|minutos[4]~14_combout ;
wire \q5instance|minutos[4]~15 ;
wire \q5instance|minutos[5]~16_combout ;
wire \q5instance|LessThan3~0_combout ;
wire \q5instance|LessThan3~1_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ;
wire \q5instance|seg7instance2|WideOr6~0_combout ;
wire \q5instance|seg7instance2|WideOr5~0_combout ;
wire \q5instance|seg7instance2|WideOr4~0_combout ;
wire \q5instance|seg7instance2|WideOr3~0_combout ;
wire \q5instance|seg7instance2|WideOr2~0_combout ;
wire \q5instance|seg7instance2|WideOr1~0_combout ;
wire \q5instance|seg7instance2|WideOr0~0_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \q5instance|minutos[2]~10_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29_combout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \q5instance|seg7instance3|WideOr6~0_combout ;
wire \q5instance|seg7instance3|WideOr5~0_combout ;
wire \q5instance|seg7instance3|WideOr4~0_combout ;
wire \q5instance|seg7instance3|WideOr3~0_combout ;
wire \q5instance|seg7instance3|WideOr2~0_combout ;
wire \q5instance|seg7instance3|WideOr1~0_combout ;
wire \q5instance|seg7instance3|WideOr0~0_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \q5instance|horas[0]~6_combout ;
wire \q5instance|horas[0]~7 ;
wire \q5instance|horas[1]~10 ;
wire \q5instance|horas[2]~12 ;
wire \q5instance|horas[3]~13_combout ;
wire \q5instance|horas[0]~8_combout ;
wire \q5instance|horas[3]~14 ;
wire \q5instance|horas[4]~15_combout ;
wire \q5instance|horas[1]~9_combout ;
wire \q5instance|LessThan4~0_combout ;
wire \q5instance|LessThan4~1_combout ;
wire \q5instance|horas[2]~11_combout ;
wire \q5instance|milesimos[2]~15_combout ;
wire \q5instance|milesimos[4]~19_combout ;
wire \q5instance|milesimos[8]~27_combout ;
wire [5:0] \q5instance|segundos ;
wire [5:0] \q5instance|minutos ;
wire [9:0] \q5instance|milesimos ;
wire [4:0] \q5instance|horas ;
wire [15:0] \q5instance|cont ;
wire [9:0] \SW~combout ;
wire [3:0] \KEY~combout ;


// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\q5instance|segundos [4] & (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\q5instance|segundos [4] & 
// (!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\q5instance|segundos [4] & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\q5instance|segundos [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\q5instance|segundos [5] & (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\q5instance|segundos [5] & 
// (!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\q5instance|segundos [5] & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\q5instance|segundos [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ) # 
// (\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout )))) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// (!\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout )))
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & (!\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// !\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout )))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// !\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout )))))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout ))))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\q5instance|minutos [5] & (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\q5instance|minutos [5] & 
// (!\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\q5instance|minutos [5] & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\q5instance|minutos [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout ) # 
// (\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout )))) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// (!\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout )))
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout  & (!\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// !\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout )))) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout )))))
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ) # 
// (\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout ))))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N31
cycloneii_lcell_ff \q5instance|cont[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[15]~46_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [15]));

// Location: LCFF_X21_Y17_N21
cycloneii_lcell_ff \q5instance|cont[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[10]~36_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [10]));

// Location: LCFF_X21_Y17_N13
cycloneii_lcell_ff \q5instance|cont[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[6]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [6]));

// Location: LCFF_X21_Y17_N7
cycloneii_lcell_ff \q5instance|cont[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[3]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [3]));

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \q5instance|cont[3]~22 (
// Equation(s):
// \q5instance|cont[3]~22_combout  = (\q5instance|cont [3] & (!\q5instance|cont[2]~21 )) # (!\q5instance|cont [3] & ((\q5instance|cont[2]~21 ) # (GND)))
// \q5instance|cont[3]~23  = CARRY((!\q5instance|cont[2]~21 ) # (!\q5instance|cont [3]))

	.dataa(\q5instance|cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[2]~21 ),
	.combout(\q5instance|cont[3]~22_combout ),
	.cout(\q5instance|cont[3]~23 ));
// synopsys translate_off
defparam \q5instance|cont[3]~22 .lut_mask = 16'h5A5F;
defparam \q5instance|cont[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \q5instance|cont[6]~28 (
// Equation(s):
// \q5instance|cont[6]~28_combout  = (\q5instance|cont [6] & (\q5instance|cont[5]~27  $ (GND))) # (!\q5instance|cont [6] & (!\q5instance|cont[5]~27  & VCC))
// \q5instance|cont[6]~29  = CARRY((\q5instance|cont [6] & !\q5instance|cont[5]~27 ))

	.dataa(\q5instance|cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[5]~27 ),
	.combout(\q5instance|cont[6]~28_combout ),
	.cout(\q5instance|cont[6]~29 ));
// synopsys translate_off
defparam \q5instance|cont[6]~28 .lut_mask = 16'hA50A;
defparam \q5instance|cont[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \q5instance|cont[10]~36 (
// Equation(s):
// \q5instance|cont[10]~36_combout  = (\q5instance|cont [10] & (\q5instance|cont[9]~35  $ (GND))) # (!\q5instance|cont [10] & (!\q5instance|cont[9]~35  & VCC))
// \q5instance|cont[10]~37  = CARRY((\q5instance|cont [10] & !\q5instance|cont[9]~35 ))

	.dataa(\q5instance|cont [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[9]~35 ),
	.combout(\q5instance|cont[10]~36_combout ),
	.cout(\q5instance|cont[10]~37 ));
// synopsys translate_off
defparam \q5instance|cont[10]~36 .lut_mask = 16'hA50A;
defparam \q5instance|cont[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneii_lcell_comb \q5instance|cont[14]~44 (
// Equation(s):
// \q5instance|cont[14]~44_combout  = (\q5instance|cont [14] & (\q5instance|cont[13]~43  $ (GND))) # (!\q5instance|cont [14] & (!\q5instance|cont[13]~43  & VCC))
// \q5instance|cont[14]~45  = CARRY((\q5instance|cont [14] & !\q5instance|cont[13]~43 ))

	.dataa(vcc),
	.datab(\q5instance|cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[13]~43 ),
	.combout(\q5instance|cont[14]~44_combout ),
	.cout(\q5instance|cont[14]~45 ));
// synopsys translate_off
defparam \q5instance|cont[14]~44 .lut_mask = 16'hC30C;
defparam \q5instance|cont[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneii_lcell_comb \q5instance|cont[15]~46 (
// Equation(s):
// \q5instance|cont[15]~46_combout  = \q5instance|cont[14]~45  $ (\q5instance|cont [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|cont [15]),
	.cin(\q5instance|cont[14]~45 ),
	.combout(\q5instance|cont[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|cont[15]~46 .lut_mask = 16'h0FF0;
defparam \q5instance|cont[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [5])

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(\q5instance|segundos [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hA0A0;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h00CC;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  = (\q5instance|segundos [3] & \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|segundos [3]),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hF000;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout  = (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\q5instance|segundos [2]),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h0F00;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout  = (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|segundos [1])

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|segundos [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25 .lut_mask = 16'h3030;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26 .lut_mask = 16'h00CC;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h00F0;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h00F0;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [3])

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|segundos [3]),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hCC00;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23_combout  = (!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [2])

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|segundos [2]),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h3300;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24_combout  = (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24 .lut_mask = 16'h3030;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25 .lut_mask = 16'h0C0C;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|segundos [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\q5instance|segundos [2]),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26 .lut_mask = 16'hF000;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29_combout  = (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|segundos [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\q5instance|segundos [1]),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29 .lut_mask = 16'h0F00;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|minutos [5])

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\q5instance|minutos [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hC0C0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|minutos [4])

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [4]),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hCC00;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|minutos [3])

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\q5instance|minutos [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hC0C0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23_combout  = (\q5instance|minutos [2] & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|minutos [2]),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h00F0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|minutos [1])

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [1]),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24 .lut_mask = 16'hCC00;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26 .lut_mask = 16'h00AA;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27 .lut_mask = 16'h00AA;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout  = (\q5instance|minutos [2] & \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|minutos [2]),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28 .lut_mask = 16'hF000;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h00F0;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|minutos [4])

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [4]),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hCC00;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|minutos [3])

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [3]),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hCC00;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23_combout  = (\q5instance|minutos [2] & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|minutos [2]),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h00F0;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24 .lut_mask = 16'h00F0;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27 .lut_mask = 16'h00AA;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|minutos [1])

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [1]),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28 .lut_mask = 16'hCC00;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\q5instance|segundos [3]))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\q5instance|segundos [3]),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34 .lut_mask = 16'hE400;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\q5instance|minutos [3])) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\q5instance|minutos [3]),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31 .lut_mask = 16'hB800;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \q5instance|segundos[0]~6 (
// Equation(s):
// \q5instance|segundos[0]~6_combout  = \q5instance|segundos [0] $ (VCC)
// \q5instance|segundos[0]~7  = CARRY(\q5instance|segundos [0])

	.dataa(vcc),
	.datab(\q5instance|segundos [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|segundos[0]~6_combout ),
	.cout(\q5instance|segundos[0]~7 ));
// synopsys translate_off
defparam \q5instance|segundos[0]~6 .lut_mask = 16'h33CC;
defparam \q5instance|segundos[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \q5instance|segundos[1]~9 (
// Equation(s):
// \q5instance|segundos[1]~9_combout  = (\q5instance|segundos [1] & (!\q5instance|segundos[0]~7 )) # (!\q5instance|segundos [1] & ((\q5instance|segundos[0]~7 ) # (GND)))
// \q5instance|segundos[1]~10  = CARRY((!\q5instance|segundos[0]~7 ) # (!\q5instance|segundos [1]))

	.dataa(vcc),
	.datab(\q5instance|segundos [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|segundos[0]~7 ),
	.combout(\q5instance|segundos[1]~9_combout ),
	.cout(\q5instance|segundos[1]~10 ));
// synopsys translate_off
defparam \q5instance|segundos[1]~9 .lut_mask = 16'h3C3F;
defparam \q5instance|segundos[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \q5instance|milesimos[0]~11 (
// Equation(s):
// \q5instance|milesimos[0]~11_combout  = \q5instance|milesimos [0] $ (VCC)
// \q5instance|milesimos[0]~12  = CARRY(\q5instance|milesimos [0])

	.dataa(vcc),
	.datab(\q5instance|milesimos [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|milesimos[0]~11_combout ),
	.cout(\q5instance|milesimos[0]~12 ));
// synopsys translate_off
defparam \q5instance|milesimos[0]~11 .lut_mask = 16'h33CC;
defparam \q5instance|milesimos[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \q5instance|cont[0]~16 (
// Equation(s):
// \q5instance|cont[0]~16_combout  = \q5instance|cont [0] $ (VCC)
// \q5instance|cont[0]~17  = CARRY(\q5instance|cont [0])

	.dataa(vcc),
	.datab(\q5instance|cont [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|cont[0]~16_combout ),
	.cout(\q5instance|cont[0]~17 ));
// synopsys translate_off
defparam \q5instance|cont[0]~16 .lut_mask = 16'h33CC;
defparam \q5instance|cont[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N1
cycloneii_lcell_ff \q5instance|cont[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [0]));

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \q5instance|cont[1]~18 (
// Equation(s):
// \q5instance|cont[1]~18_combout  = (\q5instance|cont [1] & (!\q5instance|cont[0]~17 )) # (!\q5instance|cont [1] & ((\q5instance|cont[0]~17 ) # (GND)))
// \q5instance|cont[1]~19  = CARRY((!\q5instance|cont[0]~17 ) # (!\q5instance|cont [1]))

	.dataa(vcc),
	.datab(\q5instance|cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[0]~17 ),
	.combout(\q5instance|cont[1]~18_combout ),
	.cout(\q5instance|cont[1]~19 ));
// synopsys translate_off
defparam \q5instance|cont[1]~18 .lut_mask = 16'h3C3F;
defparam \q5instance|cont[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N3
cycloneii_lcell_ff \q5instance|cont[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[1]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [1]));

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \q5instance|cont[2]~20 (
// Equation(s):
// \q5instance|cont[2]~20_combout  = (\q5instance|cont [2] & (\q5instance|cont[1]~19  $ (GND))) # (!\q5instance|cont [2] & (!\q5instance|cont[1]~19  & VCC))
// \q5instance|cont[2]~21  = CARRY((\q5instance|cont [2] & !\q5instance|cont[1]~19 ))

	.dataa(vcc),
	.datab(\q5instance|cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[1]~19 ),
	.combout(\q5instance|cont[2]~20_combout ),
	.cout(\q5instance|cont[2]~21 ));
// synopsys translate_off
defparam \q5instance|cont[2]~20 .lut_mask = 16'hC30C;
defparam \q5instance|cont[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N5
cycloneii_lcell_ff \q5instance|cont[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[2]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [2]));

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \q5instance|cont[4]~24 (
// Equation(s):
// \q5instance|cont[4]~24_combout  = (\q5instance|cont [4] & (\q5instance|cont[3]~23  $ (GND))) # (!\q5instance|cont [4] & (!\q5instance|cont[3]~23  & VCC))
// \q5instance|cont[4]~25  = CARRY((\q5instance|cont [4] & !\q5instance|cont[3]~23 ))

	.dataa(vcc),
	.datab(\q5instance|cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[3]~23 ),
	.combout(\q5instance|cont[4]~24_combout ),
	.cout(\q5instance|cont[4]~25 ));
// synopsys translate_off
defparam \q5instance|cont[4]~24 .lut_mask = 16'hC30C;
defparam \q5instance|cont[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N9
cycloneii_lcell_ff \q5instance|cont[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[4]~24_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [4]));

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \q5instance|cont[5]~26 (
// Equation(s):
// \q5instance|cont[5]~26_combout  = (\q5instance|cont [5] & (!\q5instance|cont[4]~25 )) # (!\q5instance|cont [5] & ((\q5instance|cont[4]~25 ) # (GND)))
// \q5instance|cont[5]~27  = CARRY((!\q5instance|cont[4]~25 ) # (!\q5instance|cont [5]))

	.dataa(\q5instance|cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[4]~25 ),
	.combout(\q5instance|cont[5]~26_combout ),
	.cout(\q5instance|cont[5]~27 ));
// synopsys translate_off
defparam \q5instance|cont[5]~26 .lut_mask = 16'h5A5F;
defparam \q5instance|cont[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \q5instance|cont[7]~30 (
// Equation(s):
// \q5instance|cont[7]~30_combout  = (\q5instance|cont [7] & (!\q5instance|cont[6]~29 )) # (!\q5instance|cont [7] & ((\q5instance|cont[6]~29 ) # (GND)))
// \q5instance|cont[7]~31  = CARRY((!\q5instance|cont[6]~29 ) # (!\q5instance|cont [7]))

	.dataa(vcc),
	.datab(\q5instance|cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[6]~29 ),
	.combout(\q5instance|cont[7]~30_combout ),
	.cout(\q5instance|cont[7]~31 ));
// synopsys translate_off
defparam \q5instance|cont[7]~30 .lut_mask = 16'h3C3F;
defparam \q5instance|cont[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N15
cycloneii_lcell_ff \q5instance|cont[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[7]~30_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [7]));

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \q5instance|cont[8]~32 (
// Equation(s):
// \q5instance|cont[8]~32_combout  = (\q5instance|cont [8] & (\q5instance|cont[7]~31  $ (GND))) # (!\q5instance|cont [8] & (!\q5instance|cont[7]~31  & VCC))
// \q5instance|cont[8]~33  = CARRY((\q5instance|cont [8] & !\q5instance|cont[7]~31 ))

	.dataa(\q5instance|cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[7]~31 ),
	.combout(\q5instance|cont[8]~32_combout ),
	.cout(\q5instance|cont[8]~33 ));
// synopsys translate_off
defparam \q5instance|cont[8]~32 .lut_mask = 16'hA50A;
defparam \q5instance|cont[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \q5instance|cont[9]~34 (
// Equation(s):
// \q5instance|cont[9]~34_combout  = (\q5instance|cont [9] & (!\q5instance|cont[8]~33 )) # (!\q5instance|cont [9] & ((\q5instance|cont[8]~33 ) # (GND)))
// \q5instance|cont[9]~35  = CARRY((!\q5instance|cont[8]~33 ) # (!\q5instance|cont [9]))

	.dataa(vcc),
	.datab(\q5instance|cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[8]~33 ),
	.combout(\q5instance|cont[9]~34_combout ),
	.cout(\q5instance|cont[9]~35 ));
// synopsys translate_off
defparam \q5instance|cont[9]~34 .lut_mask = 16'h3C3F;
defparam \q5instance|cont[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N19
cycloneii_lcell_ff \q5instance|cont[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[9]~34_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [9]));

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \q5instance|cont[11]~38 (
// Equation(s):
// \q5instance|cont[11]~38_combout  = (\q5instance|cont [11] & (!\q5instance|cont[10]~37 )) # (!\q5instance|cont [11] & ((\q5instance|cont[10]~37 ) # (GND)))
// \q5instance|cont[11]~39  = CARRY((!\q5instance|cont[10]~37 ) # (!\q5instance|cont [11]))

	.dataa(vcc),
	.datab(\q5instance|cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[10]~37 ),
	.combout(\q5instance|cont[11]~38_combout ),
	.cout(\q5instance|cont[11]~39 ));
// synopsys translate_off
defparam \q5instance|cont[11]~38 .lut_mask = 16'h3C3F;
defparam \q5instance|cont[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N23
cycloneii_lcell_ff \q5instance|cont[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[11]~38_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [11]));

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \q5instance|cont[12]~40 (
// Equation(s):
// \q5instance|cont[12]~40_combout  = (\q5instance|cont [12] & (\q5instance|cont[11]~39  $ (GND))) # (!\q5instance|cont [12] & (!\q5instance|cont[11]~39  & VCC))
// \q5instance|cont[12]~41  = CARRY((\q5instance|cont [12] & !\q5instance|cont[11]~39 ))

	.dataa(\q5instance|cont [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[11]~39 ),
	.combout(\q5instance|cont[12]~40_combout ),
	.cout(\q5instance|cont[12]~41 ));
// synopsys translate_off
defparam \q5instance|cont[12]~40 .lut_mask = 16'hA50A;
defparam \q5instance|cont[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneii_lcell_comb \q5instance|cont[13]~42 (
// Equation(s):
// \q5instance|cont[13]~42_combout  = (\q5instance|cont [13] & (!\q5instance|cont[12]~41 )) # (!\q5instance|cont [13] & ((\q5instance|cont[12]~41 ) # (GND)))
// \q5instance|cont[13]~43  = CARRY((!\q5instance|cont[12]~41 ) # (!\q5instance|cont [13]))

	.dataa(vcc),
	.datab(\q5instance|cont [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|cont[12]~41 ),
	.combout(\q5instance|cont[13]~42_combout ),
	.cout(\q5instance|cont[13]~43 ));
// synopsys translate_off
defparam \q5instance|cont[13]~42 .lut_mask = 16'h3C3F;
defparam \q5instance|cont[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \q5instance|cont[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[13]~42_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [13]));

// Location: LCFF_X21_Y17_N29
cycloneii_lcell_ff \q5instance|cont[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[14]~44_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [14]));

// Location: LCFF_X21_Y17_N25
cycloneii_lcell_ff \q5instance|cont[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[12]~40_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [12]));

// Location: LCCOMB_X22_Y17_N16
cycloneii_lcell_comb \q5instance|LessThan0~0 (
// Equation(s):
// \q5instance|LessThan0~0_combout  = (!\q5instance|cont [10] & (!\q5instance|cont [11] & (!\q5instance|cont [12] & !\q5instance|cont [13])))

	.dataa(\q5instance|cont [10]),
	.datab(\q5instance|cont [11]),
	.datac(\q5instance|cont [12]),
	.datad(\q5instance|cont [13]),
	.cin(gnd),
	.combout(\q5instance|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan0~0 .lut_mask = 16'h0001;
defparam \q5instance|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N17
cycloneii_lcell_ff \q5instance|cont[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[8]~32_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [8]));

// Location: LCFF_X21_Y17_N11
cycloneii_lcell_ff \q5instance|cont[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|cont[5]~26_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan0~3_combout ),
	.sload(gnd),
	.ena(\SW~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|cont [5]));

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \q5instance|LessThan0~1 (
// Equation(s):
// \q5instance|LessThan0~1_combout  = (!\q5instance|cont [7] & (((!\q5instance|cont [5] & !\q5instance|cont [4])) # (!\q5instance|cont [6])))

	.dataa(\q5instance|cont [6]),
	.datab(\q5instance|cont [5]),
	.datac(\q5instance|cont [4]),
	.datad(\q5instance|cont [7]),
	.cin(gnd),
	.combout(\q5instance|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan0~1 .lut_mask = 16'h0057;
defparam \q5instance|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \q5instance|LessThan0~2 (
// Equation(s):
// \q5instance|LessThan0~2_combout  = (\q5instance|cont [8] & (\q5instance|cont [9] & !\q5instance|LessThan0~1_combout ))

	.dataa(vcc),
	.datab(\q5instance|cont [8]),
	.datac(\q5instance|cont [9]),
	.datad(\q5instance|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\q5instance|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan0~2 .lut_mask = 16'h00C0;
defparam \q5instance|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \q5instance|LessThan0~3 (
// Equation(s):
// \q5instance|LessThan0~3_combout  = (\q5instance|cont [15] & (\q5instance|cont [14] & ((\q5instance|LessThan0~2_combout ) # (!\q5instance|LessThan0~0_combout ))))

	.dataa(\q5instance|cont [15]),
	.datab(\q5instance|cont [14]),
	.datac(\q5instance|LessThan0~0_combout ),
	.datad(\q5instance|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\q5instance|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan0~3 .lut_mask = 16'h8808;
defparam \q5instance|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \q5instance|milesimos[0]~10 (
// Equation(s):
// \q5instance|milesimos[0]~10_combout  = (\SW~combout [0] & \q5instance|LessThan0~3_combout )

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(vcc),
	.datad(\q5instance|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\q5instance|milesimos[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|milesimos[0]~10 .lut_mask = 16'hCC00;
defparam \q5instance|milesimos[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N9
cycloneii_lcell_ff \q5instance|milesimos[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[0]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [0]));

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \q5instance|milesimos[1]~13 (
// Equation(s):
// \q5instance|milesimos[1]~13_combout  = (\q5instance|milesimos [1] & (!\q5instance|milesimos[0]~12 )) # (!\q5instance|milesimos [1] & ((\q5instance|milesimos[0]~12 ) # (GND)))
// \q5instance|milesimos[1]~14  = CARRY((!\q5instance|milesimos[0]~12 ) # (!\q5instance|milesimos [1]))

	.dataa(\q5instance|milesimos [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[0]~12 ),
	.combout(\q5instance|milesimos[1]~13_combout ),
	.cout(\q5instance|milesimos[1]~14 ));
// synopsys translate_off
defparam \q5instance|milesimos[1]~13 .lut_mask = 16'h5A5F;
defparam \q5instance|milesimos[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \q5instance|milesimos[2]~15 (
// Equation(s):
// \q5instance|milesimos[2]~15_combout  = (\q5instance|milesimos [2] & (\q5instance|milesimos[1]~14  $ (GND))) # (!\q5instance|milesimos [2] & (!\q5instance|milesimos[1]~14  & VCC))
// \q5instance|milesimos[2]~16  = CARRY((\q5instance|milesimos [2] & !\q5instance|milesimos[1]~14 ))

	.dataa(\q5instance|milesimos [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[1]~14 ),
	.combout(\q5instance|milesimos[2]~15_combout ),
	.cout(\q5instance|milesimos[2]~16 ));
// synopsys translate_off
defparam \q5instance|milesimos[2]~15 .lut_mask = 16'hA50A;
defparam \q5instance|milesimos[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneii_lcell_comb \q5instance|milesimos[3]~17 (
// Equation(s):
// \q5instance|milesimos[3]~17_combout  = (\q5instance|milesimos [3] & (!\q5instance|milesimos[2]~16 )) # (!\q5instance|milesimos [3] & ((\q5instance|milesimos[2]~16 ) # (GND)))
// \q5instance|milesimos[3]~18  = CARRY((!\q5instance|milesimos[2]~16 ) # (!\q5instance|milesimos [3]))

	.dataa(vcc),
	.datab(\q5instance|milesimos [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[2]~16 ),
	.combout(\q5instance|milesimos[3]~17_combout ),
	.cout(\q5instance|milesimos[3]~18 ));
// synopsys translate_off
defparam \q5instance|milesimos[3]~17 .lut_mask = 16'h3C3F;
defparam \q5instance|milesimos[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N15
cycloneii_lcell_ff \q5instance|milesimos[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[3]~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [3]));

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \q5instance|milesimos[4]~19 (
// Equation(s):
// \q5instance|milesimos[4]~19_combout  = (\q5instance|milesimos [4] & (\q5instance|milesimos[3]~18  $ (GND))) # (!\q5instance|milesimos [4] & (!\q5instance|milesimos[3]~18  & VCC))
// \q5instance|milesimos[4]~20  = CARRY((\q5instance|milesimos [4] & !\q5instance|milesimos[3]~18 ))

	.dataa(\q5instance|milesimos [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[3]~18 ),
	.combout(\q5instance|milesimos[4]~19_combout ),
	.cout(\q5instance|milesimos[4]~20 ));
// synopsys translate_off
defparam \q5instance|milesimos[4]~19 .lut_mask = 16'hA50A;
defparam \q5instance|milesimos[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \q5instance|milesimos[5]~21 (
// Equation(s):
// \q5instance|milesimos[5]~21_combout  = (\q5instance|milesimos [5] & (!\q5instance|milesimos[4]~20 )) # (!\q5instance|milesimos [5] & ((\q5instance|milesimos[4]~20 ) # (GND)))
// \q5instance|milesimos[5]~22  = CARRY((!\q5instance|milesimos[4]~20 ) # (!\q5instance|milesimos [5]))

	.dataa(vcc),
	.datab(\q5instance|milesimos [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[4]~20 ),
	.combout(\q5instance|milesimos[5]~21_combout ),
	.cout(\q5instance|milesimos[5]~22 ));
// synopsys translate_off
defparam \q5instance|milesimos[5]~21 .lut_mask = 16'h3C3F;
defparam \q5instance|milesimos[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \q5instance|milesimos[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[5]~21_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [5]));

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \q5instance|milesimos[6]~23 (
// Equation(s):
// \q5instance|milesimos[6]~23_combout  = (\q5instance|milesimos [6] & (\q5instance|milesimos[5]~22  $ (GND))) # (!\q5instance|milesimos [6] & (!\q5instance|milesimos[5]~22  & VCC))
// \q5instance|milesimos[6]~24  = CARRY((\q5instance|milesimos [6] & !\q5instance|milesimos[5]~22 ))

	.dataa(\q5instance|milesimos [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[5]~22 ),
	.combout(\q5instance|milesimos[6]~23_combout ),
	.cout(\q5instance|milesimos[6]~24 ));
// synopsys translate_off
defparam \q5instance|milesimos[6]~23 .lut_mask = 16'hA50A;
defparam \q5instance|milesimos[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \q5instance|milesimos[7]~25 (
// Equation(s):
// \q5instance|milesimos[7]~25_combout  = (\q5instance|milesimos [7] & (!\q5instance|milesimos[6]~24 )) # (!\q5instance|milesimos [7] & ((\q5instance|milesimos[6]~24 ) # (GND)))
// \q5instance|milesimos[7]~26  = CARRY((!\q5instance|milesimos[6]~24 ) # (!\q5instance|milesimos [7]))

	.dataa(vcc),
	.datab(\q5instance|milesimos [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[6]~24 ),
	.combout(\q5instance|milesimos[7]~25_combout ),
	.cout(\q5instance|milesimos[7]~26 ));
// synopsys translate_off
defparam \q5instance|milesimos[7]~25 .lut_mask = 16'h3C3F;
defparam \q5instance|milesimos[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \q5instance|milesimos[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[7]~25_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [7]));

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \q5instance|milesimos[8]~27 (
// Equation(s):
// \q5instance|milesimos[8]~27_combout  = (\q5instance|milesimos [8] & (\q5instance|milesimos[7]~26  $ (GND))) # (!\q5instance|milesimos [8] & (!\q5instance|milesimos[7]~26  & VCC))
// \q5instance|milesimos[8]~28  = CARRY((\q5instance|milesimos [8] & !\q5instance|milesimos[7]~26 ))

	.dataa(\q5instance|milesimos [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|milesimos[7]~26 ),
	.combout(\q5instance|milesimos[8]~27_combout ),
	.cout(\q5instance|milesimos[8]~28 ));
// synopsys translate_off
defparam \q5instance|milesimos[8]~27 .lut_mask = 16'hA50A;
defparam \q5instance|milesimos[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \q5instance|milesimos[9]~29 (
// Equation(s):
// \q5instance|milesimos[9]~29_combout  = \q5instance|milesimos[8]~28  $ (\q5instance|milesimos [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|milesimos [9]),
	.cin(\q5instance|milesimos[8]~28 ),
	.combout(\q5instance|milesimos[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|milesimos[9]~29 .lut_mask = 16'h0FF0;
defparam \q5instance|milesimos[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y17_N27
cycloneii_lcell_ff \q5instance|milesimos[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[9]~29_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [9]));

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \q5instance|milesimos[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[6]~23_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [6]));

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \q5instance|LessThan1~0 (
// Equation(s):
// \q5instance|LessThan1~0_combout  = (((!\q5instance|milesimos [5]) # (!\q5instance|milesimos [6])) # (!\q5instance|milesimos [7])) # (!\q5instance|milesimos [8])

	.dataa(\q5instance|milesimos [8]),
	.datab(\q5instance|milesimos [7]),
	.datac(\q5instance|milesimos [6]),
	.datad(\q5instance|milesimos [5]),
	.cin(gnd),
	.combout(\q5instance|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \q5instance|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N11
cycloneii_lcell_ff \q5instance|milesimos[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[1]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [1]));

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \q5instance|LessThan1~1 (
// Equation(s):
// \q5instance|LessThan1~1_combout  = (!\q5instance|milesimos [3] & (((!\q5instance|milesimos [1]) # (!\q5instance|milesimos [0])) # (!\q5instance|milesimos [2])))

	.dataa(\q5instance|milesimos [2]),
	.datab(\q5instance|milesimos [0]),
	.datac(\q5instance|milesimos [3]),
	.datad(\q5instance|milesimos [1]),
	.cin(gnd),
	.combout(\q5instance|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan1~1 .lut_mask = 16'h070F;
defparam \q5instance|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \q5instance|LessThan1~2 (
// Equation(s):
// \q5instance|LessThan1~2_combout  = (\q5instance|milesimos [9] & (!\q5instance|LessThan1~0_combout  & ((\q5instance|milesimos [4]) # (!\q5instance|LessThan1~1_combout ))))

	.dataa(\q5instance|milesimos [4]),
	.datab(\q5instance|milesimos [9]),
	.datac(\q5instance|LessThan1~0_combout ),
	.datad(\q5instance|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\q5instance|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan1~2 .lut_mask = 16'h080C;
defparam \q5instance|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \q5instance|segundos[5]~8 (
// Equation(s):
// \q5instance|segundos[5]~8_combout  = (\SW~combout [0] & (\q5instance|LessThan1~2_combout  & \q5instance|LessThan0~3_combout ))

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\q5instance|LessThan1~2_combout ),
	.datad(\q5instance|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\q5instance|segundos[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|segundos[5]~8 .lut_mask = 16'hC000;
defparam \q5instance|segundos[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N3
cycloneii_lcell_ff \q5instance|segundos[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|segundos[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan2~1_combout ),
	.sload(gnd),
	.ena(\q5instance|segundos[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|segundos [1]));

// Location: LCCOMB_X22_Y17_N4
cycloneii_lcell_comb \q5instance|segundos[2]~11 (
// Equation(s):
// \q5instance|segundos[2]~11_combout  = (\q5instance|segundos [2] & (\q5instance|segundos[1]~10  $ (GND))) # (!\q5instance|segundos [2] & (!\q5instance|segundos[1]~10  & VCC))
// \q5instance|segundos[2]~12  = CARRY((\q5instance|segundos [2] & !\q5instance|segundos[1]~10 ))

	.dataa(vcc),
	.datab(\q5instance|segundos [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|segundos[1]~10 ),
	.combout(\q5instance|segundos[2]~11_combout ),
	.cout(\q5instance|segundos[2]~12 ));
// synopsys translate_off
defparam \q5instance|segundos[2]~11 .lut_mask = 16'hC30C;
defparam \q5instance|segundos[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y17_N5
cycloneii_lcell_ff \q5instance|segundos[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|segundos[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan2~1_combout ),
	.sload(gnd),
	.ena(\q5instance|segundos[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|segundos [2]));

// Location: LCCOMB_X22_Y17_N6
cycloneii_lcell_comb \q5instance|segundos[3]~13 (
// Equation(s):
// \q5instance|segundos[3]~13_combout  = (\q5instance|segundos [3] & (!\q5instance|segundos[2]~12 )) # (!\q5instance|segundos [3] & ((\q5instance|segundos[2]~12 ) # (GND)))
// \q5instance|segundos[3]~14  = CARRY((!\q5instance|segundos[2]~12 ) # (!\q5instance|segundos [3]))

	.dataa(\q5instance|segundos [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|segundos[2]~12 ),
	.combout(\q5instance|segundos[3]~13_combout ),
	.cout(\q5instance|segundos[3]~14 ));
// synopsys translate_off
defparam \q5instance|segundos[3]~13 .lut_mask = 16'h5A5F;
defparam \q5instance|segundos[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \q5instance|segundos[4]~15 (
// Equation(s):
// \q5instance|segundos[4]~15_combout  = (\q5instance|segundos [4] & (\q5instance|segundos[3]~14  $ (GND))) # (!\q5instance|segundos [4] & (!\q5instance|segundos[3]~14  & VCC))
// \q5instance|segundos[4]~16  = CARRY((\q5instance|segundos [4] & !\q5instance|segundos[3]~14 ))

	.dataa(vcc),
	.datab(\q5instance|segundos [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|segundos[3]~14 ),
	.combout(\q5instance|segundos[4]~15_combout ),
	.cout(\q5instance|segundos[4]~16 ));
// synopsys translate_off
defparam \q5instance|segundos[4]~15 .lut_mask = 16'hC30C;
defparam \q5instance|segundos[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y17_N9
cycloneii_lcell_ff \q5instance|segundos[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|segundos[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan2~1_combout ),
	.sload(gnd),
	.ena(\q5instance|segundos[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|segundos [4]));

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \q5instance|LessThan2~0 (
// Equation(s):
// \q5instance|LessThan2~0_combout  = ((!\q5instance|segundos [2] & ((!\q5instance|segundos [0]) # (!\q5instance|segundos [1])))) # (!\q5instance|segundos [5])

	.dataa(\q5instance|segundos [5]),
	.datab(\q5instance|segundos [1]),
	.datac(\q5instance|segundos [2]),
	.datad(\q5instance|segundos [0]),
	.cin(gnd),
	.combout(\q5instance|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan2~0 .lut_mask = 16'h575F;
defparam \q5instance|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N7
cycloneii_lcell_ff \q5instance|segundos[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|segundos[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan2~1_combout ),
	.sload(gnd),
	.ena(\q5instance|segundos[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|segundos [3]));

// Location: LCCOMB_X22_Y17_N18
cycloneii_lcell_comb \q5instance|LessThan2~1 (
// Equation(s):
// \q5instance|LessThan2~1_combout  = (\q5instance|segundos [4] & (!\q5instance|LessThan2~0_combout  & \q5instance|segundos [3]))

	.dataa(vcc),
	.datab(\q5instance|segundos [4]),
	.datac(\q5instance|LessThan2~0_combout ),
	.datad(\q5instance|segundos [3]),
	.cin(gnd),
	.combout(\q5instance|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan2~1 .lut_mask = 16'h0C00;
defparam \q5instance|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N1
cycloneii_lcell_ff \q5instance|segundos[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|segundos[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan2~1_combout ),
	.sload(gnd),
	.ena(\q5instance|segundos[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|segundos [0]));

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \q5instance|segundos[5]~17 (
// Equation(s):
// \q5instance|segundos[5]~17_combout  = \q5instance|segundos[4]~16  $ (\q5instance|segundos [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|segundos [5]),
	.cin(\q5instance|segundos[4]~16 ),
	.combout(\q5instance|segundos[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|segundos[5]~17 .lut_mask = 16'h0FF0;
defparam \q5instance|segundos[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y17_N11
cycloneii_lcell_ff \q5instance|segundos[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|segundos[5]~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan2~1_combout ),
	.sload(gnd),
	.ena(\q5instance|segundos[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|segundos [5]));

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \q5instance|segundos [3] $ (VCC)
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\q5instance|segundos [3])

	.dataa(vcc),
	.datab(\q5instance|segundos [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\q5instance|segundos [4] & (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\q5instance|segundos [4] & 
// (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\q5instance|segundos [4] & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\q5instance|segundos [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\q5instance|segundos [5] & (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\q5instance|segundos [5] & 
// (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\q5instance|segundos [5] & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\q5instance|segundos [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h0C0C;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [4])

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|segundos [4]),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hAA00;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h00CC;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\q5instance|segundos [2]),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hF000;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout )))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// !\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout  & 
// !\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|segundos [1])

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|segundos [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24 .lut_mask = 16'hC0C0;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ) # (\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout )))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ) # (\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~25_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[20]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\q5instance|segundos [4]))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\q5instance|segundos [4]),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33 .lut_mask = 16'hC840;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27 .lut_mask = 16'h00F0;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29 .lut_mask = 16'h00CC;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout  & 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout )))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout  & 
// !\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout )))))
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ))))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout  & 
// !\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~26_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[23]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\q5instance|segundos [1])) # 
// (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))

	.dataa(vcc),
	.datab(\q5instance|segundos [1]),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30 .lut_mask = 16'hCCF0;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ) # 
// ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout 
// ))))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32 .lut_mask = 16'hEEF0;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|segundos [2])

	.dataa(vcc),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\q5instance|segundos [2]),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28 .lut_mask = 16'hCC00;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31 (
// Equation(s):
// \q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  = (\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ) # 
// ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout 
// ))))

	.dataa(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31 .lut_mask = 16'hFAD8;
defparam \q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr6~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr6~0_combout  = (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|segundos [0] & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  $ 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & (\q5instance|segundos 
// [0] $ (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr6~0 .lut_mask = 16'h2182;
defparam \q5instance|seg7instance0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr5~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr5~0_combout  = (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\q5instance|segundos [0] & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout )) # (!\q5instance|segundos 
// [0] & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))))) # (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & 
// (\q5instance|segundos [0] $ (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ))))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr5~0 .lut_mask = 16'hD680;
defparam \q5instance|seg7instance0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr4~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr4~0_combout  = (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & 
// ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ) # (!\q5instance|segundos [0])))) # (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (!\q5instance|segundos [0] & 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & !\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout )))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr4~0 .lut_mask = 16'hD004;
defparam \q5instance|seg7instance0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr3~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr3~0_combout  = (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\q5instance|segundos [0] & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))) # (!\q5instance|segundos 
// [0] & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & !\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|segundos [0] $ (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr3~0 .lut_mask = 16'h8942;
defparam \q5instance|seg7instance0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr2~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr2~0_combout  = (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & (\q5instance|segundos [0] & (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ))) # 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & ((!\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ))) # 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout  & (\q5instance|segundos [0]))))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \q5instance|seg7instance0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr1~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr1~0_combout  = (\q5instance|segundos [0] & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  $ (((\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ) # 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))))) # (!\q5instance|segundos [0] & (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  & 
// (!\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  & !\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout )))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr1~0 .lut_mask = 16'h280E;
defparam \q5instance|seg7instance0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \q5instance|seg7instance0|WideOr0~0 (
// Equation(s):
// \q5instance|seg7instance0|WideOr0~0_combout  = (\q5instance|segundos [0] & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ) # (\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout  $ 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\q5instance|segundos [0] & ((\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ) # 
// (\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  $ (\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\q5instance|segundos [0]),
	.datab(\q5instance|Mod0|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datac(\q5instance|Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datad(\q5instance|Mod0|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance0|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \q5instance|seg7instance0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \q5instance|segundos [3] $ (VCC)
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\q5instance|segundos [3])

	.dataa(\q5instance|segundos [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [5])

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\q5instance|segundos [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hC0C0;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout  = (\q5instance|segundos [4] & \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|segundos [4]),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hF000;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h00CC;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|segundos [2])

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|segundos [2]),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hCC00;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17_combout  & (!\q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16_combout  & 
// !\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\q5instance|segundos [4]))) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|segundos [4]),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30 .lut_mask = 16'hC088;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\q5instance|segundos [3])) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\q5instance|segundos [3]),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31 .lut_mask = 16'hA0C0;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27_combout  = (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27 .lut_mask = 16'h0F00;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|segundos [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\q5instance|segundos [1]),
	.cin(gnd),
	.combout(\q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28 .lut_mask = 16'hF000;
defparam \q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout  = CARRY((\q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ) # (\q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  = CARRY((!\q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26_combout  & (!\q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27_combout  & 
// !\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout )))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ),
	.combout(),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .lut_mask = 16'h0001;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((!\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  & ((\q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ) # 
// (\q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ))))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ),
	.combout(),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h000E;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24_combout  & (!\q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30_combout  & 
// !\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout )))

	.dataa(\q5instance|Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.datab(\q5instance|Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(),
	.cout(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneii_lcell_comb \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N20
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr6~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr6~0_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr6~0 .lut_mask = 16'h0CC0;
defparam \q5instance|seg7instance1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N10
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr5~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr5~0_combout  = (!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ 
// (\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr5~0 .lut_mask = 16'h003C;
defparam \q5instance|seg7instance1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N4
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr4~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr4~0_combout  = (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr4~0 .lut_mask = 16'h3000;
defparam \q5instance|seg7instance1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N2
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr3~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr3~0_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr3~0 .lut_mask = 16'h0CC3;
defparam \q5instance|seg7instance1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N0
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr2~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr2~0_combout  = ((\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # 
// (!\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr2~0 .lut_mask = 16'h0FCF;
defparam \q5instance|seg7instance1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N22
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr1~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr1~0_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ) # (!\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr1~0 .lut_mask = 16'h3F03;
defparam \q5instance|seg7instance1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N12
cycloneii_lcell_comb \q5instance|seg7instance1|WideOr0~0 (
// Equation(s):
// \q5instance|seg7instance1|WideOr0~0_combout  = (\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # 
// (!\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ) # 
// (\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance1|WideOr0~0 .lut_mask = 16'h33FC;
defparam \q5instance|seg7instance1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \q5instance|minutos[0]~6 (
// Equation(s):
// \q5instance|minutos[0]~6_combout  = \q5instance|minutos [0] $ (VCC)
// \q5instance|minutos[0]~7  = CARRY(\q5instance|minutos [0])

	.dataa(\q5instance|minutos [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|minutos[0]~6_combout ),
	.cout(\q5instance|minutos[0]~7 ));
// synopsys translate_off
defparam \q5instance|minutos[0]~6 .lut_mask = 16'h55AA;
defparam \q5instance|minutos[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \q5instance|minutos[1]~8 (
// Equation(s):
// \q5instance|minutos[1]~8_combout  = (\q5instance|minutos [1] & (!\q5instance|minutos[0]~7 )) # (!\q5instance|minutos [1] & ((\q5instance|minutos[0]~7 ) # (GND)))
// \q5instance|minutos[1]~9  = CARRY((!\q5instance|minutos[0]~7 ) # (!\q5instance|minutos [1]))

	.dataa(vcc),
	.datab(\q5instance|minutos [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|minutos[0]~7 ),
	.combout(\q5instance|minutos[1]~8_combout ),
	.cout(\q5instance|minutos[1]~9 ));
// synopsys translate_off
defparam \q5instance|minutos[1]~8 .lut_mask = 16'h3C3F;
defparam \q5instance|minutos[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \q5instance|horas[0]~5 (
// Equation(s):
// \q5instance|horas[0]~5_combout  = (\SW~combout [0] & (\q5instance|LessThan2~1_combout  & (\q5instance|LessThan1~2_combout  & \q5instance|LessThan0~3_combout )))

	.dataa(\SW~combout [0]),
	.datab(\q5instance|LessThan2~1_combout ),
	.datac(\q5instance|LessThan1~2_combout ),
	.datad(\q5instance|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\q5instance|horas[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|horas[0]~5 .lut_mask = 16'h8000;
defparam \q5instance|horas[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N19
cycloneii_lcell_ff \q5instance|minutos[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|minutos[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|minutos [1]));

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \q5instance|minutos[2]~10 (
// Equation(s):
// \q5instance|minutos[2]~10_combout  = (\q5instance|minutos [2] & (\q5instance|minutos[1]~9  $ (GND))) # (!\q5instance|minutos [2] & (!\q5instance|minutos[1]~9  & VCC))
// \q5instance|minutos[2]~11  = CARRY((\q5instance|minutos [2] & !\q5instance|minutos[1]~9 ))

	.dataa(\q5instance|minutos [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|minutos[1]~9 ),
	.combout(\q5instance|minutos[2]~10_combout ),
	.cout(\q5instance|minutos[2]~11 ));
// synopsys translate_off
defparam \q5instance|minutos[2]~10 .lut_mask = 16'hA50A;
defparam \q5instance|minutos[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \q5instance|minutos[3]~12 (
// Equation(s):
// \q5instance|minutos[3]~12_combout  = (\q5instance|minutos [3] & (!\q5instance|minutos[2]~11 )) # (!\q5instance|minutos [3] & ((\q5instance|minutos[2]~11 ) # (GND)))
// \q5instance|minutos[3]~13  = CARRY((!\q5instance|minutos[2]~11 ) # (!\q5instance|minutos [3]))

	.dataa(vcc),
	.datab(\q5instance|minutos [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|minutos[2]~11 ),
	.combout(\q5instance|minutos[3]~12_combout ),
	.cout(\q5instance|minutos[3]~13 ));
// synopsys translate_off
defparam \q5instance|minutos[3]~12 .lut_mask = 16'h3C3F;
defparam \q5instance|minutos[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y17_N23
cycloneii_lcell_ff \q5instance|minutos[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|minutos[3]~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|minutos [3]));

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \q5instance|minutos[4]~14 (
// Equation(s):
// \q5instance|minutos[4]~14_combout  = (\q5instance|minutos [4] & (\q5instance|minutos[3]~13  $ (GND))) # (!\q5instance|minutos [4] & (!\q5instance|minutos[3]~13  & VCC))
// \q5instance|minutos[4]~15  = CARRY((\q5instance|minutos [4] & !\q5instance|minutos[3]~13 ))

	.dataa(\q5instance|minutos [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|minutos[3]~13 ),
	.combout(\q5instance|minutos[4]~14_combout ),
	.cout(\q5instance|minutos[4]~15 ));
// synopsys translate_off
defparam \q5instance|minutos[4]~14 .lut_mask = 16'hA50A;
defparam \q5instance|minutos[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y17_N25
cycloneii_lcell_ff \q5instance|minutos[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|minutos[4]~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|minutos [4]));

// Location: LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \q5instance|minutos[5]~16 (
// Equation(s):
// \q5instance|minutos[5]~16_combout  = \q5instance|minutos[4]~15  $ (\q5instance|minutos [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|minutos [5]),
	.cin(\q5instance|minutos[4]~15 ),
	.combout(\q5instance|minutos[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|minutos[5]~16 .lut_mask = 16'h0FF0;
defparam \q5instance|minutos[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y17_N27
cycloneii_lcell_ff \q5instance|minutos[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|minutos[5]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|minutos [5]));

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \q5instance|LessThan3~0 (
// Equation(s):
// \q5instance|LessThan3~0_combout  = ((!\q5instance|minutos [2] & ((!\q5instance|minutos [1]) # (!\q5instance|minutos [0])))) # (!\q5instance|minutos [5])

	.dataa(\q5instance|minutos [2]),
	.datab(\q5instance|minutos [5]),
	.datac(\q5instance|minutos [0]),
	.datad(\q5instance|minutos [1]),
	.cin(gnd),
	.combout(\q5instance|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan3~0 .lut_mask = 16'h3777;
defparam \q5instance|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \q5instance|LessThan3~1 (
// Equation(s):
// \q5instance|LessThan3~1_combout  = (\q5instance|minutos [3] & (\q5instance|minutos [4] & !\q5instance|LessThan3~0_combout ))

	.dataa(vcc),
	.datab(\q5instance|minutos [3]),
	.datac(\q5instance|minutos [4]),
	.datad(\q5instance|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\q5instance|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan3~1 .lut_mask = 16'h00C0;
defparam \q5instance|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N17
cycloneii_lcell_ff \q5instance|minutos[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|minutos[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|minutos [0]));

// Location: LCCOMB_X15_Y17_N20
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \q5instance|minutos [3] $ (VCC)
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\q5instance|minutos [3])

	.dataa(\q5instance|minutos [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\q5instance|minutos [4] & (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\q5instance|minutos [4] & 
// (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\q5instance|minutos [4] & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\q5instance|minutos [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\q5instance|minutos [5] & (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\q5instance|minutos [5] & 
// (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\q5instance|minutos [5] & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\q5instance|minutos [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h00F0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h00CC;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h00CC;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22_combout  = (\q5instance|minutos [2] & \q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\q5instance|minutos [2]),
	.datab(vcc),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hA0A0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16_combout  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17_combout  & 
// !\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\q5instance|minutos [4]))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\q5instance|minutos [4]),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33 .lut_mask = 16'hE040;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\q5instance|minutos [3])) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\q5instance|minutos [3]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34 .lut_mask = 16'h88C0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29 .lut_mask = 16'h00AA;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25_combout  = (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|minutos [1])

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [1]),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25 .lut_mask = 16'h3300;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24_combout ) # (\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25_combout )))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24_combout ) # (\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25_combout ))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~24_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[20]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout  & 
// (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout )))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout  & 
// !\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout )))))
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout ))))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26_combout  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33_combout  & 
// !\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~26_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[23]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ) # 
// ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout 
// ))))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~27_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[22]~34_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32 .lut_mask = 16'hFCB8;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\q5instance|minutos [1]))) # 
// (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|minutos [1]),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30 .lut_mask = 16'hFC0C;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31 (
// Equation(s):
// \q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout  = (\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout ) # 
// ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (((\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout 
// ))))

	.dataa(\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~28_combout ),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[21]~29_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31 .lut_mask = 16'hEFE0;
defparam \q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr6~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr6~0_combout  = (\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|minutos [0] & (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  $ 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & (\q5instance|minutos 
// [0] $ (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr6~0 .lut_mask = 16'h0982;
defparam \q5instance|seg7instance2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr5~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr5~0_combout  = (\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & ((\q5instance|minutos [0] & (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout )) # (!\q5instance|minutos [0] 
// & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ))))) # (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout  & 
// (\q5instance|minutos [0] $ (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ))))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr5~0 .lut_mask = 16'hD680;
defparam \q5instance|seg7instance2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr4~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr4~0_combout  = (\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout  & 
// ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ) # (!\q5instance|minutos [0])))) # (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & (!\q5instance|minutos [0] & 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & !\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout )))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr4~0 .lut_mask = 16'hC410;
defparam \q5instance|seg7instance2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr3~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr3~0_combout  = (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\q5instance|minutos [0] & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ))) # (!\q5instance|minutos 
// [0] & (\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & !\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & 
// (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & (\q5instance|minutos [0] $ (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr3~0 .lut_mask = 16'hA142;
defparam \q5instance|seg7instance2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr2~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr2~0_combout  = (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & (\q5instance|minutos [0] & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ))) # 
// (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout  & ((!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ))) # 
// (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout  & (\q5instance|minutos [0]))))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr2~0 .lut_mask = 16'h232A;
defparam \q5instance|seg7instance2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr1~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr1~0_combout  = (\q5instance|minutos [0] & (\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  $ (((\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ) # 
// (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ))))) # (!\q5instance|minutos [0] & (!\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  & 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  & !\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout )))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr1~0 .lut_mask = 16'h2832;
defparam \q5instance|seg7instance2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \q5instance|seg7instance2|WideOr0~0 (
// Equation(s):
// \q5instance|seg7instance2|WideOr0~0_combout  = (\q5instance|minutos [0] & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ) # (\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout  $ 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout )))) # (!\q5instance|minutos [0] & ((\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ) # 
// (\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  $ (\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ))))

	.dataa(\q5instance|minutos [0]),
	.datab(\q5instance|Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(\q5instance|Mod1|auto_generated|divider|divider|StageOut[26]~30_combout ),
	.datad(\q5instance|Mod1|auto_generated|divider|divider|StageOut[27]~31_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance2|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \q5instance|seg7instance2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \q5instance|minutos [3] $ (VCC)
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\q5instance|minutos [3])

	.dataa(vcc),
	.datab(\q5instance|minutos [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\q5instance|minutos [4] & (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\q5instance|minutos [4] & 
// (!\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\q5instance|minutos [4] & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\q5instance|minutos [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \q5instance|minutos [5])

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [5]),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hCC00;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h00CC;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h00F0;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N21
cycloneii_lcell_ff \q5instance|minutos[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|minutos[2]~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan3~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|minutos [2]));

// Location: LCCOMB_X14_Y17_N18
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22_combout  = (\q5instance|minutos [2] & \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|minutos [2]),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hF000;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17_combout  & (!\q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16_combout  & 
// !\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\q5instance|minutos [4]))) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\q5instance|minutos [4]),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30 .lut_mask = 16'hE400;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25 .lut_mask = 16'h00AA;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26_combout  = (\q5instance|minutos [2] & \q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|minutos [2]),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26 .lut_mask = 16'hF000;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29_combout  = (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \q5instance|minutos [1])

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\q5instance|minutos [1]),
	.cin(gnd),
	.combout(\q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29 .lut_mask = 16'h3300;
defparam \q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout  = CARRY((\q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28_combout ) # (\q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29_combout ))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  = CARRY((!\q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27_combout  & (!\q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26_combout  & 
// !\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout )))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ),
	.combout(),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .lut_mask = 16'h0001;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((!\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  & ((\q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31_combout ) # 
// (\q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25_combout ))))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ),
	.combout(),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h000E;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24_combout  & (!\q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30_combout  & 
// !\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout )))

	.dataa(\q5instance|Div1|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.datab(\q5instance|Div1|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(),
	.cout(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneii_lcell_comb \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr6~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr6~0_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr6~0 .lut_mask = 16'h0CC0;
defparam \q5instance|seg7instance3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr5~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr5~0_combout  = (!\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ 
// (\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr5~0 .lut_mask = 16'h003C;
defparam \q5instance|seg7instance3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N12
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr4~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr4~0_combout  = (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr4~0 .lut_mask = 16'h3000;
defparam \q5instance|seg7instance3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N22
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr3~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr3~0_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ 
// (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr3~0 .lut_mask = 16'h0CC3;
defparam \q5instance|seg7instance3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr2~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr2~0_combout  = ((\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # 
// (!\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr2~0 .lut_mask = 16'h0FCF;
defparam \q5instance|seg7instance3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N18
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr1~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr1~0_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ) # (!\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr1~0 .lut_mask = 16'h3F03;
defparam \q5instance|seg7instance3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N4
cycloneii_lcell_comb \q5instance|seg7instance3|WideOr0~0 (
// Equation(s):
// \q5instance|seg7instance3|WideOr0~0_combout  = (\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # 
// (!\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ) # 
// (\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\q5instance|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\q5instance|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\q5instance|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\q5instance|seg7instance3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|seg7instance3|WideOr0~0 .lut_mask = 16'h33FC;
defparam \q5instance|seg7instance3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \q5instance|horas[0]~6 (
// Equation(s):
// \q5instance|horas[0]~6_combout  = \q5instance|horas [0] $ (VCC)
// \q5instance|horas[0]~7  = CARRY(\q5instance|horas [0])

	.dataa(vcc),
	.datab(\q5instance|horas [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\q5instance|horas[0]~6_combout ),
	.cout(\q5instance|horas[0]~7 ));
// synopsys translate_off
defparam \q5instance|horas[0]~6 .lut_mask = 16'h33CC;
defparam \q5instance|horas[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \q5instance|horas[1]~9 (
// Equation(s):
// \q5instance|horas[1]~9_combout  = (\q5instance|horas [1] & (!\q5instance|horas[0]~7 )) # (!\q5instance|horas [1] & ((\q5instance|horas[0]~7 ) # (GND)))
// \q5instance|horas[1]~10  = CARRY((!\q5instance|horas[0]~7 ) # (!\q5instance|horas [1]))

	.dataa(\q5instance|horas [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|horas[0]~7 ),
	.combout(\q5instance|horas[1]~9_combout ),
	.cout(\q5instance|horas[1]~10 ));
// synopsys translate_off
defparam \q5instance|horas[1]~9 .lut_mask = 16'h5A5F;
defparam \q5instance|horas[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \q5instance|horas[2]~11 (
// Equation(s):
// \q5instance|horas[2]~11_combout  = (\q5instance|horas [2] & (\q5instance|horas[1]~10  $ (GND))) # (!\q5instance|horas [2] & (!\q5instance|horas[1]~10  & VCC))
// \q5instance|horas[2]~12  = CARRY((\q5instance|horas [2] & !\q5instance|horas[1]~10 ))

	.dataa(\q5instance|horas [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|horas[1]~10 ),
	.combout(\q5instance|horas[2]~11_combout ),
	.cout(\q5instance|horas[2]~12 ));
// synopsys translate_off
defparam \q5instance|horas[2]~11 .lut_mask = 16'hA50A;
defparam \q5instance|horas[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \q5instance|horas[3]~13 (
// Equation(s):
// \q5instance|horas[3]~13_combout  = (\q5instance|horas [3] & (!\q5instance|horas[2]~12 )) # (!\q5instance|horas [3] & ((\q5instance|horas[2]~12 ) # (GND)))
// \q5instance|horas[3]~14  = CARRY((!\q5instance|horas[2]~12 ) # (!\q5instance|horas [3]))

	.dataa(vcc),
	.datab(\q5instance|horas [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|horas[2]~12 ),
	.combout(\q5instance|horas[3]~13_combout ),
	.cout(\q5instance|horas[3]~14 ));
// synopsys translate_off
defparam \q5instance|horas[3]~13 .lut_mask = 16'h3C3F;
defparam \q5instance|horas[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneii_lcell_comb \q5instance|horas[0]~8 (
// Equation(s):
// \q5instance|horas[0]~8_combout  = (\q5instance|LessThan1~2_combout  & (\q5instance|LessThan2~1_combout  & (\q5instance|LessThan3~1_combout  & \q5instance|milesimos[0]~10_combout )))

	.dataa(\q5instance|LessThan1~2_combout ),
	.datab(\q5instance|LessThan2~1_combout ),
	.datac(\q5instance|LessThan3~1_combout ),
	.datad(\q5instance|milesimos[0]~10_combout ),
	.cin(gnd),
	.combout(\q5instance|horas[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|horas[0]~8 .lut_mask = 16'h8000;
defparam \q5instance|horas[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N15
cycloneii_lcell_ff \q5instance|horas[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|horas[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|horas [3]));

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \q5instance|horas[4]~15 (
// Equation(s):
// \q5instance|horas[4]~15_combout  = \q5instance|horas [4] $ (!\q5instance|horas[3]~14 )

	.dataa(\q5instance|horas [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\q5instance|horas[3]~14 ),
	.combout(\q5instance|horas[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|horas[4]~15 .lut_mask = 16'hA5A5;
defparam \q5instance|horas[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y17_N17
cycloneii_lcell_ff \q5instance|horas[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|horas[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|horas [4]));

// Location: LCFF_X23_Y17_N11
cycloneii_lcell_ff \q5instance|horas[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|horas[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|horas [1]));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \q5instance|LessThan4~0 (
// Equation(s):
// \q5instance|LessThan4~0_combout  = (!\q5instance|horas [3] & (((!\q5instance|horas [1]) # (!\q5instance|horas [0])) # (!\q5instance|horas [2])))

	.dataa(\q5instance|horas [2]),
	.datab(\q5instance|horas [0]),
	.datac(\q5instance|horas [3]),
	.datad(\q5instance|horas [1]),
	.cin(gnd),
	.combout(\q5instance|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan4~0 .lut_mask = 16'h070F;
defparam \q5instance|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \q5instance|LessThan4~1 (
// Equation(s):
// \q5instance|LessThan4~1_combout  = (\q5instance|horas [4] & !\q5instance|LessThan4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\q5instance|horas [4]),
	.datad(\q5instance|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\q5instance|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \q5instance|LessThan4~1 .lut_mask = 16'h00F0;
defparam \q5instance|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \q5instance|horas[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|horas[0]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|horas [0]));

// Location: LCFF_X23_Y17_N13
cycloneii_lcell_ff \q5instance|horas[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|horas[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\q5instance|horas[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|horas [2]));

// Location: LCFF_X24_Y17_N13
cycloneii_lcell_ff \q5instance|milesimos[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[2]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [2]));

// Location: LCFF_X24_Y17_N17
cycloneii_lcell_ff \q5instance|milesimos[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[4]~19_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [4]));

// Location: LCFF_X24_Y17_N25
cycloneii_lcell_ff \q5instance|milesimos[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\q5instance|milesimos[8]~27_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\q5instance|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\q5instance|milesimos[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\q5instance|milesimos [8]));

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_DAT3~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT3));
// synopsys translate_off
defparam \SD_DAT3~I .input_async_reset = "none";
defparam \SD_DAT3~I .input_power_up = "low";
defparam \SD_DAT3~I .input_register_mode = "none";
defparam \SD_DAT3~I .input_sync_reset = "none";
defparam \SD_DAT3~I .oe_async_reset = "none";
defparam \SD_DAT3~I .oe_power_up = "low";
defparam \SD_DAT3~I .oe_register_mode = "none";
defparam \SD_DAT3~I .oe_sync_reset = "none";
defparam \SD_DAT3~I .open_drain_output = "true";
defparam \SD_DAT3~I .operation_mode = "bidir";
defparam \SD_DAT3~I .output_async_reset = "none";
defparam \SD_DAT3~I .output_power_up = "low";
defparam \SD_DAT3~I .output_register_mode = "none";
defparam \SD_DAT3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CMD~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam \SD_CMD~I .input_async_reset = "none";
defparam \SD_CMD~I .input_power_up = "low";
defparam \SD_CMD~I .input_register_mode = "none";
defparam \SD_CMD~I .input_sync_reset = "none";
defparam \SD_CMD~I .oe_async_reset = "none";
defparam \SD_CMD~I .oe_power_up = "low";
defparam \SD_CMD~I .oe_register_mode = "none";
defparam \SD_CMD~I .oe_sync_reset = "none";
defparam \SD_CMD~I .open_drain_output = "true";
defparam \SD_CMD~I .operation_mode = "bidir";
defparam \SD_CMD~I .output_async_reset = "none";
defparam \SD_CMD~I .output_power_up = "low";
defparam \SD_CMD~I .output_register_mode = "none";
defparam \SD_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .open_drain_output = "true";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .open_drain_output = "true";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .open_drain_output = "true";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .open_drain_output = "true";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .open_drain_output = "true";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .open_drain_output = "true";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .open_drain_output = "true";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .open_drain_output = "true";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam \FL_DQ[0]~I .input_async_reset = "none";
defparam \FL_DQ[0]~I .input_power_up = "low";
defparam \FL_DQ[0]~I .input_register_mode = "none";
defparam \FL_DQ[0]~I .input_sync_reset = "none";
defparam \FL_DQ[0]~I .oe_async_reset = "none";
defparam \FL_DQ[0]~I .oe_power_up = "low";
defparam \FL_DQ[0]~I .oe_register_mode = "none";
defparam \FL_DQ[0]~I .oe_sync_reset = "none";
defparam \FL_DQ[0]~I .open_drain_output = "true";
defparam \FL_DQ[0]~I .operation_mode = "bidir";
defparam \FL_DQ[0]~I .output_async_reset = "none";
defparam \FL_DQ[0]~I .output_power_up = "low";
defparam \FL_DQ[0]~I .output_register_mode = "none";
defparam \FL_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam \FL_DQ[1]~I .input_async_reset = "none";
defparam \FL_DQ[1]~I .input_power_up = "low";
defparam \FL_DQ[1]~I .input_register_mode = "none";
defparam \FL_DQ[1]~I .input_sync_reset = "none";
defparam \FL_DQ[1]~I .oe_async_reset = "none";
defparam \FL_DQ[1]~I .oe_power_up = "low";
defparam \FL_DQ[1]~I .oe_register_mode = "none";
defparam \FL_DQ[1]~I .oe_sync_reset = "none";
defparam \FL_DQ[1]~I .open_drain_output = "true";
defparam \FL_DQ[1]~I .operation_mode = "bidir";
defparam \FL_DQ[1]~I .output_async_reset = "none";
defparam \FL_DQ[1]~I .output_power_up = "low";
defparam \FL_DQ[1]~I .output_register_mode = "none";
defparam \FL_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam \FL_DQ[2]~I .input_async_reset = "none";
defparam \FL_DQ[2]~I .input_power_up = "low";
defparam \FL_DQ[2]~I .input_register_mode = "none";
defparam \FL_DQ[2]~I .input_sync_reset = "none";
defparam \FL_DQ[2]~I .oe_async_reset = "none";
defparam \FL_DQ[2]~I .oe_power_up = "low";
defparam \FL_DQ[2]~I .oe_register_mode = "none";
defparam \FL_DQ[2]~I .oe_sync_reset = "none";
defparam \FL_DQ[2]~I .open_drain_output = "true";
defparam \FL_DQ[2]~I .operation_mode = "bidir";
defparam \FL_DQ[2]~I .output_async_reset = "none";
defparam \FL_DQ[2]~I .output_power_up = "low";
defparam \FL_DQ[2]~I .output_register_mode = "none";
defparam \FL_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam \FL_DQ[3]~I .input_async_reset = "none";
defparam \FL_DQ[3]~I .input_power_up = "low";
defparam \FL_DQ[3]~I .input_register_mode = "none";
defparam \FL_DQ[3]~I .input_sync_reset = "none";
defparam \FL_DQ[3]~I .oe_async_reset = "none";
defparam \FL_DQ[3]~I .oe_power_up = "low";
defparam \FL_DQ[3]~I .oe_register_mode = "none";
defparam \FL_DQ[3]~I .oe_sync_reset = "none";
defparam \FL_DQ[3]~I .open_drain_output = "true";
defparam \FL_DQ[3]~I .operation_mode = "bidir";
defparam \FL_DQ[3]~I .output_async_reset = "none";
defparam \FL_DQ[3]~I .output_power_up = "low";
defparam \FL_DQ[3]~I .output_register_mode = "none";
defparam \FL_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam \FL_DQ[4]~I .input_async_reset = "none";
defparam \FL_DQ[4]~I .input_power_up = "low";
defparam \FL_DQ[4]~I .input_register_mode = "none";
defparam \FL_DQ[4]~I .input_sync_reset = "none";
defparam \FL_DQ[4]~I .oe_async_reset = "none";
defparam \FL_DQ[4]~I .oe_power_up = "low";
defparam \FL_DQ[4]~I .oe_register_mode = "none";
defparam \FL_DQ[4]~I .oe_sync_reset = "none";
defparam \FL_DQ[4]~I .open_drain_output = "true";
defparam \FL_DQ[4]~I .operation_mode = "bidir";
defparam \FL_DQ[4]~I .output_async_reset = "none";
defparam \FL_DQ[4]~I .output_power_up = "low";
defparam \FL_DQ[4]~I .output_register_mode = "none";
defparam \FL_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam \FL_DQ[5]~I .input_async_reset = "none";
defparam \FL_DQ[5]~I .input_power_up = "low";
defparam \FL_DQ[5]~I .input_register_mode = "none";
defparam \FL_DQ[5]~I .input_sync_reset = "none";
defparam \FL_DQ[5]~I .oe_async_reset = "none";
defparam \FL_DQ[5]~I .oe_power_up = "low";
defparam \FL_DQ[5]~I .oe_register_mode = "none";
defparam \FL_DQ[5]~I .oe_sync_reset = "none";
defparam \FL_DQ[5]~I .open_drain_output = "true";
defparam \FL_DQ[5]~I .operation_mode = "bidir";
defparam \FL_DQ[5]~I .output_async_reset = "none";
defparam \FL_DQ[5]~I .output_power_up = "low";
defparam \FL_DQ[5]~I .output_register_mode = "none";
defparam \FL_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam \FL_DQ[6]~I .input_async_reset = "none";
defparam \FL_DQ[6]~I .input_power_up = "low";
defparam \FL_DQ[6]~I .input_register_mode = "none";
defparam \FL_DQ[6]~I .input_sync_reset = "none";
defparam \FL_DQ[6]~I .oe_async_reset = "none";
defparam \FL_DQ[6]~I .oe_power_up = "low";
defparam \FL_DQ[6]~I .oe_register_mode = "none";
defparam \FL_DQ[6]~I .oe_sync_reset = "none";
defparam \FL_DQ[6]~I .open_drain_output = "true";
defparam \FL_DQ[6]~I .operation_mode = "bidir";
defparam \FL_DQ[6]~I .output_async_reset = "none";
defparam \FL_DQ[6]~I .output_power_up = "low";
defparam \FL_DQ[6]~I .output_register_mode = "none";
defparam \FL_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam \FL_DQ[7]~I .input_async_reset = "none";
defparam \FL_DQ[7]~I .input_power_up = "low";
defparam \FL_DQ[7]~I .input_register_mode = "none";
defparam \FL_DQ[7]~I .input_sync_reset = "none";
defparam \FL_DQ[7]~I .oe_async_reset = "none";
defparam \FL_DQ[7]~I .oe_power_up = "low";
defparam \FL_DQ[7]~I .oe_register_mode = "none";
defparam \FL_DQ[7]~I .oe_sync_reset = "none";
defparam \FL_DQ[7]~I .open_drain_output = "true";
defparam \FL_DQ[7]~I .operation_mode = "bidir";
defparam \FL_DQ[7]~I .output_async_reset = "none";
defparam \FL_DQ[7]~I .output_power_up = "low";
defparam \FL_DQ[7]~I .output_register_mode = "none";
defparam \FL_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_DAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT));
// synopsys translate_off
defparam \SD_DAT~I .input_async_reset = "none";
defparam \SD_DAT~I .input_power_up = "low";
defparam \SD_DAT~I .input_register_mode = "none";
defparam \SD_DAT~I .input_sync_reset = "none";
defparam \SD_DAT~I .oe_async_reset = "none";
defparam \SD_DAT~I .oe_power_up = "low";
defparam \SD_DAT~I .oe_register_mode = "none";
defparam \SD_DAT~I .oe_sync_reset = "none";
defparam \SD_DAT~I .open_drain_output = "true";
defparam \SD_DAT~I .operation_mode = "bidir";
defparam \SD_DAT~I .output_async_reset = "none";
defparam \SD_DAT~I .output_power_up = "low";
defparam \SD_DAT~I .output_register_mode = "none";
defparam \SD_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_ADCLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .open_drain_output = "true";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .open_drain_output = "true";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_BCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam \AUD_BCLK~I .input_async_reset = "none";
defparam \AUD_BCLK~I .input_power_up = "low";
defparam \AUD_BCLK~I .input_register_mode = "none";
defparam \AUD_BCLK~I .input_sync_reset = "none";
defparam \AUD_BCLK~I .oe_async_reset = "none";
defparam \AUD_BCLK~I .oe_power_up = "low";
defparam \AUD_BCLK~I .oe_register_mode = "none";
defparam \AUD_BCLK~I .oe_sync_reset = "none";
defparam \AUD_BCLK~I .open_drain_output = "true";
defparam \AUD_BCLK~I .operation_mode = "bidir";
defparam \AUD_BCLK~I .output_async_reset = "none";
defparam \AUD_BCLK~I .output_power_up = "low";
defparam \AUD_BCLK~I .output_register_mode = "none";
defparam \AUD_BCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_24[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[0]));
// synopsys translate_off
defparam \CLOCK_24[0]~I .input_async_reset = "none";
defparam \CLOCK_24[0]~I .input_power_up = "low";
defparam \CLOCK_24[0]~I .input_register_mode = "none";
defparam \CLOCK_24[0]~I .input_sync_reset = "none";
defparam \CLOCK_24[0]~I .oe_async_reset = "none";
defparam \CLOCK_24[0]~I .oe_power_up = "low";
defparam \CLOCK_24[0]~I .oe_register_mode = "none";
defparam \CLOCK_24[0]~I .oe_sync_reset = "none";
defparam \CLOCK_24[0]~I .operation_mode = "input";
defparam \CLOCK_24[0]~I .output_async_reset = "none";
defparam \CLOCK_24[0]~I .output_power_up = "low";
defparam \CLOCK_24[0]~I .output_register_mode = "none";
defparam \CLOCK_24[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_24[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[1]));
// synopsys translate_off
defparam \CLOCK_24[1]~I .input_async_reset = "none";
defparam \CLOCK_24[1]~I .input_power_up = "low";
defparam \CLOCK_24[1]~I .input_register_mode = "none";
defparam \CLOCK_24[1]~I .input_sync_reset = "none";
defparam \CLOCK_24[1]~I .oe_async_reset = "none";
defparam \CLOCK_24[1]~I .oe_power_up = "low";
defparam \CLOCK_24[1]~I .oe_register_mode = "none";
defparam \CLOCK_24[1]~I .oe_sync_reset = "none";
defparam \CLOCK_24[1]~I .operation_mode = "input";
defparam \CLOCK_24[1]~I .output_async_reset = "none";
defparam \CLOCK_24[1]~I .output_power_up = "low";
defparam \CLOCK_24[1]~I .output_register_mode = "none";
defparam \CLOCK_24[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[0]));
// synopsys translate_off
defparam \CLOCK_27[0]~I .input_async_reset = "none";
defparam \CLOCK_27[0]~I .input_power_up = "low";
defparam \CLOCK_27[0]~I .input_register_mode = "none";
defparam \CLOCK_27[0]~I .input_sync_reset = "none";
defparam \CLOCK_27[0]~I .oe_async_reset = "none";
defparam \CLOCK_27[0]~I .oe_power_up = "low";
defparam \CLOCK_27[0]~I .oe_register_mode = "none";
defparam \CLOCK_27[0]~I .oe_sync_reset = "none";
defparam \CLOCK_27[0]~I .operation_mode = "input";
defparam \CLOCK_27[0]~I .output_async_reset = "none";
defparam \CLOCK_27[0]~I .output_power_up = "low";
defparam \CLOCK_27[0]~I .output_register_mode = "none";
defparam \CLOCK_27[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[1]));
// synopsys translate_off
defparam \CLOCK_27[1]~I .input_async_reset = "none";
defparam \CLOCK_27[1]~I .input_power_up = "low";
defparam \CLOCK_27[1]~I .input_register_mode = "none";
defparam \CLOCK_27[1]~I .input_sync_reset = "none";
defparam \CLOCK_27[1]~I .oe_async_reset = "none";
defparam \CLOCK_27[1]~I .oe_power_up = "low";
defparam \CLOCK_27[1]~I .oe_register_mode = "none";
defparam \CLOCK_27[1]~I .oe_sync_reset = "none";
defparam \CLOCK_27[1]~I .operation_mode = "input";
defparam \CLOCK_27[1]~I .output_async_reset = "none";
defparam \CLOCK_27[1]~I .output_power_up = "low";
defparam \CLOCK_27[1]~I .output_register_mode = "none";
defparam \CLOCK_27[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\q5instance|seg7instance0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\q5instance|seg7instance0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\q5instance|seg7instance0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\q5instance|seg7instance0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\q5instance|seg7instance0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\q5instance|seg7instance0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\q5instance|seg7instance0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\q5instance|seg7instance1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\q5instance|seg7instance1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\q5instance|seg7instance1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\q5instance|seg7instance1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\q5instance|seg7instance1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\q5instance|seg7instance1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\q5instance|seg7instance1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\q5instance|seg7instance2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\q5instance|seg7instance2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\q5instance|seg7instance2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\q5instance|seg7instance2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\q5instance|seg7instance2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\q5instance|seg7instance2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\q5instance|seg7instance2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\q5instance|seg7instance3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\q5instance|seg7instance3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\q5instance|seg7instance3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\q5instance|seg7instance3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\q5instance|seg7instance3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\q5instance|seg7instance3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\q5instance|seg7instance3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\q5instance|horas [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\q5instance|horas [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\q5instance|horas [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\q5instance|horas [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\q5instance|horas [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\q5instance|milesimos [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\q5instance|milesimos [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\q5instance|milesimos [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\q5instance|milesimos [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\q5instance|milesimos [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\q5instance|milesimos [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\q5instance|milesimos [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\q5instance|milesimos [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\q5instance|milesimos [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\q5instance|milesimos [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam \UART_TXD~I .input_async_reset = "none";
defparam \UART_TXD~I .input_power_up = "low";
defparam \UART_TXD~I .input_register_mode = "none";
defparam \UART_TXD~I .input_sync_reset = "none";
defparam \UART_TXD~I .oe_async_reset = "none";
defparam \UART_TXD~I .oe_power_up = "low";
defparam \UART_TXD~I .oe_register_mode = "none";
defparam \UART_TXD~I .oe_sync_reset = "none";
defparam \UART_TXD~I .operation_mode = "output";
defparam \UART_TXD~I .output_async_reset = "none";
defparam \UART_TXD~I .output_power_up = "low";
defparam \UART_TXD~I .output_register_mode = "none";
defparam \UART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam \UART_RXD~I .input_async_reset = "none";
defparam \UART_RXD~I .input_power_up = "low";
defparam \UART_RXD~I .input_register_mode = "none";
defparam \UART_RXD~I .input_sync_reset = "none";
defparam \UART_RXD~I .oe_async_reset = "none";
defparam \UART_RXD~I .oe_power_up = "low";
defparam \UART_RXD~I .oe_register_mode = "none";
defparam \UART_RXD~I .oe_sync_reset = "none";
defparam \UART_RXD~I .operation_mode = "input";
defparam \UART_RXD~I .output_async_reset = "none";
defparam \UART_RXD~I .output_power_up = "low";
defparam \UART_RXD~I .output_register_mode = "none";
defparam \UART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_LDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_UDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CKE~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam \FL_ADDR[0]~I .input_async_reset = "none";
defparam \FL_ADDR[0]~I .input_power_up = "low";
defparam \FL_ADDR[0]~I .input_register_mode = "none";
defparam \FL_ADDR[0]~I .input_sync_reset = "none";
defparam \FL_ADDR[0]~I .oe_async_reset = "none";
defparam \FL_ADDR[0]~I .oe_power_up = "low";
defparam \FL_ADDR[0]~I .oe_register_mode = "none";
defparam \FL_ADDR[0]~I .oe_sync_reset = "none";
defparam \FL_ADDR[0]~I .operation_mode = "output";
defparam \FL_ADDR[0]~I .output_async_reset = "none";
defparam \FL_ADDR[0]~I .output_power_up = "low";
defparam \FL_ADDR[0]~I .output_register_mode = "none";
defparam \FL_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam \FL_ADDR[1]~I .input_async_reset = "none";
defparam \FL_ADDR[1]~I .input_power_up = "low";
defparam \FL_ADDR[1]~I .input_register_mode = "none";
defparam \FL_ADDR[1]~I .input_sync_reset = "none";
defparam \FL_ADDR[1]~I .oe_async_reset = "none";
defparam \FL_ADDR[1]~I .oe_power_up = "low";
defparam \FL_ADDR[1]~I .oe_register_mode = "none";
defparam \FL_ADDR[1]~I .oe_sync_reset = "none";
defparam \FL_ADDR[1]~I .operation_mode = "output";
defparam \FL_ADDR[1]~I .output_async_reset = "none";
defparam \FL_ADDR[1]~I .output_power_up = "low";
defparam \FL_ADDR[1]~I .output_register_mode = "none";
defparam \FL_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam \FL_ADDR[2]~I .input_async_reset = "none";
defparam \FL_ADDR[2]~I .input_power_up = "low";
defparam \FL_ADDR[2]~I .input_register_mode = "none";
defparam \FL_ADDR[2]~I .input_sync_reset = "none";
defparam \FL_ADDR[2]~I .oe_async_reset = "none";
defparam \FL_ADDR[2]~I .oe_power_up = "low";
defparam \FL_ADDR[2]~I .oe_register_mode = "none";
defparam \FL_ADDR[2]~I .oe_sync_reset = "none";
defparam \FL_ADDR[2]~I .operation_mode = "output";
defparam \FL_ADDR[2]~I .output_async_reset = "none";
defparam \FL_ADDR[2]~I .output_power_up = "low";
defparam \FL_ADDR[2]~I .output_register_mode = "none";
defparam \FL_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam \FL_ADDR[3]~I .input_async_reset = "none";
defparam \FL_ADDR[3]~I .input_power_up = "low";
defparam \FL_ADDR[3]~I .input_register_mode = "none";
defparam \FL_ADDR[3]~I .input_sync_reset = "none";
defparam \FL_ADDR[3]~I .oe_async_reset = "none";
defparam \FL_ADDR[3]~I .oe_power_up = "low";
defparam \FL_ADDR[3]~I .oe_register_mode = "none";
defparam \FL_ADDR[3]~I .oe_sync_reset = "none";
defparam \FL_ADDR[3]~I .operation_mode = "output";
defparam \FL_ADDR[3]~I .output_async_reset = "none";
defparam \FL_ADDR[3]~I .output_power_up = "low";
defparam \FL_ADDR[3]~I .output_register_mode = "none";
defparam \FL_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam \FL_ADDR[4]~I .input_async_reset = "none";
defparam \FL_ADDR[4]~I .input_power_up = "low";
defparam \FL_ADDR[4]~I .input_register_mode = "none";
defparam \FL_ADDR[4]~I .input_sync_reset = "none";
defparam \FL_ADDR[4]~I .oe_async_reset = "none";
defparam \FL_ADDR[4]~I .oe_power_up = "low";
defparam \FL_ADDR[4]~I .oe_register_mode = "none";
defparam \FL_ADDR[4]~I .oe_sync_reset = "none";
defparam \FL_ADDR[4]~I .operation_mode = "output";
defparam \FL_ADDR[4]~I .output_async_reset = "none";
defparam \FL_ADDR[4]~I .output_power_up = "low";
defparam \FL_ADDR[4]~I .output_register_mode = "none";
defparam \FL_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam \FL_ADDR[5]~I .input_async_reset = "none";
defparam \FL_ADDR[5]~I .input_power_up = "low";
defparam \FL_ADDR[5]~I .input_register_mode = "none";
defparam \FL_ADDR[5]~I .input_sync_reset = "none";
defparam \FL_ADDR[5]~I .oe_async_reset = "none";
defparam \FL_ADDR[5]~I .oe_power_up = "low";
defparam \FL_ADDR[5]~I .oe_register_mode = "none";
defparam \FL_ADDR[5]~I .oe_sync_reset = "none";
defparam \FL_ADDR[5]~I .operation_mode = "output";
defparam \FL_ADDR[5]~I .output_async_reset = "none";
defparam \FL_ADDR[5]~I .output_power_up = "low";
defparam \FL_ADDR[5]~I .output_register_mode = "none";
defparam \FL_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam \FL_ADDR[6]~I .input_async_reset = "none";
defparam \FL_ADDR[6]~I .input_power_up = "low";
defparam \FL_ADDR[6]~I .input_register_mode = "none";
defparam \FL_ADDR[6]~I .input_sync_reset = "none";
defparam \FL_ADDR[6]~I .oe_async_reset = "none";
defparam \FL_ADDR[6]~I .oe_power_up = "low";
defparam \FL_ADDR[6]~I .oe_register_mode = "none";
defparam \FL_ADDR[6]~I .oe_sync_reset = "none";
defparam \FL_ADDR[6]~I .operation_mode = "output";
defparam \FL_ADDR[6]~I .output_async_reset = "none";
defparam \FL_ADDR[6]~I .output_power_up = "low";
defparam \FL_ADDR[6]~I .output_register_mode = "none";
defparam \FL_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam \FL_ADDR[7]~I .input_async_reset = "none";
defparam \FL_ADDR[7]~I .input_power_up = "low";
defparam \FL_ADDR[7]~I .input_register_mode = "none";
defparam \FL_ADDR[7]~I .input_sync_reset = "none";
defparam \FL_ADDR[7]~I .oe_async_reset = "none";
defparam \FL_ADDR[7]~I .oe_power_up = "low";
defparam \FL_ADDR[7]~I .oe_register_mode = "none";
defparam \FL_ADDR[7]~I .oe_sync_reset = "none";
defparam \FL_ADDR[7]~I .operation_mode = "output";
defparam \FL_ADDR[7]~I .output_async_reset = "none";
defparam \FL_ADDR[7]~I .output_power_up = "low";
defparam \FL_ADDR[7]~I .output_register_mode = "none";
defparam \FL_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam \FL_ADDR[8]~I .input_async_reset = "none";
defparam \FL_ADDR[8]~I .input_power_up = "low";
defparam \FL_ADDR[8]~I .input_register_mode = "none";
defparam \FL_ADDR[8]~I .input_sync_reset = "none";
defparam \FL_ADDR[8]~I .oe_async_reset = "none";
defparam \FL_ADDR[8]~I .oe_power_up = "low";
defparam \FL_ADDR[8]~I .oe_register_mode = "none";
defparam \FL_ADDR[8]~I .oe_sync_reset = "none";
defparam \FL_ADDR[8]~I .operation_mode = "output";
defparam \FL_ADDR[8]~I .output_async_reset = "none";
defparam \FL_ADDR[8]~I .output_power_up = "low";
defparam \FL_ADDR[8]~I .output_register_mode = "none";
defparam \FL_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam \FL_ADDR[9]~I .input_async_reset = "none";
defparam \FL_ADDR[9]~I .input_power_up = "low";
defparam \FL_ADDR[9]~I .input_register_mode = "none";
defparam \FL_ADDR[9]~I .input_sync_reset = "none";
defparam \FL_ADDR[9]~I .oe_async_reset = "none";
defparam \FL_ADDR[9]~I .oe_power_up = "low";
defparam \FL_ADDR[9]~I .oe_register_mode = "none";
defparam \FL_ADDR[9]~I .oe_sync_reset = "none";
defparam \FL_ADDR[9]~I .operation_mode = "output";
defparam \FL_ADDR[9]~I .output_async_reset = "none";
defparam \FL_ADDR[9]~I .output_power_up = "low";
defparam \FL_ADDR[9]~I .output_register_mode = "none";
defparam \FL_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam \FL_ADDR[10]~I .input_async_reset = "none";
defparam \FL_ADDR[10]~I .input_power_up = "low";
defparam \FL_ADDR[10]~I .input_register_mode = "none";
defparam \FL_ADDR[10]~I .input_sync_reset = "none";
defparam \FL_ADDR[10]~I .oe_async_reset = "none";
defparam \FL_ADDR[10]~I .oe_power_up = "low";
defparam \FL_ADDR[10]~I .oe_register_mode = "none";
defparam \FL_ADDR[10]~I .oe_sync_reset = "none";
defparam \FL_ADDR[10]~I .operation_mode = "output";
defparam \FL_ADDR[10]~I .output_async_reset = "none";
defparam \FL_ADDR[10]~I .output_power_up = "low";
defparam \FL_ADDR[10]~I .output_register_mode = "none";
defparam \FL_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam \FL_ADDR[11]~I .input_async_reset = "none";
defparam \FL_ADDR[11]~I .input_power_up = "low";
defparam \FL_ADDR[11]~I .input_register_mode = "none";
defparam \FL_ADDR[11]~I .input_sync_reset = "none";
defparam \FL_ADDR[11]~I .oe_async_reset = "none";
defparam \FL_ADDR[11]~I .oe_power_up = "low";
defparam \FL_ADDR[11]~I .oe_register_mode = "none";
defparam \FL_ADDR[11]~I .oe_sync_reset = "none";
defparam \FL_ADDR[11]~I .operation_mode = "output";
defparam \FL_ADDR[11]~I .output_async_reset = "none";
defparam \FL_ADDR[11]~I .output_power_up = "low";
defparam \FL_ADDR[11]~I .output_register_mode = "none";
defparam \FL_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam \FL_ADDR[12]~I .input_async_reset = "none";
defparam \FL_ADDR[12]~I .input_power_up = "low";
defparam \FL_ADDR[12]~I .input_register_mode = "none";
defparam \FL_ADDR[12]~I .input_sync_reset = "none";
defparam \FL_ADDR[12]~I .oe_async_reset = "none";
defparam \FL_ADDR[12]~I .oe_power_up = "low";
defparam \FL_ADDR[12]~I .oe_register_mode = "none";
defparam \FL_ADDR[12]~I .oe_sync_reset = "none";
defparam \FL_ADDR[12]~I .operation_mode = "output";
defparam \FL_ADDR[12]~I .output_async_reset = "none";
defparam \FL_ADDR[12]~I .output_power_up = "low";
defparam \FL_ADDR[12]~I .output_register_mode = "none";
defparam \FL_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam \FL_ADDR[13]~I .input_async_reset = "none";
defparam \FL_ADDR[13]~I .input_power_up = "low";
defparam \FL_ADDR[13]~I .input_register_mode = "none";
defparam \FL_ADDR[13]~I .input_sync_reset = "none";
defparam \FL_ADDR[13]~I .oe_async_reset = "none";
defparam \FL_ADDR[13]~I .oe_power_up = "low";
defparam \FL_ADDR[13]~I .oe_register_mode = "none";
defparam \FL_ADDR[13]~I .oe_sync_reset = "none";
defparam \FL_ADDR[13]~I .operation_mode = "output";
defparam \FL_ADDR[13]~I .output_async_reset = "none";
defparam \FL_ADDR[13]~I .output_power_up = "low";
defparam \FL_ADDR[13]~I .output_register_mode = "none";
defparam \FL_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam \FL_ADDR[14]~I .input_async_reset = "none";
defparam \FL_ADDR[14]~I .input_power_up = "low";
defparam \FL_ADDR[14]~I .input_register_mode = "none";
defparam \FL_ADDR[14]~I .input_sync_reset = "none";
defparam \FL_ADDR[14]~I .oe_async_reset = "none";
defparam \FL_ADDR[14]~I .oe_power_up = "low";
defparam \FL_ADDR[14]~I .oe_register_mode = "none";
defparam \FL_ADDR[14]~I .oe_sync_reset = "none";
defparam \FL_ADDR[14]~I .operation_mode = "output";
defparam \FL_ADDR[14]~I .output_async_reset = "none";
defparam \FL_ADDR[14]~I .output_power_up = "low";
defparam \FL_ADDR[14]~I .output_register_mode = "none";
defparam \FL_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam \FL_ADDR[15]~I .input_async_reset = "none";
defparam \FL_ADDR[15]~I .input_power_up = "low";
defparam \FL_ADDR[15]~I .input_register_mode = "none";
defparam \FL_ADDR[15]~I .input_sync_reset = "none";
defparam \FL_ADDR[15]~I .oe_async_reset = "none";
defparam \FL_ADDR[15]~I .oe_power_up = "low";
defparam \FL_ADDR[15]~I .oe_register_mode = "none";
defparam \FL_ADDR[15]~I .oe_sync_reset = "none";
defparam \FL_ADDR[15]~I .operation_mode = "output";
defparam \FL_ADDR[15]~I .output_async_reset = "none";
defparam \FL_ADDR[15]~I .output_power_up = "low";
defparam \FL_ADDR[15]~I .output_register_mode = "none";
defparam \FL_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam \FL_ADDR[16]~I .input_async_reset = "none";
defparam \FL_ADDR[16]~I .input_power_up = "low";
defparam \FL_ADDR[16]~I .input_register_mode = "none";
defparam \FL_ADDR[16]~I .input_sync_reset = "none";
defparam \FL_ADDR[16]~I .oe_async_reset = "none";
defparam \FL_ADDR[16]~I .oe_power_up = "low";
defparam \FL_ADDR[16]~I .oe_register_mode = "none";
defparam \FL_ADDR[16]~I .oe_sync_reset = "none";
defparam \FL_ADDR[16]~I .operation_mode = "output";
defparam \FL_ADDR[16]~I .output_async_reset = "none";
defparam \FL_ADDR[16]~I .output_power_up = "low";
defparam \FL_ADDR[16]~I .output_register_mode = "none";
defparam \FL_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam \FL_ADDR[17]~I .input_async_reset = "none";
defparam \FL_ADDR[17]~I .input_power_up = "low";
defparam \FL_ADDR[17]~I .input_register_mode = "none";
defparam \FL_ADDR[17]~I .input_sync_reset = "none";
defparam \FL_ADDR[17]~I .oe_async_reset = "none";
defparam \FL_ADDR[17]~I .oe_power_up = "low";
defparam \FL_ADDR[17]~I .oe_register_mode = "none";
defparam \FL_ADDR[17]~I .oe_sync_reset = "none";
defparam \FL_ADDR[17]~I .operation_mode = "output";
defparam \FL_ADDR[17]~I .output_async_reset = "none";
defparam \FL_ADDR[17]~I .output_power_up = "low";
defparam \FL_ADDR[17]~I .output_register_mode = "none";
defparam \FL_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam \FL_ADDR[18]~I .input_async_reset = "none";
defparam \FL_ADDR[18]~I .input_power_up = "low";
defparam \FL_ADDR[18]~I .input_register_mode = "none";
defparam \FL_ADDR[18]~I .input_sync_reset = "none";
defparam \FL_ADDR[18]~I .oe_async_reset = "none";
defparam \FL_ADDR[18]~I .oe_power_up = "low";
defparam \FL_ADDR[18]~I .oe_register_mode = "none";
defparam \FL_ADDR[18]~I .oe_sync_reset = "none";
defparam \FL_ADDR[18]~I .operation_mode = "output";
defparam \FL_ADDR[18]~I .output_async_reset = "none";
defparam \FL_ADDR[18]~I .output_power_up = "low";
defparam \FL_ADDR[18]~I .output_register_mode = "none";
defparam \FL_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam \FL_ADDR[19]~I .input_async_reset = "none";
defparam \FL_ADDR[19]~I .input_power_up = "low";
defparam \FL_ADDR[19]~I .input_register_mode = "none";
defparam \FL_ADDR[19]~I .input_sync_reset = "none";
defparam \FL_ADDR[19]~I .oe_async_reset = "none";
defparam \FL_ADDR[19]~I .oe_power_up = "low";
defparam \FL_ADDR[19]~I .oe_register_mode = "none";
defparam \FL_ADDR[19]~I .oe_sync_reset = "none";
defparam \FL_ADDR[19]~I .operation_mode = "output";
defparam \FL_ADDR[19]~I .output_async_reset = "none";
defparam \FL_ADDR[19]~I .output_power_up = "low";
defparam \FL_ADDR[19]~I .output_register_mode = "none";
defparam \FL_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam \FL_ADDR[20]~I .input_async_reset = "none";
defparam \FL_ADDR[20]~I .input_power_up = "low";
defparam \FL_ADDR[20]~I .input_register_mode = "none";
defparam \FL_ADDR[20]~I .input_sync_reset = "none";
defparam \FL_ADDR[20]~I .oe_async_reset = "none";
defparam \FL_ADDR[20]~I .oe_power_up = "low";
defparam \FL_ADDR[20]~I .oe_register_mode = "none";
defparam \FL_ADDR[20]~I .oe_sync_reset = "none";
defparam \FL_ADDR[20]~I .operation_mode = "output";
defparam \FL_ADDR[20]~I .output_async_reset = "none";
defparam \FL_ADDR[20]~I .output_power_up = "low";
defparam \FL_ADDR[20]~I .output_register_mode = "none";
defparam \FL_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam \FL_ADDR[21]~I .input_async_reset = "none";
defparam \FL_ADDR[21]~I .input_power_up = "low";
defparam \FL_ADDR[21]~I .input_register_mode = "none";
defparam \FL_ADDR[21]~I .input_sync_reset = "none";
defparam \FL_ADDR[21]~I .oe_async_reset = "none";
defparam \FL_ADDR[21]~I .oe_power_up = "low";
defparam \FL_ADDR[21]~I .oe_register_mode = "none";
defparam \FL_ADDR[21]~I .oe_sync_reset = "none";
defparam \FL_ADDR[21]~I .operation_mode = "output";
defparam \FL_ADDR[21]~I .output_async_reset = "none";
defparam \FL_ADDR[21]~I .output_power_up = "low";
defparam \FL_ADDR[21]~I .output_register_mode = "none";
defparam \FL_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam \FL_WE_N~I .input_async_reset = "none";
defparam \FL_WE_N~I .input_power_up = "low";
defparam \FL_WE_N~I .input_register_mode = "none";
defparam \FL_WE_N~I .input_sync_reset = "none";
defparam \FL_WE_N~I .oe_async_reset = "none";
defparam \FL_WE_N~I .oe_power_up = "low";
defparam \FL_WE_N~I .oe_register_mode = "none";
defparam \FL_WE_N~I .oe_sync_reset = "none";
defparam \FL_WE_N~I .operation_mode = "output";
defparam \FL_WE_N~I .output_async_reset = "none";
defparam \FL_WE_N~I .output_power_up = "low";
defparam \FL_WE_N~I .output_register_mode = "none";
defparam \FL_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam \FL_RST_N~I .input_async_reset = "none";
defparam \FL_RST_N~I .input_power_up = "low";
defparam \FL_RST_N~I .input_register_mode = "none";
defparam \FL_RST_N~I .input_sync_reset = "none";
defparam \FL_RST_N~I .oe_async_reset = "none";
defparam \FL_RST_N~I .oe_power_up = "low";
defparam \FL_RST_N~I .oe_register_mode = "none";
defparam \FL_RST_N~I .oe_sync_reset = "none";
defparam \FL_RST_N~I .operation_mode = "output";
defparam \FL_RST_N~I .output_async_reset = "none";
defparam \FL_RST_N~I .output_power_up = "low";
defparam \FL_RST_N~I .output_register_mode = "none";
defparam \FL_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam \FL_OE_N~I .input_async_reset = "none";
defparam \FL_OE_N~I .input_power_up = "low";
defparam \FL_OE_N~I .input_register_mode = "none";
defparam \FL_OE_N~I .input_sync_reset = "none";
defparam \FL_OE_N~I .oe_async_reset = "none";
defparam \FL_OE_N~I .oe_power_up = "low";
defparam \FL_OE_N~I .oe_register_mode = "none";
defparam \FL_OE_N~I .oe_sync_reset = "none";
defparam \FL_OE_N~I .operation_mode = "output";
defparam \FL_OE_N~I .output_async_reset = "none";
defparam \FL_OE_N~I .output_power_up = "low";
defparam \FL_OE_N~I .output_register_mode = "none";
defparam \FL_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam \FL_CE_N~I .input_async_reset = "none";
defparam \FL_CE_N~I .input_power_up = "low";
defparam \FL_CE_N~I .input_register_mode = "none";
defparam \FL_CE_N~I .input_sync_reset = "none";
defparam \FL_CE_N~I .oe_async_reset = "none";
defparam \FL_CE_N~I .oe_power_up = "low";
defparam \FL_CE_N~I .oe_register_mode = "none";
defparam \FL_CE_N~I .oe_sync_reset = "none";
defparam \FL_CE_N~I .operation_mode = "output";
defparam \FL_CE_N~I .output_async_reset = "none";
defparam \FL_CE_N~I .output_power_up = "low";
defparam \FL_CE_N~I .output_register_mode = "none";
defparam \FL_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CLK));
// synopsys translate_off
defparam \SD_CLK~I .input_async_reset = "none";
defparam \SD_CLK~I .input_power_up = "low";
defparam \SD_CLK~I .input_register_mode = "none";
defparam \SD_CLK~I .input_sync_reset = "none";
defparam \SD_CLK~I .oe_async_reset = "none";
defparam \SD_CLK~I .oe_power_up = "low";
defparam \SD_CLK~I .oe_register_mode = "none";
defparam \SD_CLK~I .oe_sync_reset = "none";
defparam \SD_CLK~I .operation_mode = "output";
defparam \SD_CLK~I .output_async_reset = "none";
defparam \SD_CLK~I .output_power_up = "low";
defparam \SD_CLK~I .output_register_mode = "none";
defparam \SD_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TDI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam \TDI~I .input_async_reset = "none";
defparam \TDI~I .input_power_up = "low";
defparam \TDI~I .input_register_mode = "none";
defparam \TDI~I .input_sync_reset = "none";
defparam \TDI~I .oe_async_reset = "none";
defparam \TDI~I .oe_power_up = "low";
defparam \TDI~I .oe_register_mode = "none";
defparam \TDI~I .oe_sync_reset = "none";
defparam \TDI~I .operation_mode = "input";
defparam \TDI~I .output_async_reset = "none";
defparam \TDI~I .output_power_up = "low";
defparam \TDI~I .output_register_mode = "none";
defparam \TDI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam \TCK~I .input_async_reset = "none";
defparam \TCK~I .input_power_up = "low";
defparam \TCK~I .input_register_mode = "none";
defparam \TCK~I .input_sync_reset = "none";
defparam \TCK~I .oe_async_reset = "none";
defparam \TCK~I .oe_power_up = "low";
defparam \TCK~I .oe_register_mode = "none";
defparam \TCK~I .oe_sync_reset = "none";
defparam \TCK~I .operation_mode = "input";
defparam \TCK~I .output_async_reset = "none";
defparam \TCK~I .output_power_up = "low";
defparam \TCK~I .output_register_mode = "none";
defparam \TCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam \TCS~I .input_async_reset = "none";
defparam \TCS~I .input_power_up = "low";
defparam \TCS~I .input_register_mode = "none";
defparam \TCS~I .input_sync_reset = "none";
defparam \TCS~I .oe_async_reset = "none";
defparam \TCS~I .oe_power_up = "low";
defparam \TCS~I .oe_register_mode = "none";
defparam \TCS~I .oe_sync_reset = "none";
defparam \TCS~I .operation_mode = "input";
defparam \TCS~I .output_async_reset = "none";
defparam \TCS~I .output_power_up = "low";
defparam \TCS~I .output_register_mode = "none";
defparam \TCS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TDO~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam \TDO~I .input_async_reset = "none";
defparam \TDO~I .input_power_up = "low";
defparam \TDO~I .input_register_mode = "none";
defparam \TDO~I .input_sync_reset = "none";
defparam \TDO~I .oe_async_reset = "none";
defparam \TDO~I .oe_power_up = "low";
defparam \TDO~I .oe_register_mode = "none";
defparam \TDO~I .oe_sync_reset = "none";
defparam \TDO~I .operation_mode = "output";
defparam \TDO~I .output_async_reset = "none";
defparam \TDO~I .output_power_up = "low";
defparam \TDO~I .output_register_mode = "none";
defparam \TDO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SCLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLK));
// synopsys translate_off
defparam \I2C_SCLK~I .input_async_reset = "none";
defparam \I2C_SCLK~I .input_power_up = "low";
defparam \I2C_SCLK~I .input_register_mode = "none";
defparam \I2C_SCLK~I .input_sync_reset = "none";
defparam \I2C_SCLK~I .oe_async_reset = "none";
defparam \I2C_SCLK~I .oe_power_up = "low";
defparam \I2C_SCLK~I .oe_register_mode = "none";
defparam \I2C_SCLK~I .oe_sync_reset = "none";
defparam \I2C_SCLK~I .operation_mode = "output";
defparam \I2C_SCLK~I .output_async_reset = "none";
defparam \I2C_SCLK~I .output_power_up = "low";
defparam \I2C_SCLK~I .output_register_mode = "none";
defparam \I2C_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_DAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .operation_mode = "input";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam \PS2_CLK~I .input_async_reset = "none";
defparam \PS2_CLK~I .input_power_up = "low";
defparam \PS2_CLK~I .input_register_mode = "none";
defparam \PS2_CLK~I .input_sync_reset = "none";
defparam \PS2_CLK~I .oe_async_reset = "none";
defparam \PS2_CLK~I .oe_power_up = "low";
defparam \PS2_CLK~I .oe_register_mode = "none";
defparam \PS2_CLK~I .oe_sync_reset = "none";
defparam \PS2_CLK~I .operation_mode = "input";
defparam \PS2_CLK~I .output_async_reset = "none";
defparam \PS2_CLK~I .output_power_up = "low";
defparam \PS2_CLK~I .output_register_mode = "none";
defparam \PS2_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam \AUD_ADCDAT~I .input_async_reset = "none";
defparam \AUD_ADCDAT~I .input_power_up = "low";
defparam \AUD_ADCDAT~I .input_register_mode = "none";
defparam \AUD_ADCDAT~I .input_sync_reset = "none";
defparam \AUD_ADCDAT~I .oe_async_reset = "none";
defparam \AUD_ADCDAT~I .oe_power_up = "low";
defparam \AUD_ADCDAT~I .oe_register_mode = "none";
defparam \AUD_ADCDAT~I .oe_sync_reset = "none";
defparam \AUD_ADCDAT~I .operation_mode = "input";
defparam \AUD_ADCDAT~I .output_async_reset = "none";
defparam \AUD_ADCDAT~I .output_power_up = "low";
defparam \AUD_ADCDAT~I .output_register_mode = "none";
defparam \AUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACDAT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam \AUD_DACDAT~I .input_async_reset = "none";
defparam \AUD_DACDAT~I .input_power_up = "low";
defparam \AUD_DACDAT~I .input_register_mode = "none";
defparam \AUD_DACDAT~I .input_sync_reset = "none";
defparam \AUD_DACDAT~I .oe_async_reset = "none";
defparam \AUD_DACDAT~I .oe_power_up = "low";
defparam \AUD_DACDAT~I .oe_register_mode = "none";
defparam \AUD_DACDAT~I .oe_sync_reset = "none";
defparam \AUD_DACDAT~I .operation_mode = "output";
defparam \AUD_DACDAT~I .output_async_reset = "none";
defparam \AUD_DACDAT~I .output_power_up = "low";
defparam \AUD_DACDAT~I .output_register_mode = "none";
defparam \AUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_XCK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam \AUD_XCK~I .input_async_reset = "none";
defparam \AUD_XCK~I .input_power_up = "low";
defparam \AUD_XCK~I .input_register_mode = "none";
defparam \AUD_XCK~I .input_sync_reset = "none";
defparam \AUD_XCK~I .oe_async_reset = "none";
defparam \AUD_XCK~I .oe_power_up = "low";
defparam \AUD_XCK~I .oe_register_mode = "none";
defparam \AUD_XCK~I .oe_sync_reset = "none";
defparam \AUD_XCK~I .operation_mode = "output";
defparam \AUD_XCK~I .output_async_reset = "none";
defparam \AUD_XCK~I .output_power_up = "low";
defparam \AUD_XCK~I .output_register_mode = "none";
defparam \AUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
