{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748775397408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748775397408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 14:26:37 2025 " "Processing started: Sun Jun 01 14:26:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748775397408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748775397408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748775397408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748775397802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_Pulser " "Found entity 1: one_Pulser" {  } { { "onepulser.v" "" { Text "C:/Users/asus/Desktop/lab3/onepulser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.v 3 3 " "Found 3 design units, including 3 entities, in source file const.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "const.v" "" { Text "C:/Users/asus/Desktop/lab3/const.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397853 ""} { "Info" "ISGN_ENTITY_NAME" "2 one " "Found entity 2: one" {  } { { "const.v" "" { Text "C:/Users/asus/Desktop/lab3/const.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397853 ""} { "Info" "ISGN_ENTITY_NAME" "3 m128 " "Found entity 3: m128" {  } { { "const.v" "" { Text "C:/Users/asus/Desktop/lab3/const.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "C:/Users/asus/Desktop/lab3/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase.v 2 2 " "Found 2 design units, including 2 entities, in source file phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_Top " "Found entity 1: phase_Top" {  } { { "phase.v" "" { Text "C:/Users/asus/Desktop/lab3/phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397869 ""} { "Info" "ISGN_ENTITY_NAME" "2 phase_FSM " "Found entity 2: phase_FSM" {  } { { "phase.v" "" { Text "C:/Users/asus/Desktop/lab3/phase.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397869 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "message_process.v(14) " "Verilog HDL information at message_process.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748775397881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "message_process.v 5 5 " "Found 5 design units, including 5 entities, in source file message_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397883 ""} { "Info" "ISGN_ENTITY_NAME" "2 cntr " "Found entity 2: cntr" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397883 ""} { "Info" "ISGN_ENTITY_NAME" "3 messageProcess_TOP " "Found entity 3: messageProcess_TOP" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397883 ""} { "Info" "ISGN_ENTITY_NAME" "4 messageProcess_DP " "Found entity 4: messageProcess_DP" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397883 ""} { "Info" "ISGN_ENTITY_NAME" "5 messageProcess_FSM " "Found entity 5: messageProcess_FSM" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397883 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freqDivider.v(8) " "Verilog HDL information at freqDivider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748775397890 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv freqDivider.v " "Entity \"freqDiv\" obtained from \"freqDivider.v\" instead of from Quartus II megafunction library" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 25 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1748775397892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.v 2 2 " "Found 2 design units, including 2 entities, in source file freqdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 downCounter " "Found entity 1: downCounter" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397892 ""} { "Info" "ISGN_ENTITY_NAME" "2 freqDiv " "Found entity 2: freqDiv" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397892 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux dds.v " "Entity \"mux\" obtained from \"dds.v\" instead of from Quartus II megafunction library" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1748775397894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 5 5 " "Found 5 design units, including 5 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397896 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397896 ""} { "Info" "ISGN_ENTITY_NAME" "3 SignToComp " "Found entity 3: SignToComp" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397896 ""} { "Info" "ISGN_ENTITY_NAME" "4 ROM " "Found entity 4: ROM" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397896 ""} { "Info" "ISGN_ENTITY_NAME" "5 dds " "Found entity 5: dds" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397896 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(7) " "Verilog HDL information at counter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1748775397899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775397902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775397902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1748775397940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst\"" {  } { { "lab3.bdf" "inst" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 344 1064 1200 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.v(9) " "Verilog HDL assignment warning at pwm.v(9): truncated value with size 32 to match size of target (1)" {  } { { "pwm.v" "" { Text "C:/Users/asus/Desktop/lab3/pwm.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398033 "|lab3|pwm:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter pwm:inst\|counter:c " "Elaborating entity \"counter\" for hierarchy \"pwm:inst\|counter:c\"" {  } { { "pwm.v" "c" { Text "C:/Users/asus/Desktop/lab3/pwm.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(13) " "Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398036 "|lab3|pwm:inst|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst6 " "Elaborating entity \"mux\" for hierarchy \"mux:inst6\"" {  } { { "lab3.bdf" "inst6" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 264 760 936 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageProcess_TOP messageProcess_TOP:inst2 " "Elaborating entity \"messageProcess_TOP\" for hierarchy \"messageProcess_TOP:inst2\"" {  } { { "lab3.bdf" "inst2" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 40 456 624 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageProcess_DP messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP " "Elaborating entity \"messageProcess_DP\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\"" {  } { { "message_process.v" "messageProcess_DP" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter4 " "Elaborating entity \"cntr\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter4\"" {  } { { "message_process.v" "counter4" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 message_process.v(47) " "Verilog HDL assignment warning at message_process.v(47): truncated value with size 32 to match size of target (4)" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398047 "|lab3|messageProcess_TOP:inst2|messageProcess_DP:messageProcess_DP|cntr:counter4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter10 " "Elaborating entity \"cntr\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|cntr:counter10\"" {  } { { "message_process.v" "counter10" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 message_process.v(47) " "Verilog HDL assignment warning at message_process.v(47): truncated value with size 32 to match size of target (10)" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398049 "|lab3|messageProcess_TOP:inst2|messageProcess_DP:messageProcess_DP|cntr:counter10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|shiftregister:shiftregister " "Elaborating entity \"shiftregister\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|shiftregister:shiftregister\"" {  } { { "message_process.v" "shiftregister" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "messageProcess_FSM messageProcess_TOP:inst2\|messageProcess_FSM:messageProcess_FSM " "Elaborating entity \"messageProcess_FSM\" for hierarchy \"messageProcess_TOP:inst2\|messageProcess_FSM:messageProcess_FSM\"" {  } { { "message_process.v" "messageProcess_FSM" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:inst3 " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:inst3\"" {  } { { "lab3.bdf" "inst3" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 152 24 168 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCounter freqDiv:inst3\|downCounter:count " "Elaborating entity \"downCounter\" for hierarchy \"freqDiv:inst3\|downCounter:count\"" {  } { { "freqDivider.v" "count" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqDivider.v(10) " "Verilog HDL assignment warning at freqDivider.v(10): truncated value with size 32 to match size of target (9)" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398061 "|lab3|freqDiv:inst3|downCounter:count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqDivider.v(14) " "Verilog HDL assignment warning at freqDivider.v(14): truncated value with size 32 to match size of target (9)" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398061 "|lab3|freqDiv:inst3|downCounter:count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqDivider.v(17) " "Verilog HDL assignment warning at freqDivider.v(17): truncated value with size 32 to match size of target (9)" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398061 "|lab3|freqDiv:inst3|downCounter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:zero_module " "Elaborating entity \"zero\" for hierarchy \"zero:zero_module\"" {  } { { "lab3.bdf" "zero_module" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 304 -216 -104 384 "zero_module" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one one:inst8 " "Elaborating entity \"one\" for hierarchy \"one:inst8\"" {  } { { "lab3.bdf" "inst8" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 200 -232 -120 280 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FIFO LPM_FIFO:inst14 " "Elaborating entity \"LPM_FIFO\" for hierarchy \"LPM_FIFO:inst14\"" {  } { { "lab3.bdf" "inst14" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FIFO:inst14 " "Elaborated megafunction instantiation \"LPM_FIFO:inst14\"" {  } { { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FIFO:inst14 " "Instantiated megafunction \"LPM_FIFO:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ALLOW_RWCYCLE_WHEN_FULL OFF " "Parameter \"ALLOW_RWCYCLE_WHEN_FULL\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 8 " "Parameter \"LPM_NUMWORDS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 3 " "Parameter \"LPM_WIDTHU\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398091 ""}  } { { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1748775398091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo LPM_FIFO:inst14\|scfifo:myFIFO " "Elaborating entity \"scfifo\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\"" {  } { { "lpm_fifo.tdf" "myFIFO" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_FIFO:inst14\|scfifo:myFIFO LPM_FIFO:inst14 " "Elaborated megafunction instantiation \"LPM_FIFO:inst14\|scfifo:myFIFO\", which is child of megafunction instantiation \"LPM_FIFO:inst14\"" {  } { { "lpm_fifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_fifo.tdf" 53 2 0 } } { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -152 256 400 -24 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jc01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jc01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jc01 " "Found entity 1: scfifo_jc01" {  } { { "db/scfifo_jc01.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/scfifo_jc01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jc01 LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated " "Elaborating entity \"scfifo_jc01\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g8t " "Found entity 1: a_dpfifo_g8t" {  } { { "db/a_dpfifo_g8t.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g8t LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo " "Elaborating entity \"a_dpfifo_g8t\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\"" {  } { { "db/scfifo_jc01.tdf" "dpfifo" { Text "C:/Users/asus/Desktop/lab3/db/scfifo_jc01.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_g8t.tdf" "fifo_state" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oj7 " "Found entity 1: cntr_oj7" {  } { { "db/cntr_oj7.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/cntr_oj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oj7 LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw " "Elaborating entity \"cntr_oj7\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/asus/Desktop/lab3/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_tht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_tht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_tht " "Found entity 1: dpram_tht" {  } { { "db/dpram_tht.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/dpram_tht.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_tht LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram " "Elaborating entity \"dpram_tht\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram\"" {  } { { "db/a_dpfifo_g8t.tdf" "FIFOram" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orj1 " "Found entity 1: altsyncram_orj1" {  } { { "db/altsyncram_orj1.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/altsyncram_orj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_orj1 LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram\|altsyncram_orj1:altsyncram2 " "Elaborating entity \"altsyncram_orj1\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|dpram_tht:FIFOram\|altsyncram_orj1:altsyncram2\"" {  } { { "db/dpram_tht.tdf" "altsyncram2" { Text "C:/Users/asus/Desktop/lab3/db/dpram_tht.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjb " "Found entity 1: cntr_cjb" {  } { { "db/cntr_cjb.tdf" "" { Text "C:/Users/asus/Desktop/lab3/db/cntr_cjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1748775398529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748775398529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjb LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|cntr_cjb:rd_ptr_count " "Elaborating entity \"cntr_cjb\" for hierarchy \"LPM_FIFO:inst14\|scfifo:myFIFO\|scfifo_jc01:auto_generated\|a_dpfifo_g8t:dpfifo\|cntr_cjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_g8t.tdf" "rd_ptr_count" { Text "C:/Users/asus/Desktop/lab3/db/a_dpfifo_g8t.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_Pulser one_Pulser:inst16 " "Elaborating entity \"one_Pulser\" for hierarchy \"one_Pulser:inst16\"" {  } { { "lab3.bdf" "inst16" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { -112 32 192 0 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398532 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "onepulser.v(39) " "Verilog HDL Case Statement warning at onepulser.v(39): incomplete case statement has no default case item" {  } { { "onepulser.v" "" { Text "C:/Users/asus/Desktop/lab3/onepulser.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1748775398539 "|lab3|one_Pulser:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m128 m128:inst9 " "Elaborating entity \"m128\" for hierarchy \"m128:inst9\"" {  } { { "lab3.bdf" "inst9" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 184 520 656 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:inst1 " "Elaborating entity \"dds\" for hierarchy \"dds:inst1\"" {  } { { "lab3.bdf" "inst1" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 280 512 656 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_Top dds:inst1\|phase_Top:phase " "Elaborating entity \"phase_Top\" for hierarchy \"dds:inst1\|phase_Top:phase\"" {  } { { "dds.v" "phase" { Text "C:/Users/asus/Desktop/lab3/dds.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter dds:inst1\|phase_Top:phase\|counter:c " "Elaborating entity \"counter\" for hierarchy \"dds:inst1\|phase_Top:phase\|counter:c\"" {  } { { "phase.v" "c" { Text "C:/Users/asus/Desktop/lab3/phase.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(13) " "Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (6)" {  } { { "counter.v" "" { Text "C:/Users/asus/Desktop/lab3/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398543 "|lab3|dds:inst1|phase_Top:phase|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_FSM dds:inst1\|phase_Top:phase\|phase_FSM:fsm " "Elaborating entity \"phase_FSM\" for hierarchy \"dds:inst1\|phase_Top:phase\|phase_FSM:fsm\"" {  } { { "phase.v" "fsm" { Text "C:/Users/asus/Desktop/lab3/phase.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp dds:inst1\|comp:compl " "Elaborating entity \"comp\" for hierarchy \"dds:inst1\|comp:compl\"" {  } { { "dds.v" "compl" { Text "C:/Users/asus/Desktop/lab3/dds.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dds.v(7) " "Verilog HDL assignment warning at dds.v(7): truncated value with size 32 to match size of target (6)" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398553 "|lab3|dds:inst1|comp:compl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux dds:inst1\|mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"dds:inst1\|mux:mux1\"" {  } { { "dds.v" "mux1" { Text "C:/Users/asus/Desktop/lab3/dds.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM dds:inst1\|ROM:sinROM " "Elaborating entity \"ROM\" for hierarchy \"dds:inst1\|ROM:sinROM\"" {  } { { "dds.v" "sinROM" { Text "C:/Users/asus/Desktop/lab3/dds.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398553 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 dds.v(34) " "Net \"rom.data_a\" at dds.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1748775398553 "|lab3|dds:inst1|ROM:sinROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 dds.v(34) " "Net \"rom.waddr_a\" at dds.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1748775398553 "|lab3|dds:inst1|ROM:sinROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 dds.v(34) " "Net \"rom.we_a\" at dds.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1748775398553 "|lab3|dds:inst1|ROM:sinROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignToComp dds:inst1\|SignToComp:scmp " "Elaborating entity \"SignToComp\" for hierarchy \"dds:inst1\|SignToComp:scmp\"" {  } { { "dds.v" "scmp" { Text "C:/Users/asus/Desktop/lab3/dds.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds.v(27) " "Verilog HDL assignment warning at dds.v(27): truncated value with size 32 to match size of target (8)" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1748775398559 "|lab3|dds:inst1|SignToComp:scmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst7 " "Elaborating entity \"mux\" for hierarchy \"mux:inst7\"" {  } { { "lab3.bdf" "inst7" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 240 232 408 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1748775398563 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:inst7\|out\[0\] " "Found clock multiplexer mux:inst7\|out\[0\]" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1748775398746 "|lab3|mux:inst7|out[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1748775398746 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dds:inst1\|ROM:sinROM\|rom " "RAM logic \"dds:inst1\|ROM:sinROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "dds.v" "rom" { Text "C:/Users/asus/Desktop/lab3/dds.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1748775398786 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1748775398786 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 43 -1 0 } } { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1748775399222 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1748775399222 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[8\] freqDiv:inst3\|downCounter:count\|out\[8\]~_emulated freqDiv:inst3\|downCounter:count\|out\[8\]~1 " "Register \"freqDiv:inst3\|downCounter:count\|out\[8\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[8\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[8\]~1\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst3|downCounter:count|out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[7\] freqDiv:inst3\|downCounter:count\|out\[7\]~_emulated freqDiv:inst3\|downCounter:count\|out\[7\]~5 " "Register \"freqDiv:inst3\|downCounter:count\|out\[7\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[7\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[7\]~5\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst3|downCounter:count|out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[6\] freqDiv:inst3\|downCounter:count\|out\[6\]~_emulated freqDiv:inst3\|downCounter:count\|out\[6\]~9 " "Register \"freqDiv:inst3\|downCounter:count\|out\[6\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[6\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[6\]~9\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst3|downCounter:count|out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst3\|downCounter:count\|out\[5\] freqDiv:inst3\|downCounter:count\|out\[5\]~_emulated freqDiv:inst3\|downCounter:count\|out\[5\]~13 " "Register \"freqDiv:inst3\|downCounter:count\|out\[5\]\" is converted into an equivalent circuit using register \"freqDiv:inst3\|downCounter:count\|out\[5\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[5\]~13\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst3|downCounter:count|out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[8\] freqDiv:inst4\|downCounter:count\|out\[8\]~_emulated freqDiv:inst4\|downCounter:count\|out\[8\]~1 " "Register \"freqDiv:inst4\|downCounter:count\|out\[8\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[8\]~_emulated\" and latch \"freqDiv:inst4\|downCounter:count\|out\[8\]~1\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst4|downCounter:count|out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[7\] freqDiv:inst4\|downCounter:count\|out\[7\]~_emulated freqDiv:inst3\|downCounter:count\|out\[7\]~5 " "Register \"freqDiv:inst4\|downCounter:count\|out\[7\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[7\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[7\]~5\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst4|downCounter:count|out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[6\] freqDiv:inst4\|downCounter:count\|out\[6\]~_emulated freqDiv:inst3\|downCounter:count\|out\[6\]~9 " "Register \"freqDiv:inst4\|downCounter:count\|out\[6\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[6\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[6\]~9\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst4|downCounter:count|out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freqDiv:inst4\|downCounter:count\|out\[5\] freqDiv:inst4\|downCounter:count\|out\[5\]~_emulated freqDiv:inst3\|downCounter:count\|out\[5\]~13 " "Register \"freqDiv:inst4\|downCounter:count\|out\[5\]\" is converted into an equivalent circuit using register \"freqDiv:inst4\|downCounter:count\|out\[5\]~_emulated\" and latch \"freqDiv:inst3\|downCounter:count\|out\[5\]~13\"" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1748775399222 "|lab3|freqDiv:inst4|downCounter:count|out[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1748775399222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1748775399596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus/Desktop/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/asus/Desktop/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1748775399696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1748775399879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1748775399879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1748775399946 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1748775399946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1748775399946 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1748775399946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1748775399946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748775399984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 14:26:39 2025 " "Processing ended: Sun Jun 01 14:26:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748775399984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748775399984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748775399984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748775399984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748775401178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748775401180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 14:26:40 2025 " "Processing started: Sun Jun 01 14:26:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748775401180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748775401180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748775401180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748775401262 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1748775401262 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1748775401262 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1748775401355 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748775401367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748775401399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748775401399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748775401470 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748775401480 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748775401837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748775401837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1748775401837 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748775401837 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748775401839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748775401839 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1748775401839 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748775401839 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1748775401841 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1748775402034 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748775402034 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1748775402034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1748775402039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freqDiv:inst4\|out " "Destination node freqDiv:inst4\|out" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freqDiv:inst4|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1748775402051 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock50" } } } } { "lab3.bdf" "" { Schematic "C:/Users/asus/Desktop/lab3/lab3.bdf" { { 16 -232 -64 32 "clock50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748775402051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freqDiv:inst3\|out  " "Automatically promoted node freqDiv:inst3\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|shiftregister:shiftregister\|out\[8\] " "Destination node messageProcess_TOP:inst2\|messageProcess_DP:messageProcess_DP\|shiftregister:shiftregister\|out\[8\]" {  } { { "message_process.v" "" { Text "C:/Users/asus/Desktop/lab3/message_process.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { messageProcess_TOP:inst2|messageProcess_DP:messageProcess_DP|shiftregister:shiftregister|out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:inst7\|out\[0\] " "Destination node mux:inst7\|out\[0\]" {  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:inst7|out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freqDiv:inst3\|out~0 " "Destination node freqDiv:inst3\|out~0" {  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freqDiv:inst3|out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1748775402051 ""}  } { { "freqDivider.v" "" { Text "C:/Users/asus/Desktop/lab3/freqDivider.v" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freqDiv:inst3|out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748775402051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:inst7\|out\[0\]  " "Automatically promoted node mux:inst7\|out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1748775402051 ""}  } { { "dds.v" "" { Text "C:/Users/asus/Desktop/lab3/dds.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:inst7|out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748775402051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748775402117 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748775402119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748775402119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748775402119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748775402122 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748775402122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748775402122 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748775402122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748775402124 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1748775402125 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748775402125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748775402139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748775403117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748775403333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748775403343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748775403998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748775404000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748775404066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/asus/Desktop/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1748775405311 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748775405311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748775405641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1748775405643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748775405643 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1748775405657 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748775405659 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1748775405668 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "send_output 0 " "Pin \"send_output\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1748775405668 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1748775405668 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748775405776 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748775405789 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748775405899 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748775406097 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1748775406101 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1748775406158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus/Desktop/lab3/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/Users/asus/Desktop/lab3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748775406248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748775406442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 14:26:46 2025 " "Processing ended: Sun Jun 01 14:26:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748775406442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748775406442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748775406442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748775406442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748775407416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748775407416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 14:26:47 2025 " "Processing started: Sun Jun 01 14:26:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748775407416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748775407416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748775407416 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1748775408328 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748775408359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748775408964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 14:26:48 2025 " "Processing ended: Sun Jun 01 14:26:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748775408964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748775408964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748775408964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748775408964 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748775409585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748775410060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 01 14:26:49 2025 " "Processing started: Sun Jun 01 14:26:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748775410060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748775410060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748775410060 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1748775410148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1748775410379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1748775410406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1748775410406 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1748775410488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1748775410507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1748775410509 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv:inst3\|out freqDiv:inst3\|out " "create_clock -period 1.000 -name freqDiv:inst3\|out freqDiv:inst3\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50 clock50 " "create_clock -period 1.000 -name clock50 clock50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410511 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410511 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410511 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1748775410515 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1748775410523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1748775410529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.646 " "Worst-case setup slack is -3.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.646       -59.218 freqDiv:inst3\|out  " "   -3.646       -59.218 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608       -87.628 clock50  " "   -2.608       -87.628 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.695 " "Worst-case hold slack is -2.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695        -2.710 clock50  " "   -2.695        -2.710 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 freqDiv:inst3\|out  " "    0.445         0.000 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.829 " "Worst-case recovery slack is -0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829       -11.210 freqDiv:inst3\|out  " "   -0.829       -11.210 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058        -0.445 clock50  " "   -0.058        -0.445 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.625 " "Worst-case removal slack is -0.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.625        -0.625 clock50  " "   -0.625        -0.625 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 freqDiv:inst3\|out  " "    0.121         0.000 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -118.243 clock50  " "   -2.064      -118.243 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 rst  " "   -1.469        -1.469 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -41.548 freqDiv:inst3\|out  " "   -0.611       -41.548 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410548 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1748775410656 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1748775410656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1748775410671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.519 " "Worst-case setup slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519       -10.741 freqDiv:inst3\|out  " "   -1.519       -10.741 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -12.299 clock50  " "   -1.460       -12.299 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -4.351 clock50  " "   -1.724        -4.351 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 freqDiv:inst3\|out  " "    0.215         0.000 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.203 " "Worst-case recovery slack is -0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -0.203 freqDiv:inst3\|out  " "   -0.203        -0.203 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693         0.000 clock50  " "    0.693         0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.349 " "Worst-case removal slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349        -8.947 clock50  " "   -0.349        -8.947 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301        -3.798 freqDiv:inst3\|out  " "   -0.301        -3.798 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627       -94.698 clock50  " "   -1.627       -94.698 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 rst  " "   -1.222        -1.222 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -34.000 freqDiv:inst3\|out  " "   -0.500       -34.000 freqDiv:inst3\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1748775410703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1748775410703 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1748775410815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1748775410845 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1748775410845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748775410955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 01 14:26:50 2025 " "Processing ended: Sun Jun 01 14:26:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748775410955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748775410955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748775410955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748775410955 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748775411663 ""}
