// Seed: 4021874026
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = id_0 == 1;
  logic id_3, id_4;
  type_7(
      1, id_2, 1, id_3, 1
  );
endmodule
