{"Source Block": ["serv/rtl/serv_state.v@180:204@HdlStmIf", "   end\n\n   assign o_ctrl_trap = WITH_CSR & (i_e_op | i_new_irq | misalign_trap_sync);\n\n   generate\n      if (WITH_CSR) begin\n\t reg \tmisalign_trap_sync_r;\n\n\t //trap_pending is only guaranteed to have correct value during the\n\t // last cycle of the init stage\n\t wire trap_pending = WITH_CSR & ((take_branch & i_ctrl_misalign & !COMPRESSED) |\n\t\t\t\t\t (i_dbus_en   & i_mem_misalign));\n\n\t always @(posedge i_clk) begin\n\t    if (o_cnt_done)\n\t      misalign_trap_sync_r <= trap_pending & o_init;\n\t    if (i_rst)\n\t      if (RESET_STRATEGY != \"NONE\")\n\t\tmisalign_trap_sync_r <= 1'b0;\n\t end\n\t assign misalign_trap_sync = misalign_trap_sync_r;\n      end else\n\tassign misalign_trap_sync = 1'b0;\n   endgenerate\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[190, "\t wire trap_pending = WITH_CSR & ((take_branch & i_ctrl_misalign & !COMPRESSED) |\n"]], "Add": [[190, "\t wire trap_pending = WITH_CSR & ((take_branch & i_ctrl_misalign & !ALIGN) |\n"]]}}