{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701535436184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701535436190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 17:43:56 2023 " "Processing started: Sat Dec 02 17:43:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701535436190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535436190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535436190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701535437043 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701535437043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/avalon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/avalon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_verin-rtl " "Found design unit 1: avalon_verin-rtl" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447808 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin " "Found entity 1: avalon_verin" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_irq_mapper " "Found entity 1: avalon_verin_irq_mapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0 " "Found entity 1: avalon_verin_mm_interconnect_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535447868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535447868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447870 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router_002 " "Found entity 2: avalon_verin_mm_interconnect_0_router_002" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535447873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535447873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447875 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router " "Found entity 2: avalon_verin_mm_interconnect_0_router" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_sysid_qsys_0 " "Found entity 1: avalon_verin_sysid_qsys_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_ram " "Found entity 1: avalon_verin_ram" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_verin_jtag_uart_0_sim_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447926 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_jtag_uart_0_scfifo_w " "Found entity 2: avalon_verin_jtag_uart_0_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447926 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_verin_jtag_uart_0_sim_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447926 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_jtag_uart_0_scfifo_r " "Found entity 4: avalon_verin_jtag_uart_0_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447926 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_jtag_uart_0 " "Found entity 5: avalon_verin_jtag_uart_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu " "Found entity 1: avalon_verin_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_verin_cpu_cpu_register_bank_a_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_verin_cpu_cpu_register_bank_b_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_verin_cpu_cpu_nios2_oci_debug" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_verin_cpu_cpu_nios2_oci_break" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_verin_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_verin_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_verin_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_verin_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_verin_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_verin_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_verin_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_verin_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_verin_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_verin_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_verin_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_verin_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_verin_cpu_cpu_nios2_oci_pib" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_verin_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_verin_cpu_cpu_nios2_oci_im" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_verin_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_verin_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_verin_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_verin_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_verin_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_verin_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_verin_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_verin_cpu_cpu_nios2_ocimem" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_verin_cpu_cpu_nios2_oci " "Found entity 20: avalon_verin_cpu_cpu_nios2_oci" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_verin_cpu_cpu " "Found entity 21: avalon_verin_cpu_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_tck" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_test_bench " "Found entity 1: avalon_verin_cpu_cpu_test_bench" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447996 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535447996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535447996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fct_mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fct_mcp-bhv " "Found design unit 1: fct_mcp-bhv" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448000 ""} { "Info" "ISGN_ENTITY_NAME" "1 fct_mcp " "Found entity 1: fct_mcp" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_pwm-arch_pwm_nano " "Found design unit 1: gestion_pwm-arch_pwm_nano" {  } { { "gestion_pwm.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/gestion_pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448004 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_pwm " "Found entity 1: gestion_pwm" {  } { { "gestion_pwm.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/gestion_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systeme_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systeme_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systeme_verin " "Found entity 1: systeme_verin" {  } { { "systeme_verin.bdf" "" { Schematic "C:/Users/abdel/Desktop/systeme_verin/systeme_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_butee-bhv " "Found design unit 1: control_butee-bhv" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448014 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_butee " "Found entity 1: control_butee" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448018 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/abdel/Desktop/systeme_verin/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block2 " "Elaborating entity \"Block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701535448103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin avalon_verin:inst " "Elaborating entity \"avalon_verin\" for hierarchy \"avalon_verin:inst\"" {  } { { "Block2.bdf" "inst" { Schematic "C:/Users/abdel/Desktop/systeme_verin/Block2.bdf" { { 136 576 1040 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_verin avalon_verin:inst\|avaloon_verin:avalon_veriin_0 " "Elaborating entity \"avaloon_verin\" for hierarchy \"avalon_verin:inst\|avaloon_verin:avalon_veriin_0\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "avalon_veriin_0" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448140 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_pwm avaloon_verin.vhd(21) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(21): object \"enable_pwm\" assigned a value but never read" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535448141 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle_barre avaloon_verin.vhd(22) " "VHDL Signal Declaration warning at avaloon_verin.vhd(22): used implicit default value for signal \"angle_barre\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535448141 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fd avaloon_verin.vhd(24) " "VHDL Signal Declaration warning at avaloon_verin.vhd(24): used implicit default value for signal \"fd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fg avaloon_verin.vhd(24) " "VHDL Signal Declaration warning at avaloon_verin.vhd(24): used implicit default value for signal \"fg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1M avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"clk_1M\" assigned a value but never read" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_50 avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"clk_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_g avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"f_g\" assigned a value but never read" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535448142 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_d avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"f_d\" assigned a value but never read" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535448143 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out avaloon_verin.vhd(26) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(26): object \"data_out\" assigned a value but never read" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535448143 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_config avaloon_verin.vhd(117) " "VHDL Process Statement warning at avaloon_verin.vhd(117): inferring latch(es) for signal or variable \"s_config\", which holds its previous value in one or more paths through the process" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701535448145 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_config\[3\] avaloon_verin.vhd(117) " "Inferred latch for \"s_config\[3\]\" at avaloon_verin.vhd(117)" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448150 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_config\[4\] avaloon_verin.vhd(117) " "Inferred latch for \"s_config\[4\]\" at avaloon_verin.vhd(117)" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448150 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_pwm avalon_verin:inst\|avaloon_verin:avalon_veriin_0\|gestion_pwm:bbv_inst1 " "Elaborating entity \"gestion_pwm\" for hierarchy \"avalon_verin:inst\|avaloon_verin:avalon_veriin_0\|gestion_pwm:bbv_inst1\"" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "bbv_inst1" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fct_mcp avalon_verin:inst\|avaloon_verin:avalon_veriin_0\|fct_mcp:bbv_inst2 " "Elaborating entity \"fct_mcp\" for hierarchy \"avalon_verin:inst\|avaloon_verin:avalon_veriin_0\|fct_mcp:bbv_inst2\"" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "bbv_inst2" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448179 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n fct_mcp.vhd(34) " "VHDL Process Statement warning at fct_mcp.vhd(34): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448180 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_1Mhz fct_mcp.vhd(43) " "VHDL Process Statement warning at fct_mcp.vhd(43): signal \"clk_1Mhz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448181 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n fct_mcp.vhd(55) " "VHDL Process Statement warning at fct_mcp.vhd(55): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448181 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_conv fct_mcp.vhd(78) " "VHDL Process Statement warning at fct_mcp.vhd(78): signal \"start_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448181 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop fct_mcp.vhd(84) " "VHDL Process Statement warning at fct_mcp.vhd(84): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448182 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs fct_mcp.vhd(98) " "VHDL Process Statement warning at fct_mcp.vhd(98): signal \"cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448182 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decalage fct_mcp.vhd(130) " "VHDL Process Statement warning at fct_mcp.vhd(130): signal \"decalage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448183 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|fct_mcp:bbv_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_butee avalon_verin:inst\|avaloon_verin:avalon_veriin_0\|control_butee:bbv_inst3 " "Elaborating entity \"control_butee\" for hierarchy \"avalon_verin:inst\|avaloon_verin:avalon_veriin_0\|control_butee:bbv_inst3\"" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "bbv_inst3" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_g control_butee.vhd(22) " "VHDL Process Statement warning at control_butee.vhd(22): signal \"butee_g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448199 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens control_butee.vhd(22) " "VHDL Process Statement warning at control_butee.vhd(22): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448199 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable control_butee.vhd(22) " "VHDL Process Statement warning at control_butee.vhd(22): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "butee_d control_butee.vhd(25) " "VHDL Process Statement warning at control_butee.vhd(25): signal \"butee_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sens control_butee.vhd(25) " "VHDL Process Statement warning at control_butee.vhd(25): signal \"sens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable control_butee.vhd(25) " "VHDL Process Statement warning at control_butee.vhd(25): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_in control_butee.vhd(29) " "VHDL Process Statement warning at control_butee.vhd(29): signal \"pwm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f_g control_butee.vhd(19) " "VHDL Process Statement warning at control_butee.vhd(19): inferring latch(es) for signal or variable \"f_g\", which holds its previous value in one or more paths through the process" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "f_d control_butee.vhd(19) " "VHDL Process Statement warning at control_butee.vhd(19): inferring latch(es) for signal or variable \"f_d\", which holds its previous value in one or more paths through the process" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_d control_butee.vhd(19) " "Inferred latch for \"f_d\" at control_butee.vhd(19)" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_g control_butee.vhd(19) " "Inferred latch for \"f_g\" at control_butee.vhd(19)" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448200 "|Block2|avalon_verin:inst|avaloon_verin:avalon_veriin_0|control_butee:bbv_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu avalon_verin:inst\|avalon_verin_cpu:cpu " "Elaborating entity \"avalon_verin_cpu\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "cpu" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu " "Elaborating entity \"avalon_verin_cpu_cpu\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu.v" "cpu" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_test_bench avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_test_bench:the_avalon_verin_cpu_cpu_test_bench " "Elaborating entity \"avalon_verin_cpu_cpu_test_bench\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_test_bench:the_avalon_verin_cpu_cpu_test_bench\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_test_bench" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_register_bank_a_module avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a " "Elaborating entity \"avalon_verin_cpu_cpu_register_bank_a_module\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "avalon_verin_cpu_cpu_register_bank_a" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448512 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535448512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535448580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535448580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_a_module:avalon_verin_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_register_bank_b_module avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_b_module:avalon_verin_cpu_cpu_register_bank_b " "Elaborating entity \"avalon_verin_cpu_cpu_register_bank_b_module\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_register_bank_b_module:avalon_verin_cpu_cpu_register_bank_b\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "avalon_verin_cpu_cpu_register_bank_b" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_debug avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_debug\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_debug" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535448749 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535448749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_break avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_break\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_break" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_xbrk avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_xbrk:the_avalon_verin_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_xbrk:the_avalon_verin_cpu_cpu_nios2_oci_xbrk\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_dbrk avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_dbrk:the_avalon_verin_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_dbrk:the_avalon_verin_cpu_cpu_nios2_oci_dbrk\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_itrace avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_itrace:the_avalon_verin_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_itrace\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_itrace:the_avalon_verin_cpu_cpu_nios2_oci_itrace\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_dtrace avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_dtrace:the_avalon_verin_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_dtrace:the_avalon_verin_cpu_cpu_nios2_oci_dtrace\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_td_mode avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_dtrace:the_avalon_verin_cpu_cpu_nios2_oci_dtrace\|avalon_verin_cpu_cpu_nios2_oci_td_mode:avalon_verin_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_dtrace:the_avalon_verin_cpu_cpu_nios2_oci_dtrace\|avalon_verin_cpu_cpu_nios2_oci_td_mode:avalon_verin_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "avalon_verin_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_fifo avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_fifo\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\|avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\|avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\|avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\|avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\|avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_fifo:the_avalon_verin_cpu_cpu_nios2_oci_fifo\|avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_pib avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_pib:the_avalon_verin_cpu_cpu_nios2_oci_pib " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_pib\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_pib:the_avalon_verin_cpu_cpu_nios2_oci_pib\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_pib" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535448997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_oci_im avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_im:the_avalon_verin_cpu_cpu_nios2_oci_im " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_oci_im\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_im:the_avalon_verin_cpu_cpu_nios2_oci_im\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_oci_im" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_avalon_reg avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_avalon_reg:the_avalon_verin_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_avalon_reg\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_avalon_reg:the_avalon_verin_cpu_cpu_nios2_avalon_reg\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_nios2_ocimem avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem " "Elaborating entity \"avalon_verin_cpu_cpu_nios2_ocimem\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_nios2_ocimem" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_ociram_sp_ram_module avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram " "Elaborating entity \"avalon_verin_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "avalon_verin_cpu_cpu_ociram_sp_ram" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449139 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535449139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535449220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535449220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|avalon_verin_cpu_cpu_ociram_sp_ram_module:avalon_verin_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_debug_slave_wrapper avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"avalon_verin_cpu_cpu_debug_slave_wrapper\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "the_avalon_verin_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_debug_slave_tck avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck " "Elaborating entity \"avalon_verin_cpu_cpu_debug_slave_tck\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "the_avalon_verin_cpu_cpu_debug_slave_tck" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_cpu_cpu_debug_slave_sysclk avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"avalon_verin_cpu_cpu_debug_slave_sysclk\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "the_avalon_verin_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "avalon_verin_cpu_cpu_debug_slave_phy" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535449485 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535449485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449494 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_verin:inst\|avalon_verin_cpu:cpu\|avalon_verin_cpu_cpu:cpu\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_verin_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_jtag_uart_0 avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"avalon_verin_jtag_uart_0\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "jtag_uart_0" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_jtag_uart_0_scfifo_w avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w " "Elaborating entity \"avalon_verin_jtag_uart_0_scfifo_w\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "the_avalon_verin_jtag_uart_0_scfifo_w" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535449920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "wfifo" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535450223 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535450223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535450285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535450285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535450318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535450318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/abdel/Desktop/systeme_verin/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535450352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535450352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/abdel/Desktop/systeme_verin/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535450416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535450416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/abdel/Desktop/systeme_verin/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535450494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535450494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/abdel/Desktop/systeme_verin/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535450563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535450563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_w:the_avalon_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/abdel/Desktop/systeme_verin/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_jtag_uart_0_scfifo_r avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_r:the_avalon_verin_jtag_uart_0_scfifo_r " "Elaborating entity \"avalon_verin_jtag_uart_0_scfifo_r\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|avalon_verin_jtag_uart_0_scfifo_r:the_avalon_verin_jtag_uart_0_scfifo_r\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "the_avalon_verin_jtag_uart_0_scfifo_r" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "avalon_verin_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535450969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451002 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535451002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_verin:inst\|avalon_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_ram avalon_verin:inst\|avalon_verin_ram:ram " "Elaborating entity \"avalon_verin_ram\" for hierarchy \"avalon_verin:inst\|avalon_verin_ram:ram\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "ram" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "the_altsyncram" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file avalon_verin_ram.hex " "Parameter \"init_file\" = \"avalon_verin_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701535451139 ""}  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701535451139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldg1 " "Found entity 1: altsyncram_ldg1" {  } { { "db/altsyncram_ldg1.tdf" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/altsyncram_ldg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535451204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535451204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldg1 avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram\|altsyncram_ldg1:auto_generated " "Elaborating entity \"altsyncram_ldg1\" for hierarchy \"avalon_verin:inst\|avalon_verin_ram:ram\|altsyncram:the_altsyncram\|altsyncram_ldg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_sysid_qsys_0 avalon_verin:inst\|avalon_verin_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avalon_verin_sysid_qsys_0\" for hierarchy \"avalon_verin:inst\|avalon_verin_sysid_qsys_0:sysid_qsys_0\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "sysid_qsys_0" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0 avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_verin_mm_interconnect_0\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "mm_interconnect_0" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_veriin_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_veriin_0_avalon_slave_0_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "avalon_veriin_0_avalon_slave_0_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535451950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_router avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router:router " "Elaborating entity \"avalon_verin_mm_interconnect_0_router\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router:router\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "router" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_router_default_decode avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router:router\|avalon_verin_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalon_verin_mm_interconnect_0_router_default_decode\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router:router\|avalon_verin_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_router_002 avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"avalon_verin_mm_interconnect_0_router_002\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router_002:router_002\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "router_002" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_router_002_default_decode avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router_002:router_002\|avalon_verin_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"avalon_verin_mm_interconnect_0_router_002_default_decode\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_router_002:router_002\|avalon_verin_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_cmd_demux avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalon_verin_mm_interconnect_0_cmd_demux\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_cmd_mux avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalon_verin_mm_interconnect_0_cmd_mux\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_rsp_demux avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalon_verin_mm_interconnect_0_rsp_demux\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_rsp_mux avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalon_verin_mm_interconnect_0_rsp_mux\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_avalon_st_adapter avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalon_verin:inst\|avalon_verin_mm_interconnect_0:mm_interconnect_0\|avalon_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_verin_irq_mapper avalon_verin:inst\|avalon_verin_irq_mapper:irq_mapper " "Elaborating entity \"avalon_verin_irq_mapper\" for hierarchy \"avalon_verin:inst\|avalon_verin_irq_mapper:irq_mapper\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "irq_mapper" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_verin:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_verin:inst\|altera_reset_controller:rst_controller\"" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "rst_controller" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_verin:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_verin:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_verin/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_verin:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_verin:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_verin/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535452439 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701535453454 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.02.17:44:17 Progress: Loading sldde531147/alt_sld_fab_wrapper_hw.tcl " "2023.12.02.17:44:17 Progress: Loading sldde531147/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535457780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535460550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535460694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535463650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535463797 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535463934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535464084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535464092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535464098 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701535464809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde531147/alt_sld_fab.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535465116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535465229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535465253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535465351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465463 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535465463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/db/ip/sldde531147/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535465560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535465560 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701535469216 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2878 -1 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 3878 -1 0 } } { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 3500 -1 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2099 -1 0 } } { "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701535469339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701535469340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs_writeresponsevalid_n GND " "Pin \"cs_writeresponsevalid_n\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/Users/abdel/Desktop/systeme_verin/Block2.bdf" { { 240 360 576 256 "cs_writeresponsevalid_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701535470146 "|Block2|cs_writeresponsevalid_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_pwm_writeresponsevalid_n GND " "Pin \"out_pwm_writeresponsevalid_n\" is stuck at GND" {  } { { "Block2.bdf" "" { Schematic "C:/Users/abdel/Desktop/systeme_verin/Block2.bdf" { { 280 328 576 296 "out_pwm_writeresponsevalid_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701535470146 "|Block2|out_pwm_writeresponsevalid_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701535470146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535470324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535471784 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701535471855 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701535471855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535472013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abdel/Desktop/systeme_verin/output_files/systeme_verin.map.smsg " "Generated suppressed messages file C:/Users/abdel/Desktop/systeme_verin/output_files/systeme_verin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535472945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701535475593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701535475593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2177 " "Implemented 2177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701535475889 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701535475889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2024 " "Implemented 2024 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701535475889 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701535475889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701535475889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701535475961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 17:44:35 2023 " "Processing ended: Sat Dec 02 17:44:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701535475961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701535475961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701535475961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535475961 ""}
