#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x129805670 .scope module, "loopback_tb" "loopback_tb" 2 1;
 .timescale 0 0;
v0x129848fc0_0 .var "clk", 0 0;
v0x1298490e0_0 .var/i "i", 31 0;
v0x129849170_0 .net "parity_error", 0 0, v0x129846f90_0;  1 drivers
v0x129849200_0 .net "rdy", 0 0, v0x129847030_0;  1 drivers
v0x1298492d0_0 .var "rdy_clr", 0 0;
v0x1298493e0_0 .var "rst", 0 0;
v0x1298494f0_0 .net "rx_data", 7 0, v0x129846eb0_0;  1 drivers
v0x129849580 .array "test_data", 4 0, 7 0;
v0x129849610_0 .net "tx_busy", 0 0, v0x129847f20_0;  1 drivers
v0x129849720_0 .var "tx_data", 7 0;
v0x1298497f0_0 .net "tx_line", 0 0, v0x129848480_0;  1 drivers
v0x129849900_0 .var "wr_en", 0 0;
E_0x1298241f0 .event anyedge, v0x129847030_0;
E_0x1298238e0 .event anyedge, v0x129847f20_0;
S_0x1298057e0 .scope module, "uart_system" "uart_top" 2 26, 3 1 0, S_0x129805670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_wr_en";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_busy_out";
    .port_info 6 /INPUT 1 "rx_in";
    .port_info 7 /INPUT 1 "rx_rdy_clr";
    .port_info 8 /OUTPUT 8 "rx_data_out";
    .port_info 9 /OUTPUT 1 "rx_rdy_out";
    .port_info 10 /OUTPUT 1 "rx_parity_error";
P_0x12980c5b0 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000000010010110000000>;
P_0x12980c5f0 .param/l "CLK_FREQ" 0 3 2, +C4<00000010111110101111000010000000>;
P_0x12980c630 .param/l "PARITY_EN" 0 3 4, +C4<00000000000000000000000000000001>;
P_0x12980c670 .param/l "PARITY_TYPE" 0 3 5, +C4<00000000000000000000000000000000>;
v0x129848630_0 .net "baud_tick1", 0 0, v0x129830db0_0;  1 drivers
v0x1298486d0_0 .net "baud_tick2", 0 0, v0x129846100_0;  1 drivers
v0x1298487b0_0 .net "clk", 0 0, v0x129848fc0_0;  1 drivers
v0x129848840_0 .net "rst", 0 0, v0x1298493e0_0;  1 drivers
v0x1298488d0_0 .net "rx_data_out", 7 0, v0x129846eb0_0;  alias, 1 drivers
v0x1298489a0_0 .net "rx_in", 0 0, v0x129848480_0;  alias, 1 drivers
v0x129848a70_0 .net "rx_parity_error", 0 0, v0x129846f90_0;  alias, 1 drivers
v0x129848b00_0 .net "rx_rdy_clr", 0 0, v0x1298492d0_0;  1 drivers
v0x129848b90_0 .net "rx_rdy_out", 0 0, v0x129847030_0;  alias, 1 drivers
v0x129848cc0_0 .net "tx_busy_out", 0 0, v0x129847f20_0;  alias, 1 drivers
v0x129848d50_0 .net "tx_data_in", 7 0, v0x129849720_0;  1 drivers
v0x129848de0_0 .net "tx_out", 0 0, v0x129848480_0;  alias, 1 drivers
v0x129848e70_0 .net "tx_wr_en", 0 0, v0x129849900_0;  1 drivers
S_0x12981a1e0 .scope module, "baud_generator" "baud_gen" 3 34, 4 2 0, S_0x1298057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick1";
    .port_info 3 /OUTPUT 1 "baud_tick2";
P_0x12980c7c0 .param/l "baud" 0 4 9, +C4<00000000000000000010010110000000>;
P_0x12980c800 .param/l "baud_div1" 1 4 11, +C4<00000000000000000001010001011000>;
P_0x12980c840 .param/l "baud_div2" 1 4 12, +C4<00000000000000000000000101000101>;
P_0x12980c880 .param/l "clk_freq" 0 4 8, +C4<00000010111110101111000010000000>;
v0x129830db0_0 .var "baud_tick1", 0 0;
v0x129846100_0 .var "baud_tick2", 0 0;
v0x1298461a0_0 .net "clk", 0 0, v0x129848fc0_0;  alias, 1 drivers
v0x129846230_0 .var "counter1", 12 0;
v0x1298462c0_0 .var "counter2", 8 0;
v0x129846370_0 .net "rst", 0 0, v0x1298493e0_0;  alias, 1 drivers
E_0x1298210c0 .event posedge, v0x1298461a0_0;
S_0x129846450 .scope module, "uart_receiver" "receiver" 3 63, 5 1 0, S_0x1298057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "baud_tick2";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /INPUT 1 "rdy_clr";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "rdy";
    .port_info 7 /OUTPUT 1 "parity_error";
P_0x129846620 .param/l "DATA" 1 5 18, C4<010>;
P_0x129846660 .param/l "IDLE" 1 5 16, C4<000>;
P_0x1298466a0 .param/l "PARITY" 1 5 19, C4<011>;
P_0x1298466e0 .param/l "PARITY_EN" 0 5 2, +C4<00000000000000000000000000000001>;
P_0x129846720 .param/l "PARITY_TYPE" 0 5 3, +C4<00000000000000000000000000000000>;
P_0x129846760 .param/l "START" 1 5 17, C4<001>;
P_0x1298467a0 .param/l "STOP" 1 5 20, C4<100>;
P_0x1298467e0 .param/l "XOR_KEY" 0 5 4, C4<01000101>;
v0x129846c10_0 .net "baud_tick2", 0 0, v0x129846100_0;  alias, 1 drivers
v0x129846cb0_0 .var "bit_idx", 2 0;
v0x129846d50_0 .var "calculated_parity", 0 0;
v0x129846e00_0 .net "clk", 0 0, v0x129848fc0_0;  alias, 1 drivers
v0x129846eb0_0 .var "data_out", 7 0;
v0x129846f90_0 .var "parity_error", 0 0;
v0x129847030_0 .var "rdy", 0 0;
v0x1298470d0_0 .net "rdy_clr", 0 0, v0x1298492d0_0;  alias, 1 drivers
v0x129847170_0 .var "received_parity", 0 0;
v0x129847280_0 .net "rst", 0 0, v0x1298493e0_0;  alias, 1 drivers
v0x129847330_0 .net "rx", 0 0, v0x129848480_0;  alias, 1 drivers
v0x1298473c0_0 .var "sample_cnt", 3 0;
v0x129847450_0 .var "shift_reg", 7 0;
v0x1298474e0_0 .var "state", 2 0;
E_0x129846bc0 .event anyedge, v0x129847450_0;
S_0x129847640 .scope module, "uart_transmitter" "transmitter" 3 47, 6 1 0, S_0x1298057e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "baud_tick1";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "busy";
P_0x129847820 .param/l "PARITY_EN" 0 6 2, +C4<00000000000000000000000000000001>;
P_0x129847860 .param/l "PARITY_TYPE" 0 6 3, +C4<00000000000000000000000000000000>;
P_0x1298478a0 .param/l "XOR_KEY" 0 6 4, C4<01000101>;
P_0x1298478e0 .param/l "data" 1 6 17, C4<010>;
P_0x129847920 .param/l "idle" 1 6 15, C4<000>;
P_0x129847960 .param/l "parity" 1 6 18, C4<011>;
P_0x1298479a0 .param/l "start" 1 6 16, C4<001>;
P_0x1298479e0 .param/l "stop" 1 6 19, C4<100>;
v0x129847dc0_0 .net "baud_tick1", 0 0, v0x129830db0_0;  alias, 1 drivers
v0x129847e80_0 .var "bit_inx", 2 0;
v0x129847f20_0 .var "busy", 0 0;
v0x129847fd0_0 .net "clk", 0 0, v0x129848fc0_0;  alias, 1 drivers
v0x1298480a0_0 .net "data_in", 7 0, v0x129849720_0;  alias, 1 drivers
v0x129848170_0 .var "parity_bit", 0 0;
v0x129848210_0 .net "rst", 0 0, v0x1298493e0_0;  alias, 1 drivers
v0x1298482e0_0 .var "shift_reg", 7 0;
v0x129848370_0 .var "state", 2 0;
v0x129848480_0 .var "tx", 0 0;
v0x129848530_0 .net "wr_en", 0 0, v0x129849900_0;  alias, 1 drivers
E_0x129847d70 .event anyedge, v0x1298482e0_0;
    .scope S_0x12981a1e0;
T_0 ;
    %wait E_0x1298210c0;
    %load/vec4 v0x129846370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x129846230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129830db0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x129846230_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x129846230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129830db0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x129846230_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x129846230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129830db0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12981a1e0;
T_1 ;
    %wait E_0x1298210c0;
    %load/vec4 v0x129846370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1298462c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129846100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1298462c0_0;
    %pad/u 32;
    %cmpi/e 324, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1298462c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129846100_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1298462c0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1298462c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129846100_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x129847640;
T_2 ;
    %wait E_0x129847d70;
    %load/vec4 v0x1298482e0_0;
    %xor/r;
    %store/vec4 v0x129848170_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x129847640;
T_3 ;
    %wait E_0x1298210c0;
    %load/vec4 v0x129848210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129847f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129848480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129847e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1298482e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x129848370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129848480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129847f20_0, 0;
    %load/vec4 v0x129848530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0x1298480a0_0;
    %pushi/vec4 69, 0, 8;
    %xor;
    %assign/vec4 v0x1298482e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129847f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129847e80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
T_3.9 ;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x129847dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129848480_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
T_3.11 ;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x129847dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x1298482e0_0;
    %load/vec4 v0x129847e80_0;
    %part/u 1;
    %assign/vec4 v0x129848480_0, 0;
    %load/vec4 v0x129847e80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x129847e80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x129847e80_0, 0;
T_3.16 ;
T_3.13 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x129847dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0x129848170_0;
    %assign/vec4 v0x129848480_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
T_3.17 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x129847dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129848480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129847f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129848370_0, 0;
T_3.19 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x129846450;
T_4 ;
    %wait E_0x129846bc0;
    %load/vec4 v0x129847450_0;
    %xor/r;
    %store/vec4 v0x129846d50_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x129846450;
T_5 ;
    %wait E_0x1298210c0;
    %load/vec4 v0x129847280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129846cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x129847450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x129846eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129847030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129846f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129847170_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1298470d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129847030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x129846f90_0, 0;
T_5.2 ;
    %load/vec4 v0x129846c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1298474e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x129847330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
T_5.13 ;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x1298473c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %load/vec4 v0x129847330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x129846cb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
T_5.18 ;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x1298473c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
T_5.16 ;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x1298473c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v0x129847330_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x129846cb0_0;
    %assign/vec4/off/d v0x129847450_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
    %load/vec4 v0x129846cb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x129846cb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x129846cb0_0, 0;
T_5.22 ;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x1298473c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
T_5.20 ;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x1298473c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.23, 4;
    %load/vec4 v0x129847330_0;
    %assign/vec4 v0x129847170_0, 0;
    %load/vec4 v0x129847330_0;
    %load/vec4 v0x129846d50_0;
    %cmp/ne;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129846f90_0, 0;
T_5.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v0x1298473c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
T_5.24 ;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x1298473c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.27, 4;
    %load/vec4 v0x129847330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %load/vec4 v0x129847450_0;
    %pushi/vec4 69, 0, 8;
    %xor;
    %assign/vec4 v0x129846eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x129847030_0, 0;
T_5.29 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1298474e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v0x1298473c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1298473c0_0, 0;
T_5.28 ;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x129805670;
T_6 ;
    %delay 10, 0;
    %load/vec4 v0x129848fc0_0;
    %inv;
    %store/vec4 v0x129848fc0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x129805670;
T_7 ;
    %vpi_call 2 41 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x129805670 {0 0 0};
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129849580, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129849580, 4, 0;
    %pushi/vec4 203, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129849580, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129849580, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x129849580, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129848fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1298493e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129849900_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x129849720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298492d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298493e0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 63 "$display", "Parity: EVEN, Clock: 50MHz, Baud: 9600" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1298490e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x1298490e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_7.1, 5;
T_7.2 ;
    %load/vec4 v0x129849610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_0x1298238e0;
    %jmp T_7.2;
T_7.3 ;
    %delay 100, 0;
    %ix/getv/s 4, v0x1298490e0_0;
    %load/vec4a v0x129849580, 4;
    %store/vec4 v0x129849720_0, 0, 8;
    %vpi_call 2 71 "$display", "Time %0t: Sending byte %0d: 0x%h", $time, v0x1298490e0_0, v0x129849720_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129849900_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129849900_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x129849200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0x1298241f0;
    %jmp T_7.4;
T_7.5 ;
    %delay 100, 0;
    %vpi_call 2 79 "$display", "Time %0t: Received byte %0d: 0x%h", $time, v0x1298490e0_0, v0x1298494f0_0 {0 0 0};
    %load/vec4 v0x129849170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call 2 82 "$display", "\342\234\227 Byte %0d: PARITY ERROR!\012", v0x1298490e0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x129849720_0;
    %load/vec4 v0x1298494f0_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call 2 84 "$display", "\342\234\223 Byte %0d: SUCCESS - Data matches, No parity error\012", v0x1298490e0_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call 2 86 "$display", "\342\234\227 Byte %0d: FAIL - Data mismatch\012", v0x1298490e0_0 {0 0 0};
T_7.9 ;
T_7.7 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1298492d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298492d0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x1298490e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1298490e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 96 "$display", "Test Completed!" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/loopback_tb.v";
    "rtl/uart_top.v";
    "rtl/baud_gen.v";
    "rtl/receiver.v";
    "rtl/transmitter.v";
