
Cadence Tempus(TM) Timing Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.11-s111_1, built Thu May 16 09:07:16 PDT 2024
Options:	
Date:		Mon Feb 10 16:59:26 2025
Host:		cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB)
OS:		Oracle Linux Server 8.10

License:
		[16:59:26.483308] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

		tpsxl	Tempus Timing Signoff Solution XL	23.1	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_1905918_VoCkbM'.
<CMD> ::stop_gui -keepDgui
Has not load the powerDB, will keep enalbed
Has not load the powerDB, will keep enalbed
<CMD> read_lib -max ../PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib
<CMD> read_lib -min ../PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib
<CMD> read_lib ../PNR/auto_3x3_sky_scl/lib/sky130_tt_1.8_25_nldm.lib
<CMD> read_verilog SRC/fabric_netlists.v
<CMD> set_top_module fpga_top
#% Begin Load MMMC data ... (date=02/10 17:02:35, mem=1741.0M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=02/10 17:02:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1742.2M, current mem=1742.2M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner
Loading view definition file from .ssv_emulate_view_definition_1905918_c402deef-840f-4cd3-b632-1670033e35f6.tcl
Reading default_emulate_libset_max timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
Read 109 cells in library 'sky130_ss_1.62_125' 
Reading default_emulate_libset_max timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_tt_1.8_25_nldm.lib' ...
Read 109 cells in library 'sky130_tt_1.8_25' 
Reading default_emulate_libset_min timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
Read 109 cells in library 'sky130_ff_1.98_0' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=32.0M, fe_cpu=0.48min, fe_real=3.15min, fe_mem=1690.5M) ***
#% Begin Load netlist data ... (date=02/10 17:02:35, mem=1749.1M)
*** Begin netlist parsing (mem=1690.5M) ***
Reading verilog netlist 'SRC/fabric_netlists.v'
Module sky130_fd_io__top_gpio_ovtv2 is not defined and will be treated as an empty module.

*** Memory Usage v#2 (Current mem = 2080.477M, initial mem = 840.258M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2080.5M) ***
#% End Load netlist data ... (date=02/10 17:02:36, total cpu=0:00:00.4, real=0:00:01.0, peak res=1903.9M, current mem=1895.9M)
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'sky130_fd_io__top_gpio_ovtv2' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
**ERROR: (UI-49):	Undefined cells in the design are not allowed, exiting.  Review the log file for undefined cell warning messages.  Provide the cell definitions or set load_netlist_ignore_undefined_cell to true and re-run.
**ERROR: (UI-172):	set_top_module to fpga_top  failed

--------------------------------------------------------------------------------
Exiting Tempus Timing Solution on Mon Feb 10 17:03:07 2025
  Total CPU time:     0:00:31
  Total real time:    0:03:48
  Peak memory (main): 1896.39MB


*** Memory Usage v#2 (Current mem = 2073.484M, initial mem = 840.258M) ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     UI-49                1  Undefined cells in the design are not al...
ERROR     UI-93                2  %s                                       
ERROR     UI-172               1  set_top_module to %s  failed             
WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
*** Message Summary: 1 warning(s), 4 error(s)

--- Ending "Tempus Timing Solution" (totcpu=0:00:31.6, real=0:03:41, mem=2073.5M) ---
