\hypertarget{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+:\+:\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a82ac7c465612398276e2c4e918ab25b1}{U\+S\+B\+F\+R\+AC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a43c73aeb258926bd19c95eb576be7e3c}{U\+S\+B\+D\+IV}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a8c9a9de79fd514740678a9e234448770}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 28
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a8c9a9de79fd514740678a9e234448770}{}\label{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a8c9a9de79fd514740678a9e234448770}
\mbox{[}31\+:4\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}!U\+S\+B\+D\+IV@{U\+S\+B\+D\+IV}}
\index{U\+S\+B\+D\+IV@{U\+S\+B\+D\+IV}!\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+D\+IV}{USBDIV}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields\+::\+U\+S\+B\+D\+IV}\hypertarget{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a43c73aeb258926bd19c95eb576be7e3c}{}\label{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a43c73aeb258926bd19c95eb576be7e3c}
\mbox{[}3\+:1\mbox{]} U\+SB clock divider divisor \index{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}!U\+S\+B\+F\+R\+AC@{U\+S\+B\+F\+R\+AC}}
\index{U\+S\+B\+F\+R\+AC@{U\+S\+B\+F\+R\+AC}!\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+F\+R\+AC}{USBFRAC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+clkdiv2\+::\+\_\+hw\+\_\+sim\+\_\+clkdiv2\+\_\+bitfields\+::\+U\+S\+B\+F\+R\+AC}\hypertarget{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a82ac7c465612398276e2c4e918ab25b1}{}\label{struct__hw__sim__clkdiv2_1_1__hw__sim__clkdiv2__bitfields_a82ac7c465612398276e2c4e918ab25b1}
\mbox{[}0\mbox{]} U\+SB clock divider fraction 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
