#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffe30b8770 .scope module, "xor_gate_tb" "xor_gate_tb" 2 1;
 .timescale 0 0;
v0x7fffe30cf7a0_0 .var "a", 0 0;
v0x7fffe30cf890_0 .var "b", 0 0;
RS_0x7f7170ce0258 .resolv tri, L_0x7fffe30d0080, L_0x7fffe30d0180;
v0x7fffe30cf9a0_0 .net8 "y", 0 0, RS_0x7f7170ce0258;  2 drivers, strength-aware
S_0x7fffe30b8900 .scope module, "uut" "xor_gate" 2 5, 3 1 0, S_0x7fffe30b8770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
RS_0x7f7170ce01c8 .resolv tri, L_0x7fffe30cfeb0, L_0x7fffe30cff70;
L_0x7fffe30d0080 .functor CMOS 1, v0x7fffe30cf7a0_0, RS_0x7f7170ce01c8, v0x7fffe30cf890_0, C4<0>;
RS_0x7f7170ce00a8 .resolv tri, L_0x7fffe30cfc90, L_0x7fffe30cfda0;
L_0x7fffe30d0180 .functor CMOS 1, RS_0x7f7170ce00a8, v0x7fffe30cf890_0, RS_0x7f7170ce01c8, C4<0>;
v0x7fffe30cf340_0 .net "a", 0 0, v0x7fffe30cf7a0_0;  1 drivers
v0x7fffe30cf410_0 .net "b", 0 0, v0x7fffe30cf890_0;  1 drivers
v0x7fffe30cf4e0_0 .net8 "na", 0 0, RS_0x7f7170ce00a8;  2 drivers, strength-aware
v0x7fffe30cf5e0_0 .net8 "nb", 0 0, RS_0x7f7170ce01c8;  2 drivers, strength-aware
v0x7fffe30cf6b0_0 .net8 "y", 0 0, RS_0x7f7170ce0258;  alias, 2 drivers, strength-aware
S_0x7fffe30ba510 .scope module, "g1" "not_gate" 3 3, 4 1 0, S_0x7fffe30b8900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x7fffe30cfab0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe30cfc90 .functor PMOS 1, L_0x7fffe30cfab0, v0x7fffe30cf7a0_0, C4<0>, C4<0>;
L_0x7fffe30cfa40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe30cfda0 .functor NMOS 1, L_0x7fffe30cfa40, v0x7fffe30cf7a0_0, C4<0>, C4<0>;
v0x7fffe30ba6f0_0 .net8 "a", 0 0, L_0x7fffe30cfa40;  1 drivers, strength-aware
v0x7fffe30ceb50_0 .net8 "b", 0 0, L_0x7fffe30cfab0;  1 drivers, strength-aware
v0x7fffe30cec10_0 .net "in", 0 0, v0x7fffe30cf7a0_0;  alias, 1 drivers
v0x7fffe30cecb0_0 .net8 "out", 0 0, RS_0x7f7170ce00a8;  alias, 2 drivers, strength-aware
S_0x7fffe30cedd0 .scope module, "g2" "not_gate" 3 4, 4 1 0, S_0x7fffe30b8900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x7fffe30cfbf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_0x7fffe30cfeb0 .functor PMOS 1, L_0x7fffe30cfbf0, v0x7fffe30cf890_0, C4<0>, C4<0>;
L_0x7fffe30cfb50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_0x7fffe30cff70 .functor NMOS 1, L_0x7fffe30cfb50, v0x7fffe30cf890_0, C4<0>, C4<0>;
v0x7fffe30cefb0_0 .net8 "a", 0 0, L_0x7fffe30cfb50;  1 drivers, strength-aware
v0x7fffe30cf090_0 .net8 "b", 0 0, L_0x7fffe30cfbf0;  1 drivers, strength-aware
v0x7fffe30cf150_0 .net "in", 0 0, v0x7fffe30cf890_0;  alias, 1 drivers
v0x7fffe30cf220_0 .net8 "out", 0 0, RS_0x7f7170ce01c8;  alias, 2 drivers, strength-aware
    .scope S_0x7fffe30b8770;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe30b8770 {0 0 0};
    %vpi_call 2 10 "$display", "Time | a b | y" {0 0 0};
    %vpi_call 2 11 "$monitor", "%4t | %b %b | %b", $time, v0x7fffe30cf7a0_0, v0x7fffe30cf890_0, v0x7fffe30cf9a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe30cf7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe30cf890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe30cf7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe30cf890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe30cf7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe30cf890_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe30cf7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe30cf890_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_xor_gate.v";
    "xor_gate.v";
    "/home/kanishka/Verilog/DAY1/logic_gates/not_mos/not_gate.v";
