--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock LOAD
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
RESET        |    8.685(R)|      SLOW  |   -1.108(R)|      FAST  |LOAD_BUFGP        |   0.000|
             |    6.657(F)|      SLOW  |   -2.159(F)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<0> |    5.403(R)|      SLOW  |   -1.161(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<1> |    4.450(R)|      SLOW  |   -0.627(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<2> |    4.019(R)|      SLOW  |   -0.573(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<3> |    3.973(R)|      SLOW  |   -0.387(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<4> |    3.811(R)|      SLOW  |   -0.659(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<5> |    3.933(R)|      SLOW  |   -0.956(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<6> |    4.070(R)|      SLOW  |   -0.577(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<7> |    5.257(R)|      SLOW  |   -1.424(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<8> |    4.429(R)|      SLOW  |   -0.794(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<9> |    4.409(R)|      SLOW  |   -0.656(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<10>|    4.147(R)|      SLOW  |   -0.789(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<11>|    3.877(R)|      SLOW  |   -0.724(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<12>|    4.556(R)|      SLOW  |   -0.738(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<13>|    4.614(R)|      SLOW  |   -1.124(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<14>|    4.247(R)|      SLOW  |   -0.796(R)|      FAST  |LOAD_BUFGP        |   0.000|
in_column<15>|    3.749(R)|      SLOW  |   -0.505(R)|      FAST  |LOAD_BUFGP        |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.326|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LOAD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LOAD           |    3.468|    3.014|         |    3.860|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
IN_CLR         |OUT_CLR        |   13.156|
RESET          |OUT_CLR        |   14.976|
---------------+---------------+---------+


Analysis completed FRI 9 JUL 9:30:7 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



