{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 21:48:40 2023 " "Info: Processing started: Mon Oct 09 21:48:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off btvn_slide6 -c btvn_slide6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off btvn_slide6 -c btvn_slide6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btvn_slide6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file btvn_slide6.v" { { "Info" "ISGN_ENTITY_NAME" "1 do_dolechpha " "Info: Found entity 1: do_dolechpha" {  } { { "btvn_slide6.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/btvn_slide6/btvn_slide6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "do_dolechpha " "Info: Elaborating entity \"do_dolechpha\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "btvn_slide6.v(7) " "Critical Warning (10237): Verilog HDL warning at btvn_slide6.v(7): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "btvn_slide6.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/btvn_slide6/btvn_slide6.v" 7 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "btvn_slide6.v(8) " "Error (10200): Verilog HDL Conditional Statement error at btvn_slide6.v(8): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "btvn_slide6.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/btvn_slide6/btvn_slide6.v" 8 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 btvn_slide6.v(9) " "Warning (10230): Verilog HDL assignment warning at btvn_slide6.v(9): truncated value with size 32 to match size of target (8)" {  } { { "btvn_slide6.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/btvn_slide6/btvn_slide6.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp btvn_slide6.v(6) " "Warning (10240): Verilog HDL Always Construct warning at btvn_slide6.v(6): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "btvn_slide6.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/btvn_slide6/btvn_slide6.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Error: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 09 21:48:41 2023 " "Error: Processing ended: Mon Oct 09 21:48:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
