
---------- Begin Simulation Statistics ----------
final_tick                                82677835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654384                       # Number of bytes of host memory used
host_op_rate                                   360247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.13                       # Real time elapsed on the host
host_tick_rate                              297260318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082678                       # Number of seconds simulated
sim_ticks                                 82677835000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.653557                       # CPI: cycles per instruction
system.cpu.discardedOps                        191297                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32819526                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604757                       # IPC: instructions per cycle
system.cpu.numCycles                        165355670                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132536144                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       735581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          226                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1471540                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            227                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486646                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735790                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80990                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104675                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102567                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899842                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              413                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51288778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51288778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51289458                       # number of overall hits
system.cpu.dcache.overall_hits::total        51289458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       752493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         752493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       760234                       # number of overall misses
system.cpu.dcache.overall_misses::total        760234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20183359500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20183359500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20183359500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20183359500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52041271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52041271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52049692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52049692                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014606                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014606                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26821.989706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26821.989706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26548.877714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26548.877714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       696051                       # number of writebacks
system.cpu.dcache.writebacks::total            696051                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18969                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18969                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18969                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18969                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       733524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       733524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       735506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       735506                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17878223500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17878223500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18063801000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18063801000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24373.058687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24373.058687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24559.692239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24559.692239                       # average overall mshr miss latency
system.cpu.dcache.replacements                 735250                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40683662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40683662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       408363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        408363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7695306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7695306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41092025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41092025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18844.278252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18844.278252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2324                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       406039                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       406039                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7130825500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7130825500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17561.922623                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17561.922623                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12488053500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12488053500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031430                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36288.767326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36288.767326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16645                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16645                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       327485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       327485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10747398000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10747398000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32817.985557                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32817.985557                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          680                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           680                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7741                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7741                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.919249                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.919249                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1982                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1982                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    185577500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    185577500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93631.432896                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93631.432896                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.921420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52025040                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            735506                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.733672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.921420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104835042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104835042                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689704                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479453                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026516                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055768                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055768                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055768                       # number of overall hits
system.cpu.icache.overall_hits::total         7055768                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          453                       # number of overall misses
system.cpu.icache.overall_misses::total           453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32916500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32916500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32916500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32916500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7056221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7056221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7056221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7056221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72663.355408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72663.355408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72663.355408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72663.355408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32463500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32463500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32463500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71663.355408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71663.355408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71663.355408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71663.355408                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055768                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055768                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7056221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7056221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72663.355408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72663.355408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32463500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32463500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71663.355408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71663.355408                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.596048                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7056221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               453                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15576.646799                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.596048                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879657                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14112895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14112895                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82677835000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               652008                       # number of demand (read+write) hits
system.l2.demand_hits::total                   652153                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 145                       # number of overall hits
system.l2.overall_hits::.cpu.data              652008                       # number of overall hits
system.l2.overall_hits::total                  652153                       # number of overall hits
system.l2.demand_misses::.cpu.inst                308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83498                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83806                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               308                       # number of overall misses
system.l2.overall_misses::.cpu.data             83498                       # number of overall misses
system.l2.overall_misses::total                 83806                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9895669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9925601000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29931500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9895669500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9925601000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           735506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               735959                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          735506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              735959                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.679912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.113525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.679912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.113525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97180.194805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118513.850631                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118435.446149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97180.194805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118513.850631                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118435.446149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53015                       # number of writebacks
system.l2.writebacks::total                     53015                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83800                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26851500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9060327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9087178500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26851500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9060327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9087178500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.679912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.113516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113865                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.679912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.113516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113865                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87180.194805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108517.307047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108438.884248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87180.194805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108517.307047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108438.884248                       # average overall mshr miss latency
system.l2.replacements                          75713                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       696051                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           696051                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       696051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       696051                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            268455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                268455                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           59030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7430418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7430418000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        327485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            327485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.180253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125875.283754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125875.283754                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        59030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6840118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6840118000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.180253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115875.283754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115875.283754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.679912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.679912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97180.194805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97180.194805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26851500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.679912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.679912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87180.194805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87180.194805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        383553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            383553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2465251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2465251500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       408021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        408021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.059968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100754.107406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100754.107406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2220209000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2220209000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.059953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90761.548524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90761.548524                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7969.725237                       # Cycle average of tags in use
system.l2.tags.total_refs                     1471266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83905                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.534903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.340656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.661509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7901.723071                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972867                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11854089                       # Number of tag accesses
system.l2.tags.data_accesses                 11854089                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    212060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    333902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039360501750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12662                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12662                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53015                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335200                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   212060                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     66                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                335200                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               212060                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.466435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.120580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.035584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12649     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12662                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.745301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.671308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10401     82.14%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.27%     82.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71      0.56%     82.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.45%     83.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1840     14.53%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      0.81%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.08%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.18%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              119      0.94%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12662                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21452800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13571840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    259.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82677670000                       # Total gap between requests
system.mem_ctrls.avgGap                     604302.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        78848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     21369728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     13569856                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 953677.608998832526                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 258469854.707733929157                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 164129309.868842095137                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1232                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       333968                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       212060                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47393000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  19352272000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1891067127000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38468.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     57946.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8917604.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        78848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     21373952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21452800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        78848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     13571840                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     13571840                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          308                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        83492                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          83800                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       953678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    258520945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        259474622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       953678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       953678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    164153307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       164153307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    164153307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       953678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    258520945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       423627929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               335134                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              212029                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        20968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        20948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        13340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        13388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        13176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        13184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        13232                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             13115902500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1675670000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        19399665000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                39136.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57886.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              298307                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             184573                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        64280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   544.767642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   433.115366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   346.057066                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1912      2.97%      2.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2259      3.51%      6.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        28080     43.68%     50.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1297      2.02%     52.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7011     10.91%     63.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1313      2.04%     65.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2911      4.53%     69.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          521      0.81%     70.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18976     29.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        64280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21448576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13569856                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              259.423532                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              164.129310                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       230414940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       122460855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1197649320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     555956100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6526247520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13520227860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20362833600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42515790195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.234440                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  52761360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2760680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27155795000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       228565680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       121481745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1195207440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     550835280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6526247520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13758059220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20162554560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42542951445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.562959                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  52238821750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2760680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27678333250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24770                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53015                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22472                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59030                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24770                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       243087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 243087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35024640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35024640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83800                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1030235500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1457990000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            408474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       749066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           61897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           453                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       408021                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2206262                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2207499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       200704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    366478592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              366679296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           75713                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13571840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           811672                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000610                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 811178     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    493      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             811672                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82677835000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3521298000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2038500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3309779994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
