
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//prlimit_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d0 <.init>:
  4015d0:	stp	x29, x30, [sp, #-16]!
  4015d4:	mov	x29, sp
  4015d8:	bl	4023d0 <ferror@plt+0x9f0>
  4015dc:	ldp	x29, x30, [sp], #16
  4015e0:	ret

Disassembly of section .plt:

00000000004015f0 <memcpy@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 415000 <ferror@plt+0x13620>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <memcpy@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14620>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <_exit@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14620>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <strtoul@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14620>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strlen@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14620>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <fputs@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14620>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <exit@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14620>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <dup@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14620>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <scols_line_refer_data@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14620>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <strtoimax@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14620>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <strtod@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <scols_table_enable_noheadings@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <scols_table_new_column@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <__cxa_atexit@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <fputc@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <scols_table_enable_raw@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <snprintf@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14620>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <localeconv@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14620>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <fileno@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14620>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <getpid@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14620>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14620>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14620>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14620>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14620>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <fgetc@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14620>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <scols_new_table@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14620>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <calloc@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <strdup@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <scols_table_new_line@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <scols_unref_table@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <close@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <__gmon_start__@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <strtoumax@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14620>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <abort@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14620>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <textdomain@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14620>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <getopt_long@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14620>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <execvp@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14620>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <strcmp@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14620>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <warn@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14620>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14620>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <strtol@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14620>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <free@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14620>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <strncasecmp@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <vasprintf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <strndup@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <strspn@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <strtoull@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <fflush@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14620>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <scols_print_table@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14620>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <warnx@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14620>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <dcgettext@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14620>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <errx@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14620>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <strcspn@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14620>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14620>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14620>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14620>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <prlimit@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14620>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <scols_init_debug@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <err@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <setlocale@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x14620>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <.text>:
  4019f0:	stp	x29, x30, [sp, #-160]!
  4019f4:	mov	x29, sp
  4019f8:	stp	x19, x20, [sp, #16]
  4019fc:	adrp	x19, 404000 <ferror@plt+0x2620>
  401a00:	add	x19, x19, #0x30b
  401a04:	stp	x21, x22, [sp, #32]
  401a08:	adrp	x20, 416000 <ferror@plt+0x14620>
  401a0c:	add	x20, x20, #0x434
  401a10:	stp	x23, x24, [sp, #48]
  401a14:	mov	w24, w0
  401a18:	mov	x23, x1
  401a1c:	mov	w0, #0x6                   	// #6
  401a20:	adrp	x1, 404000 <ferror@plt+0x2620>
  401a24:	add	x1, x1, #0x989
  401a28:	stp	x25, x26, [sp, #64]
  401a2c:	adrp	x25, 404000 <ferror@plt+0x2620>
  401a30:	stp	x27, x28, [sp, #80]
  401a34:	bl	4019d0 <setlocale@plt>
  401a38:	adrp	x1, 404000 <ferror@plt+0x2620>
  401a3c:	add	x1, x1, #0x2f9
  401a40:	mov	x0, x19
  401a44:	add	x25, x25, #0xe80
  401a48:	bl	401760 <bindtextdomain@plt>
  401a4c:	mov	x0, x19
  401a50:	add	x21, x25, #0xc8
  401a54:	bl	401820 <textdomain@plt>
  401a58:	add	x22, x20, #0x4
  401a5c:	add	x19, sp, #0x80
  401a60:	adrp	x0, 402000 <ferror@plt+0x620>
  401a64:	add	x0, x0, #0x518
  401a68:	bl	4041d0 <ferror@plt+0x27f0>
  401a6c:	stp	x19, x19, [sp, #128]
  401a70:	mov	x3, x21
  401a74:	mov	x1, x23
  401a78:	mov	w0, w24
  401a7c:	mov	x4, #0x0                   	// #0
  401a80:	adrp	x2, 404000 <ferror@plt+0x2620>
  401a84:	add	x2, x2, #0x98a
  401a88:	bl	401830 <getopt_long@plt>
  401a8c:	cmn	w0, #0x1
  401a90:	b.ne	401ac8 <ferror@plt+0xe8>  // b.any
  401a94:	adrp	x1, 416000 <ferror@plt+0x14620>
  401a98:	str	x1, [sp, #96]
  401a9c:	ldr	w0, [x1, #1048]
  401aa0:	cmp	w0, w24
  401aa4:	adrp	x0, 416000 <ferror@plt+0x14620>
  401aa8:	add	x21, x0, #0x434
  401aac:	b.ge	401e88 <ferror@plt+0x4a8>  // b.tcont
  401ab0:	ldr	w1, [x21, #44]
  401ab4:	cbz	w1, 401e88 <ferror@plt+0x4a8>
  401ab8:	adrp	x1, 404000 <ferror@plt+0x2620>
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	add	x1, x1, #0x9c3
  401ac4:	b	401b90 <ferror@plt+0x1b0>
  401ac8:	sub	w0, w0, #0x56
  401acc:	cmp	w0, #0x2c
  401ad0:	b.hi	401e50 <ferror@plt+0x470>  // b.pmore
  401ad4:	adrp	x1, 404000 <ferror@plt+0x2620>
  401ad8:	add	x1, x1, #0xe18
  401adc:	ldrh	w0, [x1, w0, uxtw #1]
  401ae0:	adr	x1, 401aec <ferror@plt+0x10c>
  401ae4:	add	x0, x1, w0, sxth #2
  401ae8:	br	x0
  401aec:	mov	x2, #0x1                   	// #1
  401af0:	adrp	x0, 416000 <ferror@plt+0x14620>
  401af4:	mov	x1, x19
  401af8:	ldr	x0, [x0, #1040]
  401afc:	bl	40279c <ferror@plt+0xdbc>
  401b00:	b	401a70 <ferror@plt+0x90>
  401b04:	mov	x2, #0x3                   	// #3
  401b08:	b	401af0 <ferror@plt+0x110>
  401b0c:	mov	x2, #0x8                   	// #8
  401b10:	b	401af0 <ferror@plt+0x110>
  401b14:	mov	x2, #0x4                   	// #4
  401b18:	b	401af0 <ferror@plt+0x110>
  401b1c:	mov	x2, #0xe                   	// #14
  401b20:	b	401af0 <ferror@plt+0x110>
  401b24:	mov	x2, #0x6                   	// #6
  401b28:	b	401af0 <ferror@plt+0x110>
  401b2c:	mov	x2, #0xb                   	// #11
  401b30:	b	401af0 <ferror@plt+0x110>
  401b34:	mov	x2, #0x9                   	// #9
  401b38:	b	401af0 <ferror@plt+0x110>
  401b3c:	mov	x2, #0x7                   	// #7
  401b40:	b	401af0 <ferror@plt+0x110>
  401b44:	mov	x2, #0xc                   	// #12
  401b48:	b	401af0 <ferror@plt+0x110>
  401b4c:	mov	x2, #0xf                   	// #15
  401b50:	b	401af0 <ferror@plt+0x110>
  401b54:	mov	x2, #0x2                   	// #2
  401b58:	b	401af0 <ferror@plt+0x110>
  401b5c:	mov	x2, #0xa                   	// #10
  401b60:	b	401af0 <ferror@plt+0x110>
  401b64:	mov	x2, #0x0                   	// #0
  401b68:	b	401af0 <ferror@plt+0x110>
  401b6c:	mov	x2, #0x5                   	// #5
  401b70:	b	401af0 <ferror@plt+0x110>
  401b74:	mov	x2, #0xd                   	// #13
  401b78:	b	401af0 <ferror@plt+0x110>
  401b7c:	ldr	w0, [x20, #44]
  401b80:	cbz	w0, 401ba4 <ferror@plt+0x1c4>
  401b84:	adrp	x1, 404000 <ferror@plt+0x2620>
  401b88:	add	x1, x1, #0x316
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	mov	x0, #0x0                   	// #0
  401b94:	bl	401930 <dcgettext@plt>
  401b98:	mov	x1, x0
  401b9c:	mov	w0, #0x1                   	// #1
  401ba0:	bl	401940 <errx@plt>
  401ba4:	adrp	x0, 416000 <ferror@plt+0x14620>
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	adrp	x1, 404000 <ferror@plt+0x2620>
  401bb0:	add	x1, x1, #0x33e
  401bb4:	ldr	x26, [x0, #1040]
  401bb8:	mov	x0, #0x0                   	// #0
  401bbc:	bl	401930 <dcgettext@plt>
  401bc0:	mov	x1, x0
  401bc4:	mov	x0, x26
  401bc8:	bl	403298 <ferror@plt+0x18b8>
  401bcc:	str	w0, [x20, #44]
  401bd0:	b	401a70 <ferror@plt+0x90>
  401bd4:	adrp	x0, 416000 <ferror@plt+0x14620>
  401bd8:	mov	x1, x22
  401bdc:	adrp	x3, 402000 <ferror@plt+0x620>
  401be0:	mov	x2, #0xa                   	// #10
  401be4:	ldr	x0, [x0, #1040]
  401be8:	add	x3, x3, #0x654
  401bec:	bl	403948 <ferror@plt+0x1f68>
  401bf0:	str	w0, [x20]
  401bf4:	tbz	w0, #31, 401a70 <ferror@plt+0x90>
  401bf8:	mov	w0, #0x1                   	// #1
  401bfc:	ldp	x19, x20, [sp, #16]
  401c00:	ldp	x21, x22, [sp, #32]
  401c04:	ldp	x23, x24, [sp, #48]
  401c08:	ldp	x25, x26, [sp, #64]
  401c0c:	ldp	x27, x28, [sp, #80]
  401c10:	ldp	x29, x30, [sp], #160
  401c14:	ret
  401c18:	mov	w0, #0x1                   	// #1
  401c1c:	str	w0, [x20, #48]
  401c20:	b	401a70 <ferror@plt+0x90>
  401c24:	ldr	w0, [x20, #52]
  401c28:	add	w0, w0, #0x1
  401c2c:	str	w0, [x20, #52]
  401c30:	b	401a70 <ferror@plt+0x90>
  401c34:	mov	w0, #0x1                   	// #1
  401c38:	str	w0, [x20, #56]
  401c3c:	b	401a70 <ferror@plt+0x90>
  401c40:	adrp	x0, 416000 <ferror@plt+0x14620>
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	adrp	x1, 404000 <ferror@plt+0x2620>
  401c4c:	add	x1, x1, #0x353
  401c50:	ldr	x19, [x0, #1056]
  401c54:	mov	x0, #0x0                   	// #0
  401c58:	bl	401930 <dcgettext@plt>
  401c5c:	adrp	x20, 416000 <ferror@plt+0x14620>
  401c60:	mov	x1, x19
  401c64:	bl	401650 <fputs@plt>
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	adrp	x1, 404000 <ferror@plt+0x2620>
  401c70:	mov	x0, #0x0                   	// #0
  401c74:	add	x1, x1, #0x35c
  401c78:	bl	401930 <dcgettext@plt>
  401c7c:	mov	x1, x0
  401c80:	ldr	x2, [x20, #1064]
  401c84:	mov	x0, x19
  401c88:	adrp	x21, 404000 <ferror@plt+0x2620>
  401c8c:	add	x25, x25, #0x28
  401c90:	add	x21, x21, #0x914
  401c94:	bl	4019a0 <fprintf@plt>
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	adrp	x1, 404000 <ferror@plt+0x2620>
  401ca0:	mov	x0, #0x0                   	// #0
  401ca4:	add	x1, x1, #0x374
  401ca8:	bl	401930 <dcgettext@plt>
  401cac:	mov	x1, x0
  401cb0:	ldr	x2, [x20, #1064]
  401cb4:	mov	x0, x19
  401cb8:	bl	4019a0 <fprintf@plt>
  401cbc:	mov	x1, x19
  401cc0:	mov	w0, #0xa                   	// #10
  401cc4:	bl	4016e0 <fputc@plt>
  401cc8:	mov	w2, #0x5                   	// #5
  401ccc:	adrp	x1, 404000 <ferror@plt+0x2620>
  401cd0:	mov	x0, #0x0                   	// #0
  401cd4:	add	x1, x1, #0x38b
  401cd8:	bl	401930 <dcgettext@plt>
  401cdc:	mov	x1, x19
  401ce0:	bl	401650 <fputs@plt>
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2620>
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	add	x1, x1, #0x3bd
  401cf4:	bl	401930 <dcgettext@plt>
  401cf8:	mov	x1, x19
  401cfc:	bl	401650 <fputs@plt>
  401d00:	mov	w2, #0x5                   	// #5
  401d04:	adrp	x1, 404000 <ferror@plt+0x2620>
  401d08:	mov	x0, #0x0                   	// #0
  401d0c:	add	x1, x1, #0x3d0
  401d10:	bl	401930 <dcgettext@plt>
  401d14:	mov	x1, x19
  401d18:	bl	401650 <fputs@plt>
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	adrp	x1, 404000 <ferror@plt+0x2620>
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	add	x1, x1, #0x4b5
  401d2c:	bl	401930 <dcgettext@plt>
  401d30:	mov	x20, x0
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 404000 <ferror@plt+0x2620>
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	add	x1, x1, #0x4c7
  401d44:	bl	401930 <dcgettext@plt>
  401d48:	mov	x4, x0
  401d4c:	adrp	x3, 404000 <ferror@plt+0x2620>
  401d50:	add	x3, x3, #0x4d7
  401d54:	mov	x2, x20
  401d58:	adrp	x1, 404000 <ferror@plt+0x2620>
  401d5c:	adrp	x0, 404000 <ferror@plt+0x2620>
  401d60:	add	x1, x1, #0x4e6
  401d64:	add	x0, x0, #0x4f2
  401d68:	bl	401960 <printf@plt>
  401d6c:	mov	w2, #0x5                   	// #5
  401d70:	adrp	x1, 404000 <ferror@plt+0x2620>
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	add	x1, x1, #0x503
  401d7c:	bl	401930 <dcgettext@plt>
  401d80:	mov	x20, #0x0                   	// #0
  401d84:	mov	x1, x19
  401d88:	bl	401650 <fputs@plt>
  401d8c:	mov	w2, #0x5                   	// #5
  401d90:	adrp	x1, 404000 <ferror@plt+0x2620>
  401d94:	mov	x0, #0x0                   	// #0
  401d98:	add	x1, x1, #0x518
  401d9c:	bl	401930 <dcgettext@plt>
  401da0:	mov	x1, x19
  401da4:	bl	401650 <fputs@plt>
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	adrp	x1, 404000 <ferror@plt+0x2620>
  401db0:	mov	x0, #0x0                   	// #0
  401db4:	add	x1, x1, #0x8f8
  401db8:	bl	401930 <dcgettext@plt>
  401dbc:	mov	x1, x19
  401dc0:	bl	401650 <fputs@plt>
  401dc4:	ldr	x1, [x25, #24]
  401dc8:	mov	w2, #0x5                   	// #5
  401dcc:	ldr	x22, [x25]
  401dd0:	mov	x0, #0x0                   	// #0
  401dd4:	bl	401930 <dcgettext@plt>
  401dd8:	add	x20, x20, #0x1
  401ddc:	mov	x3, x0
  401de0:	mov	x2, x22
  401de4:	mov	x1, x21
  401de8:	mov	x0, x19
  401dec:	bl	4019a0 <fprintf@plt>
  401df0:	add	x25, x25, #0x20
  401df4:	cmp	x20, #0x5
  401df8:	b.ne	401dc4 <ferror@plt+0x3e4>  // b.any
  401dfc:	mov	w2, w20
  401e00:	adrp	x1, 404000 <ferror@plt+0x2620>
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	add	x1, x1, #0x91f
  401e0c:	bl	401930 <dcgettext@plt>
  401e10:	adrp	x1, 404000 <ferror@plt+0x2620>
  401e14:	add	x1, x1, #0x93a
  401e18:	bl	401960 <printf@plt>
  401e1c:	mov	w0, #0x0                   	// #0
  401e20:	bl	401660 <exit@plt>
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	adrp	x1, 404000 <ferror@plt+0x2620>
  401e2c:	mov	x0, #0x0                   	// #0
  401e30:	add	x1, x1, #0x945
  401e34:	bl	401930 <dcgettext@plt>
  401e38:	adrp	x1, 416000 <ferror@plt+0x14620>
  401e3c:	adrp	x2, 404000 <ferror@plt+0x2620>
  401e40:	add	x2, x2, #0x951
  401e44:	ldr	x1, [x1, #1064]
  401e48:	bl	401960 <printf@plt>
  401e4c:	b	401e1c <ferror@plt+0x43c>
  401e50:	adrp	x0, 416000 <ferror@plt+0x14620>
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	adrp	x1, 404000 <ferror@plt+0x2620>
  401e5c:	add	x1, x1, #0x963
  401e60:	ldr	x19, [x0, #1032]
  401e64:	mov	x0, #0x0                   	// #0
  401e68:	bl	401930 <dcgettext@plt>
  401e6c:	adrp	x1, 416000 <ferror@plt+0x14620>
  401e70:	ldr	x2, [x1, #1064]
  401e74:	mov	x1, x0
  401e78:	mov	x0, x19
  401e7c:	bl	4019a0 <fprintf@plt>
  401e80:	mov	w0, #0x1                   	// #1
  401e84:	b	401e20 <ferror@plt+0x440>
  401e88:	ldr	w1, [x0, #1076]
  401e8c:	cbnz	w1, 401eb4 <ferror@plt+0x4d4>
  401e90:	mov	w1, #0x5                   	// #5
  401e94:	str	w1, [x0, #1076]
  401e98:	mov	x1, #0x1                   	// #1
  401e9c:	stur	x1, [x21, #4]
  401ea0:	mov	x1, #0x2                   	// #2
  401ea4:	movk	x1, #0x3, lsl #32
  401ea8:	stur	x1, [x21, #12]
  401eac:	mov	w1, #0x4                   	// #4
  401eb0:	str	w1, [x21, #20]
  401eb4:	mov	w0, #0x0                   	// #0
  401eb8:	bl	4019b0 <scols_init_debug@plt>
  401ebc:	ldr	x0, [sp, #128]
  401ec0:	cmp	x0, x19
  401ec4:	b.eq	401f20 <ferror@plt+0x540>  // b.none
  401ec8:	ldr	x20, [sp, #128]
  401ecc:	adrp	x28, 404000 <ferror@plt+0x2620>
  401ed0:	add	x28, x28, #0xa67
  401ed4:	adrp	x0, 404000 <ferror@plt+0x2620>
  401ed8:	add	x0, x0, #0xa3e
  401edc:	str	x0, [sp, #104]
  401ee0:	ldr	x26, [x20]
  401ee4:	cmp	x20, x19
  401ee8:	b.ne	401f44 <ferror@plt+0x564>  // b.any
  401eec:	ldr	x0, [sp, #128]
  401ef0:	cmp	x0, x20
  401ef4:	b.eq	4021a8 <ferror@plt+0x7c8>  // b.none
  401ef8:	bl	401790 <scols_new_table@plt>
  401efc:	mov	x22, x0
  401f00:	cbnz	x0, 402154 <ferror@plt+0x774>
  401f04:	adrp	x1, 404000 <ferror@plt+0x2620>
  401f08:	add	x1, x1, #0xab6
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	bl	401930 <dcgettext@plt>
  401f14:	mov	x1, x0
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	bl	4019c0 <err@plt>
  401f20:	mov	x20, #0x0                   	// #0
  401f24:	mov	x2, x20
  401f28:	mov	x1, x19
  401f2c:	add	x20, x20, #0x1
  401f30:	mov	x0, #0x0                   	// #0
  401f34:	bl	40279c <ferror@plt+0xdbc>
  401f38:	cmp	x20, #0x10
  401f3c:	b.ne	401f24 <ferror@plt+0x544>  // b.any
  401f40:	b	401ec8 <ferror@plt+0x4e8>
  401f44:	ldr	w0, [x20, #40]
  401f48:	add	x22, x20, #0x10
  401f4c:	cbz	w0, 402104 <ferror@plt+0x724>
  401f50:	cmp	w0, #0x6
  401f54:	b.eq	401fb0 <ferror@plt+0x5d0>  // b.none
  401f58:	ldr	x0, [x20, #32]
  401f5c:	add	x3, sp, #0x90
  401f60:	mov	x2, #0x0                   	// #0
  401f64:	ldr	w1, [x0, #24]
  401f68:	ldr	w0, [x21, #44]
  401f6c:	bl	401990 <prlimit@plt>
  401f70:	cmn	w0, #0x1
  401f74:	b.ne	401fa0 <ferror@plt+0x5c0>  // b.any
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	adrp	x1, 404000 <ferror@plt+0x2620>
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	add	x1, x1, #0x9f4
  401f88:	bl	401930 <dcgettext@plt>
  401f8c:	ldr	x1, [x20, #32]
  401f90:	ldr	x2, [x1]
  401f94:	mov	x1, x0
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	bl	4019c0 <err@plt>
  401fa0:	ldr	w0, [x20, #40]
  401fa4:	tbnz	w0, #1, 401ff0 <ferror@plt+0x610>
  401fa8:	ldr	x0, [sp, #144]
  401fac:	str	x0, [x20, #16]
  401fb0:	ldp	x0, x1, [x20, #16]
  401fb4:	cmp	x0, x1
  401fb8:	b.ls	402000 <ferror@plt+0x620>  // b.plast
  401fbc:	and	x0, x0, x1
  401fc0:	cmn	x0, #0x1
  401fc4:	b.eq	402000 <ferror@plt+0x620>  // b.none
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	adrp	x1, 404000 <ferror@plt+0x2620>
  401fd0:	mov	x0, #0x0                   	// #0
  401fd4:	add	x1, x1, #0xa0f
  401fd8:	bl	401930 <dcgettext@plt>
  401fdc:	ldr	x1, [x20, #32]
  401fe0:	ldr	x2, [x1]
  401fe4:	mov	x1, x0
  401fe8:	mov	w0, #0x1                   	// #1
  401fec:	bl	401940 <errx@plt>
  401ff0:	tbnz	w0, #2, 401fb0 <ferror@plt+0x5d0>
  401ff4:	ldr	x0, [sp, #152]
  401ff8:	str	x0, [x20, #24]
  401ffc:	b	401fb0 <ferror@plt+0x5d0>
  402000:	mov	x27, #0x0                   	// #0
  402004:	ldr	w0, [x21, #52]
  402008:	cbz	w0, 4020b8 <ferror@plt+0x6d8>
  40200c:	cbz	x22, 4020b8 <ferror@plt+0x6d8>
  402010:	ldr	w3, [x21, #44]
  402014:	mov	w2, #0x5                   	// #5
  402018:	ldr	x1, [sp, #104]
  40201c:	mov	x0, #0x0                   	// #0
  402020:	str	w3, [sp, #112]
  402024:	bl	401930 <dcgettext@plt>
  402028:	mov	x4, x0
  40202c:	ldr	w3, [sp, #112]
  402030:	ldr	x0, [x20, #32]
  402034:	ldr	x1, [x0]
  402038:	cbnz	w3, 40204c <ferror@plt+0x66c>
  40203c:	stp	x4, x1, [sp, #112]
  402040:	bl	401730 <getpid@plt>
  402044:	mov	w3, w0
  402048:	ldp	x4, x1, [sp, #112]
  40204c:	mov	w2, w3
  402050:	mov	x0, x4
  402054:	bl	401960 <printf@plt>
  402058:	ldr	x1, [x22]
  40205c:	cmn	x1, #0x1
  402060:	b.ne	402110 <ferror@plt+0x730>  // b.any
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 404000 <ferror@plt+0x2620>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0x2d6
  402074:	bl	401930 <dcgettext@plt>
  402078:	mov	x1, x0
  40207c:	adrp	x0, 404000 <ferror@plt+0x2620>
  402080:	add	x0, x0, #0xa58
  402084:	bl	401960 <printf@plt>
  402088:	ldr	x1, [x22, #8]
  40208c:	cmn	x1, #0x1
  402090:	b.ne	40211c <ferror@plt+0x73c>  // b.any
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 404000 <ferror@plt+0x2620>
  40209c:	mov	x0, #0x0                   	// #0
  4020a0:	add	x1, x1, #0x2d6
  4020a4:	bl	401930 <dcgettext@plt>
  4020a8:	mov	x1, x0
  4020ac:	adrp	x0, 404000 <ferror@plt+0x2620>
  4020b0:	add	x0, x0, #0xa61
  4020b4:	bl	401960 <printf@plt>
  4020b8:	ldr	x0, [x20, #32]
  4020bc:	mov	x3, x27
  4020c0:	mov	x2, x22
  4020c4:	ldr	w1, [x0, #24]
  4020c8:	ldr	w0, [x21, #44]
  4020cc:	bl	401990 <prlimit@plt>
  4020d0:	cmn	w0, #0x1
  4020d4:	ldr	w0, [x20, #40]
  4020d8:	b.ne	402130 <ferror@plt+0x750>  // b.any
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	cbz	w0, 402124 <ferror@plt+0x744>
  4020e4:	adrp	x1, 404000 <ferror@plt+0x2620>
  4020e8:	add	x1, x1, #0xa6e
  4020ec:	mov	x0, #0x0                   	// #0
  4020f0:	bl	401930 <dcgettext@plt>
  4020f4:	mov	x1, x0
  4020f8:	ldr	x0, [x20, #32]
  4020fc:	ldr	x2, [x0]
  402100:	b	401f98 <ferror@plt+0x5b8>
  402104:	mov	x27, x22
  402108:	mov	x22, #0x0                   	// #0
  40210c:	b	402004 <ferror@plt+0x624>
  402110:	adrp	x0, 404000 <ferror@plt+0x2620>
  402114:	add	x0, x0, #0xa5c
  402118:	b	402084 <ferror@plt+0x6a4>
  40211c:	mov	x0, x28
  402120:	b	4020b4 <ferror@plt+0x6d4>
  402124:	adrp	x1, 404000 <ferror@plt+0x2620>
  402128:	add	x1, x1, #0xa92
  40212c:	b	4020ec <ferror@plt+0x70c>
  402130:	cbz	w0, 402148 <ferror@plt+0x768>
  402134:	ldp	x1, x0, [x20]
  402138:	str	x0, [x1, #8]
  40213c:	str	x1, [x0]
  402140:	mov	x0, x20
  402144:	bl	401890 <free@plt>
  402148:	mov	x20, x26
  40214c:	ldr	x26, [x26]
  402150:	b	401ee4 <ferror@plt+0x504>
  402154:	ldr	w1, [x21, #56]
  402158:	add	x25, x25, #0x28
  40215c:	mov	w20, #0x0                   	// #0
  402160:	bl	4016f0 <scols_table_enable_raw@plt>
  402164:	ldr	w1, [x21, #48]
  402168:	mov	x0, x22
  40216c:	bl	4016b0 <scols_table_enable_noheadings@plt>
  402170:	ldr	w0, [x21]
  402174:	cmp	w20, w0
  402178:	b.lt	402208 <ferror@plt+0x828>  // b.tstop
  40217c:	ldr	x20, [sp, #128]
  402180:	adrp	x0, 404000 <ferror@plt+0x2620>
  402184:	add	x0, x0, #0xe74
  402188:	str	x0, [sp, #104]
  40218c:	ldr	x28, [x20]
  402190:	cmp	x20, x19
  402194:	b.ne	402248 <ferror@plt+0x868>  // b.any
  402198:	mov	x0, x22
  40219c:	bl	401910 <scols_print_table@plt>
  4021a0:	mov	x0, x22
  4021a4:	bl	4017d0 <scols_unref_table@plt>
  4021a8:	ldr	x0, [sp, #96]
  4021ac:	ldr	w2, [x0, #1048]
  4021b0:	mov	w0, #0x0                   	// #0
  4021b4:	cmp	w2, w24
  4021b8:	b.ge	401bfc <ferror@plt+0x21c>  // b.tcont
  4021bc:	ldr	x0, [x23, w2, sxtw #3]
  4021c0:	add	x1, x23, w2, sxtw #3
  4021c4:	bl	401840 <execvp@plt>
  4021c8:	bl	401980 <__errno_location@plt>
  4021cc:	ldr	w0, [x0]
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	adrp	x1, 404000 <ferror@plt+0x2620>
  4021d8:	cmp	w0, #0x2
  4021dc:	add	x1, x1, #0xb30
  4021e0:	cset	w19, eq  // eq = none
  4021e4:	mov	x0, #0x0                   	// #0
  4021e8:	add	w19, w19, #0x7e
  4021ec:	bl	401930 <dcgettext@plt>
  4021f0:	ldr	x1, [sp, #96]
  4021f4:	ldrsw	x1, [x1, #1048]
  4021f8:	ldr	x2, [x23, x1, lsl #3]
  4021fc:	mov	x1, x0
  402200:	mov	w0, w19
  402204:	b	401f9c <ferror@plt+0x5bc>
  402208:	mov	w0, w20
  40220c:	bl	4025d8 <ferror@plt+0xbf8>
  402210:	sbfiz	x0, x0, #5, #32
  402214:	add	x1, x25, x0
  402218:	ldr	w2, [x1, #16]
  40221c:	ldr	d0, [x1, #8]
  402220:	ldr	x1, [x25, x0]
  402224:	mov	x0, x22
  402228:	bl	4016c0 <scols_table_new_column@plt>
  40222c:	cbnz	x0, 402240 <ferror@plt+0x860>
  402230:	adrp	x1, 404000 <ferror@plt+0x2620>
  402234:	mov	w2, #0x5                   	// #5
  402238:	add	x1, x1, #0xad6
  40223c:	b	401f10 <ferror@plt+0x530>
  402240:	add	w20, w20, #0x1
  402244:	b	402170 <ferror@plt+0x790>
  402248:	mov	x0, x22
  40224c:	mov	x1, #0x0                   	// #0
  402250:	bl	4017c0 <scols_table_new_line@plt>
  402254:	mov	x26, x0
  402258:	cbnz	x0, 402370 <ferror@plt+0x990>
  40225c:	adrp	x1, 404000 <ferror@plt+0x2620>
  402260:	mov	w2, #0x5                   	// #5
  402264:	add	x1, x1, #0xaf7
  402268:	b	401f10 <ferror@plt+0x530>
  40226c:	mov	w0, w25
  402270:	str	xzr, [sp, #144]
  402274:	bl	4025d8 <ferror@plt+0xbf8>
  402278:	cmp	w0, #0x4
  40227c:	b.hi	4022a4 <ferror@plt+0x8c4>  // b.pmore
  402280:	ldr	x1, [sp, #104]
  402284:	ldrb	w0, [x1, w0, uxtw]
  402288:	adr	x1, 402294 <ferror@plt+0x8b4>
  40228c:	add	x0, x1, w0, sxtb #2
  402290:	br	x0
  402294:	ldr	x0, [x20, #32]
  402298:	ldr	x0, [x0]
  40229c:	bl	40258c <ferror@plt+0xbac>
  4022a0:	str	x0, [sp, #144]
  4022a4:	ldr	x2, [sp, #144]
  4022a8:	cbz	x2, 402340 <ferror@plt+0x960>
  4022ac:	mov	x1, x25
  4022b0:	mov	x0, x26
  4022b4:	bl	401680 <scols_line_refer_data@plt>
  4022b8:	cbz	w0, 402340 <ferror@plt+0x960>
  4022bc:	adrp	x1, 404000 <ferror@plt+0x2620>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	add	x1, x1, #0xb16
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	b	401f10 <ferror@plt+0x530>
  4022d0:	ldr	x0, [x20, #32]
  4022d4:	ldr	x0, [x0, #8]
  4022d8:	b	40229c <ferror@plt+0x8bc>
  4022dc:	ldr	x2, [x20, #16]
  4022e0:	cmn	x2, #0x1
  4022e4:	b.ne	402308 <ferror@plt+0x928>  // b.any
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	adrp	x1, 404000 <ferror@plt+0x2620>
  4022f0:	mov	x0, #0x0                   	// #0
  4022f4:	add	x1, x1, #0x2d6
  4022f8:	bl	401930 <dcgettext@plt>
  4022fc:	b	40229c <ferror@plt+0x8bc>
  402300:	ldr	x2, [x20, #24]
  402304:	b	4022e0 <ferror@plt+0x900>
  402308:	mov	x1, x27
  40230c:	add	x0, sp, #0x90
  402310:	bl	40270c <ferror@plt+0xd2c>
  402314:	b	4022a4 <ferror@plt+0x8c4>
  402318:	ldr	x0, [x20, #32]
  40231c:	ldr	x1, [x0, #16]
  402320:	cbz	x1, 402338 <ferror@plt+0x958>
  402324:	mov	w2, #0x5                   	// #5
  402328:	mov	x0, #0x0                   	// #0
  40232c:	bl	401930 <dcgettext@plt>
  402330:	bl	40258c <ferror@plt+0xbac>
  402334:	mov	x1, x0
  402338:	str	x1, [sp, #144]
  40233c:	b	4022a4 <ferror@plt+0x8c4>
  402340:	add	x25, x25, #0x1
  402344:	ldr	w0, [x21]
  402348:	cmp	w0, w25
  40234c:	b.gt	40226c <ferror@plt+0x88c>
  402350:	ldp	x1, x0, [x20]
  402354:	str	x0, [x1, #8]
  402358:	str	x1, [x0]
  40235c:	mov	x0, x20
  402360:	mov	x20, x28
  402364:	bl	401890 <free@plt>
  402368:	ldr	x28, [x28]
  40236c:	b	402190 <ferror@plt+0x7b0>
  402370:	adrp	x27, 404000 <ferror@plt+0x2620>
  402374:	mov	x25, #0x0                   	// #0
  402378:	add	x27, x27, #0x2a0
  40237c:	b	402344 <ferror@plt+0x964>
  402380:	mov	x29, #0x0                   	// #0
  402384:	mov	x30, #0x0                   	// #0
  402388:	mov	x5, x0
  40238c:	ldr	x1, [sp]
  402390:	add	x2, sp, #0x8
  402394:	mov	x6, sp
  402398:	movz	x0, #0x0, lsl #48
  40239c:	movk	x0, #0x0, lsl #32
  4023a0:	movk	x0, #0x40, lsl #16
  4023a4:	movk	x0, #0x19f0
  4023a8:	movz	x3, #0x0, lsl #48
  4023ac:	movk	x3, #0x0, lsl #32
  4023b0:	movk	x3, #0x40, lsl #16
  4023b4:	movk	x3, #0x4148
  4023b8:	movz	x4, #0x0, lsl #48
  4023bc:	movk	x4, #0x0, lsl #32
  4023c0:	movk	x4, #0x40, lsl #16
  4023c4:	movk	x4, #0x41c8
  4023c8:	bl	401770 <__libc_start_main@plt>
  4023cc:	bl	401810 <abort@plt>
  4023d0:	adrp	x0, 415000 <ferror@plt+0x13620>
  4023d4:	ldr	x0, [x0, #4064]
  4023d8:	cbz	x0, 4023e0 <ferror@plt+0xa00>
  4023dc:	b	4017f0 <__gmon_start__@plt>
  4023e0:	ret
  4023e4:	adrp	x0, 416000 <ferror@plt+0x14620>
  4023e8:	add	x1, x0, #0x408
  4023ec:	adrp	x0, 416000 <ferror@plt+0x14620>
  4023f0:	add	x0, x0, #0x408
  4023f4:	cmp	x1, x0
  4023f8:	b.eq	402424 <ferror@plt+0xa44>  // b.none
  4023fc:	sub	sp, sp, #0x10
  402400:	adrp	x1, 404000 <ferror@plt+0x2620>
  402404:	ldr	x1, [x1, #504]
  402408:	str	x1, [sp, #8]
  40240c:	cbz	x1, 40241c <ferror@plt+0xa3c>
  402410:	mov	x16, x1
  402414:	add	sp, sp, #0x10
  402418:	br	x16
  40241c:	add	sp, sp, #0x10
  402420:	ret
  402424:	ret
  402428:	adrp	x0, 416000 <ferror@plt+0x14620>
  40242c:	add	x1, x0, #0x408
  402430:	adrp	x0, 416000 <ferror@plt+0x14620>
  402434:	add	x0, x0, #0x408
  402438:	sub	x1, x1, x0
  40243c:	mov	x2, #0x2                   	// #2
  402440:	asr	x1, x1, #3
  402444:	sdiv	x1, x1, x2
  402448:	cbz	x1, 402474 <ferror@plt+0xa94>
  40244c:	sub	sp, sp, #0x10
  402450:	adrp	x2, 404000 <ferror@plt+0x2620>
  402454:	ldr	x2, [x2, #512]
  402458:	str	x2, [sp, #8]
  40245c:	cbz	x2, 40246c <ferror@plt+0xa8c>
  402460:	mov	x16, x2
  402464:	add	sp, sp, #0x10
  402468:	br	x16
  40246c:	add	sp, sp, #0x10
  402470:	ret
  402474:	ret
  402478:	stp	x29, x30, [sp, #-32]!
  40247c:	mov	x29, sp
  402480:	str	x19, [sp, #16]
  402484:	adrp	x19, 416000 <ferror@plt+0x14620>
  402488:	ldrb	w0, [x19, #1072]
  40248c:	cbnz	w0, 40249c <ferror@plt+0xabc>
  402490:	bl	4023e4 <ferror@plt+0xa04>
  402494:	mov	w0, #0x1                   	// #1
  402498:	strb	w0, [x19, #1072]
  40249c:	ldr	x19, [sp, #16]
  4024a0:	ldp	x29, x30, [sp], #32
  4024a4:	ret
  4024a8:	b	402428 <ferror@plt+0xa48>
  4024ac:	stp	x29, x30, [sp, #-32]!
  4024b0:	mov	x29, sp
  4024b4:	stp	x19, x20, [sp, #16]
  4024b8:	mov	x19, x0
  4024bc:	bl	401980 <__errno_location@plt>
  4024c0:	str	wzr, [x0]
  4024c4:	mov	x20, x0
  4024c8:	mov	x0, x19
  4024cc:	bl	4019e0 <ferror@plt>
  4024d0:	cbz	w0, 4024ec <ferror@plt+0xb0c>
  4024d4:	ldr	w0, [x20]
  4024d8:	cmp	w0, #0x9
  4024dc:	csetm	w0, ne  // ne = any
  4024e0:	ldp	x19, x20, [sp, #16]
  4024e4:	ldp	x29, x30, [sp], #32
  4024e8:	ret
  4024ec:	mov	x0, x19
  4024f0:	bl	401900 <fflush@plt>
  4024f4:	cbnz	w0, 4024d4 <ferror@plt+0xaf4>
  4024f8:	mov	x0, x19
  4024fc:	bl	401720 <fileno@plt>
  402500:	tbnz	w0, #31, 4024d4 <ferror@plt+0xaf4>
  402504:	bl	401670 <dup@plt>
  402508:	tbnz	w0, #31, 4024d4 <ferror@plt+0xaf4>
  40250c:	bl	4017e0 <close@plt>
  402510:	cbz	w0, 4024e0 <ferror@plt+0xb00>
  402514:	b	4024d4 <ferror@plt+0xaf4>
  402518:	stp	x29, x30, [sp, #-16]!
  40251c:	adrp	x0, 416000 <ferror@plt+0x14620>
  402520:	mov	x29, sp
  402524:	ldr	x0, [x0, #1056]
  402528:	bl	4024ac <ferror@plt+0xacc>
  40252c:	cbz	w0, 402574 <ferror@plt+0xb94>
  402530:	bl	401980 <__errno_location@plt>
  402534:	ldr	w0, [x0]
  402538:	cmp	w0, #0x20
  40253c:	b.eq	402574 <ferror@plt+0xb94>  // b.none
  402540:	adrp	x1, 404000 <ferror@plt+0x2620>
  402544:	mov	w2, #0x5                   	// #5
  402548:	add	x1, x1, #0x208
  40254c:	cbz	w0, 402564 <ferror@plt+0xb84>
  402550:	mov	x0, #0x0                   	// #0
  402554:	bl	401930 <dcgettext@plt>
  402558:	bl	401860 <warn@plt>
  40255c:	mov	w0, #0x1                   	// #1
  402560:	bl	401620 <_exit@plt>
  402564:	mov	x0, #0x0                   	// #0
  402568:	bl	401930 <dcgettext@plt>
  40256c:	bl	401920 <warnx@plt>
  402570:	b	40255c <ferror@plt+0xb7c>
  402574:	adrp	x0, 416000 <ferror@plt+0x14620>
  402578:	ldr	x0, [x0, #1032]
  40257c:	bl	4024ac <ferror@plt+0xacc>
  402580:	cbnz	w0, 40255c <ferror@plt+0xb7c>
  402584:	ldp	x29, x30, [sp], #16
  402588:	ret
  40258c:	stp	x29, x30, [sp, #-16]!
  402590:	mov	x29, sp
  402594:	cbnz	x0, 4025b8 <ferror@plt+0xbd8>
  402598:	adrp	x3, 404000 <ferror@plt+0x2620>
  40259c:	adrp	x1, 404000 <ferror@plt+0x2620>
  4025a0:	adrp	x0, 404000 <ferror@plt+0x2620>
  4025a4:	add	x3, x3, #0xe80
  4025a8:	add	x1, x1, #0x214
  4025ac:	add	x0, x0, #0x227
  4025b0:	mov	w2, #0x4a                  	// #74
  4025b4:	bl	401970 <__assert_fail@plt>
  4025b8:	bl	4017b0 <strdup@plt>
  4025bc:	cbnz	x0, 4025d0 <ferror@plt+0xbf0>
  4025c0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	add	x1, x1, #0x22b
  4025cc:	bl	4019c0 <err@plt>
  4025d0:	ldp	x29, x30, [sp], #16
  4025d4:	ret
  4025d8:	stp	x29, x30, [sp, #-16]!
  4025dc:	adrp	x2, 416000 <ferror@plt+0x14620>
  4025e0:	add	x1, x2, #0x434
  4025e4:	mov	x29, sp
  4025e8:	ldr	w2, [x2, #1076]
  4025ec:	cmp	w2, w0
  4025f0:	b.gt	402618 <ferror@plt+0xc38>
  4025f4:	adrp	x3, 404000 <ferror@plt+0x2620>
  4025f8:	add	x3, x3, #0xe80
  4025fc:	adrp	x1, 404000 <ferror@plt+0x2620>
  402600:	adrp	x0, 404000 <ferror@plt+0x2620>
  402604:	add	x3, x3, #0x8
  402608:	add	x1, x1, #0x243
  40260c:	add	x0, x0, #0x257
  402610:	mov	w2, #0xd0                  	// #208
  402614:	bl	401970 <__assert_fail@plt>
  402618:	add	x1, x1, #0x4
  40261c:	ldr	w0, [x1, w0, sxtw #2]
  402620:	cmp	w0, #0x4
  402624:	b.le	40264c <ferror@plt+0xc6c>
  402628:	adrp	x3, 404000 <ferror@plt+0x2620>
  40262c:	add	x3, x3, #0xe80
  402630:	adrp	x1, 404000 <ferror@plt+0x2620>
  402634:	adrp	x0, 404000 <ferror@plt+0x2620>
  402638:	add	x3, x3, #0x8
  40263c:	add	x1, x1, #0x243
  402640:	add	x0, x0, #0x266
  402644:	mov	w2, #0xd1                  	// #209
  402648:	b	402614 <ferror@plt+0xc34>
  40264c:	ldp	x29, x30, [sp], #16
  402650:	ret
  402654:	stp	x29, x30, [sp, #-64]!
  402658:	adrp	x3, 404000 <ferror@plt+0x2620>
  40265c:	add	x3, x3, #0xe80
  402660:	mov	x29, sp
  402664:	stp	x19, x20, [sp, #16]
  402668:	stp	x21, x22, [sp, #32]
  40266c:	str	x23, [sp, #48]
  402670:	cbz	x0, 4026c0 <ferror@plt+0xce0>
  402674:	mov	x21, x0
  402678:	mov	x22, x1
  40267c:	add	x20, x3, #0x28
  402680:	mov	x19, #0x0                   	// #0
  402684:	lsl	x0, x19, #5
  402688:	mov	x2, x22
  40268c:	ldr	x23, [x0, x20]
  402690:	mov	x0, x21
  402694:	mov	x1, x23
  402698:	bl	4018a0 <strncasecmp@plt>
  40269c:	cbnz	w0, 4026dc <ferror@plt+0xcfc>
  4026a0:	ldrsb	w0, [x23, x22]
  4026a4:	cbnz	w0, 4026dc <ferror@plt+0xcfc>
  4026a8:	mov	w0, w19
  4026ac:	ldp	x19, x20, [sp, #16]
  4026b0:	ldp	x21, x22, [sp, #32]
  4026b4:	ldr	x23, [sp, #48]
  4026b8:	ldp	x29, x30, [sp], #64
  4026bc:	ret
  4026c0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4026c4:	adrp	x0, 404000 <ferror@plt+0x2620>
  4026c8:	add	x3, x3, #0x16
  4026cc:	add	x1, x1, #0x243
  4026d0:	add	x0, x0, #0xbf8
  4026d4:	mov	w2, #0x10d                 	// #269
  4026d8:	bl	401970 <__assert_fail@plt>
  4026dc:	add	x19, x19, #0x1
  4026e0:	cmp	x19, #0x5
  4026e4:	b.ne	402684 <ferror@plt+0xca4>  // b.any
  4026e8:	mov	w2, w19
  4026ec:	adrp	x1, 404000 <ferror@plt+0x2620>
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	add	x1, x1, #0x28d
  4026f8:	bl	401930 <dcgettext@plt>
  4026fc:	mov	x1, x21
  402700:	bl	401920 <warnx@plt>
  402704:	mov	w0, #0xffffffff            	// #-1
  402708:	b	4026ac <ferror@plt+0xccc>
  40270c:	stp	x29, x30, [sp, #-256]!
  402710:	add	x1, sp, #0x100
  402714:	mov	x29, sp
  402718:	stp	x1, x1, [sp, #48]
  40271c:	add	x1, sp, #0xd0
  402720:	str	x1, [sp, #64]
  402724:	mov	w1, #0xffffffd0            	// #-48
  402728:	str	w1, [sp, #72]
  40272c:	mov	w1, #0xffffff80            	// #-128
  402730:	str	w1, [sp, #76]
  402734:	adrp	x1, 404000 <ferror@plt+0x2620>
  402738:	stp	x2, x3, [sp, #208]
  40273c:	add	x1, x1, #0x2a0
  402740:	ldp	x2, x3, [sp, #48]
  402744:	stp	x2, x3, [sp, #16]
  402748:	ldp	x2, x3, [sp, #64]
  40274c:	stp	x2, x3, [sp, #32]
  402750:	add	x2, sp, #0x10
  402754:	str	q0, [sp, #80]
  402758:	str	q1, [sp, #96]
  40275c:	str	q2, [sp, #112]
  402760:	str	q3, [sp, #128]
  402764:	str	q4, [sp, #144]
  402768:	str	q5, [sp, #160]
  40276c:	str	q6, [sp, #176]
  402770:	str	q7, [sp, #192]
  402774:	stp	x4, x5, [sp, #224]
  402778:	stp	x6, x7, [sp, #240]
  40277c:	bl	4018b0 <vasprintf@plt>
  402780:	tbz	w0, #31, 402794 <ferror@plt+0xdb4>
  402784:	adrp	x1, 404000 <ferror@plt+0x2620>
  402788:	mov	w0, #0x1                   	// #1
  40278c:	add	x1, x1, #0x2a5
  402790:	bl	4019c0 <err@plt>
  402794:	ldp	x29, x30, [sp], #256
  402798:	ret
  40279c:	stp	x29, x30, [sp, #-96]!
  4027a0:	mov	x29, sp
  4027a4:	stp	x19, x20, [sp, #16]
  4027a8:	mov	x19, x0
  4027ac:	mov	x0, #0x1                   	// #1
  4027b0:	stp	x21, x22, [sp, #32]
  4027b4:	mov	x22, x1
  4027b8:	mov	x21, x2
  4027bc:	mov	x1, #0x30                  	// #48
  4027c0:	stp	x23, x24, [sp, #48]
  4027c4:	stp	x25, x26, [sp, #64]
  4027c8:	bl	4017a0 <calloc@plt>
  4027cc:	cbnz	x0, 4027e4 <ferror@plt+0xe04>
  4027d0:	adrp	x1, 404000 <ferror@plt+0x2620>
  4027d4:	mov	x2, #0x30                  	// #48
  4027d8:	add	x1, x1, #0x2bc
  4027dc:	mov	w0, #0x1                   	// #1
  4027e0:	bl	4019c0 <err@plt>
  4027e4:	adrp	x23, 416000 <ferror@plt+0x14620>
  4027e8:	add	x23, x23, #0x200
  4027ec:	lsl	x24, x21, #5
  4027f0:	add	x21, x23, x21, lsl #5
  4027f4:	stp	x0, x0, [x0]
  4027f8:	mov	x20, x0
  4027fc:	str	x21, [x0, #32]
  402800:	cbz	x19, 40288c <ferror@plt+0xeac>
  402804:	str	xzr, [sp, #88]
  402808:	bl	401980 <__errno_location@plt>
  40280c:	mov	x21, x0
  402810:	adrp	x26, 404000 <ferror@plt+0x2620>
  402814:	add	x26, x26, #0x2d6
  402818:	mov	x0, x19
  40281c:	mov	x1, x26
  402820:	str	wzr, [x21]
  402824:	bl	401850 <strcmp@plt>
  402828:	cbz	w0, 402994 <ferror@plt+0xfb4>
  40282c:	ldrsb	w0, [x19]
  402830:	cmp	w0, #0x3a
  402834:	b.ne	4028b8 <ferror@plt+0xed8>  // b.any
  402838:	add	x19, x19, #0x1
  40283c:	mov	x1, x26
  402840:	mov	x0, x19
  402844:	bl	401850 <strcmp@plt>
  402848:	cbz	w0, 4029a0 <ferror@plt+0xfc0>
  40284c:	add	x1, sp, #0x58
  402850:	mov	x0, x19
  402854:	mov	w2, #0xa                   	// #10
  402858:	bl	4018f0 <strtoull@plt>
  40285c:	ldr	w1, [x21]
  402860:	cbnz	w1, 402970 <ferror@plt+0xf90>
  402864:	ldr	x1, [sp, #88]
  402868:	cbz	x1, 402970 <ferror@plt+0xf90>
  40286c:	ldrsb	w2, [x1]
  402870:	cbnz	w2, 402970 <ferror@plt+0xf90>
  402874:	cmp	x19, x1
  402878:	b.eq	402970 <ferror@plt+0xf90>  // b.none
  40287c:	mov	w1, #0x4                   	// #4
  402880:	mov	x25, #0xffffffffffffffff    	// #-1
  402884:	stp	x25, x0, [x20, #16]
  402888:	str	w1, [x20, #40]
  40288c:	ldr	x0, [x22, #8]
  402890:	ldp	x23, x24, [sp, #48]
  402894:	ldp	x25, x26, [sp, #64]
  402898:	stp	x22, x0, [x20]
  40289c:	str	x20, [x22, #8]
  4028a0:	ldp	x21, x22, [sp, #32]
  4028a4:	str	x20, [x0]
  4028a8:	mov	w0, #0x0                   	// #0
  4028ac:	ldp	x19, x20, [sp, #16]
  4028b0:	ldp	x29, x30, [sp], #96
  4028b4:	ret
  4028b8:	mov	x1, x26
  4028bc:	mov	x0, x19
  4028c0:	mov	x2, #0x9                   	// #9
  4028c4:	bl	401750 <strncmp@plt>
  4028c8:	cbnz	w0, 402944 <ferror@plt+0xf64>
  4028cc:	add	x19, x19, #0x9
  4028d0:	mov	x25, #0xffffffffffffffff    	// #-1
  4028d4:	str	x19, [sp, #88]
  4028d8:	ldr	x19, [sp, #88]
  4028dc:	ldrsb	w0, [x19]
  4028e0:	cmp	w0, #0x3a
  4028e4:	b.ne	4029a8 <ferror@plt+0xfc8>  // b.any
  4028e8:	ldrsb	w0, [x19, #1]
  4028ec:	cbz	w0, 4029b0 <ferror@plt+0xfd0>
  4028f0:	add	x19, x19, #0x1
  4028f4:	mov	x1, x26
  4028f8:	mov	x0, x19
  4028fc:	bl	401850 <strcmp@plt>
  402900:	cbz	w0, 4029bc <ferror@plt+0xfdc>
  402904:	str	wzr, [x21]
  402908:	add	x1, sp, #0x58
  40290c:	mov	x0, x19
  402910:	mov	w2, #0xa                   	// #10
  402914:	str	xzr, [sp, #88]
  402918:	bl	4018f0 <strtoull@plt>
  40291c:	ldr	w1, [x21]
  402920:	cbnz	w1, 402970 <ferror@plt+0xf90>
  402924:	ldr	x1, [sp, #88]
  402928:	cbz	x1, 402970 <ferror@plt+0xf90>
  40292c:	ldrsb	w2, [x1]
  402930:	cbnz	w2, 402970 <ferror@plt+0xf90>
  402934:	cmp	x19, x1
  402938:	b.eq	402970 <ferror@plt+0xf90>  // b.none
  40293c:	mov	w1, #0x6                   	// #6
  402940:	b	402884 <ferror@plt+0xea4>
  402944:	add	x1, sp, #0x58
  402948:	mov	x0, x19
  40294c:	mov	w2, #0xa                   	// #10
  402950:	bl	4018f0 <strtoull@plt>
  402954:	mov	x25, x0
  402958:	ldr	w0, [x21]
  40295c:	cbnz	w0, 402970 <ferror@plt+0xf90>
  402960:	ldr	x0, [sp, #88]
  402964:	cbz	x0, 402970 <ferror@plt+0xf90>
  402968:	cmp	x19, x0
  40296c:	b.ne	4028d8 <ferror@plt+0xef8>  // b.any
  402970:	mov	w2, #0x5                   	// #5
  402974:	adrp	x1, 404000 <ferror@plt+0x2620>
  402978:	mov	x0, #0x0                   	// #0
  40297c:	add	x1, x1, #0x2e0
  402980:	bl	401930 <dcgettext@plt>
  402984:	mov	x1, x0
  402988:	ldr	x2, [x23, x24]
  40298c:	mov	w0, #0x1                   	// #1
  402990:	bl	401940 <errx@plt>
  402994:	mov	w1, #0x6                   	// #6
  402998:	mov	x0, #0xffffffffffffffff    	// #-1
  40299c:	b	402880 <ferror@plt+0xea0>
  4029a0:	mov	w1, #0x4                   	// #4
  4029a4:	b	402998 <ferror@plt+0xfb8>
  4029a8:	mov	x0, x25
  4029ac:	b	40293c <ferror@plt+0xf5c>
  4029b0:	mov	x0, x25
  4029b4:	mov	w1, #0x2                   	// #2
  4029b8:	b	402884 <ferror@plt+0xea4>
  4029bc:	mov	w1, #0x6                   	// #6
  4029c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4029c4:	b	402884 <ferror@plt+0xea4>
  4029c8:	str	xzr, [x1]
  4029cc:	cbz	x0, 402a04 <ferror@plt+0x1024>
  4029d0:	ldrsb	w2, [x0]
  4029d4:	cmp	w2, #0x2f
  4029d8:	b.ne	402a24 <ferror@plt+0x1044>  // b.any
  4029dc:	ldrsb	w2, [x0, #1]
  4029e0:	cmp	w2, #0x2f
  4029e4:	b.eq	402a08 <ferror@plt+0x1028>  // b.none
  4029e8:	mov	x2, #0x1                   	// #1
  4029ec:	str	x2, [x1]
  4029f0:	add	x2, x0, x2
  4029f4:	ldrsb	w3, [x2]
  4029f8:	cmp	w3, #0x2f
  4029fc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402a00:	b.ne	402a10 <ferror@plt+0x1030>  // b.any
  402a04:	ret
  402a08:	add	x0, x0, #0x1
  402a0c:	b	4029cc <ferror@plt+0xfec>
  402a10:	ldr	x3, [x1]
  402a14:	add	x2, x2, #0x1
  402a18:	add	x3, x3, #0x1
  402a1c:	str	x3, [x1]
  402a20:	b	4029f4 <ferror@plt+0x1014>
  402a24:	cbnz	w2, 4029e8 <ferror@plt+0x1008>
  402a28:	mov	x0, #0x0                   	// #0
  402a2c:	b	402a04 <ferror@plt+0x1024>
  402a30:	stp	x29, x30, [sp, #-64]!
  402a34:	mov	x29, sp
  402a38:	stp	x21, x22, [sp, #32]
  402a3c:	mov	x22, x0
  402a40:	str	x23, [sp, #48]
  402a44:	mov	x23, x1
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	mov	x20, #0x0                   	// #0
  402a50:	mov	w19, #0x0                   	// #0
  402a54:	ldrsb	w1, [x22, x20]
  402a58:	mov	w21, w20
  402a5c:	cbz	w1, 402a78 <ferror@plt+0x1098>
  402a60:	cbnz	w19, 402a94 <ferror@plt+0x10b4>
  402a64:	cmp	w1, #0x5c
  402a68:	b.eq	402aa0 <ferror@plt+0x10c0>  // b.none
  402a6c:	mov	x0, x23
  402a70:	bl	4018e0 <strchr@plt>
  402a74:	cbz	x0, 402a98 <ferror@plt+0x10b8>
  402a78:	sub	w0, w21, w19
  402a7c:	ldp	x19, x20, [sp, #16]
  402a80:	sxtw	x0, w0
  402a84:	ldp	x21, x22, [sp, #32]
  402a88:	ldr	x23, [sp, #48]
  402a8c:	ldp	x29, x30, [sp], #64
  402a90:	ret
  402a94:	mov	w19, #0x0                   	// #0
  402a98:	add	x20, x20, #0x1
  402a9c:	b	402a54 <ferror@plt+0x1074>
  402aa0:	mov	w19, #0x1                   	// #1
  402aa4:	b	402a98 <ferror@plt+0x10b8>
  402aa8:	stp	x29, x30, [sp, #-64]!
  402aac:	mov	x29, sp
  402ab0:	stp	x19, x20, [sp, #16]
  402ab4:	mov	x19, x0
  402ab8:	stp	x21, x22, [sp, #32]
  402abc:	mov	x21, x1
  402ac0:	mov	w22, w2
  402ac4:	str	xzr, [sp, #56]
  402ac8:	bl	401980 <__errno_location@plt>
  402acc:	str	wzr, [x0]
  402ad0:	mov	x20, x0
  402ad4:	cbz	x19, 402b10 <ferror@plt+0x1130>
  402ad8:	ldrsb	w0, [x19]
  402adc:	cbz	w0, 402b10 <ferror@plt+0x1130>
  402ae0:	add	x1, sp, #0x38
  402ae4:	mov	w2, w22
  402ae8:	mov	x0, x19
  402aec:	bl	401800 <strtoumax@plt>
  402af0:	ldr	w1, [x20]
  402af4:	cbnz	w1, 402b10 <ferror@plt+0x1130>
  402af8:	ldr	x1, [sp, #56]
  402afc:	cmp	x1, x19
  402b00:	b.eq	402b10 <ferror@plt+0x1130>  // b.none
  402b04:	cbz	x1, 402b3c <ferror@plt+0x115c>
  402b08:	ldrsb	w1, [x1]
  402b0c:	cbz	w1, 402b3c <ferror@plt+0x115c>
  402b10:	ldr	w1, [x20]
  402b14:	adrp	x0, 416000 <ferror@plt+0x14620>
  402b18:	mov	x3, x19
  402b1c:	mov	x2, x21
  402b20:	cmp	w1, #0x22
  402b24:	ldr	w0, [x0, #1024]
  402b28:	adrp	x1, 405000 <ferror@plt+0x3620>
  402b2c:	add	x1, x1, #0x248
  402b30:	b.ne	402b38 <ferror@plt+0x1158>  // b.any
  402b34:	bl	4019c0 <err@plt>
  402b38:	bl	401940 <errx@plt>
  402b3c:	ldp	x19, x20, [sp, #16]
  402b40:	ldp	x21, x22, [sp, #32]
  402b44:	ldp	x29, x30, [sp], #64
  402b48:	ret
  402b4c:	stp	x29, x30, [sp, #-32]!
  402b50:	mov	x29, sp
  402b54:	stp	x19, x20, [sp, #16]
  402b58:	mov	x19, x1
  402b5c:	mov	x20, x0
  402b60:	bl	401980 <__errno_location@plt>
  402b64:	mov	w1, #0x22                  	// #34
  402b68:	str	w1, [x0]
  402b6c:	adrp	x0, 416000 <ferror@plt+0x14620>
  402b70:	adrp	x1, 405000 <ferror@plt+0x3620>
  402b74:	mov	x3, x20
  402b78:	mov	x2, x19
  402b7c:	ldr	w0, [x0, #1024]
  402b80:	add	x1, x1, #0x248
  402b84:	bl	4019c0 <err@plt>
  402b88:	stp	x29, x30, [sp, #-32]!
  402b8c:	mov	x29, sp
  402b90:	stp	x19, x20, [sp, #16]
  402b94:	mov	x20, x1
  402b98:	mov	x19, x0
  402b9c:	bl	402aa8 <ferror@plt+0x10c8>
  402ba0:	mov	x1, #0xffffffff            	// #4294967295
  402ba4:	cmp	x0, x1
  402ba8:	b.ls	402bb8 <ferror@plt+0x11d8>  // b.plast
  402bac:	mov	x1, x20
  402bb0:	mov	x0, x19
  402bb4:	bl	402b4c <ferror@plt+0x116c>
  402bb8:	ldp	x19, x20, [sp, #16]
  402bbc:	ldp	x29, x30, [sp], #32
  402bc0:	ret
  402bc4:	adrp	x1, 416000 <ferror@plt+0x14620>
  402bc8:	str	w0, [x1, #1024]
  402bcc:	ret
  402bd0:	stp	x29, x30, [sp, #-128]!
  402bd4:	mov	x29, sp
  402bd8:	stp	x19, x20, [sp, #16]
  402bdc:	stp	x21, x22, [sp, #32]
  402be0:	stp	x23, x24, [sp, #48]
  402be4:	stp	x25, x26, [sp, #64]
  402be8:	stp	x27, x28, [sp, #80]
  402bec:	str	xzr, [x1]
  402bf0:	cbnz	x0, 402c08 <ferror@plt+0x1228>
  402bf4:	mov	w23, #0xffffffea            	// #-22
  402bf8:	bl	401980 <__errno_location@plt>
  402bfc:	neg	w1, w23
  402c00:	str	w1, [x0]
  402c04:	b	402f04 <ferror@plt+0x1524>
  402c08:	mov	x21, x0
  402c0c:	ldrsb	w0, [x0]
  402c10:	cbz	w0, 402bf4 <ferror@plt+0x1214>
  402c14:	mov	x20, x1
  402c18:	mov	x22, x2
  402c1c:	bl	401870 <__ctype_b_loc@plt>
  402c20:	mov	x25, x0
  402c24:	mov	x0, x21
  402c28:	ldr	x3, [x25]
  402c2c:	ldrb	w2, [x0]
  402c30:	ldrsb	w1, [x0]
  402c34:	ldrh	w2, [x3, x2, lsl #1]
  402c38:	tbnz	w2, #13, 402c9c <ferror@plt+0x12bc>
  402c3c:	cmp	w1, #0x2d
  402c40:	b.eq	402bf4 <ferror@plt+0x1214>  // b.none
  402c44:	bl	401980 <__errno_location@plt>
  402c48:	mov	x24, x0
  402c4c:	add	x26, sp, #0x78
  402c50:	mov	x0, x21
  402c54:	mov	x1, x26
  402c58:	mov	w2, #0x0                   	// #0
  402c5c:	str	wzr, [x24]
  402c60:	str	xzr, [sp, #120]
  402c64:	bl	401800 <strtoumax@plt>
  402c68:	ldr	w23, [x24]
  402c6c:	ldr	x28, [sp, #120]
  402c70:	mov	x19, x0
  402c74:	cmp	x28, x21
  402c78:	b.eq	402c8c <ferror@plt+0x12ac>  // b.none
  402c7c:	cbz	w23, 402ca4 <ferror@plt+0x12c4>
  402c80:	sub	x0, x0, #0x1
  402c84:	cmn	x0, #0x3
  402c88:	b.ls	402ca4 <ferror@plt+0x12c4>  // b.plast
  402c8c:	cbz	w23, 402bf4 <ferror@plt+0x1214>
  402c90:	neg	w23, w23
  402c94:	tbnz	w23, #31, 402bf8 <ferror@plt+0x1218>
  402c98:	b	402f04 <ferror@plt+0x1524>
  402c9c:	add	x0, x0, #0x1
  402ca0:	b	402c2c <ferror@plt+0x124c>
  402ca4:	cbz	x28, 402efc <ferror@plt+0x151c>
  402ca8:	ldrsb	w0, [x28]
  402cac:	cbz	w0, 402efc <ferror@plt+0x151c>
  402cb0:	mov	w21, #0x0                   	// #0
  402cb4:	mov	x27, #0x0                   	// #0
  402cb8:	ldrsb	w0, [x28, #1]
  402cbc:	cmp	w0, #0x69
  402cc0:	b.ne	402d98 <ferror@plt+0x13b8>  // b.any
  402cc4:	ldrsb	w0, [x28, #2]
  402cc8:	and	w0, w0, #0xffffffdf
  402ccc:	cmp	w0, #0x42
  402cd0:	b.ne	402cdc <ferror@plt+0x12fc>  // b.any
  402cd4:	ldrsb	w0, [x28, #3]
  402cd8:	cbz	w0, 402ea4 <ferror@plt+0x14c4>
  402cdc:	bl	401710 <localeconv@plt>
  402ce0:	mov	x3, x0
  402ce4:	cbz	x0, 402e80 <ferror@plt+0x14a0>
  402ce8:	ldr	x3, [x0]
  402cec:	cbz	x3, 402e80 <ferror@plt+0x14a0>
  402cf0:	mov	x0, x3
  402cf4:	str	x3, [sp, #104]
  402cf8:	bl	401640 <strlen@plt>
  402cfc:	mov	x23, x0
  402d00:	ldr	x3, [sp, #104]
  402d04:	cbnz	x27, 402bf4 <ferror@plt+0x1214>
  402d08:	ldrsb	w0, [x28]
  402d0c:	cbz	w0, 402bf4 <ferror@plt+0x1214>
  402d10:	cbz	x3, 402bf4 <ferror@plt+0x1214>
  402d14:	mov	x2, x23
  402d18:	mov	x1, x28
  402d1c:	mov	x0, x3
  402d20:	bl	401750 <strncmp@plt>
  402d24:	cbnz	w0, 402bf4 <ferror@plt+0x1214>
  402d28:	add	x23, x28, x23
  402d2c:	sub	w1, w21, w23
  402d30:	ldrsb	w0, [x23]
  402d34:	add	w21, w1, w23
  402d38:	cmp	w0, #0x30
  402d3c:	b.eq	402e88 <ferror@plt+0x14a8>  // b.none
  402d40:	ldr	x1, [x25]
  402d44:	ldrh	w0, [x1, w0, sxtw #1]
  402d48:	tbz	w0, #11, 402e90 <ferror@plt+0x14b0>
  402d4c:	str	wzr, [x24]
  402d50:	mov	x0, x23
  402d54:	mov	x1, x26
  402d58:	mov	w2, #0x0                   	// #0
  402d5c:	str	xzr, [sp, #120]
  402d60:	bl	401800 <strtoumax@plt>
  402d64:	mov	x27, x0
  402d68:	ldr	x0, [sp, #120]
  402d6c:	cmp	x0, x23
  402d70:	ldr	w23, [x24]
  402d74:	b.eq	402c8c <ferror@plt+0x12ac>  // b.none
  402d78:	cbz	w23, 402e9c <ferror@plt+0x14bc>
  402d7c:	sub	x1, x27, #0x1
  402d80:	cmn	x1, #0x3
  402d84:	b.hi	402c8c <ferror@plt+0x12ac>  // b.pmore
  402d88:	cbz	x0, 402bf4 <ferror@plt+0x1214>
  402d8c:	ldrsb	w0, [x0]
  402d90:	cbnz	w0, 402e94 <ferror@plt+0x14b4>
  402d94:	b	402bf4 <ferror@plt+0x1214>
  402d98:	and	w1, w0, #0xffffffdf
  402d9c:	cmp	w1, #0x42
  402da0:	b.ne	402cd8 <ferror@plt+0x12f8>  // b.any
  402da4:	ldrsb	w0, [x28, #2]
  402da8:	cbnz	w0, 402cdc <ferror@plt+0x12fc>
  402dac:	mov	w24, #0x3e8                 	// #1000
  402db0:	adrp	x3, 405000 <ferror@plt+0x3620>
  402db4:	ldrsb	w25, [x28]
  402db8:	add	x23, x3, #0x251
  402dbc:	mov	w1, w25
  402dc0:	mov	x0, x23
  402dc4:	bl	4018e0 <strchr@plt>
  402dc8:	mov	x3, x0
  402dcc:	cbz	x0, 402eac <ferror@plt+0x14cc>
  402dd0:	sub	x3, x3, x23
  402dd4:	sxtw	x4, w24
  402dd8:	add	w3, w3, #0x1
  402ddc:	mov	w1, w3
  402de0:	mov	w0, w3
  402de4:	cbnz	w0, 402ecc <ferror@plt+0x14ec>
  402de8:	mov	w23, #0x0                   	// #0
  402dec:	cbz	x22, 402df4 <ferror@plt+0x1414>
  402df0:	str	w3, [x22]
  402df4:	cmp	x27, #0x0
  402df8:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402dfc:	b.eq	402e78 <ferror@plt+0x1498>  // b.none
  402e00:	sxtw	x0, w24
  402e04:	mov	x2, #0x1                   	// #1
  402e08:	umulh	x3, x2, x0
  402e0c:	sub	w1, w1, #0x1
  402e10:	cbnz	x3, 402e1c <ferror@plt+0x143c>
  402e14:	mul	x2, x2, x0
  402e18:	cbnz	w1, 402e08 <ferror@plt+0x1428>
  402e1c:	mov	x0, #0xa                   	// #10
  402e20:	mov	x1, x0
  402e24:	cmp	x27, x0
  402e28:	b.hi	402ee8 <ferror@plt+0x1508>  // b.pmore
  402e2c:	mov	w1, #0x0                   	// #0
  402e30:	mov	x3, #0xa                   	// #10
  402e34:	cmp	w21, w1
  402e38:	b.ne	402ef0 <ferror@plt+0x1510>  // b.any
  402e3c:	mov	x3, #0x1                   	// #1
  402e40:	mov	x4, #0xa                   	// #10
  402e44:	udiv	x1, x27, x4
  402e48:	mov	x6, x27
  402e4c:	msub	x5, x1, x4, x27
  402e50:	mov	x27, x1
  402e54:	mov	x1, x3
  402e58:	mul	x3, x3, x4
  402e5c:	cbz	x5, 402e70 <ferror@plt+0x1490>
  402e60:	udiv	x1, x0, x1
  402e64:	udiv	x1, x1, x5
  402e68:	udiv	x1, x2, x1
  402e6c:	add	x19, x19, x1
  402e70:	cmp	x6, #0x9
  402e74:	b.hi	402e44 <ferror@plt+0x1464>  // b.pmore
  402e78:	str	x19, [x20]
  402e7c:	b	402c94 <ferror@plt+0x12b4>
  402e80:	mov	x23, #0x0                   	// #0
  402e84:	b	402d04 <ferror@plt+0x1324>
  402e88:	add	x23, x23, #0x1
  402e8c:	b	402d30 <ferror@plt+0x1350>
  402e90:	str	x23, [sp, #120]
  402e94:	ldr	x28, [sp, #120]
  402e98:	b	402cb8 <ferror@plt+0x12d8>
  402e9c:	cbnz	x27, 402d88 <ferror@plt+0x13a8>
  402ea0:	b	402e94 <ferror@plt+0x14b4>
  402ea4:	mov	w24, #0x400                 	// #1024
  402ea8:	b	402db0 <ferror@plt+0x13d0>
  402eac:	adrp	x3, 405000 <ferror@plt+0x3620>
  402eb0:	add	x23, x3, #0x25a
  402eb4:	mov	w1, w25
  402eb8:	mov	x0, x23
  402ebc:	bl	4018e0 <strchr@plt>
  402ec0:	mov	x3, x0
  402ec4:	cbnz	x0, 402dd0 <ferror@plt+0x13f0>
  402ec8:	b	402bf4 <ferror@plt+0x1214>
  402ecc:	umulh	x2, x19, x4
  402ed0:	sub	w0, w0, #0x1
  402ed4:	cbnz	x2, 402ee0 <ferror@plt+0x1500>
  402ed8:	mul	x19, x19, x4
  402edc:	b	402de4 <ferror@plt+0x1404>
  402ee0:	mov	w23, #0xffffffde            	// #-34
  402ee4:	b	402dec <ferror@plt+0x140c>
  402ee8:	mul	x0, x0, x1
  402eec:	b	402e24 <ferror@plt+0x1444>
  402ef0:	mul	x0, x0, x3
  402ef4:	add	w1, w1, #0x1
  402ef8:	b	402e34 <ferror@plt+0x1454>
  402efc:	mov	w23, #0x0                   	// #0
  402f00:	str	x19, [x20]
  402f04:	mov	w0, w23
  402f08:	ldp	x19, x20, [sp, #16]
  402f0c:	ldp	x21, x22, [sp, #32]
  402f10:	ldp	x23, x24, [sp, #48]
  402f14:	ldp	x25, x26, [sp, #64]
  402f18:	ldp	x27, x28, [sp, #80]
  402f1c:	ldp	x29, x30, [sp], #128
  402f20:	ret
  402f24:	mov	x2, #0x0                   	// #0
  402f28:	b	402bd0 <ferror@plt+0x11f0>
  402f2c:	stp	x29, x30, [sp, #-48]!
  402f30:	mov	x29, sp
  402f34:	stp	x19, x20, [sp, #16]
  402f38:	mov	x20, x1
  402f3c:	mov	x19, x0
  402f40:	stp	x21, x22, [sp, #32]
  402f44:	mov	x21, x0
  402f48:	cbz	x19, 402fa4 <ferror@plt+0x15c4>
  402f4c:	ldrsb	w22, [x19]
  402f50:	cbnz	w22, 402f80 <ferror@plt+0x15a0>
  402f54:	cbnz	x20, 402fa8 <ferror@plt+0x15c8>
  402f58:	cmp	x19, #0x0
  402f5c:	ccmp	x21, x19, #0x2, ne  // ne = any
  402f60:	b.cs	402f6c <ferror@plt+0x158c>  // b.hs, b.nlast
  402f64:	ldrsb	w0, [x19]
  402f68:	cbz	w0, 402f9c <ferror@plt+0x15bc>
  402f6c:	mov	w0, #0x0                   	// #0
  402f70:	ldp	x19, x20, [sp, #16]
  402f74:	ldp	x21, x22, [sp, #32]
  402f78:	ldp	x29, x30, [sp], #48
  402f7c:	ret
  402f80:	bl	401870 <__ctype_b_loc@plt>
  402f84:	ubfiz	x22, x22, #1, #8
  402f88:	ldr	x0, [x0]
  402f8c:	ldrh	w0, [x0, x22]
  402f90:	tbz	w0, #11, 402f54 <ferror@plt+0x1574>
  402f94:	add	x19, x19, #0x1
  402f98:	b	402f48 <ferror@plt+0x1568>
  402f9c:	mov	w0, #0x1                   	// #1
  402fa0:	b	402f70 <ferror@plt+0x1590>
  402fa4:	cbz	x20, 402f6c <ferror@plt+0x158c>
  402fa8:	str	x19, [x20]
  402fac:	b	402f58 <ferror@plt+0x1578>
  402fb0:	stp	x29, x30, [sp, #-48]!
  402fb4:	mov	x29, sp
  402fb8:	stp	x19, x20, [sp, #16]
  402fbc:	mov	x20, x1
  402fc0:	mov	x19, x0
  402fc4:	stp	x21, x22, [sp, #32]
  402fc8:	mov	x21, x0
  402fcc:	cbz	x19, 403028 <ferror@plt+0x1648>
  402fd0:	ldrsb	w22, [x19]
  402fd4:	cbnz	w22, 403004 <ferror@plt+0x1624>
  402fd8:	cbnz	x20, 40302c <ferror@plt+0x164c>
  402fdc:	cmp	x19, #0x0
  402fe0:	ccmp	x21, x19, #0x2, ne  // ne = any
  402fe4:	b.cs	402ff0 <ferror@plt+0x1610>  // b.hs, b.nlast
  402fe8:	ldrsb	w0, [x19]
  402fec:	cbz	w0, 403020 <ferror@plt+0x1640>
  402ff0:	mov	w0, #0x0                   	// #0
  402ff4:	ldp	x19, x20, [sp, #16]
  402ff8:	ldp	x21, x22, [sp, #32]
  402ffc:	ldp	x29, x30, [sp], #48
  403000:	ret
  403004:	bl	401870 <__ctype_b_loc@plt>
  403008:	ubfiz	x22, x22, #1, #8
  40300c:	ldr	x0, [x0]
  403010:	ldrh	w0, [x0, x22]
  403014:	tbz	w0, #12, 402fd8 <ferror@plt+0x15f8>
  403018:	add	x19, x19, #0x1
  40301c:	b	402fcc <ferror@plt+0x15ec>
  403020:	mov	w0, #0x1                   	// #1
  403024:	b	402ff4 <ferror@plt+0x1614>
  403028:	cbz	x20, 402ff0 <ferror@plt+0x1610>
  40302c:	str	x19, [x20]
  403030:	b	402fdc <ferror@plt+0x15fc>
  403034:	stp	x29, x30, [sp, #-128]!
  403038:	mov	x29, sp
  40303c:	stp	x19, x20, [sp, #16]
  403040:	mov	x19, x0
  403044:	add	x0, sp, #0x80
  403048:	mov	x20, x1
  40304c:	stp	x21, x22, [sp, #32]
  403050:	add	x21, sp, #0x80
  403054:	stp	x0, x0, [sp, #48]
  403058:	add	x0, sp, #0x50
  40305c:	str	x0, [sp, #64]
  403060:	mov	w0, #0xffffffd0            	// #-48
  403064:	str	w0, [sp, #72]
  403068:	str	wzr, [sp, #76]
  40306c:	stp	x2, x3, [sp, #80]
  403070:	stp	x4, x5, [sp, #96]
  403074:	stp	x6, x7, [sp, #112]
  403078:	ldr	w1, [sp, #72]
  40307c:	ldr	x0, [sp, #48]
  403080:	tbnz	w1, #31, 4030e4 <ferror@plt+0x1704>
  403084:	add	x1, x0, #0xf
  403088:	and	x1, x1, #0xfffffffffffffff8
  40308c:	str	x1, [sp, #48]
  403090:	ldr	x1, [x0]
  403094:	cbz	x1, 403114 <ferror@plt+0x1734>
  403098:	ldr	w2, [sp, #72]
  40309c:	ldr	x0, [sp, #48]
  4030a0:	tbnz	w2, #31, 4030fc <ferror@plt+0x171c>
  4030a4:	add	x2, x0, #0xf
  4030a8:	and	x2, x2, #0xfffffffffffffff8
  4030ac:	str	x2, [sp, #48]
  4030b0:	ldr	x22, [x0]
  4030b4:	cbz	x22, 403114 <ferror@plt+0x1734>
  4030b8:	mov	x0, x19
  4030bc:	bl	401850 <strcmp@plt>
  4030c0:	cbz	w0, 403130 <ferror@plt+0x1750>
  4030c4:	mov	x1, x22
  4030c8:	mov	x0, x19
  4030cc:	bl	401850 <strcmp@plt>
  4030d0:	cbnz	w0, 403078 <ferror@plt+0x1698>
  4030d4:	ldp	x19, x20, [sp, #16]
  4030d8:	ldp	x21, x22, [sp, #32]
  4030dc:	ldp	x29, x30, [sp], #128
  4030e0:	ret
  4030e4:	add	w2, w1, #0x8
  4030e8:	str	w2, [sp, #72]
  4030ec:	cmp	w2, #0x0
  4030f0:	b.gt	403084 <ferror@plt+0x16a4>
  4030f4:	add	x0, x21, w1, sxtw
  4030f8:	b	403090 <ferror@plt+0x16b0>
  4030fc:	add	w3, w2, #0x8
  403100:	str	w3, [sp, #72]
  403104:	cmp	w3, #0x0
  403108:	b.gt	4030a4 <ferror@plt+0x16c4>
  40310c:	add	x0, x21, w2, sxtw
  403110:	b	4030b0 <ferror@plt+0x16d0>
  403114:	adrp	x0, 416000 <ferror@plt+0x14620>
  403118:	adrp	x1, 405000 <ferror@plt+0x3620>
  40311c:	mov	x3, x19
  403120:	mov	x2, x20
  403124:	ldr	w0, [x0, #1024]
  403128:	add	x1, x1, #0x248
  40312c:	bl	401940 <errx@plt>
  403130:	mov	w0, #0x1                   	// #1
  403134:	b	4030d4 <ferror@plt+0x16f4>
  403138:	add	x1, x0, x1
  40313c:	sxtb	w2, w2
  403140:	cmp	x0, x1
  403144:	b.eq	403150 <ferror@plt+0x1770>  // b.none
  403148:	ldrsb	w3, [x0]
  40314c:	cbnz	w3, 403158 <ferror@plt+0x1778>
  403150:	mov	x0, #0x0                   	// #0
  403154:	ret
  403158:	cmp	w2, w3
  40315c:	b.eq	403154 <ferror@plt+0x1774>  // b.none
  403160:	add	x0, x0, #0x1
  403164:	b	403140 <ferror@plt+0x1760>
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	mov	w2, #0xa                   	// #10
  403170:	mov	x29, sp
  403174:	stp	x19, x20, [sp, #16]
  403178:	mov	x20, x1
  40317c:	mov	x19, x0
  403180:	bl	402b88 <ferror@plt+0x11a8>
  403184:	mov	w1, #0xffff                	// #65535
  403188:	cmp	w0, w1
  40318c:	b.ls	40319c <ferror@plt+0x17bc>  // b.plast
  403190:	mov	x1, x20
  403194:	mov	x0, x19
  403198:	bl	402b4c <ferror@plt+0x116c>
  40319c:	ldp	x19, x20, [sp, #16]
  4031a0:	ldp	x29, x30, [sp], #32
  4031a4:	ret
  4031a8:	stp	x29, x30, [sp, #-32]!
  4031ac:	mov	w2, #0x10                  	// #16
  4031b0:	mov	x29, sp
  4031b4:	stp	x19, x20, [sp, #16]
  4031b8:	mov	x20, x1
  4031bc:	mov	x19, x0
  4031c0:	bl	402b88 <ferror@plt+0x11a8>
  4031c4:	mov	w1, #0xffff                	// #65535
  4031c8:	cmp	w0, w1
  4031cc:	b.ls	4031dc <ferror@plt+0x17fc>  // b.plast
  4031d0:	mov	x1, x20
  4031d4:	mov	x0, x19
  4031d8:	bl	402b4c <ferror@plt+0x116c>
  4031dc:	ldp	x19, x20, [sp, #16]
  4031e0:	ldp	x29, x30, [sp], #32
  4031e4:	ret
  4031e8:	mov	w2, #0xa                   	// #10
  4031ec:	b	402b88 <ferror@plt+0x11a8>
  4031f0:	mov	w2, #0x10                  	// #16
  4031f4:	b	402b88 <ferror@plt+0x11a8>
  4031f8:	stp	x29, x30, [sp, #-64]!
  4031fc:	mov	x29, sp
  403200:	stp	x19, x20, [sp, #16]
  403204:	mov	x19, x0
  403208:	str	x21, [sp, #32]
  40320c:	mov	x21, x1
  403210:	str	xzr, [sp, #56]
  403214:	bl	401980 <__errno_location@plt>
  403218:	str	wzr, [x0]
  40321c:	mov	x20, x0
  403220:	cbz	x19, 40325c <ferror@plt+0x187c>
  403224:	ldrsb	w0, [x19]
  403228:	cbz	w0, 40325c <ferror@plt+0x187c>
  40322c:	add	x1, sp, #0x38
  403230:	mov	x0, x19
  403234:	mov	w2, #0xa                   	// #10
  403238:	bl	401690 <strtoimax@plt>
  40323c:	ldr	w1, [x20]
  403240:	cbnz	w1, 40325c <ferror@plt+0x187c>
  403244:	ldr	x1, [sp, #56]
  403248:	cmp	x1, x19
  40324c:	b.eq	40325c <ferror@plt+0x187c>  // b.none
  403250:	cbz	x1, 403288 <ferror@plt+0x18a8>
  403254:	ldrsb	w1, [x1]
  403258:	cbz	w1, 403288 <ferror@plt+0x18a8>
  40325c:	ldr	w1, [x20]
  403260:	adrp	x0, 416000 <ferror@plt+0x14620>
  403264:	mov	x3, x19
  403268:	mov	x2, x21
  40326c:	cmp	w1, #0x22
  403270:	ldr	w0, [x0, #1024]
  403274:	adrp	x1, 405000 <ferror@plt+0x3620>
  403278:	add	x1, x1, #0x248
  40327c:	b.ne	403284 <ferror@plt+0x18a4>  // b.any
  403280:	bl	4019c0 <err@plt>
  403284:	bl	401940 <errx@plt>
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldr	x21, [sp, #32]
  403290:	ldp	x29, x30, [sp], #64
  403294:	ret
  403298:	stp	x29, x30, [sp, #-32]!
  40329c:	mov	x29, sp
  4032a0:	stp	x19, x20, [sp, #16]
  4032a4:	mov	x19, x1
  4032a8:	mov	x20, x0
  4032ac:	bl	4031f8 <ferror@plt+0x1818>
  4032b0:	mov	x1, #0x80000000            	// #2147483648
  4032b4:	add	x1, x0, x1
  4032b8:	mov	x2, #0xffffffff            	// #4294967295
  4032bc:	cmp	x1, x2
  4032c0:	b.ls	4032ec <ferror@plt+0x190c>  // b.plast
  4032c4:	bl	401980 <__errno_location@plt>
  4032c8:	mov	w1, #0x22                  	// #34
  4032cc:	str	w1, [x0]
  4032d0:	adrp	x0, 416000 <ferror@plt+0x14620>
  4032d4:	adrp	x1, 405000 <ferror@plt+0x3620>
  4032d8:	mov	x3, x20
  4032dc:	mov	x2, x19
  4032e0:	ldr	w0, [x0, #1024]
  4032e4:	add	x1, x1, #0x248
  4032e8:	bl	4019c0 <err@plt>
  4032ec:	ldp	x19, x20, [sp, #16]
  4032f0:	ldp	x29, x30, [sp], #32
  4032f4:	ret
  4032f8:	stp	x29, x30, [sp, #-32]!
  4032fc:	mov	x29, sp
  403300:	stp	x19, x20, [sp, #16]
  403304:	mov	x19, x1
  403308:	mov	x20, x0
  40330c:	bl	403298 <ferror@plt+0x18b8>
  403310:	add	w2, w0, #0x8, lsl #12
  403314:	mov	w1, #0xffff                	// #65535
  403318:	cmp	w2, w1
  40331c:	b.ls	403348 <ferror@plt+0x1968>  // b.plast
  403320:	bl	401980 <__errno_location@plt>
  403324:	mov	w1, #0x22                  	// #34
  403328:	str	w1, [x0]
  40332c:	adrp	x0, 416000 <ferror@plt+0x14620>
  403330:	adrp	x1, 405000 <ferror@plt+0x3620>
  403334:	mov	x3, x20
  403338:	mov	x2, x19
  40333c:	ldr	w0, [x0, #1024]
  403340:	add	x1, x1, #0x248
  403344:	bl	4019c0 <err@plt>
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldp	x29, x30, [sp], #32
  403350:	ret
  403354:	mov	w2, #0xa                   	// #10
  403358:	b	402aa8 <ferror@plt+0x10c8>
  40335c:	mov	w2, #0x10                  	// #16
  403360:	b	402aa8 <ferror@plt+0x10c8>
  403364:	stp	x29, x30, [sp, #-64]!
  403368:	mov	x29, sp
  40336c:	stp	x19, x20, [sp, #16]
  403370:	mov	x19, x0
  403374:	str	x21, [sp, #32]
  403378:	mov	x21, x1
  40337c:	str	xzr, [sp, #56]
  403380:	bl	401980 <__errno_location@plt>
  403384:	str	wzr, [x0]
  403388:	mov	x20, x0
  40338c:	cbz	x19, 4033c4 <ferror@plt+0x19e4>
  403390:	ldrsb	w0, [x19]
  403394:	cbz	w0, 4033c4 <ferror@plt+0x19e4>
  403398:	mov	x0, x19
  40339c:	add	x1, sp, #0x38
  4033a0:	bl	4016a0 <strtod@plt>
  4033a4:	ldr	w0, [x20]
  4033a8:	cbnz	w0, 4033c4 <ferror@plt+0x19e4>
  4033ac:	ldr	x0, [sp, #56]
  4033b0:	cmp	x0, x19
  4033b4:	b.eq	4033c4 <ferror@plt+0x19e4>  // b.none
  4033b8:	cbz	x0, 4033f0 <ferror@plt+0x1a10>
  4033bc:	ldrsb	w0, [x0]
  4033c0:	cbz	w0, 4033f0 <ferror@plt+0x1a10>
  4033c4:	ldr	w1, [x20]
  4033c8:	adrp	x0, 416000 <ferror@plt+0x14620>
  4033cc:	mov	x3, x19
  4033d0:	mov	x2, x21
  4033d4:	cmp	w1, #0x22
  4033d8:	ldr	w0, [x0, #1024]
  4033dc:	adrp	x1, 405000 <ferror@plt+0x3620>
  4033e0:	add	x1, x1, #0x248
  4033e4:	b.ne	4033ec <ferror@plt+0x1a0c>  // b.any
  4033e8:	bl	4019c0 <err@plt>
  4033ec:	bl	401940 <errx@plt>
  4033f0:	ldp	x19, x20, [sp, #16]
  4033f4:	ldr	x21, [sp, #32]
  4033f8:	ldp	x29, x30, [sp], #64
  4033fc:	ret
  403400:	stp	x29, x30, [sp, #-64]!
  403404:	mov	x29, sp
  403408:	stp	x19, x20, [sp, #16]
  40340c:	mov	x19, x0
  403410:	str	x21, [sp, #32]
  403414:	mov	x21, x1
  403418:	str	xzr, [sp, #56]
  40341c:	bl	401980 <__errno_location@plt>
  403420:	str	wzr, [x0]
  403424:	mov	x20, x0
  403428:	cbz	x19, 403464 <ferror@plt+0x1a84>
  40342c:	ldrsb	w0, [x19]
  403430:	cbz	w0, 403464 <ferror@plt+0x1a84>
  403434:	add	x1, sp, #0x38
  403438:	mov	x0, x19
  40343c:	mov	w2, #0xa                   	// #10
  403440:	bl	401880 <strtol@plt>
  403444:	ldr	w1, [x20]
  403448:	cbnz	w1, 403464 <ferror@plt+0x1a84>
  40344c:	ldr	x1, [sp, #56]
  403450:	cmp	x1, x19
  403454:	b.eq	403464 <ferror@plt+0x1a84>  // b.none
  403458:	cbz	x1, 403490 <ferror@plt+0x1ab0>
  40345c:	ldrsb	w1, [x1]
  403460:	cbz	w1, 403490 <ferror@plt+0x1ab0>
  403464:	ldr	w1, [x20]
  403468:	adrp	x0, 416000 <ferror@plt+0x14620>
  40346c:	mov	x3, x19
  403470:	mov	x2, x21
  403474:	cmp	w1, #0x22
  403478:	ldr	w0, [x0, #1024]
  40347c:	adrp	x1, 405000 <ferror@plt+0x3620>
  403480:	add	x1, x1, #0x248
  403484:	b.ne	40348c <ferror@plt+0x1aac>  // b.any
  403488:	bl	4019c0 <err@plt>
  40348c:	bl	401940 <errx@plt>
  403490:	ldp	x19, x20, [sp, #16]
  403494:	ldr	x21, [sp, #32]
  403498:	ldp	x29, x30, [sp], #64
  40349c:	ret
  4034a0:	stp	x29, x30, [sp, #-64]!
  4034a4:	mov	x29, sp
  4034a8:	stp	x19, x20, [sp, #16]
  4034ac:	mov	x19, x0
  4034b0:	str	x21, [sp, #32]
  4034b4:	mov	x21, x1
  4034b8:	str	xzr, [sp, #56]
  4034bc:	bl	401980 <__errno_location@plt>
  4034c0:	str	wzr, [x0]
  4034c4:	mov	x20, x0
  4034c8:	cbz	x19, 403504 <ferror@plt+0x1b24>
  4034cc:	ldrsb	w0, [x19]
  4034d0:	cbz	w0, 403504 <ferror@plt+0x1b24>
  4034d4:	add	x1, sp, #0x38
  4034d8:	mov	x0, x19
  4034dc:	mov	w2, #0xa                   	// #10
  4034e0:	bl	401630 <strtoul@plt>
  4034e4:	ldr	w1, [x20]
  4034e8:	cbnz	w1, 403504 <ferror@plt+0x1b24>
  4034ec:	ldr	x1, [sp, #56]
  4034f0:	cmp	x1, x19
  4034f4:	b.eq	403504 <ferror@plt+0x1b24>  // b.none
  4034f8:	cbz	x1, 403530 <ferror@plt+0x1b50>
  4034fc:	ldrsb	w1, [x1]
  403500:	cbz	w1, 403530 <ferror@plt+0x1b50>
  403504:	ldr	w1, [x20]
  403508:	adrp	x0, 416000 <ferror@plt+0x14620>
  40350c:	mov	x3, x19
  403510:	mov	x2, x21
  403514:	cmp	w1, #0x22
  403518:	ldr	w0, [x0, #1024]
  40351c:	adrp	x1, 405000 <ferror@plt+0x3620>
  403520:	add	x1, x1, #0x248
  403524:	b.ne	40352c <ferror@plt+0x1b4c>  // b.any
  403528:	bl	4019c0 <err@plt>
  40352c:	bl	401940 <errx@plt>
  403530:	ldp	x19, x20, [sp, #16]
  403534:	ldr	x21, [sp, #32]
  403538:	ldp	x29, x30, [sp], #64
  40353c:	ret
  403540:	stp	x29, x30, [sp, #-48]!
  403544:	mov	x29, sp
  403548:	stp	x19, x20, [sp, #16]
  40354c:	mov	x19, x1
  403550:	mov	x20, x0
  403554:	add	x1, sp, #0x28
  403558:	bl	402f24 <ferror@plt+0x1544>
  40355c:	cbnz	w0, 403570 <ferror@plt+0x1b90>
  403560:	ldp	x19, x20, [sp, #16]
  403564:	ldr	x0, [sp, #40]
  403568:	ldp	x29, x30, [sp], #48
  40356c:	ret
  403570:	bl	401980 <__errno_location@plt>
  403574:	mov	x1, x0
  403578:	adrp	x0, 416000 <ferror@plt+0x14620>
  40357c:	mov	x3, x20
  403580:	ldr	w2, [x1]
  403584:	adrp	x1, 405000 <ferror@plt+0x3620>
  403588:	ldr	w0, [x0, #1024]
  40358c:	cbz	w2, 40359c <ferror@plt+0x1bbc>
  403590:	mov	x2, x19
  403594:	add	x1, x1, #0x248
  403598:	bl	4019c0 <err@plt>
  40359c:	mov	x2, x19
  4035a0:	add	x1, x1, #0x248
  4035a4:	bl	401940 <errx@plt>
  4035a8:	stp	x29, x30, [sp, #-32]!
  4035ac:	mov	x29, sp
  4035b0:	str	x19, [sp, #16]
  4035b4:	mov	x19, x1
  4035b8:	mov	x1, x2
  4035bc:	bl	403364 <ferror@plt+0x1984>
  4035c0:	fcvtzs	d1, d0
  4035c4:	mov	x0, #0x848000000000        	// #145685290680320
  4035c8:	movk	x0, #0x412e, lsl #48
  4035cc:	str	d1, [x19]
  4035d0:	scvtf	d1, d1
  4035d4:	fsub	d0, d0, d1
  4035d8:	fmov	d1, x0
  4035dc:	fmul	d0, d0, d1
  4035e0:	fcvtzs	d0, d0
  4035e4:	str	d0, [x19, #8]
  4035e8:	ldr	x19, [sp, #16]
  4035ec:	ldp	x29, x30, [sp], #32
  4035f0:	ret
  4035f4:	mov	w3, w0
  4035f8:	mov	x0, x1
  4035fc:	and	w1, w3, #0xf000
  403600:	cmp	w1, #0x4, lsl #12
  403604:	b.ne	403734 <ferror@plt+0x1d54>  // b.any
  403608:	mov	w1, #0x64                  	// #100
  40360c:	mov	w2, #0x1                   	// #1
  403610:	strb	w1, [x0]
  403614:	and	x4, x2, #0xffff
  403618:	add	w5, w2, #0x1
  40361c:	and	x5, x5, #0x3
  403620:	tst	x3, #0x100
  403624:	mov	w6, #0x2d                  	// #45
  403628:	mov	w1, #0x72                  	// #114
  40362c:	csel	w1, w1, w6, ne  // ne = any
  403630:	tst	x3, #0x80
  403634:	strb	w1, [x0, x4]
  403638:	mov	w1, #0x77                  	// #119
  40363c:	csel	w1, w1, w6, ne  // ne = any
  403640:	strb	w1, [x0, x5]
  403644:	add	w4, w2, #0x2
  403648:	and	w1, w3, #0x40
  40364c:	and	w4, w4, #0xffff
  403650:	tbz	w3, #11, 40379c <ferror@plt+0x1dbc>
  403654:	cmp	w1, #0x0
  403658:	mov	w5, #0x53                  	// #83
  40365c:	mov	w1, #0x73                  	// #115
  403660:	csel	w1, w1, w5, ne  // ne = any
  403664:	and	x4, x4, #0xffff
  403668:	add	w5, w2, #0x3
  40366c:	and	x5, x5, #0x7
  403670:	tst	x3, #0x20
  403674:	mov	w6, #0x2d                  	// #45
  403678:	strb	w1, [x0, x4]
  40367c:	add	w4, w2, #0x4
  403680:	and	x4, x4, #0xf
  403684:	mov	w1, #0x72                  	// #114
  403688:	csel	w1, w1, w6, ne  // ne = any
  40368c:	tst	x3, #0x10
  403690:	strb	w1, [x0, x5]
  403694:	mov	w1, #0x77                  	// #119
  403698:	csel	w1, w1, w6, ne  // ne = any
  40369c:	strb	w1, [x0, x4]
  4036a0:	add	w5, w2, #0x5
  4036a4:	and	w1, w3, #0x8
  4036a8:	and	w5, w5, #0xffff
  4036ac:	tbz	w3, #10, 4037ac <ferror@plt+0x1dcc>
  4036b0:	cmp	w1, #0x0
  4036b4:	mov	w4, #0x53                  	// #83
  4036b8:	mov	w1, #0x73                  	// #115
  4036bc:	csel	w1, w1, w4, ne  // ne = any
  4036c0:	and	x5, x5, #0xffff
  4036c4:	add	w4, w2, #0x6
  4036c8:	and	x4, x4, #0xf
  4036cc:	tst	x3, #0x4
  4036d0:	mov	w6, #0x2d                  	// #45
  4036d4:	strb	w1, [x0, x5]
  4036d8:	add	w5, w2, #0x7
  4036dc:	and	x5, x5, #0xf
  4036e0:	mov	w1, #0x72                  	// #114
  4036e4:	csel	w1, w1, w6, ne  // ne = any
  4036e8:	tst	x3, #0x2
  4036ec:	strb	w1, [x0, x4]
  4036f0:	mov	w1, #0x77                  	// #119
  4036f4:	csel	w1, w1, w6, ne  // ne = any
  4036f8:	strb	w1, [x0, x5]
  4036fc:	add	w4, w2, #0x8
  403700:	and	w1, w3, #0x1
  403704:	and	w4, w4, #0xffff
  403708:	tbz	w3, #9, 4037bc <ferror@plt+0x1ddc>
  40370c:	cmp	w1, #0x0
  403710:	mov	w3, #0x54                  	// #84
  403714:	mov	w1, #0x74                  	// #116
  403718:	csel	w1, w1, w3, ne  // ne = any
  40371c:	and	x3, x4, #0xffff
  403720:	add	w2, w2, #0x9
  403724:	and	x2, x2, #0xffff
  403728:	strb	w1, [x0, x3]
  40372c:	strb	wzr, [x0, x2]
  403730:	ret
  403734:	cmp	w1, #0xa, lsl #12
  403738:	b.ne	403744 <ferror@plt+0x1d64>  // b.any
  40373c:	mov	w1, #0x6c                  	// #108
  403740:	b	40360c <ferror@plt+0x1c2c>
  403744:	cmp	w1, #0x2, lsl #12
  403748:	b.ne	403754 <ferror@plt+0x1d74>  // b.any
  40374c:	mov	w1, #0x63                  	// #99
  403750:	b	40360c <ferror@plt+0x1c2c>
  403754:	cmp	w1, #0x6, lsl #12
  403758:	b.ne	403764 <ferror@plt+0x1d84>  // b.any
  40375c:	mov	w1, #0x62                  	// #98
  403760:	b	40360c <ferror@plt+0x1c2c>
  403764:	cmp	w1, #0xc, lsl #12
  403768:	b.ne	403774 <ferror@plt+0x1d94>  // b.any
  40376c:	mov	w1, #0x73                  	// #115
  403770:	b	40360c <ferror@plt+0x1c2c>
  403774:	cmp	w1, #0x1, lsl #12
  403778:	b.ne	403784 <ferror@plt+0x1da4>  // b.any
  40377c:	mov	w1, #0x70                  	// #112
  403780:	b	40360c <ferror@plt+0x1c2c>
  403784:	cmp	w1, #0x8, lsl #12
  403788:	b.ne	403794 <ferror@plt+0x1db4>  // b.any
  40378c:	mov	w1, #0x2d                  	// #45
  403790:	b	40360c <ferror@plt+0x1c2c>
  403794:	mov	w2, #0x0                   	// #0
  403798:	b	403614 <ferror@plt+0x1c34>
  40379c:	cmp	w1, #0x0
  4037a0:	mov	w1, #0x78                  	// #120
  4037a4:	csel	w1, w1, w6, ne  // ne = any
  4037a8:	b	403664 <ferror@plt+0x1c84>
  4037ac:	cmp	w1, #0x0
  4037b0:	mov	w1, #0x78                  	// #120
  4037b4:	csel	w1, w1, w6, ne  // ne = any
  4037b8:	b	4036c0 <ferror@plt+0x1ce0>
  4037bc:	cmp	w1, #0x0
  4037c0:	mov	w1, #0x78                  	// #120
  4037c4:	csel	w1, w1, w6, ne  // ne = any
  4037c8:	b	40371c <ferror@plt+0x1d3c>
  4037cc:	stp	x29, x30, [sp, #-96]!
  4037d0:	mov	x29, sp
  4037d4:	stp	x19, x20, [sp, #16]
  4037d8:	stp	x21, x22, [sp, #32]
  4037dc:	add	x21, sp, #0x38
  4037e0:	tbz	w0, #1, 4038f4 <ferror@plt+0x1f14>
  4037e4:	add	x4, x21, #0x1
  4037e8:	mov	w2, #0x20                  	// #32
  4037ec:	strb	w2, [sp, #56]
  4037f0:	mov	w2, #0xa                   	// #10
  4037f4:	mov	x3, #0x1                   	// #1
  4037f8:	lsl	x5, x3, x2
  4037fc:	cmp	x1, x5
  403800:	b.cc	403810 <ferror@plt+0x1e30>  // b.lo, b.ul, b.last
  403804:	add	w2, w2, #0xa
  403808:	cmp	w2, #0x46
  40380c:	b.ne	4037f8 <ferror@plt+0x1e18>  // b.any
  403810:	subs	w5, w2, #0xa
  403814:	b.eq	4038fc <ferror@plt+0x1f1c>  // b.none
  403818:	mov	w3, #0xa                   	// #10
  40381c:	udiv	w3, w5, w3
  403820:	sxtw	x3, w3
  403824:	adrp	x6, 405000 <ferror@plt+0x3620>
  403828:	add	x6, x6, #0x265
  40382c:	ldrsb	w6, [x3, x6]
  403830:	cbz	w5, 403904 <ferror@plt+0x1f24>
  403834:	mov	x19, #0xffffffffffffffff    	// #-1
  403838:	lsr	x20, x1, x5
  40383c:	lsl	x19, x19, x5
  403840:	bic	x1, x1, x19
  403844:	mov	x3, x4
  403848:	strb	w6, [x3], #1
  40384c:	tbz	w0, #0, 403864 <ferror@plt+0x1e84>
  403850:	cmp	w6, #0x42
  403854:	b.eq	403864 <ferror@plt+0x1e84>  // b.none
  403858:	add	x3, x4, #0x3
  40385c:	mov	w5, #0x4269                	// #17001
  403860:	sturh	w5, [x4, #1]
  403864:	strb	wzr, [x3]
  403868:	add	x22, sp, #0x40
  40386c:	cbz	x1, 403928 <ferror@plt+0x1f48>
  403870:	sub	w2, w2, #0x14
  403874:	lsr	x1, x1, x2
  403878:	tbz	w0, #2, 403910 <ferror@plt+0x1f30>
  40387c:	add	x1, x1, #0x5
  403880:	mov	x0, #0xa                   	// #10
  403884:	udiv	x19, x1, x0
  403888:	udiv	x1, x19, x0
  40388c:	msub	x0, x1, x0, x19
  403890:	cmp	x0, #0x0
  403894:	csel	x19, x19, x1, ne  // ne = any
  403898:	cbz	x19, 403928 <ferror@plt+0x1f48>
  40389c:	bl	401710 <localeconv@plt>
  4038a0:	cbz	x0, 4038b4 <ferror@plt+0x1ed4>
  4038a4:	ldr	x4, [x0]
  4038a8:	cbz	x4, 4038b4 <ferror@plt+0x1ed4>
  4038ac:	ldrsb	w1, [x4]
  4038b0:	cbnz	w1, 4038bc <ferror@plt+0x1edc>
  4038b4:	adrp	x0, 405000 <ferror@plt+0x3620>
  4038b8:	add	x4, x0, #0x263
  4038bc:	adrp	x2, 405000 <ferror@plt+0x3620>
  4038c0:	mov	x6, x21
  4038c4:	mov	x5, x19
  4038c8:	mov	w3, w20
  4038cc:	add	x2, x2, #0x26d
  4038d0:	mov	x0, x22
  4038d4:	mov	x1, #0x20                  	// #32
  4038d8:	bl	401700 <snprintf@plt>
  4038dc:	mov	x0, x22
  4038e0:	bl	4017b0 <strdup@plt>
  4038e4:	ldp	x19, x20, [sp, #16]
  4038e8:	ldp	x21, x22, [sp, #32]
  4038ec:	ldp	x29, x30, [sp], #96
  4038f0:	ret
  4038f4:	mov	x4, x21
  4038f8:	b	4037f0 <ferror@plt+0x1e10>
  4038fc:	mov	x3, #0x0                   	// #0
  403900:	b	403824 <ferror@plt+0x1e44>
  403904:	mov	w20, w1
  403908:	mov	x1, #0x0                   	// #0
  40390c:	b	403844 <ferror@plt+0x1e64>
  403910:	add	x1, x1, #0x32
  403914:	mov	x19, #0x64                  	// #100
  403918:	udiv	x19, x1, x19
  40391c:	cmp	x19, #0xa
  403920:	b.ne	403898 <ferror@plt+0x1eb8>  // b.any
  403924:	add	w20, w20, #0x1
  403928:	mov	x4, x21
  40392c:	mov	w3, w20
  403930:	mov	x0, x22
  403934:	adrp	x2, 405000 <ferror@plt+0x3620>
  403938:	mov	x1, #0x20                  	// #32
  40393c:	add	x2, x2, #0x277
  403940:	bl	401700 <snprintf@plt>
  403944:	b	4038dc <ferror@plt+0x1efc>
  403948:	cbnz	x0, 40396c <ferror@plt+0x1f8c>
  40394c:	mov	w0, #0xffffffff            	// #-1
  403950:	ret
  403954:	mov	w0, #0xffffffff            	// #-1
  403958:	ldp	x19, x20, [sp, #16]
  40395c:	ldp	x21, x22, [sp, #32]
  403960:	ldp	x23, x24, [sp, #48]
  403964:	ldp	x29, x30, [sp], #64
  403968:	ret
  40396c:	stp	x29, x30, [sp, #-64]!
  403970:	mov	x29, sp
  403974:	stp	x19, x20, [sp, #16]
  403978:	mov	x19, x0
  40397c:	stp	x21, x22, [sp, #32]
  403980:	stp	x23, x24, [sp, #48]
  403984:	ldrsb	w0, [x0]
  403988:	cbz	w0, 403954 <ferror@plt+0x1f74>
  40398c:	cmp	x1, #0x0
  403990:	mov	x22, x1
  403994:	mov	x23, x2
  403998:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40399c:	b.eq	403954 <ferror@plt+0x1f74>  // b.none
  4039a0:	mov	x24, x3
  4039a4:	cbz	x3, 403954 <ferror@plt+0x1f74>
  4039a8:	mov	x0, #0x0                   	// #0
  4039ac:	mov	x20, #0x0                   	// #0
  4039b0:	ldrsb	w1, [x19]
  4039b4:	cbnz	w1, 4039c0 <ferror@plt+0x1fe0>
  4039b8:	mov	x0, x20
  4039bc:	b	403958 <ferror@plt+0x1f78>
  4039c0:	cmp	x23, x20
  4039c4:	b.ls	403a28 <ferror@plt+0x2048>  // b.plast
  4039c8:	cmp	x0, #0x0
  4039cc:	csel	x0, x0, x19, ne  // ne = any
  4039d0:	cmp	w1, #0x2c
  4039d4:	ldrsb	w1, [x19, #1]
  4039d8:	csel	x21, x19, xzr, eq  // eq = none
  4039dc:	cbnz	w1, 403a1c <ferror@plt+0x203c>
  4039e0:	add	x21, x19, #0x1
  4039e4:	cmp	x0, x21
  4039e8:	b.cs	403954 <ferror@plt+0x1f74>  // b.hs, b.nlast
  4039ec:	sub	x1, x21, x0
  4039f0:	blr	x24
  4039f4:	mov	w1, w0
  4039f8:	cmn	w0, #0x1
  4039fc:	b.eq	403954 <ferror@plt+0x1f74>  // b.none
  403a00:	str	w1, [x22, x20, lsl #2]
  403a04:	add	x0, x20, #0x1
  403a08:	ldrsb	w1, [x21]
  403a0c:	cbz	w1, 403958 <ferror@plt+0x1f78>
  403a10:	mov	x20, x0
  403a14:	mov	x0, #0x0                   	// #0
  403a18:	b	403a20 <ferror@plt+0x2040>
  403a1c:	cbnz	x21, 4039e4 <ferror@plt+0x2004>
  403a20:	add	x19, x19, #0x1
  403a24:	b	4039b0 <ferror@plt+0x1fd0>
  403a28:	mov	w0, #0xfffffffe            	// #-2
  403a2c:	b	403958 <ferror@plt+0x1f78>
  403a30:	cbz	x0, 403aa4 <ferror@plt+0x20c4>
  403a34:	stp	x29, x30, [sp, #-32]!
  403a38:	mov	x29, sp
  403a3c:	str	x19, [sp, #16]
  403a40:	mov	x19, x3
  403a44:	mov	x3, x4
  403a48:	ldrsb	w4, [x0]
  403a4c:	cbz	w4, 403aac <ferror@plt+0x20cc>
  403a50:	cbz	x19, 403aac <ferror@plt+0x20cc>
  403a54:	ldr	x5, [x19]
  403a58:	cmp	x5, x2
  403a5c:	b.hi	403aac <ferror@plt+0x20cc>  // b.pmore
  403a60:	cmp	w4, #0x2b
  403a64:	b.ne	403a9c <ferror@plt+0x20bc>  // b.any
  403a68:	add	x0, x0, #0x1
  403a6c:	ldr	x4, [x19]
  403a70:	sub	x2, x2, x4
  403a74:	add	x1, x1, x4, lsl #2
  403a78:	bl	403948 <ferror@plt+0x1f68>
  403a7c:	cmp	w0, #0x0
  403a80:	b.le	403a90 <ferror@plt+0x20b0>
  403a84:	ldr	x1, [x19]
  403a88:	add	x1, x1, w0, sxtw
  403a8c:	str	x1, [x19]
  403a90:	ldr	x19, [sp, #16]
  403a94:	ldp	x29, x30, [sp], #32
  403a98:	ret
  403a9c:	str	xzr, [x19]
  403aa0:	b	403a6c <ferror@plt+0x208c>
  403aa4:	mov	w0, #0xffffffff            	// #-1
  403aa8:	ret
  403aac:	mov	w0, #0xffffffff            	// #-1
  403ab0:	b	403a90 <ferror@plt+0x20b0>
  403ab4:	cmp	x0, #0x0
  403ab8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403abc:	b.eq	403b74 <ferror@plt+0x2194>  // b.none
  403ac0:	stp	x29, x30, [sp, #-64]!
  403ac4:	mov	x29, sp
  403ac8:	stp	x19, x20, [sp, #16]
  403acc:	mov	x20, x1
  403ad0:	stp	x21, x22, [sp, #32]
  403ad4:	str	x23, [sp, #48]
  403ad8:	cbz	x1, 403b7c <ferror@plt+0x219c>
  403adc:	mov	x22, x2
  403ae0:	mov	x19, x0
  403ae4:	mov	w23, #0x1                   	// #1
  403ae8:	mov	x0, #0x0                   	// #0
  403aec:	ldrsb	w1, [x19]
  403af0:	cbz	w1, 403b48 <ferror@plt+0x2168>
  403af4:	cmp	x0, #0x0
  403af8:	csel	x0, x0, x19, ne  // ne = any
  403afc:	cmp	w1, #0x2c
  403b00:	ldrsb	w1, [x19, #1]
  403b04:	csel	x21, x19, xzr, eq  // eq = none
  403b08:	cbnz	w1, 403b60 <ferror@plt+0x2180>
  403b0c:	add	x21, x19, #0x1
  403b10:	cmp	x0, x21
  403b14:	b.cs	403b84 <ferror@plt+0x21a4>  // b.hs, b.nlast
  403b18:	sub	x1, x21, x0
  403b1c:	blr	x22
  403b20:	tbnz	w0, #31, 403b4c <ferror@plt+0x216c>
  403b24:	asr	w1, w0, #3
  403b28:	and	w3, w0, #0x7
  403b2c:	sxtw	x1, w1
  403b30:	lsl	w3, w23, w3
  403b34:	ldrb	w0, [x20, x1]
  403b38:	orr	w3, w3, w0
  403b3c:	strb	w3, [x20, x1]
  403b40:	ldrsb	w0, [x21]
  403b44:	cbnz	w0, 403b6c <ferror@plt+0x218c>
  403b48:	mov	w0, #0x0                   	// #0
  403b4c:	ldp	x19, x20, [sp, #16]
  403b50:	ldp	x21, x22, [sp, #32]
  403b54:	ldr	x23, [sp, #48]
  403b58:	ldp	x29, x30, [sp], #64
  403b5c:	ret
  403b60:	cbnz	x21, 403b10 <ferror@plt+0x2130>
  403b64:	add	x19, x19, #0x1
  403b68:	b	403aec <ferror@plt+0x210c>
  403b6c:	mov	x0, #0x0                   	// #0
  403b70:	b	403b64 <ferror@plt+0x2184>
  403b74:	mov	w0, #0xffffffea            	// #-22
  403b78:	ret
  403b7c:	mov	w0, #0xffffffea            	// #-22
  403b80:	b	403b4c <ferror@plt+0x216c>
  403b84:	mov	w0, #0xffffffff            	// #-1
  403b88:	b	403b4c <ferror@plt+0x216c>
  403b8c:	cmp	x0, #0x0
  403b90:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403b94:	b.eq	403c30 <ferror@plt+0x2250>  // b.none
  403b98:	stp	x29, x30, [sp, #-48]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	mov	x20, x1
  403ba8:	stp	x21, x22, [sp, #32]
  403bac:	cbz	x1, 403c38 <ferror@plt+0x2258>
  403bb0:	mov	x22, x2
  403bb4:	mov	x19, x0
  403bb8:	mov	x0, #0x0                   	// #0
  403bbc:	ldrsb	w1, [x19]
  403bc0:	cbz	w1, 403c08 <ferror@plt+0x2228>
  403bc4:	cmp	x0, #0x0
  403bc8:	csel	x0, x0, x19, ne  // ne = any
  403bcc:	cmp	w1, #0x2c
  403bd0:	ldrsb	w1, [x19, #1]
  403bd4:	csel	x21, x19, xzr, eq  // eq = none
  403bd8:	cbnz	w1, 403c1c <ferror@plt+0x223c>
  403bdc:	add	x21, x19, #0x1
  403be0:	cmp	x0, x21
  403be4:	b.cs	403c40 <ferror@plt+0x2260>  // b.hs, b.nlast
  403be8:	sub	x1, x21, x0
  403bec:	blr	x22
  403bf0:	tbnz	x0, #63, 403c0c <ferror@plt+0x222c>
  403bf4:	ldr	x1, [x20]
  403bf8:	orr	x0, x1, x0
  403bfc:	str	x0, [x20]
  403c00:	ldrsb	w0, [x21]
  403c04:	cbnz	w0, 403c28 <ferror@plt+0x2248>
  403c08:	mov	w0, #0x0                   	// #0
  403c0c:	ldp	x19, x20, [sp, #16]
  403c10:	ldp	x21, x22, [sp, #32]
  403c14:	ldp	x29, x30, [sp], #48
  403c18:	ret
  403c1c:	cbnz	x21, 403be0 <ferror@plt+0x2200>
  403c20:	add	x19, x19, #0x1
  403c24:	b	403bbc <ferror@plt+0x21dc>
  403c28:	mov	x0, #0x0                   	// #0
  403c2c:	b	403c20 <ferror@plt+0x2240>
  403c30:	mov	w0, #0xffffffea            	// #-22
  403c34:	ret
  403c38:	mov	w0, #0xffffffea            	// #-22
  403c3c:	b	403c0c <ferror@plt+0x222c>
  403c40:	mov	w0, #0xffffffff            	// #-1
  403c44:	b	403c0c <ferror@plt+0x222c>
  403c48:	stp	x29, x30, [sp, #-80]!
  403c4c:	mov	x29, sp
  403c50:	stp	x19, x20, [sp, #16]
  403c54:	stp	x21, x22, [sp, #32]
  403c58:	stp	x23, x24, [sp, #48]
  403c5c:	str	xzr, [sp, #72]
  403c60:	cbnz	x0, 403c7c <ferror@plt+0x229c>
  403c64:	mov	w0, #0x0                   	// #0
  403c68:	ldp	x19, x20, [sp, #16]
  403c6c:	ldp	x21, x22, [sp, #32]
  403c70:	ldp	x23, x24, [sp, #48]
  403c74:	ldp	x29, x30, [sp], #80
  403c78:	ret
  403c7c:	str	w3, [x1]
  403c80:	mov	x19, x0
  403c84:	str	w3, [x2]
  403c88:	mov	x23, x1
  403c8c:	mov	x21, x2
  403c90:	mov	w22, w3
  403c94:	bl	401980 <__errno_location@plt>
  403c98:	str	wzr, [x0]
  403c9c:	mov	x20, x0
  403ca0:	add	x24, sp, #0x48
  403ca4:	ldrsb	w0, [x19]
  403ca8:	cmp	w0, #0x3a
  403cac:	b.ne	403cf0 <ferror@plt+0x2310>  // b.any
  403cb0:	add	x19, x19, #0x1
  403cb4:	mov	x1, x24
  403cb8:	mov	x0, x19
  403cbc:	mov	w2, #0xa                   	// #10
  403cc0:	bl	401880 <strtol@plt>
  403cc4:	str	w0, [x21]
  403cc8:	ldr	w0, [x20]
  403ccc:	cbnz	w0, 403ce8 <ferror@plt+0x2308>
  403cd0:	ldr	x0, [sp, #72]
  403cd4:	cbz	x0, 403ce8 <ferror@plt+0x2308>
  403cd8:	ldrsb	w1, [x0]
  403cdc:	cbnz	w1, 403ce8 <ferror@plt+0x2308>
  403ce0:	cmp	x0, x19
  403ce4:	b.ne	403c64 <ferror@plt+0x2284>  // b.any
  403ce8:	mov	w0, #0xffffffff            	// #-1
  403cec:	b	403c68 <ferror@plt+0x2288>
  403cf0:	mov	x1, x24
  403cf4:	mov	x0, x19
  403cf8:	mov	w2, #0xa                   	// #10
  403cfc:	bl	401880 <strtol@plt>
  403d00:	str	w0, [x23]
  403d04:	str	w0, [x21]
  403d08:	ldr	w0, [x20]
  403d0c:	cbnz	w0, 403ce8 <ferror@plt+0x2308>
  403d10:	ldr	x4, [sp, #72]
  403d14:	cbz	x4, 403ce8 <ferror@plt+0x2308>
  403d18:	cmp	x4, x19
  403d1c:	b.eq	403ce8 <ferror@plt+0x2308>  // b.none
  403d20:	ldrsb	w1, [x4]
  403d24:	cmp	w1, #0x3a
  403d28:	b.ne	403d3c <ferror@plt+0x235c>  // b.any
  403d2c:	ldrsb	w1, [x4, #1]
  403d30:	cbnz	w1, 403d44 <ferror@plt+0x2364>
  403d34:	str	w22, [x21]
  403d38:	b	403c68 <ferror@plt+0x2288>
  403d3c:	cmp	w1, #0x2d
  403d40:	b.ne	403c64 <ferror@plt+0x2284>  // b.any
  403d44:	add	x19, x4, #0x1
  403d48:	str	wzr, [x20]
  403d4c:	str	xzr, [sp, #72]
  403d50:	b	403cb4 <ferror@plt+0x22d4>
  403d54:	stp	x29, x30, [sp, #-80]!
  403d58:	mov	x29, sp
  403d5c:	stp	x19, x20, [sp, #16]
  403d60:	mov	x19, x1
  403d64:	stp	x21, x22, [sp, #32]
  403d68:	add	x22, sp, #0x40
  403d6c:	str	x23, [sp, #48]
  403d70:	add	x23, sp, #0x48
  403d74:	cmp	x0, #0x0
  403d78:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403d7c:	b.ne	403d88 <ferror@plt+0x23a8>  // b.any
  403d80:	mov	w0, #0x0                   	// #0
  403d84:	b	403e10 <ferror@plt+0x2430>
  403d88:	mov	x1, x22
  403d8c:	bl	4029c8 <ferror@plt+0xfe8>
  403d90:	mov	x1, x23
  403d94:	mov	x20, x0
  403d98:	mov	x0, x19
  403d9c:	bl	4029c8 <ferror@plt+0xfe8>
  403da0:	mov	x19, x0
  403da4:	ldp	x21, x0, [sp, #64]
  403da8:	adds	x1, x21, x0
  403dac:	b.eq	403e0c <ferror@plt+0x242c>  // b.none
  403db0:	cmp	x1, #0x1
  403db4:	b.ne	403dd8 <ferror@plt+0x23f8>  // b.any
  403db8:	cbz	x20, 403dc8 <ferror@plt+0x23e8>
  403dbc:	ldrsb	w1, [x20]
  403dc0:	cmp	w1, #0x2f
  403dc4:	b.eq	403e0c <ferror@plt+0x242c>  // b.none
  403dc8:	cbz	x19, 403d80 <ferror@plt+0x23a0>
  403dcc:	ldrsb	w1, [x19]
  403dd0:	cmp	w1, #0x2f
  403dd4:	b.eq	403e0c <ferror@plt+0x242c>  // b.none
  403dd8:	cmp	x20, #0x0
  403ddc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403de0:	b.eq	403d80 <ferror@plt+0x23a0>  // b.none
  403de4:	cmp	x21, x0
  403de8:	b.ne	403d80 <ferror@plt+0x23a0>  // b.any
  403dec:	mov	x2, x21
  403df0:	mov	x1, x19
  403df4:	mov	x0, x20
  403df8:	bl	401750 <strncmp@plt>
  403dfc:	cbnz	w0, 403d80 <ferror@plt+0x23a0>
  403e00:	add	x0, x20, x21
  403e04:	add	x19, x19, x21
  403e08:	b	403d74 <ferror@plt+0x2394>
  403e0c:	mov	w0, #0x1                   	// #1
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	ldp	x21, x22, [sp, #32]
  403e18:	ldr	x23, [sp, #48]
  403e1c:	ldp	x29, x30, [sp], #80
  403e20:	ret
  403e24:	stp	x29, x30, [sp, #-64]!
  403e28:	mov	x29, sp
  403e2c:	stp	x19, x20, [sp, #16]
  403e30:	stp	x21, x22, [sp, #32]
  403e34:	mov	x21, x1
  403e38:	orr	x1, x0, x1
  403e3c:	stp	x23, x24, [sp, #48]
  403e40:	cbnz	x1, 403e60 <ferror@plt+0x2480>
  403e44:	adrp	x0, 404000 <ferror@plt+0x2620>
  403e48:	add	x0, x0, #0x989
  403e4c:	ldp	x19, x20, [sp, #16]
  403e50:	ldp	x21, x22, [sp, #32]
  403e54:	ldp	x23, x24, [sp, #48]
  403e58:	ldp	x29, x30, [sp], #64
  403e5c:	b	4017b0 <strdup@plt>
  403e60:	mov	x23, x0
  403e64:	mov	x22, x2
  403e68:	cbnz	x0, 403e88 <ferror@plt+0x24a8>
  403e6c:	mov	x0, x21
  403e70:	mov	x1, x2
  403e74:	ldp	x19, x20, [sp, #16]
  403e78:	ldp	x21, x22, [sp, #32]
  403e7c:	ldp	x23, x24, [sp, #48]
  403e80:	ldp	x29, x30, [sp], #64
  403e84:	b	4018c0 <strndup@plt>
  403e88:	cbz	x21, 403e4c <ferror@plt+0x246c>
  403e8c:	bl	401640 <strlen@plt>
  403e90:	mov	x20, x0
  403e94:	mvn	x0, x0
  403e98:	cmp	x22, x0
  403e9c:	b.hi	403eec <ferror@plt+0x250c>  // b.pmore
  403ea0:	add	x24, x22, x20
  403ea4:	add	x0, x24, #0x1
  403ea8:	bl	401740 <malloc@plt>
  403eac:	mov	x19, x0
  403eb0:	cbz	x0, 403ed4 <ferror@plt+0x24f4>
  403eb4:	mov	x2, x20
  403eb8:	mov	x1, x23
  403ebc:	bl	401610 <memcpy@plt>
  403ec0:	mov	x2, x22
  403ec4:	mov	x1, x21
  403ec8:	add	x0, x19, x20
  403ecc:	bl	401610 <memcpy@plt>
  403ed0:	strb	wzr, [x19, x24]
  403ed4:	mov	x0, x19
  403ed8:	ldp	x19, x20, [sp, #16]
  403edc:	ldp	x21, x22, [sp, #32]
  403ee0:	ldp	x23, x24, [sp, #48]
  403ee4:	ldp	x29, x30, [sp], #64
  403ee8:	ret
  403eec:	mov	x19, #0x0                   	// #0
  403ef0:	b	403ed4 <ferror@plt+0x24f4>
  403ef4:	stp	x29, x30, [sp, #-32]!
  403ef8:	mov	x29, sp
  403efc:	stp	x19, x20, [sp, #16]
  403f00:	mov	x20, x0
  403f04:	mov	x19, x1
  403f08:	cbz	x1, 403f2c <ferror@plt+0x254c>
  403f0c:	mov	x0, x1
  403f10:	bl	401640 <strlen@plt>
  403f14:	mov	x2, x0
  403f18:	mov	x1, x19
  403f1c:	mov	x0, x20
  403f20:	ldp	x19, x20, [sp, #16]
  403f24:	ldp	x29, x30, [sp], #32
  403f28:	b	403e24 <ferror@plt+0x2444>
  403f2c:	mov	x2, #0x0                   	// #0
  403f30:	b	403f18 <ferror@plt+0x2538>
  403f34:	stp	x29, x30, [sp, #-288]!
  403f38:	mov	x29, sp
  403f3c:	str	x19, [sp, #16]
  403f40:	mov	x19, x0
  403f44:	add	x0, sp, #0x120
  403f48:	stp	x0, x0, [sp, #80]
  403f4c:	add	x0, sp, #0xf0
  403f50:	str	x0, [sp, #96]
  403f54:	mov	w0, #0xffffffd0            	// #-48
  403f58:	str	w0, [sp, #104]
  403f5c:	mov	w0, #0xffffff80            	// #-128
  403f60:	str	w0, [sp, #108]
  403f64:	add	x0, sp, #0x48
  403f68:	stp	x2, x3, [sp, #240]
  403f6c:	ldp	x2, x3, [sp, #80]
  403f70:	stp	x2, x3, [sp, #32]
  403f74:	ldp	x2, x3, [sp, #96]
  403f78:	stp	x2, x3, [sp, #48]
  403f7c:	add	x2, sp, #0x20
  403f80:	str	q0, [sp, #112]
  403f84:	str	q1, [sp, #128]
  403f88:	str	q2, [sp, #144]
  403f8c:	str	q3, [sp, #160]
  403f90:	str	q4, [sp, #176]
  403f94:	str	q5, [sp, #192]
  403f98:	str	q6, [sp, #208]
  403f9c:	str	q7, [sp, #224]
  403fa0:	stp	x4, x5, [sp, #256]
  403fa4:	stp	x6, x7, [sp, #272]
  403fa8:	bl	4018b0 <vasprintf@plt>
  403fac:	tbnz	w0, #31, 403fdc <ferror@plt+0x25fc>
  403fb0:	ldr	x1, [sp, #72]
  403fb4:	sxtw	x2, w0
  403fb8:	mov	x0, x19
  403fbc:	bl	403e24 <ferror@plt+0x2444>
  403fc0:	mov	x19, x0
  403fc4:	ldr	x0, [sp, #72]
  403fc8:	bl	401890 <free@plt>
  403fcc:	mov	x0, x19
  403fd0:	ldr	x19, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #288
  403fd8:	ret
  403fdc:	mov	x19, #0x0                   	// #0
  403fe0:	b	403fcc <ferror@plt+0x25ec>
  403fe4:	stp	x29, x30, [sp, #-80]!
  403fe8:	mov	x29, sp
  403fec:	stp	x23, x24, [sp, #48]
  403ff0:	ldr	x23, [x0]
  403ff4:	stp	x19, x20, [sp, #16]
  403ff8:	mov	x20, x0
  403ffc:	stp	x21, x22, [sp, #32]
  404000:	ldrsb	w0, [x23]
  404004:	cbz	w0, 404030 <ferror@plt+0x2650>
  404008:	mov	x0, x23
  40400c:	mov	x22, x1
  404010:	mov	x21, x2
  404014:	mov	w24, w3
  404018:	mov	x1, x2
  40401c:	bl	4018d0 <strspn@plt>
  404020:	add	x19, x23, x0
  404024:	ldrsb	w23, [x23, x0]
  404028:	cbnz	w23, 404038 <ferror@plt+0x2658>
  40402c:	str	x19, [x20]
  404030:	mov	x19, #0x0                   	// #0
  404034:	b	4040a4 <ferror@plt+0x26c4>
  404038:	cbz	w24, 4040ec <ferror@plt+0x270c>
  40403c:	adrp	x0, 405000 <ferror@plt+0x3620>
  404040:	mov	w1, w23
  404044:	add	x0, x0, #0x27c
  404048:	bl	4018e0 <strchr@plt>
  40404c:	cbz	x0, 4040bc <ferror@plt+0x26dc>
  404050:	add	x1, sp, #0x48
  404054:	add	x24, x19, #0x1
  404058:	mov	x0, x24
  40405c:	strb	w23, [sp, #72]
  404060:	strb	wzr, [sp, #73]
  404064:	bl	402a30 <ferror@plt+0x1050>
  404068:	add	x1, x19, x0
  40406c:	str	x0, [x22]
  404070:	ldrsb	w1, [x1, #1]
  404074:	cbz	w1, 40402c <ferror@plt+0x264c>
  404078:	cmp	w23, w1
  40407c:	b.ne	40402c <ferror@plt+0x264c>  // b.any
  404080:	add	x0, x0, #0x2
  404084:	add	x22, x19, x0
  404088:	ldrsb	w1, [x19, x0]
  40408c:	cbz	w1, 40409c <ferror@plt+0x26bc>
  404090:	mov	x0, x21
  404094:	bl	4018e0 <strchr@plt>
  404098:	cbz	x0, 40402c <ferror@plt+0x264c>
  40409c:	mov	x19, x24
  4040a0:	str	x22, [x20]
  4040a4:	mov	x0, x19
  4040a8:	ldp	x19, x20, [sp, #16]
  4040ac:	ldp	x21, x22, [sp, #32]
  4040b0:	ldp	x23, x24, [sp, #48]
  4040b4:	ldp	x29, x30, [sp], #80
  4040b8:	ret
  4040bc:	mov	x1, x21
  4040c0:	mov	x0, x19
  4040c4:	bl	402a30 <ferror@plt+0x1050>
  4040c8:	str	x0, [x22]
  4040cc:	add	x22, x19, x0
  4040d0:	ldrsb	w1, [x19, x0]
  4040d4:	cbz	w1, 4040e4 <ferror@plt+0x2704>
  4040d8:	mov	x0, x21
  4040dc:	bl	4018e0 <strchr@plt>
  4040e0:	cbz	x0, 40402c <ferror@plt+0x264c>
  4040e4:	str	x22, [x20]
  4040e8:	b	4040a4 <ferror@plt+0x26c4>
  4040ec:	mov	x1, x21
  4040f0:	mov	x0, x19
  4040f4:	bl	401950 <strcspn@plt>
  4040f8:	str	x0, [x22]
  4040fc:	add	x0, x19, x0
  404100:	str	x0, [x20]
  404104:	b	4040a4 <ferror@plt+0x26c4>
  404108:	stp	x29, x30, [sp, #-32]!
  40410c:	mov	x29, sp
  404110:	str	x19, [sp, #16]
  404114:	mov	x19, x0
  404118:	mov	x0, x19
  40411c:	bl	401780 <fgetc@plt>
  404120:	cmn	w0, #0x1
  404124:	b.eq	404140 <ferror@plt+0x2760>  // b.none
  404128:	cmp	w0, #0xa
  40412c:	b.ne	404118 <ferror@plt+0x2738>  // b.any
  404130:	mov	w0, #0x0                   	// #0
  404134:	ldr	x19, [sp, #16]
  404138:	ldp	x29, x30, [sp], #32
  40413c:	ret
  404140:	mov	w0, #0x1                   	// #1
  404144:	b	404134 <ferror@plt+0x2754>
  404148:	stp	x29, x30, [sp, #-64]!
  40414c:	mov	x29, sp
  404150:	stp	x19, x20, [sp, #16]
  404154:	adrp	x20, 415000 <ferror@plt+0x13620>
  404158:	add	x20, x20, #0xde0
  40415c:	stp	x21, x22, [sp, #32]
  404160:	adrp	x21, 415000 <ferror@plt+0x13620>
  404164:	add	x21, x21, #0xdd8
  404168:	sub	x20, x20, x21
  40416c:	mov	w22, w0
  404170:	stp	x23, x24, [sp, #48]
  404174:	mov	x23, x1
  404178:	mov	x24, x2
  40417c:	bl	4015d0 <memcpy@plt-0x40>
  404180:	cmp	xzr, x20, asr #3
  404184:	b.eq	4041b0 <ferror@plt+0x27d0>  // b.none
  404188:	asr	x20, x20, #3
  40418c:	mov	x19, #0x0                   	// #0
  404190:	ldr	x3, [x21, x19, lsl #3]
  404194:	mov	x2, x24
  404198:	add	x19, x19, #0x1
  40419c:	mov	x1, x23
  4041a0:	mov	w0, w22
  4041a4:	blr	x3
  4041a8:	cmp	x20, x19
  4041ac:	b.ne	404190 <ferror@plt+0x27b0>  // b.any
  4041b0:	ldp	x19, x20, [sp, #16]
  4041b4:	ldp	x21, x22, [sp, #32]
  4041b8:	ldp	x23, x24, [sp, #48]
  4041bc:	ldp	x29, x30, [sp], #64
  4041c0:	ret
  4041c4:	nop
  4041c8:	ret
  4041cc:	nop
  4041d0:	adrp	x2, 416000 <ferror@plt+0x14620>
  4041d4:	mov	x1, #0x0                   	// #0
  4041d8:	ldr	x2, [x2, #504]
  4041dc:	b	4016d0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004041e0 <.fini>:
  4041e0:	stp	x29, x30, [sp, #-16]!
  4041e4:	mov	x29, sp
  4041e8:	ldp	x29, x30, [sp], #16
  4041ec:	ret
