set search_path [list . /home/cad/eda/SYNOPSYS/Fusion_Compiler_2022_12_SP4/fusioncompiler/U-2022.12-SP4/dw/syn_ver /home/cad/eda/SYNOPSYS/Fusion_Compiler_2022_12_SP4/fusioncompiler/U-2022.12-SP4/dw/sim_ver /home/cad/eda/SYNOPSYS/Fusion_Compiler_2022_12_SP4/fusioncompiler/U-2022.12-SP4/libraries/syn scripts design_data ] 
analyze -format verilog  "router_rtl/router_fifo.v router_rtl/router_fsm.v router_rtl/router_reg.v router_rtl/router_sync.v router_rtl/router_top.v" 
C/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router
/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router_rtl/router_fifo.v
router_fifo
/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router_rtl/router_fsm.v
router_fsm
/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router_rtl/router_reg.v
router_reg
/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router_rtl/router_sync.v
router_sync
/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router_rtl/router_top.v
router_top
elaborate router_top
set_top_module router_top
