// Seed: 2212466856
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output wand id_7,
    output wor id_8,
    input uwire id_9,
    output tri id_10,
    input supply1 id_11
);
  wire id_13, id_14;
  wire id_15;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output supply1 id_8,
    input supply0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_8,
      id_2,
      id_6,
      id_8,
      id_3,
      id_6,
      id_3,
      id_9
  );
endmodule
