Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 15:26:10 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.869        0.000                      0                   83        0.228        0.000                      0                   83        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.869        0.000                      0                   83        0.228        0.000                      0                   83        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.049ns (30.539%)  route 2.386ns (69.461%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.467     7.741    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.351     8.092 r  display/D_sclk_q_i_1/O
                         net (fo=1, routed)           0.485     8.576    display/D_sclk_q_i_1_n_0
    SLICE_X31Y33         FDRE                                         r  display/D_sclk_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  display/D_sclk_q_reg/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X31Y33         FDRE (Setup_fdre_C_R)       -0.637    14.445    display/D_sclk_q_reg
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.053ns (30.470%)  route 2.403ns (69.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.505     8.597    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y35         FDRE (Setup_fdre_C_CE)      -0.408    14.676    display/D_pixel_idx_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.053ns (30.470%)  route 2.403ns (69.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.505     8.597    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y35         FDRE (Setup_fdre_C_CE)      -0.408    14.676    display/D_pixel_idx_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.053ns (30.470%)  route 2.403ns (69.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.505     8.597    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y35         FDRE (Setup_fdre_C_CE)      -0.408    14.676    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.053ns (30.470%)  route 2.403ns (69.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.505     8.597    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y35         FDRE (Setup_fdre_C_CE)      -0.408    14.676    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.053ns (31.298%)  route 2.311ns (68.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.413     8.506    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  display/D_pixel_idx_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.844    display/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.408    14.675    display/D_pixel_idx_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.053ns (31.298%)  route 2.311ns (68.702%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.413     8.506    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  display/D_pixel_idx_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.844    display/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X33Y34         FDRE (Setup_fdre_C_CE)      -0.408    14.675    display/D_pixel_idx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.053ns (31.691%)  route 2.270ns (68.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.372     8.464    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.372    14.695    display/D_pixel_idx_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.053ns (31.691%)  route 2.270ns (68.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.372     8.464    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.372    14.695    display/D_pixel_idx_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.053ns (31.691%)  route 2.270ns (68.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           1.033     6.631    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     6.755 f  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.401     7.156    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.118     7.274 r  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.464     7.738    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.355     8.093 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.372     8.464    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.438    14.843    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y34         FDRE (Setup_fdre_C_CE)      -0.372    14.695    display/D_pixel_idx_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.911%)  route 0.140ns (40.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.140     1.806    display/D_pixel_idx_q_reg[10]_0[3]
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  display/D_pixel_idx_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.851    display/D_pixel_idx_q[9]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.121     1.623    display/D_pixel_idx_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.978%)  route 0.106ns (30.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.106     1.755    display/D_pixel_idx_q_reg[10]_0[1]
    SLICE_X34Y34         LUT6 (Prop_lut6_I0_O)        0.098     1.853 r  display/D_pixel_idx_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.853    display/D_pixel_idx_q[8]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.121     1.623    display/D_pixel_idx_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=5, routed)           0.096     1.727    display/D_pixel_idx_q[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.099     1.826 r  display/D_pixel_idx_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    display/D_pixel_idx_q[3]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092     1.595    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.151     1.816    display/D_pixel_idx_q_reg[10]_0[4]
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  display/D_pixel_idx_q[10]_i_2/O
                         net (fo=1, routed)           0.000     1.861    display/D_pixel_idx_q[10]_i_2_n_0
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.121     1.623    display/D_pixel_idx_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.961%)  route 0.159ns (46.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  display/D_latch_blank_q_reg[1]/Q
                         net (fo=17, routed)          0.159     1.802    display/matlat_OBUF
    SLICE_X33Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.847 r  display/D_pixel_idx_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    display/D_pixel_idx_q[5]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  display/D_pixel_idx_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.092     1.608    display/D_pixel_idx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 D_pixeldata_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_rgb_data_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.841%)  route 0.196ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  D_pixeldata_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D_pixeldata_q_reg[0]/Q
                         net (fo=5, routed)           0.196     1.840    display/D[1]
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.063     1.599    display/D_rgb_data_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.644 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.814    reset_cond/D_stage_d[1]
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X33Y36         FDPE (Hold_fdpe_C_D)         0.066     1.569    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.644 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.820    reset_cond/D_stage_d[2]
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X33Y36         FDPE (Hold_fdpe_C_D)         0.070     1.573    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 D_pixeldata_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_rgb_data_0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.825%)  route 0.158ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  D_pixeldata_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  D_pixeldata_q_reg[1]/Q
                         net (fo=4, routed)           0.158     1.788    display/D[0]
    SLICE_X34Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.005     1.541    display/D_rgb_data_0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_sclk_counter_q_reg[1]/Q
                         net (fo=12, routed)          0.167     1.811    display/D_sclk_counter_q_reg[1]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    display/D_sclk_counter_d[5]
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.092     1.608    display/D_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   display/D_latch_blank_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y34   display/D_latch_blank_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y34   display/D_pixel_idx_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y34   display/D_pixel_idx_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y35   display/D_pixel_idx_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y35   display/D_pixel_idx_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y35   display/D_pixel_idx_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   display/D_latch_blank_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   display/D_latch_blank_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   display/D_pixel_idx_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   display/D_pixel_idx_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   D_pixeldata_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   display/D_latch_blank_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   display/D_latch_blank_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   display/D_pixel_idx_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34   display/D_pixel_idx_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.606ns  (logic 4.035ns (53.050%)  route 3.571ns (46.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=17, routed)          3.571     9.169    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         3.579    12.748 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000    12.748    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 4.044ns (54.050%)  route 3.438ns (45.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           3.438     9.099    mattop_OBUF[2]
    G1                   OBUF (Prop_obuf_I_O)         3.526    12.625 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.625    mattop[2]
    G1                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.040ns (54.484%)  route 3.375ns (45.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           3.375     9.037    matbot_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.522    12.559 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.559    matbot[0]
    H1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 4.167ns (56.400%)  route 3.222ns (43.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           3.222     8.841    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.689    12.531 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.531    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.094ns (55.574%)  route 3.273ns (44.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           3.273     8.932    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         3.576    12.508 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.508    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.047ns (54.953%)  route 3.317ns (45.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           3.317     8.978    matbot_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.529    12.507 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.507    matbot[2]
    J1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.025ns (54.968%)  route 3.297ns (45.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           3.297     8.895    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.569    12.463 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000    12.463    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.062ns (55.988%)  route 3.193ns (44.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           3.193     8.854    matbot_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         3.544    12.398 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.398    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 4.107ns (56.909%)  route 3.110ns (43.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           3.110     8.771    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         3.589    12.360 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.360    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 4.084ns (56.730%)  route 3.115ns (43.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           3.115     8.774    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    12.340 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.340    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.392ns (61.375%)  route 0.876ns (38.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.876     2.542    mataddr_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.769 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.769    mataddr[4]
    J4                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.396ns (59.986%)  route 0.931ns (40.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.931     2.597    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.829 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.829    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.366ns (56.821%)  route 1.038ns (43.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.038     2.704    mattop_OBUF[0]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.905 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.905    mattop[0]
    K5                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.409ns (57.036%)  route 1.061ns (42.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.061     2.727    matbot_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.971 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.971    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.393ns (55.794%)  route 1.104ns (44.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.104     2.770    matbot_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.999 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.999    matbot[2]
    J1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.430ns (56.914%)  route 1.083ns (43.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           1.083     2.748    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     4.014 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.014    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.387ns (55.191%)  route 1.126ns (44.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.126     2.792    matbot_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.015 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.015    matbot[0]
    H1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.420ns (56.456%)  route 1.096ns (43.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           1.096     2.745    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.272     4.018 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.018    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.409ns (55.564%)  route 1.127ns (44.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.127     2.770    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     4.038 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.038    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.453ns (57.305%)  route 1.083ns (42.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.083     2.749    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     4.038 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.038    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.634ns (32.242%)  route 3.434ns (67.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.694     4.204    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.328 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.739     5.067    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.634ns (32.242%)  route 3.434ns (67.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.694     4.204    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.328 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.739     5.067    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.634ns (32.242%)  route 3.434ns (67.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.694     4.204    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.328 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.739     5.067    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.634ns (32.242%)  route 3.434ns (67.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.694     4.204    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.328 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.739     5.067    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.322ns (17.315%)  route 1.540ns (82.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.550    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.267     1.862    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.322ns (17.315%)  route 1.540ns (82.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.550    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.267     1.862    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.322ns (17.315%)  route 1.540ns (82.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.550    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.267     1.862    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.322ns (17.315%)  route 1.540ns (82.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.550    reset_cond/rst_n_IBUF
    SLICE_X32Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.595 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.267     1.862    reset_cond/M_reset_cond_in
    SLICE_X33Y36         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





