create libxil.a
addlib C:/IMR_Projects/IMR/Acquire_FPGA/Vitis_Workspace/MicroBlaze_UART_Lite/MB_UART_L_Platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/uartlite/src/libuartlite.a
addlib C:/IMR_Projects/IMR/Acquire_FPGA/Vitis_Workspace/MicroBlaze_UART_Lite/MB_UART_L_Platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/tmrctr/src/libtmrctr.a
addlib C:/IMR_Projects/IMR/Acquire_FPGA/Vitis_Workspace/MicroBlaze_UART_Lite/MB_UART_L_Platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/intc/src/libintc.a
addlib C:/IMR_Projects/IMR/Acquire_FPGA/Vitis_Workspace/MicroBlaze_UART_Lite/MB_UART_L_Platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/gpio/src/libgpio.a
save
end
