// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax2_Pipeline_exp_and_bucket (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_we0,
        exp_x_31_d0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_we0,
        exp_x_30_d0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_we0,
        exp_x_29_d0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_we0,
        exp_x_28_d0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_we0,
        exp_x_27_d0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_we0,
        exp_x_26_d0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_we0,
        exp_x_25_d0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_we0,
        exp_x_24_d0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_we0,
        exp_x_23_d0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_we0,
        exp_x_22_d0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_we0,
        exp_x_21_d0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_we0,
        exp_x_20_d0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_we0,
        exp_x_19_d0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_we0,
        exp_x_18_d0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_we0,
        exp_x_17_d0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_we0,
        exp_x_16_d0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_we0,
        exp_x_15_d0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_we0,
        exp_x_14_d0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_we0,
        exp_x_13_d0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_we0,
        exp_x_12_d0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_we0,
        exp_x_11_d0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_we0,
        exp_x_10_d0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_we0,
        exp_x_9_d0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_we0,
        exp_x_8_d0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_we0,
        exp_x_7_d0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_we0,
        exp_x_6_d0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_we0,
        exp_x_5_d0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_we0,
        exp_x_4_d0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_we0,
        exp_x_3_d0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_we0,
        exp_x_2_d0,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_we0,
        exp_x_1_d0,
        exp_x_address0,
        exp_x_ce0,
        exp_x_we0,
        exp_x_d0,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        max_val_31,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        add104_3180_out,
        add104_3180_out_ap_vld,
        add104_3078_out,
        add104_3078_out_ap_vld,
        add104_2976_out,
        add104_2976_out_ap_vld,
        add104_2874_out,
        add104_2874_out_ap_vld,
        add104_2772_out,
        add104_2772_out_ap_vld,
        add104_2670_out,
        add104_2670_out_ap_vld,
        add104_2568_out,
        add104_2568_out_ap_vld,
        add104_2466_out,
        add104_2466_out_ap_vld,
        add104_2364_out,
        add104_2364_out_ap_vld,
        add104_2262_out,
        add104_2262_out_ap_vld,
        add104_2160_out,
        add104_2160_out_ap_vld,
        add104_2058_out,
        add104_2058_out_ap_vld,
        add104_1956_out,
        add104_1956_out_ap_vld,
        add104_1854_out,
        add104_1854_out_ap_vld,
        add104_1752_out,
        add104_1752_out_ap_vld,
        add104_1650_out,
        add104_1650_out_ap_vld,
        add104_1548_out,
        add104_1548_out_ap_vld,
        add104_1446_out,
        add104_1446_out_ap_vld,
        add104_1344_out,
        add104_1344_out_ap_vld,
        add104_1242_out,
        add104_1242_out_ap_vld,
        add104_1140_out,
        add104_1140_out_ap_vld,
        add104_1038_out,
        add104_1038_out_ap_vld,
        add104_936_out,
        add104_936_out_ap_vld,
        add104_834_out,
        add104_834_out_ap_vld,
        add104_732_out,
        add104_732_out_ap_vld,
        add104_630_out,
        add104_630_out_ap_vld,
        add104_528_out,
        add104_528_out_ap_vld,
        add104_426_out,
        add104_426_out_ap_vld,
        add104_324_out,
        add104_324_out_ap_vld,
        add104_222_out,
        add104_222_out_ap_vld,
        add104_120_out,
        add104_120_out_ap_vld,
        add10418_out,
        add10418_out_ap_vld,
        grp_fu_1521_p_din0,
        grp_fu_1521_p_din1,
        grp_fu_1521_p_opcode,
        grp_fu_1521_p_dout0,
        grp_fu_1521_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] exp_x_31_address0;
output   exp_x_31_ce0;
output   exp_x_31_we0;
output  [31:0] exp_x_31_d0;
output  [10:0] exp_x_30_address0;
output   exp_x_30_ce0;
output   exp_x_30_we0;
output  [31:0] exp_x_30_d0;
output  [10:0] exp_x_29_address0;
output   exp_x_29_ce0;
output   exp_x_29_we0;
output  [31:0] exp_x_29_d0;
output  [10:0] exp_x_28_address0;
output   exp_x_28_ce0;
output   exp_x_28_we0;
output  [31:0] exp_x_28_d0;
output  [10:0] exp_x_27_address0;
output   exp_x_27_ce0;
output   exp_x_27_we0;
output  [31:0] exp_x_27_d0;
output  [10:0] exp_x_26_address0;
output   exp_x_26_ce0;
output   exp_x_26_we0;
output  [31:0] exp_x_26_d0;
output  [10:0] exp_x_25_address0;
output   exp_x_25_ce0;
output   exp_x_25_we0;
output  [31:0] exp_x_25_d0;
output  [10:0] exp_x_24_address0;
output   exp_x_24_ce0;
output   exp_x_24_we0;
output  [31:0] exp_x_24_d0;
output  [10:0] exp_x_23_address0;
output   exp_x_23_ce0;
output   exp_x_23_we0;
output  [31:0] exp_x_23_d0;
output  [10:0] exp_x_22_address0;
output   exp_x_22_ce0;
output   exp_x_22_we0;
output  [31:0] exp_x_22_d0;
output  [10:0] exp_x_21_address0;
output   exp_x_21_ce0;
output   exp_x_21_we0;
output  [31:0] exp_x_21_d0;
output  [10:0] exp_x_20_address0;
output   exp_x_20_ce0;
output   exp_x_20_we0;
output  [31:0] exp_x_20_d0;
output  [10:0] exp_x_19_address0;
output   exp_x_19_ce0;
output   exp_x_19_we0;
output  [31:0] exp_x_19_d0;
output  [10:0] exp_x_18_address0;
output   exp_x_18_ce0;
output   exp_x_18_we0;
output  [31:0] exp_x_18_d0;
output  [10:0] exp_x_17_address0;
output   exp_x_17_ce0;
output   exp_x_17_we0;
output  [31:0] exp_x_17_d0;
output  [10:0] exp_x_16_address0;
output   exp_x_16_ce0;
output   exp_x_16_we0;
output  [31:0] exp_x_16_d0;
output  [10:0] exp_x_15_address0;
output   exp_x_15_ce0;
output   exp_x_15_we0;
output  [31:0] exp_x_15_d0;
output  [10:0] exp_x_14_address0;
output   exp_x_14_ce0;
output   exp_x_14_we0;
output  [31:0] exp_x_14_d0;
output  [10:0] exp_x_13_address0;
output   exp_x_13_ce0;
output   exp_x_13_we0;
output  [31:0] exp_x_13_d0;
output  [10:0] exp_x_12_address0;
output   exp_x_12_ce0;
output   exp_x_12_we0;
output  [31:0] exp_x_12_d0;
output  [10:0] exp_x_11_address0;
output   exp_x_11_ce0;
output   exp_x_11_we0;
output  [31:0] exp_x_11_d0;
output  [10:0] exp_x_10_address0;
output   exp_x_10_ce0;
output   exp_x_10_we0;
output  [31:0] exp_x_10_d0;
output  [10:0] exp_x_9_address0;
output   exp_x_9_ce0;
output   exp_x_9_we0;
output  [31:0] exp_x_9_d0;
output  [10:0] exp_x_8_address0;
output   exp_x_8_ce0;
output   exp_x_8_we0;
output  [31:0] exp_x_8_d0;
output  [10:0] exp_x_7_address0;
output   exp_x_7_ce0;
output   exp_x_7_we0;
output  [31:0] exp_x_7_d0;
output  [10:0] exp_x_6_address0;
output   exp_x_6_ce0;
output   exp_x_6_we0;
output  [31:0] exp_x_6_d0;
output  [10:0] exp_x_5_address0;
output   exp_x_5_ce0;
output   exp_x_5_we0;
output  [31:0] exp_x_5_d0;
output  [10:0] exp_x_4_address0;
output   exp_x_4_ce0;
output   exp_x_4_we0;
output  [31:0] exp_x_4_d0;
output  [10:0] exp_x_3_address0;
output   exp_x_3_ce0;
output   exp_x_3_we0;
output  [31:0] exp_x_3_d0;
output  [10:0] exp_x_2_address0;
output   exp_x_2_ce0;
output   exp_x_2_we0;
output  [31:0] exp_x_2_d0;
output  [10:0] exp_x_1_address0;
output   exp_x_1_ce0;
output   exp_x_1_we0;
output  [31:0] exp_x_1_d0;
output  [10:0] exp_x_address0;
output   exp_x_ce0;
output   exp_x_we0;
output  [31:0] exp_x_d0;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
input  [31:0] max_val_31;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [31:0] add104_3180_out;
output   add104_3180_out_ap_vld;
output  [31:0] add104_3078_out;
output   add104_3078_out_ap_vld;
output  [31:0] add104_2976_out;
output   add104_2976_out_ap_vld;
output  [31:0] add104_2874_out;
output   add104_2874_out_ap_vld;
output  [31:0] add104_2772_out;
output   add104_2772_out_ap_vld;
output  [31:0] add104_2670_out;
output   add104_2670_out_ap_vld;
output  [31:0] add104_2568_out;
output   add104_2568_out_ap_vld;
output  [31:0] add104_2466_out;
output   add104_2466_out_ap_vld;
output  [31:0] add104_2364_out;
output   add104_2364_out_ap_vld;
output  [31:0] add104_2262_out;
output   add104_2262_out_ap_vld;
output  [31:0] add104_2160_out;
output   add104_2160_out_ap_vld;
output  [31:0] add104_2058_out;
output   add104_2058_out_ap_vld;
output  [31:0] add104_1956_out;
output   add104_1956_out_ap_vld;
output  [31:0] add104_1854_out;
output   add104_1854_out_ap_vld;
output  [31:0] add104_1752_out;
output   add104_1752_out_ap_vld;
output  [31:0] add104_1650_out;
output   add104_1650_out_ap_vld;
output  [31:0] add104_1548_out;
output   add104_1548_out_ap_vld;
output  [31:0] add104_1446_out;
output   add104_1446_out_ap_vld;
output  [31:0] add104_1344_out;
output   add104_1344_out_ap_vld;
output  [31:0] add104_1242_out;
output   add104_1242_out_ap_vld;
output  [31:0] add104_1140_out;
output   add104_1140_out_ap_vld;
output  [31:0] add104_1038_out;
output   add104_1038_out_ap_vld;
output  [31:0] add104_936_out;
output   add104_936_out_ap_vld;
output  [31:0] add104_834_out;
output   add104_834_out_ap_vld;
output  [31:0] add104_732_out;
output   add104_732_out_ap_vld;
output  [31:0] add104_630_out;
output   add104_630_out_ap_vld;
output  [31:0] add104_528_out;
output   add104_528_out_ap_vld;
output  [31:0] add104_426_out;
output   add104_426_out_ap_vld;
output  [31:0] add104_324_out;
output   add104_324_out_ap_vld;
output  [31:0] add104_222_out;
output   add104_222_out_ap_vld;
output  [31:0] add104_120_out;
output   add104_120_out_ap_vld;
output  [31:0] add10418_out;
output   add10418_out_ap_vld;
output  [31:0] grp_fu_1521_p_din0;
output  [31:0] grp_fu_1521_p_din1;
output  [1:0] grp_fu_1521_p_opcode;
input  [31:0] grp_fu_1521_p_dout0;
output   grp_fu_1521_p_ce;

reg ap_idle;
reg exp_x_31_ce0;
reg exp_x_31_we0;
reg exp_x_30_ce0;
reg exp_x_30_we0;
reg exp_x_29_ce0;
reg exp_x_29_we0;
reg exp_x_28_ce0;
reg exp_x_28_we0;
reg exp_x_27_ce0;
reg exp_x_27_we0;
reg exp_x_26_ce0;
reg exp_x_26_we0;
reg exp_x_25_ce0;
reg exp_x_25_we0;
reg exp_x_24_ce0;
reg exp_x_24_we0;
reg exp_x_23_ce0;
reg exp_x_23_we0;
reg exp_x_22_ce0;
reg exp_x_22_we0;
reg exp_x_21_ce0;
reg exp_x_21_we0;
reg exp_x_20_ce0;
reg exp_x_20_we0;
reg exp_x_19_ce0;
reg exp_x_19_we0;
reg exp_x_18_ce0;
reg exp_x_18_we0;
reg exp_x_17_ce0;
reg exp_x_17_we0;
reg exp_x_16_ce0;
reg exp_x_16_we0;
reg exp_x_15_ce0;
reg exp_x_15_we0;
reg exp_x_14_ce0;
reg exp_x_14_we0;
reg exp_x_13_ce0;
reg exp_x_13_we0;
reg exp_x_12_ce0;
reg exp_x_12_we0;
reg exp_x_11_ce0;
reg exp_x_11_we0;
reg exp_x_10_ce0;
reg exp_x_10_we0;
reg exp_x_9_ce0;
reg exp_x_9_we0;
reg exp_x_8_ce0;
reg exp_x_8_we0;
reg exp_x_7_ce0;
reg exp_x_7_we0;
reg exp_x_6_ce0;
reg exp_x_6_we0;
reg exp_x_5_ce0;
reg exp_x_5_we0;
reg exp_x_4_ce0;
reg exp_x_4_we0;
reg exp_x_3_ce0;
reg exp_x_3_we0;
reg exp_x_2_ce0;
reg exp_x_2_we0;
reg exp_x_1_ce0;
reg exp_x_1_we0;
reg exp_x_ce0;
reg exp_x_we0;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg add104_3180_out_ap_vld;
reg add104_3078_out_ap_vld;
reg add104_2976_out_ap_vld;
reg add104_2874_out_ap_vld;
reg add104_2772_out_ap_vld;
reg add104_2670_out_ap_vld;
reg add104_2568_out_ap_vld;
reg add104_2466_out_ap_vld;
reg add104_2364_out_ap_vld;
reg add104_2262_out_ap_vld;
reg add104_2160_out_ap_vld;
reg add104_2058_out_ap_vld;
reg add104_1956_out_ap_vld;
reg add104_1854_out_ap_vld;
reg add104_1752_out_ap_vld;
reg add104_1650_out_ap_vld;
reg add104_1548_out_ap_vld;
reg add104_1446_out_ap_vld;
reg add104_1344_out_ap_vld;
reg add104_1242_out_ap_vld;
reg add104_1140_out_ap_vld;
reg add104_1038_out_ap_vld;
reg add104_936_out_ap_vld;
reg add104_834_out_ap_vld;
reg add104_732_out_ap_vld;
reg add104_630_out_ap_vld;
reg add104_528_out_ap_vld;
reg add104_426_out_ap_vld;
reg add104_324_out_ap_vld;
reg add104_222_out_ap_vld;
reg add104_120_out_ap_vld;
reg add10418_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln867_reg_2536;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln867_fu_1735_p2;
reg   [0:0] icmp_ln867_reg_2536_pp0_iter1_reg;
reg   [0:0] icmp_ln867_reg_2536_pp0_iter2_reg;
reg   [0:0] icmp_ln867_reg_2536_pp0_iter3_reg;
reg   [0:0] icmp_ln867_reg_2536_pp0_iter4_reg;
reg   [0:0] icmp_ln867_reg_2536_pp0_iter5_reg;
reg   [10:0] lshr_ln2_reg_2545;
reg   [10:0] lshr_ln2_reg_2545_pp0_iter1_reg;
reg   [10:0] lshr_ln2_reg_2545_pp0_iter2_reg;
reg   [10:0] lshr_ln2_reg_2545_pp0_iter3_reg;
reg   [10:0] lshr_ln2_reg_2545_pp0_iter4_reg;
reg   [31:0] x_0_load_reg_2705;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_state20_pp0_stage1_iter6;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] x_1_load_reg_2710;
reg   [31:0] x_2_load_reg_2715;
reg   [31:0] x_3_load_reg_2720;
reg   [31:0] x_4_load_reg_2725;
reg   [31:0] x_5_load_reg_2730;
reg   [31:0] x_6_load_reg_2735;
reg   [31:0] x_7_load_reg_2740;
reg   [31:0] x_8_load_reg_2745;
reg   [31:0] x_9_load_reg_2750;
reg   [31:0] x_10_load_reg_2755;
reg   [31:0] x_11_load_reg_2760;
reg   [31:0] x_12_load_reg_2765;
reg   [31:0] x_13_load_reg_2770;
reg   [31:0] x_14_load_reg_2775;
reg   [31:0] x_15_load_reg_2780;
reg   [31:0] x_0_load_3_reg_2785;
reg   [31:0] x_1_load_3_reg_2790;
reg   [31:0] x_2_load_3_reg_2795;
reg   [31:0] x_3_load_3_reg_2800;
reg   [31:0] x_4_load_3_reg_2805;
reg   [31:0] x_5_load_3_reg_2810;
reg   [31:0] x_6_load_3_reg_2815;
reg   [31:0] x_7_load_3_reg_2820;
reg   [31:0] x_8_load_3_reg_2825;
reg   [31:0] x_9_load_3_reg_2830;
reg   [31:0] x_10_load_3_reg_2835;
reg   [31:0] x_11_load_3_reg_2840;
reg   [31:0] x_12_load_3_reg_2845;
reg   [31:0] x_13_load_3_reg_2850;
reg   [31:0] x_14_load_3_reg_2855;
reg   [31:0] x_15_load_3_reg_2860;
reg   [31:0] x_assign_reg_2865;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_1396_p2;
reg   [31:0] x_assign_s_reg_2870;
wire   [31:0] grp_fu_1400_p2;
reg   [31:0] x_assign_1_reg_2875;
wire   [31:0] grp_fu_1404_p2;
reg   [31:0] x_assign_2_reg_2880;
wire   [31:0] grp_fu_1408_p2;
reg   [31:0] x_assign_3_reg_2885;
wire   [31:0] grp_fu_1412_p2;
reg   [31:0] x_assign_4_reg_2890;
wire   [31:0] grp_fu_1416_p2;
reg   [31:0] x_assign_5_reg_2895;
wire   [31:0] grp_fu_1420_p2;
reg   [31:0] x_assign_6_reg_2900;
wire   [31:0] grp_fu_1424_p2;
reg   [31:0] x_assign_7_reg_2905;
wire   [31:0] grp_fu_1428_p2;
reg   [31:0] x_assign_8_reg_2910;
wire   [31:0] grp_fu_1432_p2;
reg   [31:0] x_assign_9_reg_2915;
wire   [31:0] grp_fu_1436_p2;
reg   [31:0] x_assign_10_reg_2920;
wire   [31:0] grp_fu_1440_p2;
reg   [31:0] x_assign_11_reg_2925;
wire   [31:0] grp_fu_1444_p2;
reg   [31:0] x_assign_12_reg_2930;
wire   [31:0] grp_fu_1448_p2;
reg   [31:0] x_assign_13_reg_2935;
wire   [31:0] grp_fu_1452_p2;
reg   [31:0] x_assign_14_reg_2940;
wire   [31:0] grp_fu_1456_p2;
reg   [31:0] x_assign_15_reg_2945;
wire   [31:0] grp_fu_1460_p2;
reg   [31:0] x_assign_16_reg_2950;
wire   [31:0] grp_fu_1464_p2;
reg   [31:0] x_assign_17_reg_2955;
wire   [31:0] grp_fu_1468_p2;
reg   [31:0] x_assign_18_reg_2960;
wire   [31:0] grp_fu_1472_p2;
reg   [31:0] x_assign_19_reg_2965;
reg   [31:0] x_assign_20_reg_2970;
reg   [31:0] x_assign_21_reg_2975;
reg   [31:0] x_assign_22_reg_2980;
reg   [31:0] x_assign_23_reg_2985;
reg   [31:0] x_assign_24_reg_2990;
reg   [31:0] x_assign_25_reg_2995;
reg   [31:0] x_assign_26_reg_3000;
reg   [31:0] x_assign_27_reg_3005;
reg   [31:0] x_assign_28_reg_3010;
reg   [31:0] x_assign_29_reg_3015;
reg   [31:0] x_assign_30_reg_3020;
wire   [31:0] grp_fu_1480_p2;
reg   [31:0] ex_reg_3025;
wire   [63:0] zext_ln878_fu_1818_p1;
reg   [63:0] zext_ln878_reg_3030;
wire   [31:0] grp_fu_1486_p2;
reg   [31:0] ex_1_reg_3055;
wire   [31:0] grp_fu_1492_p2;
reg   [31:0] ex_2_reg_3060;
wire   [31:0] grp_fu_1498_p2;
reg   [31:0] ex_3_reg_3065;
wire   [31:0] grp_fu_1504_p2;
reg   [31:0] ex_4_reg_3070;
wire   [31:0] grp_fu_1510_p2;
reg   [31:0] ex_5_reg_3075;
wire   [31:0] grp_fu_1516_p2;
reg   [31:0] ex_6_reg_3080;
wire   [31:0] grp_fu_1522_p2;
reg   [31:0] ex_7_reg_3085;
wire   [31:0] grp_fu_1528_p2;
reg   [31:0] ex_8_reg_3090;
wire   [31:0] grp_fu_1534_p2;
reg   [31:0] ex_9_reg_3095;
wire   [31:0] grp_fu_1540_p2;
reg   [31:0] ex_10_reg_3100;
reg   [31:0] ex_11_reg_3110;
reg   [31:0] ex_12_reg_3115;
reg   [31:0] ex_13_reg_3120;
reg   [31:0] ex_14_reg_3125;
reg   [31:0] ex_15_reg_3130;
reg   [31:0] ex_16_reg_3135;
reg   [31:0] ex_17_reg_3140;
reg   [31:0] ex_18_reg_3145;
reg   [31:0] ex_19_reg_3150;
reg   [31:0] ex_20_reg_3155;
reg   [31:0] ex_21_reg_3160;
reg   [31:0] ex_22_reg_3215;
reg   [31:0] ex_23_reg_3220;
reg   [31:0] ex_24_reg_3225;
reg   [31:0] ex_25_reg_3230;
reg   [31:0] ex_26_reg_3235;
reg   [31:0] ex_27_reg_3240;
reg   [31:0] ex_28_reg_3245;
reg   [31:0] ex_29_reg_3250;
reg   [31:0] ex_30_reg_3255;
reg   [31:0] ex_31_reg_3260;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln876_fu_1751_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln876_1_fu_1787_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
reg   [31:0] partial_32_fu_214;
wire   [31:0] grp_fu_1476_p2;
reg   [31:0] ap_sig_allocacmp_partial_32_load;
wire    ap_loop_init;
reg   [31:0] partial_33_fu_218;
reg   [31:0] ap_sig_allocacmp_partial_33_load;
reg   [31:0] partial_34_fu_222;
reg   [31:0] ap_sig_allocacmp_partial_34_load;
reg   [31:0] partial_35_fu_226;
reg   [31:0] ap_sig_allocacmp_partial_35_load;
reg   [31:0] partial_36_fu_230;
reg   [31:0] ap_sig_allocacmp_partial_36_load;
reg   [31:0] partial_37_fu_234;
reg   [31:0] ap_sig_allocacmp_partial_37_load;
reg   [31:0] partial_38_fu_238;
reg   [31:0] ap_sig_allocacmp_partial_38_load;
reg   [31:0] partial_39_fu_242;
reg   [31:0] ap_sig_allocacmp_partial_39_load;
reg   [31:0] partial_40_fu_246;
reg   [31:0] ap_sig_allocacmp_partial_40_load;
reg   [31:0] partial_41_fu_250;
reg   [31:0] ap_sig_allocacmp_partial_41_load;
reg   [31:0] partial_42_fu_254;
reg   [31:0] ap_sig_allocacmp_partial_42_load;
reg   [31:0] partial_43_fu_258;
reg   [31:0] ap_sig_allocacmp_partial_43_load;
reg   [31:0] partial_44_fu_262;
reg   [31:0] ap_sig_allocacmp_partial_44_load;
reg   [31:0] partial_45_fu_266;
reg   [31:0] ap_sig_allocacmp_partial_45_load;
reg   [31:0] partial_46_fu_270;
reg   [31:0] ap_sig_allocacmp_partial_46_load;
reg   [31:0] partial_47_fu_274;
reg   [31:0] ap_sig_allocacmp_partial_47_load;
reg   [31:0] partial_48_fu_278;
reg   [31:0] ap_sig_allocacmp_partial_48_load;
reg   [31:0] partial_49_fu_282;
reg   [31:0] ap_sig_allocacmp_partial_49_load;
reg   [31:0] partial_50_fu_286;
reg   [31:0] ap_sig_allocacmp_partial_50_load;
reg   [31:0] partial_51_fu_290;
reg   [31:0] ap_sig_allocacmp_partial_51_load;
reg   [31:0] partial_52_fu_294;
reg   [31:0] ap_sig_allocacmp_partial_52_load;
reg   [31:0] partial_53_fu_298;
reg   [31:0] ap_sig_allocacmp_partial_53_load;
reg   [31:0] partial_54_fu_302;
reg   [31:0] ap_sig_allocacmp_partial_54_load;
reg   [31:0] partial_55_fu_306;
reg   [31:0] ap_sig_allocacmp_partial_55_load;
reg   [31:0] partial_56_fu_310;
reg   [31:0] ap_sig_allocacmp_partial_56_load;
reg   [31:0] partial_57_fu_314;
reg   [31:0] ap_sig_allocacmp_partial_57_load;
reg   [31:0] partial_58_fu_318;
reg   [31:0] ap_sig_allocacmp_partial_58_load;
reg   [31:0] partial_59_fu_322;
reg   [31:0] ap_sig_allocacmp_partial_59_load;
reg   [31:0] partial_60_fu_326;
reg   [31:0] ap_sig_allocacmp_partial_60_load;
reg   [31:0] partial_61_fu_330;
reg   [31:0] ap_sig_allocacmp_partial_61_load;
reg   [31:0] partial_62_fu_334;
reg   [31:0] ap_sig_allocacmp_partial_62_load;
reg   [31:0] partial_63_fu_338;
reg   [31:0] ap_sig_allocacmp_partial_63_load;
reg   [15:0] idx_fu_342;
wire   [15:0] add_ln867_fu_1807_p2;
reg   [15:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_1392_p0;
reg   [31:0] grp_fu_1392_p1;
reg   [31:0] grp_fu_1396_p0;
reg   [31:0] grp_fu_1396_p1;
reg   [31:0] grp_fu_1400_p0;
reg   [31:0] grp_fu_1400_p1;
reg   [31:0] grp_fu_1404_p0;
reg   [31:0] grp_fu_1404_p1;
reg   [31:0] grp_fu_1408_p0;
reg   [31:0] grp_fu_1408_p1;
reg   [31:0] grp_fu_1412_p0;
reg   [31:0] grp_fu_1412_p1;
reg   [31:0] grp_fu_1416_p0;
reg   [31:0] grp_fu_1416_p1;
reg   [31:0] grp_fu_1420_p0;
reg   [31:0] grp_fu_1420_p1;
reg   [31:0] grp_fu_1424_p0;
reg   [31:0] grp_fu_1424_p1;
reg   [31:0] grp_fu_1428_p0;
reg   [31:0] grp_fu_1428_p1;
reg   [31:0] grp_fu_1432_p0;
reg   [31:0] grp_fu_1432_p1;
reg   [31:0] grp_fu_1436_p0;
reg   [31:0] grp_fu_1436_p1;
reg   [31:0] grp_fu_1440_p0;
reg   [31:0] grp_fu_1440_p1;
reg   [31:0] grp_fu_1444_p0;
reg   [31:0] grp_fu_1444_p1;
reg   [31:0] grp_fu_1448_p0;
reg   [31:0] grp_fu_1448_p1;
reg   [31:0] grp_fu_1452_p0;
reg   [31:0] grp_fu_1452_p1;
reg   [31:0] grp_fu_1456_p0;
reg   [31:0] grp_fu_1456_p1;
reg   [31:0] grp_fu_1460_p0;
reg   [31:0] grp_fu_1460_p1;
reg   [31:0] grp_fu_1464_p0;
reg   [31:0] grp_fu_1464_p1;
reg   [31:0] grp_fu_1468_p0;
reg   [31:0] grp_fu_1468_p1;
reg   [31:0] grp_fu_1472_p0;
reg   [31:0] grp_fu_1472_p1;
reg   [31:0] grp_fu_1480_p1;
reg   [31:0] grp_fu_1486_p1;
reg   [31:0] grp_fu_1492_p1;
reg   [31:0] grp_fu_1498_p1;
reg   [31:0] grp_fu_1504_p1;
reg   [31:0] grp_fu_1510_p1;
reg   [31:0] grp_fu_1516_p1;
reg   [31:0] grp_fu_1522_p1;
reg   [31:0] grp_fu_1528_p1;
reg   [31:0] grp_fu_1534_p1;
reg   [31:0] grp_fu_1540_p1;
wire   [11:0] lshr_ln1_fu_1741_p4;
wire   [11:0] or_ln876_fu_1781_p2;
reg   [1:0] grp_fu_1392_opcode;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage0_00001;
reg   [1:0] grp_fu_1396_opcode;
reg   [1:0] grp_fu_1400_opcode;
reg   [1:0] grp_fu_1404_opcode;
reg   [1:0] grp_fu_1408_opcode;
reg   [1:0] grp_fu_1412_opcode;
reg   [1:0] grp_fu_1416_opcode;
reg   [1:0] grp_fu_1420_opcode;
reg   [1:0] grp_fu_1424_opcode;
reg   [1:0] grp_fu_1428_opcode;
reg   [1:0] grp_fu_1432_opcode;
reg   [1:0] grp_fu_1436_opcode;
reg   [1:0] grp_fu_1440_opcode;
reg   [1:0] grp_fu_1444_opcode;
reg   [1:0] grp_fu_1448_opcode;
reg   [1:0] grp_fu_1452_opcode;
reg   [1:0] grp_fu_1456_opcode;
reg   [1:0] grp_fu_1460_opcode;
reg   [1:0] grp_fu_1464_opcode;
reg   [1:0] grp_fu_1468_opcode;
reg   [1:0] grp_fu_1472_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter5_stage1;
reg    ap_idle_pp0_0to4;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to6;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1077(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1396_p0),
    .din1(grp_fu_1396_p1),
    .opcode(grp_fu_1396_opcode),
    .ce(1'b1),
    .dout(grp_fu_1396_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1078(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1400_p0),
    .din1(grp_fu_1400_p1),
    .opcode(grp_fu_1400_opcode),
    .ce(1'b1),
    .dout(grp_fu_1400_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1079(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1404_p0),
    .din1(grp_fu_1404_p1),
    .opcode(grp_fu_1404_opcode),
    .ce(1'b1),
    .dout(grp_fu_1404_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1080(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1408_p0),
    .din1(grp_fu_1408_p1),
    .opcode(grp_fu_1408_opcode),
    .ce(1'b1),
    .dout(grp_fu_1408_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1081(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1412_p0),
    .din1(grp_fu_1412_p1),
    .opcode(grp_fu_1412_opcode),
    .ce(1'b1),
    .dout(grp_fu_1412_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1082(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1416_p0),
    .din1(grp_fu_1416_p1),
    .opcode(grp_fu_1416_opcode),
    .ce(1'b1),
    .dout(grp_fu_1416_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1083(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1420_p0),
    .din1(grp_fu_1420_p1),
    .opcode(grp_fu_1420_opcode),
    .ce(1'b1),
    .dout(grp_fu_1420_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1084(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1424_p0),
    .din1(grp_fu_1424_p1),
    .opcode(grp_fu_1424_opcode),
    .ce(1'b1),
    .dout(grp_fu_1424_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1085(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1428_p0),
    .din1(grp_fu_1428_p1),
    .opcode(grp_fu_1428_opcode),
    .ce(1'b1),
    .dout(grp_fu_1428_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1086(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1432_p0),
    .din1(grp_fu_1432_p1),
    .opcode(grp_fu_1432_opcode),
    .ce(1'b1),
    .dout(grp_fu_1432_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1087(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1436_p0),
    .din1(grp_fu_1436_p1),
    .opcode(grp_fu_1436_opcode),
    .ce(1'b1),
    .dout(grp_fu_1436_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1088(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1440_p0),
    .din1(grp_fu_1440_p1),
    .opcode(grp_fu_1440_opcode),
    .ce(1'b1),
    .dout(grp_fu_1440_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1089(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1444_p0),
    .din1(grp_fu_1444_p1),
    .opcode(grp_fu_1444_opcode),
    .ce(1'b1),
    .dout(grp_fu_1444_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1090(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1448_p0),
    .din1(grp_fu_1448_p1),
    .opcode(grp_fu_1448_opcode),
    .ce(1'b1),
    .dout(grp_fu_1448_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1091(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1452_p0),
    .din1(grp_fu_1452_p1),
    .opcode(grp_fu_1452_opcode),
    .ce(1'b1),
    .dout(grp_fu_1452_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1092(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1456_p0),
    .din1(grp_fu_1456_p1),
    .opcode(grp_fu_1456_opcode),
    .ce(1'b1),
    .dout(grp_fu_1456_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1093(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1460_p0),
    .din1(grp_fu_1460_p1),
    .opcode(grp_fu_1460_opcode),
    .ce(1'b1),
    .dout(grp_fu_1460_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1094(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1464_p0),
    .din1(grp_fu_1464_p1),
    .opcode(grp_fu_1464_opcode),
    .ce(1'b1),
    .dout(grp_fu_1464_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1095(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1468_p0),
    .din1(grp_fu_1468_p1),
    .opcode(grp_fu_1468_opcode),
    .ce(1'b1),
    .dout(grp_fu_1468_p2)
);

activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_4_full_dsp_1_U1096(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1472_p0),
    .din1(grp_fu_1472_p1),
    .opcode(grp_fu_1472_opcode),
    .ce(1'b1),
    .dout(grp_fu_1472_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U1097(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_partial_32_load),
    .din1(ex_reg_3025),
    .ce(1'b1),
    .dout(grp_fu_1476_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1098(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1480_p1),
    .ce(1'b1),
    .dout(grp_fu_1480_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1099(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1486_p1),
    .ce(1'b1),
    .dout(grp_fu_1486_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1492_p1),
    .ce(1'b1),
    .dout(grp_fu_1492_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1498_p1),
    .ce(1'b1),
    .dout(grp_fu_1498_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1504_p1),
    .ce(1'b1),
    .dout(grp_fu_1504_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1510_p1),
    .ce(1'b1),
    .dout(grp_fu_1510_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1516_p1),
    .ce(1'b1),
    .dout(grp_fu_1516_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1522_p1),
    .ce(1'b1),
    .dout(grp_fu_1522_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1528_p1),
    .ce(1'b1),
    .dout(grp_fu_1528_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1534_p1),
    .ce(1'b1),
    .dout(grp_fu_1534_p2)
);

activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U1108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_1540_p1),
    .ce(1'b1),
    .dout(grp_fu_1540_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln867_fu_1735_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_342 <= add_ln867_fu_1807_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_342 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_32_fu_214 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        partial_32_fu_214 <= grp_fu_1476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_33_fu_218 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_33_fu_218 <= grp_fu_1436_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_34_fu_222 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_34_fu_222 <= grp_fu_1440_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_35_fu_226 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_35_fu_226 <= grp_fu_1444_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_36_fu_230 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_36_fu_230 <= grp_fu_1448_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_37_fu_234 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_37_fu_234 <= grp_fu_1452_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_38_fu_238 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_38_fu_238 <= grp_fu_1456_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_39_fu_242 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_39_fu_242 <= grp_fu_1460_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_40_fu_246 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_40_fu_246 <= grp_fu_1464_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_41_fu_250 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_41_fu_250 <= grp_fu_1468_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            partial_42_fu_254 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            partial_42_fu_254 <= grp_fu_1472_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_43_fu_258 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_43_fu_258 <= grp_fu_1521_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_44_fu_262 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_44_fu_262 <= grp_fu_1396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_45_fu_266 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_45_fu_266 <= grp_fu_1400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_46_fu_270 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_46_fu_270 <= grp_fu_1404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_47_fu_274 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_47_fu_274 <= grp_fu_1408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_48_fu_278 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_48_fu_278 <= grp_fu_1412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_49_fu_282 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_49_fu_282 <= grp_fu_1416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_50_fu_286 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_50_fu_286 <= grp_fu_1420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_51_fu_290 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_51_fu_290 <= grp_fu_1424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_52_fu_294 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_52_fu_294 <= grp_fu_1428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_53_fu_298 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_53_fu_298 <= grp_fu_1432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_54_fu_302 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_54_fu_302 <= grp_fu_1436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_55_fu_306 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_55_fu_306 <= grp_fu_1440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_56_fu_310 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_56_fu_310 <= grp_fu_1444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_57_fu_314 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_57_fu_314 <= grp_fu_1448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_58_fu_318 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_58_fu_318 <= grp_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_59_fu_322 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_59_fu_322 <= grp_fu_1456_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_60_fu_326 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_60_fu_326 <= grp_fu_1460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_61_fu_330 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_61_fu_330 <= grp_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_62_fu_334 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_62_fu_334 <= grp_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        partial_63_fu_338 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        partial_63_fu_338 <= grp_fu_1472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ex_10_reg_3100 <= grp_fu_1540_p2;
        ex_1_reg_3055 <= grp_fu_1486_p2;
        ex_2_reg_3060 <= grp_fu_1492_p2;
        ex_3_reg_3065 <= grp_fu_1498_p2;
        ex_4_reg_3070 <= grp_fu_1504_p2;
        ex_5_reg_3075 <= grp_fu_1510_p2;
        ex_6_reg_3080 <= grp_fu_1516_p2;
        ex_7_reg_3085 <= grp_fu_1522_p2;
        ex_8_reg_3090 <= grp_fu_1528_p2;
        ex_9_reg_3095 <= grp_fu_1534_p2;
        ex_reg_3025 <= grp_fu_1480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ex_11_reg_3110 <= grp_fu_1480_p2;
        ex_12_reg_3115 <= grp_fu_1486_p2;
        ex_13_reg_3120 <= grp_fu_1492_p2;
        ex_14_reg_3125 <= grp_fu_1498_p2;
        ex_15_reg_3130 <= grp_fu_1504_p2;
        ex_16_reg_3135 <= grp_fu_1510_p2;
        ex_17_reg_3140 <= grp_fu_1516_p2;
        ex_18_reg_3145 <= grp_fu_1522_p2;
        ex_19_reg_3150 <= grp_fu_1528_p2;
        ex_20_reg_3155 <= grp_fu_1534_p2;
        ex_21_reg_3160 <= grp_fu_1540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ex_22_reg_3215 <= grp_fu_1480_p2;
        ex_23_reg_3220 <= grp_fu_1486_p2;
        ex_24_reg_3225 <= grp_fu_1492_p2;
        ex_25_reg_3230 <= grp_fu_1498_p2;
        ex_26_reg_3235 <= grp_fu_1504_p2;
        ex_27_reg_3240 <= grp_fu_1510_p2;
        ex_28_reg_3245 <= grp_fu_1516_p2;
        ex_29_reg_3250 <= grp_fu_1522_p2;
        ex_30_reg_3255 <= grp_fu_1528_p2;
        ex_31_reg_3260 <= grp_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln867_reg_2536 <= icmp_ln867_fu_1735_p2;
        icmp_ln867_reg_2536_pp0_iter1_reg <= icmp_ln867_reg_2536;
        icmp_ln867_reg_2536_pp0_iter2_reg <= icmp_ln867_reg_2536_pp0_iter1_reg;
        icmp_ln867_reg_2536_pp0_iter3_reg <= icmp_ln867_reg_2536_pp0_iter2_reg;
        icmp_ln867_reg_2536_pp0_iter4_reg <= icmp_ln867_reg_2536_pp0_iter3_reg;
        icmp_ln867_reg_2536_pp0_iter5_reg <= icmp_ln867_reg_2536_pp0_iter4_reg;
        lshr_ln2_reg_2545_pp0_iter1_reg <= lshr_ln2_reg_2545;
        lshr_ln2_reg_2545_pp0_iter2_reg <= lshr_ln2_reg_2545_pp0_iter1_reg;
        lshr_ln2_reg_2545_pp0_iter3_reg <= lshr_ln2_reg_2545_pp0_iter2_reg;
        lshr_ln2_reg_2545_pp0_iter4_reg <= lshr_ln2_reg_2545_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln867_fu_1735_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_2545 <= {{ap_sig_allocacmp_i[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        x_0_load_3_reg_2785 <= x_0_q0;
        x_0_load_reg_2705 <= x_0_q1;
        x_10_load_3_reg_2835 <= x_10_q0;
        x_10_load_reg_2755 <= x_10_q1;
        x_11_load_3_reg_2840 <= x_11_q0;
        x_11_load_reg_2760 <= x_11_q1;
        x_12_load_3_reg_2845 <= x_12_q0;
        x_12_load_reg_2765 <= x_12_q1;
        x_13_load_3_reg_2850 <= x_13_q0;
        x_13_load_reg_2770 <= x_13_q1;
        x_14_load_3_reg_2855 <= x_14_q0;
        x_14_load_reg_2775 <= x_14_q1;
        x_15_load_3_reg_2860 <= x_15_q0;
        x_15_load_reg_2780 <= x_15_q1;
        x_1_load_3_reg_2790 <= x_1_q0;
        x_1_load_reg_2710 <= x_1_q1;
        x_2_load_3_reg_2795 <= x_2_q0;
        x_2_load_reg_2715 <= x_2_q1;
        x_3_load_3_reg_2800 <= x_3_q0;
        x_3_load_reg_2720 <= x_3_q1;
        x_4_load_3_reg_2805 <= x_4_q0;
        x_4_load_reg_2725 <= x_4_q1;
        x_5_load_3_reg_2810 <= x_5_q0;
        x_5_load_reg_2730 <= x_5_q1;
        x_6_load_3_reg_2815 <= x_6_q0;
        x_6_load_reg_2735 <= x_6_q1;
        x_7_load_3_reg_2820 <= x_7_q0;
        x_7_load_reg_2740 <= x_7_q1;
        x_8_load_3_reg_2825 <= x_8_q0;
        x_8_load_reg_2745 <= x_8_q1;
        x_9_load_3_reg_2830 <= x_9_q0;
        x_9_load_reg_2750 <= x_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        x_assign_10_reg_2920 <= grp_fu_1436_p2;
        x_assign_11_reg_2925 <= grp_fu_1440_p2;
        x_assign_12_reg_2930 <= grp_fu_1444_p2;
        x_assign_13_reg_2935 <= grp_fu_1448_p2;
        x_assign_14_reg_2940 <= grp_fu_1452_p2;
        x_assign_15_reg_2945 <= grp_fu_1456_p2;
        x_assign_16_reg_2950 <= grp_fu_1460_p2;
        x_assign_17_reg_2955 <= grp_fu_1464_p2;
        x_assign_18_reg_2960 <= grp_fu_1468_p2;
        x_assign_19_reg_2965 <= grp_fu_1472_p2;
        x_assign_1_reg_2875 <= grp_fu_1400_p2;
        x_assign_2_reg_2880 <= grp_fu_1404_p2;
        x_assign_3_reg_2885 <= grp_fu_1408_p2;
        x_assign_4_reg_2890 <= grp_fu_1412_p2;
        x_assign_5_reg_2895 <= grp_fu_1416_p2;
        x_assign_6_reg_2900 <= grp_fu_1420_p2;
        x_assign_7_reg_2905 <= grp_fu_1424_p2;
        x_assign_8_reg_2910 <= grp_fu_1428_p2;
        x_assign_9_reg_2915 <= grp_fu_1432_p2;
        x_assign_reg_2865 <= grp_fu_1521_p_dout0;
        x_assign_s_reg_2870 <= grp_fu_1396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_assign_20_reg_2970 <= grp_fu_1521_p_dout0;
        x_assign_21_reg_2975 <= grp_fu_1396_p2;
        x_assign_22_reg_2980 <= grp_fu_1400_p2;
        x_assign_23_reg_2985 <= grp_fu_1404_p2;
        x_assign_24_reg_2990 <= grp_fu_1408_p2;
        x_assign_25_reg_2995 <= grp_fu_1412_p2;
        x_assign_26_reg_3000 <= grp_fu_1416_p2;
        x_assign_27_reg_3005 <= grp_fu_1420_p2;
        x_assign_28_reg_3010 <= grp_fu_1424_p2;
        x_assign_29_reg_3015 <= grp_fu_1428_p2;
        x_assign_30_reg_3020 <= grp_fu_1432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln878_reg_3030[10 : 0] <= zext_ln878_fu_1818_p1[10 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add10418_out_ap_vld = 1'b1;
    end else begin
        add10418_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1038_out_ap_vld = 1'b1;
    end else begin
        add104_1038_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1140_out_ap_vld = 1'b1;
    end else begin
        add104_1140_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_120_out_ap_vld = 1'b1;
    end else begin
        add104_120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1242_out_ap_vld = 1'b1;
    end else begin
        add104_1242_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1344_out_ap_vld = 1'b1;
    end else begin
        add104_1344_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1446_out_ap_vld = 1'b1;
    end else begin
        add104_1446_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1548_out_ap_vld = 1'b1;
    end else begin
        add104_1548_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1650_out_ap_vld = 1'b1;
    end else begin
        add104_1650_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1752_out_ap_vld = 1'b1;
    end else begin
        add104_1752_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1854_out_ap_vld = 1'b1;
    end else begin
        add104_1854_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_1956_out_ap_vld = 1'b1;
    end else begin
        add104_1956_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2058_out_ap_vld = 1'b1;
    end else begin
        add104_2058_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2160_out_ap_vld = 1'b1;
    end else begin
        add104_2160_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_222_out_ap_vld = 1'b1;
    end else begin
        add104_222_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2262_out_ap_vld = 1'b1;
    end else begin
        add104_2262_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2364_out_ap_vld = 1'b1;
    end else begin
        add104_2364_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2466_out_ap_vld = 1'b1;
    end else begin
        add104_2466_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2568_out_ap_vld = 1'b1;
    end else begin
        add104_2568_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2670_out_ap_vld = 1'b1;
    end else begin
        add104_2670_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2772_out_ap_vld = 1'b1;
    end else begin
        add104_2772_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2874_out_ap_vld = 1'b1;
    end else begin
        add104_2874_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_2976_out_ap_vld = 1'b1;
    end else begin
        add104_2976_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_3078_out_ap_vld = 1'b1;
    end else begin
        add104_3078_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_3180_out_ap_vld = 1'b1;
    end else begin
        add104_3180_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_324_out_ap_vld = 1'b1;
    end else begin
        add104_324_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_426_out_ap_vld = 1'b1;
    end else begin
        add104_426_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_528_out_ap_vld = 1'b1;
    end else begin
        add104_528_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_630_out_ap_vld = 1'b1;
    end else begin
        add104_630_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_732_out_ap_vld = 1'b1;
    end else begin
        add104_732_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_834_out_ap_vld = 1'b1;
    end else begin
        add104_834_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add104_936_out_ap_vld = 1'b1;
    end else begin
        add104_936_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter5_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter5_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_partial_32_load = grp_fu_1476_p2;
    end else begin
        ap_sig_allocacmp_partial_32_load = partial_32_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_33_load = grp_fu_1436_p2;
    end else begin
        ap_sig_allocacmp_partial_33_load = partial_33_fu_218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_34_load = grp_fu_1440_p2;
    end else begin
        ap_sig_allocacmp_partial_34_load = partial_34_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_35_load = grp_fu_1444_p2;
    end else begin
        ap_sig_allocacmp_partial_35_load = partial_35_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_36_load = grp_fu_1448_p2;
    end else begin
        ap_sig_allocacmp_partial_36_load = partial_36_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_37_load = grp_fu_1452_p2;
    end else begin
        ap_sig_allocacmp_partial_37_load = partial_37_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_38_load = grp_fu_1456_p2;
    end else begin
        ap_sig_allocacmp_partial_38_load = partial_38_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_39_load = grp_fu_1460_p2;
    end else begin
        ap_sig_allocacmp_partial_39_load = partial_39_fu_242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_40_load = grp_fu_1464_p2;
    end else begin
        ap_sig_allocacmp_partial_40_load = partial_40_fu_246;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_41_load = grp_fu_1468_p2;
    end else begin
        ap_sig_allocacmp_partial_41_load = partial_41_fu_250;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_partial_42_load = grp_fu_1472_p2;
    end else begin
        ap_sig_allocacmp_partial_42_load = partial_42_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_43_load = grp_fu_1521_p_dout0;
    end else begin
        ap_sig_allocacmp_partial_43_load = partial_43_fu_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_44_load = grp_fu_1396_p2;
    end else begin
        ap_sig_allocacmp_partial_44_load = partial_44_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_45_load = grp_fu_1400_p2;
    end else begin
        ap_sig_allocacmp_partial_45_load = partial_45_fu_266;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_46_load = grp_fu_1404_p2;
    end else begin
        ap_sig_allocacmp_partial_46_load = partial_46_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_47_load = grp_fu_1408_p2;
    end else begin
        ap_sig_allocacmp_partial_47_load = partial_47_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_48_load = grp_fu_1412_p2;
    end else begin
        ap_sig_allocacmp_partial_48_load = partial_48_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_49_load = grp_fu_1416_p2;
    end else begin
        ap_sig_allocacmp_partial_49_load = partial_49_fu_282;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_50_load = grp_fu_1420_p2;
    end else begin
        ap_sig_allocacmp_partial_50_load = partial_50_fu_286;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_51_load = grp_fu_1424_p2;
    end else begin
        ap_sig_allocacmp_partial_51_load = partial_51_fu_290;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_52_load = grp_fu_1428_p2;
    end else begin
        ap_sig_allocacmp_partial_52_load = partial_52_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_53_load = grp_fu_1432_p2;
    end else begin
        ap_sig_allocacmp_partial_53_load = partial_53_fu_298;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_54_load = grp_fu_1436_p2;
    end else begin
        ap_sig_allocacmp_partial_54_load = partial_54_fu_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_55_load = grp_fu_1440_p2;
    end else begin
        ap_sig_allocacmp_partial_55_load = partial_55_fu_306;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_56_load = grp_fu_1444_p2;
    end else begin
        ap_sig_allocacmp_partial_56_load = partial_56_fu_310;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_57_load = grp_fu_1448_p2;
    end else begin
        ap_sig_allocacmp_partial_57_load = partial_57_fu_314;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_58_load = grp_fu_1452_p2;
    end else begin
        ap_sig_allocacmp_partial_58_load = partial_58_fu_318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_59_load = grp_fu_1456_p2;
    end else begin
        ap_sig_allocacmp_partial_59_load = partial_59_fu_322;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_60_load = grp_fu_1460_p2;
    end else begin
        ap_sig_allocacmp_partial_60_load = partial_60_fu_326;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_61_load = grp_fu_1464_p2;
    end else begin
        ap_sig_allocacmp_partial_61_load = partial_61_fu_330;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_62_load = grp_fu_1468_p2;
    end else begin
        ap_sig_allocacmp_partial_62_load = partial_62_fu_334;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_partial_63_load = grp_fu_1472_p2;
    end else begin
        ap_sig_allocacmp_partial_63_load = partial_63_fu_338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_10_we0 = 1'b1;
    end else begin
        exp_x_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_11_we0 = 1'b1;
    end else begin
        exp_x_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_12_we0 = 1'b1;
    end else begin
        exp_x_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_13_we0 = 1'b1;
    end else begin
        exp_x_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_14_we0 = 1'b1;
    end else begin
        exp_x_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_15_we0 = 1'b1;
    end else begin
        exp_x_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_16_we0 = 1'b1;
    end else begin
        exp_x_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_17_we0 = 1'b1;
    end else begin
        exp_x_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_18_we0 = 1'b1;
    end else begin
        exp_x_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_19_we0 = 1'b1;
    end else begin
        exp_x_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_1_we0 = 1'b1;
    end else begin
        exp_x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_20_we0 = 1'b1;
    end else begin
        exp_x_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_x_21_we0 = 1'b1;
    end else begin
        exp_x_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_we0 = 1'b1;
    end else begin
        exp_x_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_we0 = 1'b1;
    end else begin
        exp_x_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_we0 = 1'b1;
    end else begin
        exp_x_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_we0 = 1'b1;
    end else begin
        exp_x_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_we0 = 1'b1;
    end else begin
        exp_x_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_we0 = 1'b1;
    end else begin
        exp_x_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_we0 = 1'b1;
    end else begin
        exp_x_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_we0 = 1'b1;
    end else begin
        exp_x_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_2_we0 = 1'b1;
    end else begin
        exp_x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_we0 = 1'b1;
    end else begin
        exp_x_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_we0 = 1'b1;
    end else begin
        exp_x_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_3_we0 = 1'b1;
    end else begin
        exp_x_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_4_we0 = 1'b1;
    end else begin
        exp_x_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_5_we0 = 1'b1;
    end else begin
        exp_x_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_6_we0 = 1'b1;
    end else begin
        exp_x_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_7_we0 = 1'b1;
    end else begin
        exp_x_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_8_we0 = 1'b1;
    end else begin
        exp_x_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_9_we0 = 1'b1;
    end else begin
        exp_x_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_x_we0 = 1'b1;
    end else begin
        exp_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1392_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1392_opcode = 2'd0;
    end else begin
        grp_fu_1392_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1392_p0 = ap_sig_allocacmp_partial_43_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1392_p0 = x_5_load_3_reg_2810;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1392_p0 = x_0_load_reg_2705;
    end else begin
        grp_fu_1392_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1392_p1 = ex_11_reg_3110;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1392_p1 = max_val_31;
    end else begin
        grp_fu_1392_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1396_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1396_opcode = 2'd0;
    end else begin
        grp_fu_1396_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1396_p0 = ap_sig_allocacmp_partial_44_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1396_p0 = x_6_load_3_reg_2815;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1396_p0 = x_1_load_reg_2710;
    end else begin
        grp_fu_1396_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1396_p1 = ex_12_reg_3115;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1396_p1 = max_val_31;
    end else begin
        grp_fu_1396_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1400_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1400_opcode = 2'd0;
    end else begin
        grp_fu_1400_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1400_p0 = ap_sig_allocacmp_partial_45_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1400_p0 = x_7_load_3_reg_2820;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1400_p0 = x_2_load_reg_2715;
    end else begin
        grp_fu_1400_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1400_p1 = ex_13_reg_3120;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1400_p1 = max_val_31;
    end else begin
        grp_fu_1400_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1404_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1404_opcode = 2'd0;
    end else begin
        grp_fu_1404_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1404_p0 = ap_sig_allocacmp_partial_46_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1404_p0 = x_8_load_3_reg_2825;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1404_p0 = x_3_load_reg_2720;
    end else begin
        grp_fu_1404_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1404_p1 = ex_14_reg_3125;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1404_p1 = max_val_31;
    end else begin
        grp_fu_1404_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1408_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1408_opcode = 2'd0;
    end else begin
        grp_fu_1408_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1408_p0 = ap_sig_allocacmp_partial_47_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1408_p0 = x_9_load_3_reg_2830;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1408_p0 = x_4_load_reg_2725;
    end else begin
        grp_fu_1408_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1408_p1 = ex_15_reg_3130;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1408_p1 = max_val_31;
    end else begin
        grp_fu_1408_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1412_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1412_opcode = 2'd0;
    end else begin
        grp_fu_1412_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1412_p0 = ap_sig_allocacmp_partial_48_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1412_p0 = x_10_load_3_reg_2835;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1412_p0 = x_5_load_reg_2730;
    end else begin
        grp_fu_1412_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1412_p1 = ex_16_reg_3135;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1412_p1 = max_val_31;
    end else begin
        grp_fu_1412_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1416_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1416_opcode = 2'd0;
    end else begin
        grp_fu_1416_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1416_p0 = ap_sig_allocacmp_partial_49_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1416_p0 = x_11_load_3_reg_2840;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1416_p0 = x_6_load_reg_2735;
    end else begin
        grp_fu_1416_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1416_p1 = ex_17_reg_3140;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1416_p1 = max_val_31;
    end else begin
        grp_fu_1416_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1420_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1420_opcode = 2'd0;
    end else begin
        grp_fu_1420_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1420_p0 = ap_sig_allocacmp_partial_50_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1420_p0 = x_12_load_3_reg_2845;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1420_p0 = x_7_load_reg_2740;
    end else begin
        grp_fu_1420_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1420_p1 = ex_18_reg_3145;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1420_p1 = max_val_31;
    end else begin
        grp_fu_1420_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1424_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1424_opcode = 2'd0;
    end else begin
        grp_fu_1424_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1424_p0 = ap_sig_allocacmp_partial_51_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1424_p0 = x_13_load_3_reg_2850;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1424_p0 = x_8_load_reg_2745;
    end else begin
        grp_fu_1424_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1424_p1 = ex_19_reg_3150;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1424_p1 = max_val_31;
    end else begin
        grp_fu_1424_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1428_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1428_opcode = 2'd0;
    end else begin
        grp_fu_1428_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1428_p0 = ap_sig_allocacmp_partial_52_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1428_p0 = x_14_load_3_reg_2855;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1428_p0 = x_9_load_reg_2750;
    end else begin
        grp_fu_1428_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1428_p1 = ex_20_reg_3155;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1428_p1 = max_val_31;
    end else begin
        grp_fu_1428_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1432_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1432_opcode = 2'd0;
    end else begin
        grp_fu_1432_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1432_p0 = ap_sig_allocacmp_partial_53_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1432_p0 = x_15_load_3_reg_2860;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1432_p0 = x_10_load_reg_2755;
    end else begin
        grp_fu_1432_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1432_p1 = ex_21_reg_3160;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1432_p1 = max_val_31;
    end else begin
        grp_fu_1432_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1436_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1436_opcode = 2'd0;
    end else begin
        grp_fu_1436_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1436_p0 = ap_sig_allocacmp_partial_54_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1436_p0 = ap_sig_allocacmp_partial_33_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1436_p0 = x_11_load_reg_2760;
    end else begin
        grp_fu_1436_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1436_p1 = ex_22_reg_3215;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1436_p1 = ex_1_reg_3055;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1436_p1 = max_val_31;
    end else begin
        grp_fu_1436_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1440_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1440_opcode = 2'd0;
    end else begin
        grp_fu_1440_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1440_p0 = ap_sig_allocacmp_partial_55_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1440_p0 = ap_sig_allocacmp_partial_34_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1440_p0 = x_12_load_reg_2765;
    end else begin
        grp_fu_1440_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1440_p1 = ex_23_reg_3220;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1440_p1 = ex_2_reg_3060;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1440_p1 = max_val_31;
    end else begin
        grp_fu_1440_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1444_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1444_opcode = 2'd0;
    end else begin
        grp_fu_1444_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1444_p0 = ap_sig_allocacmp_partial_56_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1444_p0 = ap_sig_allocacmp_partial_35_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1444_p0 = x_13_load_reg_2770;
    end else begin
        grp_fu_1444_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1444_p1 = ex_24_reg_3225;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1444_p1 = ex_3_reg_3065;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1444_p1 = max_val_31;
    end else begin
        grp_fu_1444_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1448_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1448_opcode = 2'd0;
    end else begin
        grp_fu_1448_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1448_p0 = ap_sig_allocacmp_partial_57_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1448_p0 = ap_sig_allocacmp_partial_36_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1448_p0 = x_14_load_reg_2775;
    end else begin
        grp_fu_1448_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1448_p1 = ex_25_reg_3230;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1448_p1 = ex_4_reg_3070;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1448_p1 = max_val_31;
    end else begin
        grp_fu_1448_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1452_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1452_opcode = 2'd0;
    end else begin
        grp_fu_1452_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1452_p0 = ap_sig_allocacmp_partial_58_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1452_p0 = ap_sig_allocacmp_partial_37_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1452_p0 = x_15_load_reg_2780;
    end else begin
        grp_fu_1452_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1452_p1 = ex_26_reg_3235;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1452_p1 = ex_5_reg_3075;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1452_p1 = max_val_31;
    end else begin
        grp_fu_1452_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1456_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1456_opcode = 2'd0;
    end else begin
        grp_fu_1456_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1456_p0 = ap_sig_allocacmp_partial_59_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1456_p0 = ap_sig_allocacmp_partial_38_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1456_p0 = x_0_load_3_reg_2785;
    end else begin
        grp_fu_1456_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1456_p1 = ex_27_reg_3240;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1456_p1 = ex_6_reg_3080;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1456_p1 = max_val_31;
    end else begin
        grp_fu_1456_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1460_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1460_opcode = 2'd0;
    end else begin
        grp_fu_1460_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1460_p0 = ap_sig_allocacmp_partial_60_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1460_p0 = ap_sig_allocacmp_partial_39_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1460_p0 = x_1_load_3_reg_2790;
    end else begin
        grp_fu_1460_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1460_p1 = ex_28_reg_3245;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1460_p1 = ex_7_reg_3085;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1460_p1 = max_val_31;
    end else begin
        grp_fu_1460_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1464_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1464_opcode = 2'd0;
    end else begin
        grp_fu_1464_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1464_p0 = ap_sig_allocacmp_partial_61_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1464_p0 = ap_sig_allocacmp_partial_40_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1464_p0 = x_2_load_3_reg_2795;
    end else begin
        grp_fu_1464_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1464_p1 = ex_29_reg_3250;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1464_p1 = ex_8_reg_3090;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1464_p1 = max_val_31;
    end else begin
        grp_fu_1464_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1468_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1468_opcode = 2'd0;
    end else begin
        grp_fu_1468_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1468_p0 = ap_sig_allocacmp_partial_62_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1468_p0 = ap_sig_allocacmp_partial_41_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1468_p0 = x_3_load_3_reg_2800;
    end else begin
        grp_fu_1468_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1468_p1 = ex_30_reg_3255;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1468_p1 = ex_9_reg_3095;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1468_p1 = max_val_31;
    end else begin
        grp_fu_1468_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln867_reg_2536 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1472_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1472_opcode = 2'd0;
    end else begin
        grp_fu_1472_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1472_p0 = ap_sig_allocacmp_partial_63_load;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1472_p0 = ap_sig_allocacmp_partial_42_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1472_p0 = x_4_load_3_reg_2805;
    end else begin
        grp_fu_1472_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1472_p1 = ex_31_reg_3260;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1472_p1 = ex_10_reg_3100;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1472_p1 = max_val_31;
    end else begin
        grp_fu_1472_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1480_p1 = x_assign_21_reg_2975;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1480_p1 = x_assign_10_reg_2920;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1480_p1 = x_assign_reg_2865;
        end else begin
            grp_fu_1480_p1 = 'bx;
        end
    end else begin
        grp_fu_1480_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1486_p1 = x_assign_22_reg_2980;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1486_p1 = x_assign_11_reg_2925;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1486_p1 = x_assign_s_reg_2870;
        end else begin
            grp_fu_1486_p1 = 'bx;
        end
    end else begin
        grp_fu_1486_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1492_p1 = x_assign_23_reg_2985;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1492_p1 = x_assign_12_reg_2930;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1492_p1 = x_assign_1_reg_2875;
        end else begin
            grp_fu_1492_p1 = 'bx;
        end
    end else begin
        grp_fu_1492_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1498_p1 = x_assign_24_reg_2990;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1498_p1 = x_assign_13_reg_2935;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1498_p1 = x_assign_2_reg_2880;
        end else begin
            grp_fu_1498_p1 = 'bx;
        end
    end else begin
        grp_fu_1498_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1504_p1 = x_assign_25_reg_2995;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1504_p1 = x_assign_14_reg_2940;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1504_p1 = x_assign_3_reg_2885;
        end else begin
            grp_fu_1504_p1 = 'bx;
        end
    end else begin
        grp_fu_1504_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1510_p1 = x_assign_26_reg_3000;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1510_p1 = x_assign_15_reg_2945;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1510_p1 = x_assign_4_reg_2890;
        end else begin
            grp_fu_1510_p1 = 'bx;
        end
    end else begin
        grp_fu_1510_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1516_p1 = x_assign_27_reg_3005;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1516_p1 = x_assign_16_reg_2950;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1516_p1 = x_assign_5_reg_2895;
        end else begin
            grp_fu_1516_p1 = 'bx;
        end
    end else begin
        grp_fu_1516_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1522_p1 = x_assign_28_reg_3010;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1522_p1 = x_assign_17_reg_2955;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1522_p1 = x_assign_6_reg_2900;
        end else begin
            grp_fu_1522_p1 = 'bx;
        end
    end else begin
        grp_fu_1522_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1528_p1 = x_assign_29_reg_3015;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1528_p1 = x_assign_18_reg_2960;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1528_p1 = x_assign_7_reg_2905;
        end else begin
            grp_fu_1528_p1 = 'bx;
        end
    end else begin
        grp_fu_1528_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1534_p1 = x_assign_30_reg_3020;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1534_p1 = x_assign_19_reg_2965;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1534_p1 = x_assign_8_reg_2910;
        end else begin
            grp_fu_1534_p1 = 'bx;
        end
    end else begin
        grp_fu_1534_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1540_p1 = x_assign_20_reg_2970;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1540_p1 = x_assign_9_reg_2915;
        end else begin
            grp_fu_1540_p1 = 'bx;
        end
    end else begin
        grp_fu_1540_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter5_stage1) & (ap_idle_pp0_0to4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add10418_out = partial_32_fu_214;

assign add104_1038_out = partial_42_fu_254;

assign add104_1140_out = partial_43_fu_258;

assign add104_120_out = partial_33_fu_218;

assign add104_1242_out = partial_44_fu_262;

assign add104_1344_out = partial_45_fu_266;

assign add104_1446_out = partial_46_fu_270;

assign add104_1548_out = partial_47_fu_274;

assign add104_1650_out = partial_48_fu_278;

assign add104_1752_out = partial_49_fu_282;

assign add104_1854_out = partial_50_fu_286;

assign add104_1956_out = partial_51_fu_290;

assign add104_2058_out = partial_52_fu_294;

assign add104_2160_out = partial_53_fu_298;

assign add104_222_out = partial_34_fu_222;

assign add104_2262_out = partial_54_fu_302;

assign add104_2364_out = partial_55_fu_306;

assign add104_2466_out = partial_56_fu_310;

assign add104_2568_out = partial_57_fu_314;

assign add104_2670_out = partial_58_fu_318;

assign add104_2772_out = partial_59_fu_322;

assign add104_2874_out = partial_60_fu_326;

assign add104_2976_out = partial_61_fu_330;

assign add104_3078_out = partial_62_fu_334;

assign add104_3180_out = partial_63_fu_338;

assign add104_324_out = partial_35_fu_226;

assign add104_426_out = partial_36_fu_230;

assign add104_528_out = partial_37_fu_234;

assign add104_630_out = partial_38_fu_238;

assign add104_732_out = partial_39_fu_242;

assign add104_834_out = partial_40_fu_246;

assign add104_936_out = partial_41_fu_250;

assign add_ln867_fu_1807_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign exp_x_10_address0 = zext_ln878_fu_1818_p1;

assign exp_x_10_d0 = grp_fu_1540_p2;

assign exp_x_11_address0 = zext_ln878_reg_3030;

assign exp_x_11_d0 = grp_fu_1480_p2;

assign exp_x_12_address0 = zext_ln878_reg_3030;

assign exp_x_12_d0 = grp_fu_1486_p2;

assign exp_x_13_address0 = zext_ln878_reg_3030;

assign exp_x_13_d0 = grp_fu_1492_p2;

assign exp_x_14_address0 = zext_ln878_reg_3030;

assign exp_x_14_d0 = grp_fu_1498_p2;

assign exp_x_15_address0 = zext_ln878_reg_3030;

assign exp_x_15_d0 = grp_fu_1504_p2;

assign exp_x_16_address0 = zext_ln878_reg_3030;

assign exp_x_16_d0 = grp_fu_1510_p2;

assign exp_x_17_address0 = zext_ln878_reg_3030;

assign exp_x_17_d0 = grp_fu_1516_p2;

assign exp_x_18_address0 = zext_ln878_reg_3030;

assign exp_x_18_d0 = grp_fu_1522_p2;

assign exp_x_19_address0 = zext_ln878_reg_3030;

assign exp_x_19_d0 = grp_fu_1528_p2;

assign exp_x_1_address0 = zext_ln878_fu_1818_p1;

assign exp_x_1_d0 = grp_fu_1486_p2;

assign exp_x_20_address0 = zext_ln878_reg_3030;

assign exp_x_20_d0 = grp_fu_1534_p2;

assign exp_x_21_address0 = zext_ln878_reg_3030;

assign exp_x_21_d0 = grp_fu_1540_p2;

assign exp_x_22_address0 = zext_ln878_reg_3030;

assign exp_x_22_d0 = grp_fu_1480_p2;

assign exp_x_23_address0 = zext_ln878_reg_3030;

assign exp_x_23_d0 = grp_fu_1486_p2;

assign exp_x_24_address0 = zext_ln878_reg_3030;

assign exp_x_24_d0 = grp_fu_1492_p2;

assign exp_x_25_address0 = zext_ln878_reg_3030;

assign exp_x_25_d0 = grp_fu_1498_p2;

assign exp_x_26_address0 = zext_ln878_reg_3030;

assign exp_x_26_d0 = grp_fu_1504_p2;

assign exp_x_27_address0 = zext_ln878_reg_3030;

assign exp_x_27_d0 = grp_fu_1510_p2;

assign exp_x_28_address0 = zext_ln878_reg_3030;

assign exp_x_28_d0 = grp_fu_1516_p2;

assign exp_x_29_address0 = zext_ln878_reg_3030;

assign exp_x_29_d0 = grp_fu_1522_p2;

assign exp_x_2_address0 = zext_ln878_fu_1818_p1;

assign exp_x_2_d0 = grp_fu_1492_p2;

assign exp_x_30_address0 = zext_ln878_reg_3030;

assign exp_x_30_d0 = grp_fu_1528_p2;

assign exp_x_31_address0 = zext_ln878_reg_3030;

assign exp_x_31_d0 = grp_fu_1534_p2;

assign exp_x_3_address0 = zext_ln878_fu_1818_p1;

assign exp_x_3_d0 = grp_fu_1498_p2;

assign exp_x_4_address0 = zext_ln878_fu_1818_p1;

assign exp_x_4_d0 = grp_fu_1504_p2;

assign exp_x_5_address0 = zext_ln878_fu_1818_p1;

assign exp_x_5_d0 = grp_fu_1510_p2;

assign exp_x_6_address0 = zext_ln878_fu_1818_p1;

assign exp_x_6_d0 = grp_fu_1516_p2;

assign exp_x_7_address0 = zext_ln878_fu_1818_p1;

assign exp_x_7_d0 = grp_fu_1522_p2;

assign exp_x_8_address0 = zext_ln878_fu_1818_p1;

assign exp_x_8_d0 = grp_fu_1528_p2;

assign exp_x_9_address0 = zext_ln878_fu_1818_p1;

assign exp_x_9_d0 = grp_fu_1534_p2;

assign exp_x_address0 = zext_ln878_fu_1818_p1;

assign exp_x_d0 = grp_fu_1480_p2;

assign grp_fu_1521_p_ce = 1'b1;

assign grp_fu_1521_p_din0 = grp_fu_1392_p0;

assign grp_fu_1521_p_din1 = grp_fu_1392_p1;

assign grp_fu_1521_p_opcode = grp_fu_1392_opcode;

assign icmp_ln867_fu_1735_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1741_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign or_ln876_fu_1781_p2 = (lshr_ln1_fu_1741_p4 | 12'd1);

assign x_0_address0 = zext_ln876_1_fu_1787_p1;

assign x_0_address1 = zext_ln876_fu_1751_p1;

assign x_10_address0 = zext_ln876_1_fu_1787_p1;

assign x_10_address1 = zext_ln876_fu_1751_p1;

assign x_11_address0 = zext_ln876_1_fu_1787_p1;

assign x_11_address1 = zext_ln876_fu_1751_p1;

assign x_12_address0 = zext_ln876_1_fu_1787_p1;

assign x_12_address1 = zext_ln876_fu_1751_p1;

assign x_13_address0 = zext_ln876_1_fu_1787_p1;

assign x_13_address1 = zext_ln876_fu_1751_p1;

assign x_14_address0 = zext_ln876_1_fu_1787_p1;

assign x_14_address1 = zext_ln876_fu_1751_p1;

assign x_15_address0 = zext_ln876_1_fu_1787_p1;

assign x_15_address1 = zext_ln876_fu_1751_p1;

assign x_1_address0 = zext_ln876_1_fu_1787_p1;

assign x_1_address1 = zext_ln876_fu_1751_p1;

assign x_2_address0 = zext_ln876_1_fu_1787_p1;

assign x_2_address1 = zext_ln876_fu_1751_p1;

assign x_3_address0 = zext_ln876_1_fu_1787_p1;

assign x_3_address1 = zext_ln876_fu_1751_p1;

assign x_4_address0 = zext_ln876_1_fu_1787_p1;

assign x_4_address1 = zext_ln876_fu_1751_p1;

assign x_5_address0 = zext_ln876_1_fu_1787_p1;

assign x_5_address1 = zext_ln876_fu_1751_p1;

assign x_6_address0 = zext_ln876_1_fu_1787_p1;

assign x_6_address1 = zext_ln876_fu_1751_p1;

assign x_7_address0 = zext_ln876_1_fu_1787_p1;

assign x_7_address1 = zext_ln876_fu_1751_p1;

assign x_8_address0 = zext_ln876_1_fu_1787_p1;

assign x_8_address1 = zext_ln876_fu_1751_p1;

assign x_9_address0 = zext_ln876_1_fu_1787_p1;

assign x_9_address1 = zext_ln876_fu_1751_p1;

assign zext_ln876_1_fu_1787_p1 = or_ln876_fu_1781_p2;

assign zext_ln876_fu_1751_p1 = lshr_ln1_fu_1741_p4;

assign zext_ln878_fu_1818_p1 = lshr_ln2_reg_2545_pp0_iter4_reg;

always @ (posedge ap_clk) begin
    zext_ln878_reg_3030[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_safe_softmax2_Pipeline_exp_and_bucket
