
---------------------------- Summary ----------------------------

ChipArea : 4.32487e+07um^2
Chip total CIM (Forward+Activation Gradient) array : 30650um^2
Total IC Area on chip (Global and Tile/PE/Local) : 1.77586e+07um^2
Total ABC (or S/As and precharger for SRAM) area on chip : 1.59032e+07um^2
Total Accumulation Circuits (subarray level: adders, shiftadds; PE/Tile/Global level: accumulation units) on chip : 6.53584e+06um^2
Other Peripheries (e.g. decoders, mux, switchmatrix, buffers, pooling and activation units) : 7.57076e+06um^2
Weight Gradient Calculation : 8.92928e+06um^2

----------------------------Chip layer-by-layer Estimation----------------------------

Chip readLatency of Forward (per epoch) is: 7.22049e+12ns
Chip readDynamicEnergy of Forward (per epoch) is: 4.81367e+12pJ
Chip readLatency of Activation Gradient (per epoch) is: 5.96651e+11ns
Chip readDynamicEnergy of Activation Gradient (per epoch) is: 4.95967e+12pJ
Chip readLatency of Weight Gradient (per epoch) is: 5.90601e+12ns
Chip readDynamicEnergy of Weight Gradient (per epoch) is: 4.72006e+14pJ
Chip writeLatency of Weight Update (per epoch) is: 5.13427e+09ns
Chip writeDynamicEnergy of Weight Update (per epoch) is: 9.97342e+08pJ

Chip total Latency (per epoch) is: 5.14549e+12ns
Chip total Energy (per epoch) is: 2.73494e+14pJ

----------------------------Chip PEAK layer-by-layer Estimation----------------------------

Chip PEAK readLatency of Forward (per epoch) is: 5.77975e+10ns
Chip PEAK readDynamicEnergy of Forward (per epoch) is: 4.16890e+12pJ
Chip PEAK readLatency of Activation Gradient (per epoch) is: 8.45466e+10ns
Chip PEAK readDynamicEnergy of Activation Gradient (per epoch) is: 4.34893e+12pJ
Chip PEAK readLatency of Weight Gradient (per epoch) is: 5.11350e+11ns
Chip PEAK readDynamicEnergy of Weight Gradient (per epoch) is: 6.45576e+13pJ
Chip PEAK writeLatency of Weight Update (per epoch) is: 3.68526e+09ns
Chip PEAK writeDynamicEnergy of Weight Update (per epoch) is: 3.58289e+08pJ

Chip PEAK total Latency (per epoch) is: 1.54285e+12ns
Chip PEAK total Energy (per epoch) is: 7.38265e+13pJ

Chip leakage Energy is: 3.45525e+10pJ
Chip leakage Power is: 291.848uW

******************** Breakdown of Latency and Dynamic Energy ********************

ADC readLatency is : 5.51380e+10ns
Accumulation Circuits readLatency is : 3.11473e+10ns
Synaptic Array readLatency is : 5.51592e+10ns
Buffer readLatency is : 3.60728e+12ns
Interconnect readLatency is : 1.27527e+11ns
Weight Gradient Calculation readLatency is : 1.32201e+12ns
Weight Update writeLatency is : 5.13427e+09ns
DRAM data transfer Latency is : 4.21600e+10ns

ADC readDynamicEnergy is : 7.59103e+12pJ
Accumulation Circuits readDynamicEnergy is : 6.55446e+11pJ
Synaptic Array readDynamicEnergy is : 1.01303e+11pJ
Buffer readDynamicEnergy is : 4.59810e+11pJ
Interconnect readDynamicEnergy is : 1.36474e+12pJ
Weight Gradient Calculation readDynamicEnergy is : 6.13929e+13pJ
Weight Update writeDynamicEnergy is : 3.82226e+08pJ
DRAM data transfer DynamicEnergy is : 1.90372e+14pJ

******************** Breakdown of Latency and Dynamic Energy ********************

----------------------------Chip layer-by-layer Performance----------------------------
Energy Efficiency TOPS/W : 295.390213
Throughput FPS : 4.7587142
Throughput TOPS : 442.980427

Peak Energy Efficiency TOPS/W : 1110.82771
Peak Throughput FPS : 55.5822051
Peak Throughput TOPS : 1524.71600

---------------------------- Hardware Performance Done ----------------------------

