# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../PowerPCItoSDRAM/powerpcfsm.v" \
"../../../../../../PowerPCItoSDRAM/2mx9_sdramfsm.v" \
"../../../../project_3.srcs/sources_1/new/data_splitter.v" \
"../../../../project_3.srcs/sources_1/new/chip_select_splitter.v" \
"../../../../../../PowerPCItoSDRAM/mpc106fsm.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_data_splitter_0_0/sim/design_1_data_splitter_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_chip_select_splitter_0_0/sim/design_1_chip_select_splitter_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_3.srcs/sim_1/new/my_simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
