Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6b109f47e5464ff9b121623c3eb691ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SignalClock_TestBench_behav xil_defaultlib.SignalClock_TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.instructionMEM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.dataMEM
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux_5
Compiling module xil_defaultlib.Mux_32
Compiling module xil_defaultlib.Single_Cycle
Compiling module xil_defaultlib.SignalClock_TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot SignalClock_TestBench_behav
