#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006DC5B8 .scope module, "Exercicio06" "Exercicio06" 2 25;
 .timescale 0 0;
v005DB8F0_0 .net "clk", 0 0, v005DB898_0; 1 drivers
v005DB948_0 .var "clr", 0 0;
v005DB9A0_0 .var "data", 0 0;
RS_005B4274/0/0 .resolv tri, L_005DC000, L_005DC058, L_005DC160, L_005DC268;
RS_005B4274/0/4 .resolv tri, L_005DC370, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B4274 .resolv tri, RS_005B4274/0/0, RS_005B4274/0/4, C4<zzzzz>, C4<zzzzz>;
v005DB9F8_0 .net8 "s", 4 0, RS_005B4274; 5 drivers
S_006DC860 .scope module, "Clock1" "clock" 2 30, 3 8, S_006DC5B8;
 .timescale 0 0;
v005DB898_0 .var "clk", 0 0;
S_006DCC18 .scope module, "ANEL1" "anel" 2 32, 2 11, S_006DC5B8;
 .timescale 0 0;
L_005B0348 .functor OR 1, v005DB9A0_0, L_005DBF78, C4<0>, C4<0>;
L_005B0540 .functor NOT 1, L_005B0348, C4<0>, C4<0>, C4<0>;
L_005B0508 .functor NOT 1, L_005DC108, C4<0>, C4<0>, C4<0>;
L_005B05B0 .functor NOT 1, L_005DC210, C4<0>, C4<0>, C4<0>;
L_005B0658 .functor NOT 1, L_005DC318, C4<0>, C4<0>, C4<0>;
L_005B06C8 .functor NOT 1, L_005DC420, C4<0>, C4<0>, C4<0>;
v005DB528_0 .net *"_s1", 0 0, L_005DBF78; 1 drivers
v005DB580_0 .net *"_s11", 0 0, L_005DC108; 1 drivers
v005DB5D8_0 .net *"_s19", 0 0, L_005DC210; 1 drivers
v005DB630_0 .net *"_s27", 0 0, L_005DC318; 1 drivers
v005DB688_0 .net *"_s35", 0 0, L_005DC420; 1 drivers
v005DB6E0_0 .net "a", 0 0, L_005B0348; 1 drivers
v005DB738_0 .alias "clk", 0 0, v005DB8F0_0;
v005DB790_0 .net "clr", 0 0, v005DB948_0; 1 drivers
v005DB7E8_0 .net "data", 0 0, v005DB9A0_0; 1 drivers
v005DB840_0 .alias "s", 4 0, v005DB9F8_0;
L_005DBF78 .part RS_005B4274, 0, 1;
L_005DC000 .part/pv v005DB478_0, 4, 1, 5;
L_005DC058 .part/pv v005DB2C0_0, 3, 1, 5;
L_005DC0B0 .part RS_005B4274, 4, 1;
L_005DC108 .part RS_005B4274, 4, 1;
L_005DC160 .part/pv v005DB108_0, 2, 1, 5;
L_005DC1B8 .part RS_005B4274, 3, 1;
L_005DC210 .part RS_005B4274, 3, 1;
L_005DC268 .part/pv v006DA4F8_0, 1, 1, 5;
L_005DC2C0 .part RS_005B4274, 2, 1;
L_005DC318 .part RS_005B4274, 2, 1;
L_005DC370 .part/pv v006DDB80_0, 0, 1, 5;
L_005DC3C8 .part RS_005B4274, 1, 1;
L_005DC420 .part RS_005B4274, 1, 1;
S_006DC4A8 .scope module, "JK0" "jkff" 2 16, 4 79, S_006DCC18;
 .timescale 0 0;
v005DB370_0 .alias "clk", 0 0, v005DB8F0_0;
v005DB3C8_0 .alias "j", 0 0, v005DB6E0_0;
v005DB420_0 .net "k", 0 0, L_005B0540; 1 drivers
v005DB478_0 .var "q", 0 0;
v005DB4D0_0 .var "qnot", 0 0;
S_006DC970 .scope module, "JK1" "jkff" 2 17, 4 79, S_006DCC18;
 .timescale 0 0;
v005DB1B8_0 .alias "clk", 0 0, v005DB8F0_0;
v005DB210_0 .net "j", 0 0, L_005DC0B0; 1 drivers
v005DB268_0 .net "k", 0 0, L_005B0508; 1 drivers
v005DB2C0_0 .var "q", 0 0;
v005DB318_0 .var "qnot", 0 0;
S_006DC9F8 .scope module, "JK2" "jkff" 2 18, 4 79, S_006DCC18;
 .timescale 0 0;
v005DB000_0 .alias "clk", 0 0, v005DB8F0_0;
v005DB058_0 .net "j", 0 0, L_005DC1B8; 1 drivers
v005DB0B0_0 .net "k", 0 0, L_005B05B0; 1 drivers
v005DB108_0 .var "q", 0 0;
v005DB160_0 .var "qnot", 0 0;
S_006DCA80 .scope module, "JK3" "jkff" 2 19, 4 79, S_006DCC18;
 .timescale 0 0;
v005A27D0_0 .alias "clk", 0 0, v005DB8F0_0;
v006DA448_0 .net "j", 0 0, L_005DC2C0; 1 drivers
v006DA4A0_0 .net "k", 0 0, L_005B0658; 1 drivers
v006DA4F8_0 .var "q", 0 0;
v006D30A0_0 .var "qnot", 0 0;
S_006DCB90 .scope module, "JK4" "jkff" 2 20, 4 79, S_006DCC18;
 .timescale 0 0;
v0059E848_0 .alias "clk", 0 0, v005DB8F0_0;
v0059F220_0 .net "j", 0 0, L_005DC3C8; 1 drivers
v0059F7F8_0 .net "k", 0 0, L_005B06C8; 1 drivers
v006DDB80_0 .var "q", 0 0;
v005A2778_0 .var "qnot", 0 0;
E_006DD7C8 .event posedge, v0059E848_0;
S_006DC530 .scope module, "dff" "dff" 4 10;
 .timescale 0 0;
v005DBA50_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DBAA8_0 .net "d", 0 0, C4<z>; 0 drivers
v005DBB00_0 .var "q", 0 0;
v005DBB58_0 .var "qnot", 0 0;
E_005A0228 .event posedge, v005DBA50_0;
S_006DCDB0 .scope module, "srff" "srff" 4 52;
 .timescale 0 0;
v005DBBB0_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DBC08_0 .var "q", 0 0;
v005DBC60_0 .var "qnot", 0 0;
v005DBCB8_0 .net "r", 0 0, C4<z>; 0 drivers
v005DBD10_0 .net "s", 0 0, C4<z>; 0 drivers
E_005A0848 .event posedge, v005DBBB0_0;
S_006DCCA0 .scope module, "tff" "tff" 4 23;
 .timescale 0 0;
v005DBD68_0 .net "clear", 0 0, C4<z>; 0 drivers
v005DBDC0_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DBE18_0 .net "preset", 0 0, C4<z>; 0 drivers
v005DBE70_0 .var "q", 0 0;
v005DBEC8_0 .var "qnot", 0 0;
v005DBF20_0 .net "t", 0 0, C4<z>; 0 drivers
E_005A0888 .event posedge, v005DBDC0_0;
    .scope S_006DC860;
T_0 ;
    %set/v v005DB898_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_006DC860;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005DB898_0, 1;
    %inv 8, 1;
    %set/v v005DB898_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006DC4A8;
T_2 ;
    %wait E_006DD7C8;
    %load/v 8, v005DB3C8_0, 1;
    %load/v 9, v005DB420_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB478_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB4D0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005DB3C8_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB420_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB478_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB4D0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005DB3C8_0, 1;
    %load/v 9, v005DB420_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005DB478_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB478_0, 0, 8;
    %load/v 8, v005DB4D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB4D0_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_006DC970;
T_3 ;
    %wait E_006DD7C8;
    %load/v 8, v005DB210_0, 1;
    %load/v 9, v005DB268_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB2C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB318_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005DB210_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB2C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB318_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005DB210_0, 1;
    %load/v 9, v005DB268_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005DB2C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB2C0_0, 0, 8;
    %load/v 8, v005DB318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB318_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_006DC9F8;
T_4 ;
    %wait E_006DD7C8;
    %load/v 8, v005DB058_0, 1;
    %load/v 9, v005DB0B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB108_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB160_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005DB058_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB0B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB160_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005DB058_0, 1;
    %load/v 9, v005DB0B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v005DB108_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB108_0, 0, 8;
    %load/v 8, v005DB160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB160_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_006DCA80;
T_5 ;
    %wait E_006DD7C8;
    %load/v 8, v006DA448_0, 1;
    %load/v 9, v006DA4A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D30A0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v006DA448_0, 1;
    %inv 8, 1;
    %load/v 9, v006DA4A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006D30A0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v006DA448_0, 1;
    %load/v 9, v006DA4A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v006DA4F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4F8_0, 0, 8;
    %load/v 8, v006D30A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D30A0_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_006DCB90;
T_6 ;
    %wait E_006DD7C8;
    %load/v 8, v0059F220_0, 1;
    %load/v 9, v0059F7F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006DDB80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2778_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0059F220_0, 1;
    %inv 8, 1;
    %load/v 9, v0059F7F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006DDB80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2778_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0059F220_0, 1;
    %load/v 9, v0059F7F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v006DDB80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006DDB80_0, 0, 8;
    %load/v 8, v005A2778_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A2778_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_006DC5B8;
T_7 ;
    %delay 1, 0;
    %set/v v005DB9A0_0, 1, 1;
    %delay 1, 0;
    %set/v v005DB948_0, 0, 1;
    %vpi_call 2 38 "$display", "Exercicio06 - Jenifer Henrique - 427420\012";
    %vpi_call 2 39 "$display", "Data Clear Clock Saida";
    %vpi_call 2 40 "$monitor", "%1b  %1b  %1b  %3b", v005DB9A0_0, v005DB948_0, v005DB8F0_0, v005DB9F8_0;
    %delay 1, 0;
    %set/v v005DB9A0_0, 0, 1;
    %delay 1, 0;
    %set/v v005DB9A0_0, 1, 1;
    %delay 1, 0;
    %set/v v005DB9A0_0, 0, 1;
    %delay 1, 0;
    %set/v v005DB9A0_0, 1, 1;
    %delay 100, 0;
    %vpi_call 2 47 "$finish";
    %end;
    .thread T_7;
    .scope S_006DC530;
T_8 ;
    %wait E_005A0228;
    %load/v 8, v005DBAA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBB00_0, 0, 8;
    %load/v 8, v005DBB00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBB58_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_006DCDB0;
T_9 ;
    %wait E_005A0848;
    %load/v 8, v005DBD10_0, 1;
    %load/v 9, v005DBCB8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBC08_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBC60_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005DBD10_0, 1;
    %inv 8, 1;
    %load/v 9, v005DBCB8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBC60_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005DBD10_0, 1;
    %load/v 9, v005DBCB8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBC60_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_006DCCA0;
T_10 ;
    %wait E_005A0888;
    %load/v 8, v005DBD68_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBE70_0, 0, 0;
    %load/v 8, v005DBE70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBEC8_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005DBE18_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBE70_0, 0, 1;
    %load/v 8, v005DBE70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBEC8_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005DBF20_0, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v005DBE70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBE70_0, 0, 8;
    %load/v 8, v005DBE70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBEC8_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio06.v";
    "./clock.v";
    "./flipflops.v";
