[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74LXCH8T245PWR production of TEXAS INSTRUMENTS from the text:SN74LXCH8T245 8-bit Translating Transceiver with Configurable Level Shifting\n1 Features\n• Fully Configurable Dual-Rail Design Allows Each\nPort to Operate from 1.1 V to 5.5 V\n• Robust, Glitch-Free Power Supply Sequencing\n• Up to 420-Mbps Support for 3.3 V to 5.0 V\n•Bus Hold  on Data Inputs Eliminates the Need for\nExternal Pull-Up and Pull-Down Resistors\n• Schmitt-Trigger Control Inputs Allow for Slow or\nNoisy Inputs\n•Control Inputs with Integrated Static Pull-Down\nResistors  Allow for Floating Control Inputs\n• High Drive Strength (up to 32 mA at 5 V)\n• Low Power Consumption\n– 4-µA Maximum (25°C)\n– 12-µA Maximum (–40°C to 125°C)\n•VCC Isolation and V CC Disconnect  feature\n– If Either V CC Supply is < 100 mV All I/O\'s\nBecome High-Impedance\n– I off-float  Supports V CC Disconnect Operation\n• I off Supports Partial-Power-Down Mode Operation\n• Compatible with LVC Family Level Shifters\n• Control Logic (DIR and OE) are Referenced to\nVCCA\n• Operating Temperature from –40°C to +125°C\n• Latch-Up Performance Exceeds 100 mA per JESD\n78, Class II\n• ESD Protection Exceeds JESD 22\n– 4000-V Human-Body Model\n– 1000-V Charged-Device Model\n2 Applications\n•Eliminate Slow or Noisy Input Signals\n•Driving Indicator LEDs or Buzzers\n•Debouncing a Mechanical Switch\n• General Purpose I/O Level Shifting\n• Push-Pull Level Shifting (UART, SPI, JTAG, and so\nforth.)3 Description\nThe SN74LXCH8T245 is an 8-bit, dual-supply\nnoninverting bidirectional voltage level translation\ndevice with bus-hold circuitry. Ax pins and control pins\n(DIR and OE) are referenced to V CCA logic levels, and\nBx pins are referenced to V CCB logic levels. The A\nport is able to accept I/O voltages ranging from 1.1\nV to 5.5 V, while the B port can accept I/O voltages\nfrom 1.1 V to 5.5 V. A high on DIR allows data\ntransmission from A to B and a low on DIR allows\ndata transmission from B to A when OE is set to low.\nWhen OE is set to high, both Ax and Bx pins are\nin the high-impedance state. See Device Functional\nModes  for a summary of the operation of the control\nlogic.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSN74LXCH8T245PWR TSSOP (24) 7.80 mm × 6.40 mm\nSN74LXCH8T245RHLR VQFN (24) 5.50 mm × 3.50 mm\n(1) See the orderable addendum at the end of the data sheet for\nall available packages.\nA8 B8A1 B1OEDIR  \n VCCA VCCB\nTo other 7 channels \nGNDBus-Hold Bus-Hold \nFunctional Block DiagramSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,\nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 3\n6 Specifications .................................................................. 4\n6.1 Absolute Maximum Ratings ....................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ........................ 5\n6.4 Thermal Information ................................................... 5\n6.5 Electrical Characteristics ............................................ 6\n6.6 Switching Characteristics, V CCA = 1.2 ± 0.1 V............ 9\n6.7 Switching Characteristics, V CCA = 1.5 ± 0.1 V.......... 10\n6.8 Switching Characteristics, V CCA = 1.8 ± 0.15 V........ 11\n6.9 Switching Characteristics, V CCA = 2.5 ± 0.2 V.......... 12\n6.10 Switching Characteristics, V CCA = 3.3 ± 0.3 V........ 13\n6.11 Switching Characteristics, V CCA = 5.0 ± 0.5 V........ 14\n6.12 Switching Characteristics: T sk, TMAX ...................... 15\n6.13 Operating Characteristics....................................... 15\n6.14 Typical Characteristics............................................ 16\n7 Parameter Measurement Information .......................... 177.1 Load Circuit and Voltage Waveforms........................ 17\n8 Detailed Description ...................................................... 19\n8.1 Overview................................................................... 19\n8.2 Functional Block Diagram......................................... 19\n8.3 Feature Description................................................... 20\n8.4 Device Functional Modes.......................................... 22\n9 Application and Implementation .................................. 23\n9.1 Application Information............................................. 23\n9.2 Typical Application.................................................... 23\n10 Power Supply Recommendations .............................. 25\n11 Layout ........................................................................... 25\n11.1 Layout Guidelines................................................... 25\n11.2 Layout Example...................................................... 25\n12 Device and Documentation Support .......................... 26\n12.1 Documentation Support ......................................... 26\n12.2 Receiving Notification of Documentation Updates.. 26\n12.3 Support Resources................................................. 26\n12.5 Electrostatic Discharge Caution.............................. 26\n12.6 Glossary.................................................................. 26\n13 Mechanical, Packaging, and Orderable\nInformation .................................................................... 26\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision A (January 2021) to Revision B (March 2021) Page\n• Updated t pd values in Switching Characteristics, V CCA = 1.2 ± 0.1 V section..................................................... 9\n• Updated t pd values in Switching Characteristics, V CCA = 1.5 ± 0.1 V  section................................................... 10\n• Updated t pd values in Switching Characteristics, V CCA = 1.8 ± 0.15 V  section................................................. 11\n• Updated t pd values in Switching Characteristics, V CCA = 2.5 ± 0.2 V  section................................................... 12\n• Updated t pd values in Switching Characteristics, V CCA = 3.3 ± 0.3 V  section................................................... 13\n• Updated t pd values in Switching Characteristics, V CCA = 5.0 ± 0.5 V  section................................................... 14\n• Changed the t sk – output skew\'s maximum operating free-air temperature (T A) range for V CCI and V CCO in the\nSwitching Characteristics: T sk, TMAX section.................................................................................................... 15\nChanges from Revision * (January 2021) to Revision A (January 2021) Page\n• Changed I OZ spec at 25C................................................................................................................................... 6SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n5 Pin Configuration and Functions\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1224\n23\n22\n21\n20\n19\n18\n17\n16\n15\n14\n13VCCB\nDIR\nA1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nGND\nGNDB1\nB2\nB3\nB4\nB5\nB6\nB7\nB8\nGNDVCCB\nOEVCCA\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n1412\n132\n3\n4\n5\n6\n7\n8\n9\n10\n11PAD1\nDIR\nA1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nGND\nGND VCCA\nVCCB\nVCCBGNDB1\nB2\nB3\nB4\nB5\nB6\nB7\nB8OE\nAll packages are on the same relative scale.\nFigure 5-1. PW, and RHL Package 24-Pin TSSOP, and VQFN Transparent Top View\nTable 5-1. Pin Functions\nPIN\nI/O DESCRIPTION\nNAME PW, RHL\nA1 3 I/O Input or output A1. Referenced to V CCA.\nA2 4 I/O Input or output A2. Referenced to V CCA.\nA3 5 I/O Input or output A3. Referenced to V CCA.\nA4 6 I/O Input or output A4. Referenced to V CCA.\nA5 7 I/O Input or output A5. Referenced to V CCA.\nA6 8 I/O Input or output A6. Referenced to V CCA.\nA7 9 I/O Input or output A7. Referenced to V CCA.\nA8 10 I/O Input or output A8. Referenced to V CCA.\nB1 21 I/O Input or output B1. Referenced to V CCB.\nB2 20 I/O Input or output B2. Referenced to V CCB.\nB3 19 I/O Input or output B3. Referenced to V CCB.\nB4 18 I/O Input or output B4. Referenced to V CCB.\nB5 17 I/O Input or output B5. Referenced to V CCB.\nB6 16 I/O Input or output B6. Referenced to V CCB.\nB7 15 I/O Input or output B7. Referenced to V CCB.\nB8 14 I/O Input or output B8. Referenced to V CCB.\nDIR 2 I Direction-control signal for all ports. Referenced to V CCA.\nGND11 — Ground.\n12 — Ground.\n13 — Ground.\nOE 22 IOutput Enable. Pull to GND to enable all outputs. Pull to V CCA to place all outputs in\nhigh-impedance mode. Referenced to V CCA.\nVCCA 1 — A-port supply voltage. 1.1 V ≤ V CCA ≤ 5.5 V.\nVCCB23 — B-port supply voltage. 1.1 V ≤ V CCB ≤ 5.5 V.\n24 — B-port supply voltage. 1.1 V ≤ V CCB ≤ 5.5 V.\nPAD — — Thermal pad. May be grounded (recommended) or left floating.www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3\nProduct Folder Links: SN74LXCH8T245\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCCA Supply voltage A –0.5 6.5 V\nVCCB Supply voltage B –0.5 6.5 V\nVI Input Voltage(2)I/O Ports (A Port) –0.5 6.5\nV I/O Ports (B Port) –0.5 6.5\nControl Inputs –0.5 6.5\nVOVoltage applied to any output in the high-impedance or power-off\nstate(2)A Port –0.5 6.5\nV\nB Port –0.5 6.5\nVO Voltage applied to any output in the high or low state(2) (3)A Port –0.5 VCCA + 0.5\nV\nB Port –0.5 VCCB + 0.5\nIIK Input clamp current VI < 0 –50 mA\nIOK Output clamp current VO < 0 –50 mA\nIO Continuous output current –50 50 mA\nContinuous current through V CC or GND –200 200 mA\nTj Junction Temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings  may cause permanent damage to the device. These are stress\nratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under\nRecommended Operating Conditions.  Exposure beyond the limits listed in Recommended Operating Conditions.  may affect device\nreliability.\n(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.\n(3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)±4000\nV\nCharged device model (CDM), per JEDEC specification JESD22-C101(2)±1000\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n4 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted) (1)\nMIN MAX UNIT\nVCCA Supply voltage A 1.1 5.5 V\nVCCB Supply voltage B 1.1 5.5 V\nVIHHigh-level input\nvoltageData Inputs\n(Ax, Bx)\n(Referenced to V CCI) VCCI = 1.1 V - 1.3 V VCCI x 0.8\nV VCCI = 1.4 V - 1.95 V VCCI x 0.65\n VCCI = 2.3 V - 2.7 V 1.7\n VCCI = 3.0 V - 3.6 V 2\n VCCI = 4.5 V - 5.5 V VCCI x 0.7\nVILLow-level input\nvoltageData Inputs\n(Ax, Bx)\n(Referenced to V CCI) VCCI = 1.1 V - 1.3 V VCCI x 0.2\nV VCCI = 1.4 V - 1.95 V VCCI x 0.35\n VCCI = 2.3 V - 2.7 V 0.7\n VCCI = 3.0 V - 3.6 V 0.8\n VCCI = 4.5 V - 5.5 V VCCI x 0.3\nIOH High-level output currentVCCO = 1.1 V –0.1\nmAVCCO = 1.4 V –2\nVCCO = 1.65 V –4\nVCCO = 2.3 V –12\nVCCO = 3 V –24\nVCCO = 4.5 V –32\nIOL Low-level output currentVCCO = 1.1 V 0.1\nmAVCCO = 1.4 V 2\nVCCO = 1.65 V 4\nVCCO = 2.3 V 12\nVCCO = 3 V 24\nVCCO = 4.5 V 32\nVI Input voltage 0 5.5 V\nVO Output voltageActive State 0 VCCOV\nTri-State 0 5.5\nΔt/Δv Input transition rise and fall time 20 ns/V\nTA Operating free-air temperature –40 125 °C\n(1) V CCI is the V CC associated with the input port. V CCO is the V CC associated with the output port.\n6.4 Thermal Information\nTHERMAL METRIC(1)SN74LXC8T245\nUNIT PW (TSSOP) RHL (VQFN)\n24 PINS 24 PINS\nRθJA Junction-to-ambient thermal resistance 98.2 45.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 42.3 41.0 °C/W\nRθJB Junction-to-board thermal resistance 53.3 23.3 °C/W\nYJT Junction-to-top characterization parameter 5.8 2.2 °C/W\nYJB Junction-to-board characterization parameter 52.9 23.3 °C/W\nRθJC(bottom) Junction-to-case (bottom) thermal resistance N/A 13.2 °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  app report.www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5\nProduct Folder Links: SN74LXCH8T245\n6.5 Electrical Characteristics\nover operating free-air temperature range (unless otherwise noted)(1) (2)\nPARAMETER TEST CONDITIONS VCCA VCCBOperating free-air temperature (T A)\nUNIT 25°C –40°C to 85°C –40°C to 125°C\nMIN TYP MAX MIN TYP MAX MIN TYP MAX\nVT+Positive-\ngoing input-\nthreshold\nvoltageControl Inputs\n(OE, DIR)\n(Referenced to\nVCCA)1.1 V 1.1 V 0.44 0.88 0.44 0.88\nV1.4 V 1.4 V 0.60 0.98 0.60 0.98\n1.65 V 1.65 V 0.76 1.13 0.76 1.13\n2.3 V 2.3 V 1.08 1.56 1.08 1.56\n3 V 3 V 1.48 1.92 1.48 1.92\n4.5 V 4.5 V 2.19 2.74 2.19 2.74\n5.5 V 5.5 V 2.65 3.33 2.65 3.33\nVT-Negative-\ngoing input-\nthreshold\nvoltageControl Inputs\n(OE, DIR)\n(Referenced to\nVCCA)1.1 V 1.1 V 0.17 0.48 0.17 0.48\nV1.4 V 1.4 V 0.28 0.6 0.28 0.6\n1.65 V 1.65 V 0.35 0.71 0.35 0.71\n2.3 V 2.3 V 0.56 10.56 1\n3 V 3 V 0.89 1.5 0.89 1.5\n4.5 V 4.5 V 1.51 21.51 2\n5.5 V 5.5 V 1.88 2.46 1.88 2.46\nΔVTInput-\nthreshold\nhysteresis\n(VT+ – V T-)Control Inputs\n(OE, DIR)\n(Referenced to\nVCCA)1.1 V 1.1 V 0.2 0.4 0.2 0.4\nV1.4 V 1.4 V 0.25 0.5 0.25 0.5\n1.65 V 1.65 V 0.3 0.55 0.3 0.55\n2.3 V 2.3 V 0.38 0.65 0.38 0.65\n3 V 3 V 0.46 0.72 0.46 0.72\n4.5 V 4.5 V 0.58 0.93 0.58 0.93\n5.5 V 5.5 V 0.69 1.06 0.69 1.06\nVOHHigh-level\noutput\nvoltage (3)IOH = –100 µA 1.1V – 5.5V 1.1V – 5.5VVCCO\n– 0.1VCCO\n– 0.1\nVIOH = –4 mA 1.4 V 1.4 V 1 1\nIOH = –8 mA 1.65 V 1.65 V 1.2 1.2\nIOH = –12 mA 2.3 V 2.3 V 1.9 1.9\nIOH = –24 mA 3 V 3 V 2.4 2.4\nIOH = –32 mA 4.5 V 4.5 V 3.8 3.8\nVOLLow-level\noutput\nvoltage (4)IOL = 100 µA 1.1V – 5.5V 1.1V – 5.5V 0.1 0.1\nVIOL = 4 mA 1.4 V 1.4 V 0.3 0.3\nIOL = 8 mA 1.65 V 1.65 V 0.45 0.45\nIOL = 12 mA 2.3 V 2.3 V 0.3 0.3\nIOL = 24 mA 3 V 3 V 0.55 0.55\nIOL = 32 mA 4.5 V 4.5 V 0.55 0.55\nIBHLBus-hold low\nsustaining\ncurrent\nPort A or Port\nB (6)VI = 0.39 1.1 V 1.1 V 4 4\nµAVI = 0.49 1.4 V 1.4 V 15 10\nVI = 0.58 1.65 V 1.65 V 25 20\nVI = 0.70 2.3 V 2.3 V 45 45\nVI = 0.80 3 V 3 V 75 75\nVI = 1.35 4.5 V 4.5 V 100 100SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n6 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n6.5 Electrical Characteristics (continued)\nover operating free-air temperature range (unless otherwise noted)(1) (2)\nPARAMETER TEST CONDITIONS VCCA VCCBOperating free-air temperature (T A)\nUNIT 25°C –40°C to 85°C –40°C to 125°C\nMIN TYP MAX MIN TYP MAX MIN TYP MAX\nIBHHBus-hold high\nsustaining\ncurrent\nPort A or Port\nB (7)VI = 0.71 V 1.1 V 1.1 V –4 –4\nµAVI = 0.91 V 1.4 V 1.4 V –15 –10\nVI = 1.07 V 1.65 V 1.65 V –25 –20\nVI = 1.70 V 2.3 V 2.3 V –45 –45\nVI = 2.00 V 3 V 3 V –75 –75\nVI = 3.15 V 4.5 V 4.5 V –100 –100\nIBHLOBus-hold low\noverdrive\ncurrent (8)Ramp input up\nVI = 0 to V CCI1.3 V 1.3 V 75 75\nµA1.6 V 1.6 V 125 125\n1.95 V 1.95 V 200 200\n2.7 V 2.7 V 300 300\n3.6 V 3.6 V 500 500\n5.5 V 5.5 V 900 900\nIBHHOBus-hold high\noverdrive\ncurrent (9)Ramp input down\nVI = V CCI to 01.3 V 1.3 V –75 –75\nµA1.6 V 1.6 V –125 –125\n1.95 V 1.95 V –200 –200\n2.7 V 2.7 V –300 –300\n3.6 V 3.6 V –500 –500\n5.5 V 5.5 V –900 –900\nIIInput leakage\ncurrentControl inputs\n(DIR, OE)\nVI = V CCA or GND1.1V – 5.5V 1.1V – 5.5V –0.1 1.5 –0.1 2–0.1 2µA\nData Inputs\n(Ax, Bx)\nVI = V CCI or GND1.1V – 5.5V 1.1V – 5.5V –0.3 0.3 –1 1 –2 2µA\nIoffPartial power\ndown currentA Port\nVI or V O = 0 V - 5.5\nV 0 V 0 V – 5.5 V –1.5 1.5 –2 2–2.5 2.5\nµA\nB Port\nVI or V O = 0 V - 5.5\nV0 V – 5.5 V 0 V –1.5 1.5 –2 2–2.5 2.5\nIoff-floatFloating\nsupply Partial\npower down\ncurrentA Port\nVI or V O = GNDFloating 0 V – 5.5 V –1.5 1.5 –2 2–2.5 2.5\nµA\nB Port\nVI or V O = GND0 V - 5.5 V Floating –1.5 1.5 –2 2–2.5 2.5\nIOZTri-state\noutput current\n(5)A or B Port: (Rev)\nVI = V CCI or GND\nVO = V CCO or GND\nOE = V T+(MAX)1.1V – 5.5V 1.1V – 5.5V –1 1 –1 1 –2 2µA\nICCAVCCA supply\ncurrentVI = VCCI or GND\nIO = 01.1V – 5.5V 1.1V – 5.5V 2 4 8\nµA0 V 5.5 V –0.2 –0.5 –1\n5.5 V 0 V 2 4 8\n5.5 V Floating 2 4 8\nICCBVCCB supply\ncurrentVI = VCCI or GND\nIO = 01.1V – 5.5V 1.1V – 5.5V 2 4 8\nµA0 V 5.5 V 2 4 8\n5.5 V 0 V –0.2 –0.5 –1\nFloating 5.5 V 2 4 8www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7\nProduct Folder Links: SN74LXCH8T245\n6.5 Electrical Characteristics (continued)\nover operating free-air temperature range (unless otherwise noted)(1) (2)\nPARAMETER TEST CONDITIONS VCCA VCCBOperating free-air temperature (T A)\nUNIT 25°C –40°C to 85°C –40°C to 125°C\nMIN TYP MAX MIN TYP MAX MIN TYP MAX\nICCA +\nICCBCombined\nsupply\ncurrentVI = VCCI or GND\nIO = 01.1V – 5.5V 1.1V – 5.5V 4 8 12 µA\nΔICCAVCCA\nadditional\nsupply\ncurrent per\ninputControl inputs (DIR,\nOE):\nVI = V CCA – 0.6 V\nA port = VCCA or\nGND\nB Port = open3.0 V –\n5.5V3.0 V –\n5.5V50 75 µA\nCiControl Input\nCapacitanceVI = 3.3 V or GND 3.3 V 3.3 V 2.9 5 5pF\nCioData I/O\nCapacitanceOE = V CCA, VO =\n1.65V DC +1 MHz\n-16 dBm sine wave3.3 V 3.3 V 5.9 10 10 pF\n(1) V CCI is the V CC associated with the input port.\n(2) V CCO is the V CC associated with the output port.\n(3) Tested at V I = V T+(MAX).\n(4) Tested at V I = V T-(MIN).\n(5) For I/O ports, the parameter I OZ includes the input leakage current.\n(6) I BHL should be measured after lowering V I to GND and then raising it to the defined input voltage.\n(7) I BHH should be measured after raising V I to V CCI and then lowering it to the defined input voltage.\n(8) An external driver must source at least I BHLO to switch this node from low-to-high.\n(9) An external driver must sink at least I BHHO  to switch this node from high to low.SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n8 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n6.6 Switching Characteristics, V CCA = 1.2 ± 0.1 V\nSee Figure 7-1  and Table 7-1  for test circuit and loading. See Figure 7-2 , Figure 7-3 , and Figure 7-4  for measurement waveforms.\nPARAMETER FROM TOTest\nConditionsB-Port Supply Voltage (V CCB)\nUNIT 1.2 ± 0.1 V 1.5 ± 0.1 V 1.8 ± 0.15 V 2.5 ± 0.2 V 3.3 ± 0.3 V 5.0 ± 0.5 V\nMIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX\ntpdPropagation\ndelayA B-40°C to 85°C 10 65 10 31 7 25 7 24 5 22 5 21\nns-40°C to 125°C 10 70 10 33 7 27 7 26 5 24 5 23\nB A-40°C to 85°C 10 62 10 55 10 49 8 42 8 40 8 39\n-40°C to 125°C 10 68 10 60 10 54 8 47 8 45 8 44\ntdis Disable timeOE A-40°C to 85°C 20 64 20 64 20 64 20 64 20 64 20 64\nns-40°C to 125°C 20 69 20 69 20 69 20 69 20 69 20 69\nOE B-40°C to 85°C 20 80 20 62 20 54 20 48 20 47 20 45\n-40°C to 125°C 20 85 20 67 20 59 20 52 20 50 20 48\nten Enable timeOE A-40°C to 85°C 20 90 20 91 20 91 20 91 20 90 20 90\nns-40°C to 125°C 20 97 20 98 20 97 20 96 20 96 20 96\nOE B-40°C to 85°C 20 95 20 57 15 48 10 38 10 36 10 36\n-40°C to 125°C 20 100 20 61 15 53 10 42 10 39 10 39www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9\nProduct Folder Links: SN74LXCH8T245\n6.7 Switching Characteristics, V CCA = 1.5 ± 0.1 V\nSee Figure 7-1  and Table 7-1  for test circuit and loading. See Figure 7-2 , Figure 7-3 , and Figure 7-4  for measurement waveforms.\nPARAMETER FROM TOTest\nConditionsB-Port Supply Voltage (V CCB)\nUNIT 1.2 ± 0.1 V 1.5 ± 0.1 V 1.8 ± 0.15 V 2.5 ± 0.2 V 3.3 ± 0.3 V 5.0 ± 0.5 V\nMIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX\ntpdPropagation\ndelayA B-40°C to 85°C 10 52 5 25 5 23 5 17 5 14 3 13\nns-40°C to 125°C 10 57 5 26 5 23 5 18 5 16 3 14\nB A-40°C to 85°C 8 36 7 28 7 26 5 20 5 18 5 17\n-40°C to 125°C 8 40 7 29 7 26 5 22 5 20 5 18\ntdis Disable timeOE A-40°C to 85°C 15 40 15 40 15 40 15 40 15 40 15 40\nns-40°C to 125°C 15 44 15 44 15 44 15 44 15 44 15 44\nOE B-40°C to 85°C 20 69 20 50 15 45 15 35 15 34 14 31\n-40°C to 125°C 20 74 20 54 15 48 15 39 15 37 14 33\nten Enable timeOE A-40°C to 85°C 15 48 15 48 15 48 15 48 15 48 15 48\nns-40°C to 125°C 15 52 15 52 15 52 15 52 15 52 15 52\nOE B-40°C to 85°C 20 85 15 50 15 40 10 31 10 26 10 24\n-40°C to 125°C 20 91 15 54 15 44 10 33 10 29 10 26SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n6.8 Switching Characteristics, V CCA = 1.8 ± 0.15 V\nSee Figure 7-1  and Table 7-1  for test circuit and loading. See Figure 7-2 , Figure 7-3 , and Figure 7-4  for measurement waveforms.\nPARAMETER FROM TOTest\nConditionsB-Port Supply Voltage (V CCB)\nUNIT 1.2 ± 0.1 V 1.5 ± 0.1 V 1.8 ± 0.15 V 2.5 ± 0.2 V 3.3 ± 0.3 V 5.0 ± 0.5 V\nMIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX\ntpdPropagation\ndelayA B-40°C to 85°C 8 50 6 21 6 18 4 14 4 11 2 10\nns-40°C to 125°C 8 53 6 23 6 20 4 15 4 12 2 11\nB A-40°C to 85°C 5 32 5 21 5 19 4 17 4 15 4 15\n-40°C to 125°C 5 33 5 23 5 21 4 18 4 16 4 16\ntdis Disable timeOE A-40°C to 85°C 10 34 10 33 10 33 10 33 10 33 10 33\nns-40°C to 125°C 10 36 10 35 10 35 10 35 10 35 10 35\nOE B-40°C to 85°C 20 64 15 45 15 40 12 31 12 31 10 26\n-40°C to 125°C 20 69 15 49 15 44 12 33 12 38 10 28\nten Enable timeOE A-40°C to 85°C 10 38 10 38 10 38 10 38 10 38 10 38\nns-40°C to 125°C 10 40 10 40 10 40 10 40 10 40 10 40\nOE B-40°C to 85°C 20 84 15 47 10 38 10 29 10 25 8 23\n-40°C to 125°C 20 89 15 51 10 42 10 30 10 26 8 25www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 11\nProduct Folder Links: SN74LXCH8T245\n6.9 Switching Characteristics, V CCA = 2.5 ± 0.2 V\nSee Figure 7-1  and Table 7-1  for test circuit and loading. See Figure 7-2 , Figure 7-3 , and Figure 7-4  for measurement waveforms.\nPARAMETER FROM TOTest\nConditionsB-Port Supply Voltage (V CCB)\nUNIT 1.2 ± 0.1 V 1.5 ± 0.1 V 1.8 ± 0.15 V 2.5 ± 0.2 V 3.3 ± 0.3 V 5.0 ± 0.5 V\nMIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX\ntpdPropagation\ndelayA B-40°C to 85°C 7 40 5 21 4 16 3 12 3 10 3 8\nns-40°C to 125°C 7 45 5 22 4 17 3 13 3 11 3 9\nB A-40°C to 85°C 5 26 5 16 5 15 4 12 3 11 3 10\n-40°C to 125°C 5 28 5 17 5 15 4 13 3 12 3 11\ntdis Disable timeOE A-40°C to 85°C 10 24 10 24 10 24 10 24 10 22 10 24\nns-40°C to 125°C 10 26 10 26 10 24 10 24 10 24 10 24\nOE B-40°C to 85°C 15 56 15 41 12 34 12 25 10 24 10 21\n-40°C to 125°C 15 62 15 44 12 37 12 29 10 26 10 22\nten Enable timeOE A-40°C to 85°C 8 25 8 25 8 25 8 25 8 25 8 25\nns-40°C to 125°C 8 27 8 27 8 27 8 27 8 27 8 27\nOE B-40°C to 85°C 20 80 15 46 10 34 10 25 5 23 5 18\n-40°C to 125°C 20 86 15 48 10 37 10 27 5 25 5 20SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n6.10 Switching Characteristics, V CCA = 3.3 ± 0.3 V\nSee Figure 7-1  and Table 7-1  for test circuit and loading. See Figure 7-2 , Figure 7-3 , and Figure 7-4  for measurement waveforms.\nPARAMETER FROM TOTest\nConditionsB-Port Supply Voltage (V CCB)\nUNIT 1.2 ± 0.1 V 1.5 ± 0.1 V 1.8 ± 0.15 V 2.5 ± 0.2 V 3.3 ± 0.3 V 5.0 ± 0.5 V\nMIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX\ntpdPropagation\ndelayA B-40°C to 85°C 8 41 6 19 4 15 3 10 3 9 2 6.5\nns-40°C to 125°C 8 43 6 21 4 16 3 11 3 10 2 7.5\nB A-40°C to 85°C 5 22 5 15 4 12 3 10 3 9 3 8.5\n-40°C to 125°C 5 24 5 16 4 13 3 11 3 10 3 9\ntdis Disable timeOE A-40°C to 85°C 9 19 9 19 9 19 8 19 8 19 8 19\nns-40°C to 125°C 9 20 9 20 9 20 8 20 8 20 8 20\nOE B-40°C to 85°C 15 52 15 38 12 32 10 23 10 22 9 18\n-40°C to 125°C 15 59 15 41 12 35 10 26 10 23 9 20\nten Enable timeOE A-40°C to 85°C 5 20 5 20 5 20 5 20 5 20 5 20\nns-40°C to 125°C 5 22 5 22 5 22 5 22 5 22 5 22\nOE B-40°C to 85°C 20 80 15 43 10 34 5 24 5 19 5 16\n-40°C to 125°C 20 85 15 46 10 36 5 27 5 21 5 18www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13\nProduct Folder Links: SN74LXCH8T245\n6.11 Switching Characteristics, V CCA = 5.0 ± 0.5 V\nSee Figure 7-1  and Table 7-1  for test circuit and loading. See Figure 7-2 , Figure 7-3 , and Figure 7-4  for measurement waveforms.\nPARAMETER FROM TOTest\nConditionsB-Port Supply Voltage (V CCB)\nUNIT 1.2 ± 0.1 V 1.5 ± 0.1 V 1.8 ± 0.15 V 2.5 ± 0.2 V 3.3 ± 0.3 V 5.0 ± 0.5 V\nMIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX\ntpdPropagation\ndelayA B-40°C to 85°C 8 38 6 15 3 14 3 9.5 2 8 2 6\nns-40°C to 125°C 8 42 6 17 3 15 3 10.5 2 8.5 2 7\nB A-40°C to 85°C 5 22 4 13 3 10.5 3 8 2 7.5 2 7\n-40°C to 125°C 5 24 4 15 3 11.5 3 8.5 2 8 2 7.5\ntdis Disable timeOE A-40°C to 85°C 7 15 5 15 5 15 5 15 5 14 5 14\nns-40°C to 125°C 7 16 5 16 5 16 5 16 5 15 5 15\nOE B-40°C to 85°C 15 52 12 33 10 31 10 22 10 21 5 16\n-40°C to 125°C 15 56 12 37 10 35 10 24 10 23 5 18\nten Enable timeOE A-40°C to 85°C 5 15 5 15 5 15 5 15 5 15 5 15\nns-40°C to 125°C 5 16 5 16 5 16 5 16 5 16 5 16\nOE B-40°C to 85°C 20 80 15 44 10 33 5 24 5 18 5 15\n-40°C to 125°C 20 85 15 48 10 35 5 26 5 20 5 17SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n6.12 Switching Characteristics: T sk, TMAX\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCCI VCCOOperating free-air\ntemperature (T A)\nUNIT-40°C to 125°C\nMIN TYP MAX\nTMAX - Maximum\nData Rate50% Duty Cycle\nInput\nOne channel\nswitching\n20% of pulse >\n0.7*V CCO\n20% of pulse <\n0.3*V CCOUp Translation3.0 V – 3.6 V 4.5 V – 5.5 V 200 420 Mbps\n1.65 V – 1.95 V 4.5 V – 5.5 V 100 200 Mbps\n1.1 V – 1.3 V 4.5 V – 5.5 V 20 40 Mbps\n1.65 V – 1.95 V 3.0 V – 3.6 V 100 210 Mbps\n1.1 V – 1.3 V 3.0 V – 3.6 V 10 20 Mbps\n1.1 V – 1.3 V 1.65 V – 1.95 V 5 10 Mbps\nDown Translation4.5 V – 5.5 V 3.0 V – 3.6 V 100 210 Mbps\n4.5 V – 5.5 V 1.65 V – 1.95 V 50 75 Mbps\n4.5 V – 5.5 V 1.1 V – 1.3 V 15 30 Mbps\n3.0 V – 3.6 V 1.65 V – 1.95 V 40 75 Mbps\n3.0 V – 3.6 V 1.1 V – 1.3 V 10 20 Mbps\n1.65 V – 1.95 V 1.1 V – 1.3 V 5 10 Mbps\ntsk – Output skewTiming skew\nbetween any two\nswitching outputs\nwithin the same\ndeviceUp Translation3.0 V – 3.6 V 4.5 V – 5.5 V 0.5\nns1.65 V – 1.95 V 4.5 V – 5.5 V 1\n1.1 V – 1.3 V 4.5 V – 5.5 V 1.5\n1.65 V – 1.95 V 3.0 V – 3.6 V 1\n1.1 V – 1.3 V 3.0 V – 3.6 V 1.5\n1.1 V – 1.3 V 1.65 V – 1.95 V 2\nDown Translation4.5 V – 5.5 V 3.0 V – 3.6 V 0.5\n4.5 V – 5.5 V 1.65 V – 1.95 V 1\n4.5 V – 5.5 V 1.1 V – 1.3 V 1.5\n3.0 V – 3.6 V 1.65 V – 1.95 V 1\n3.0 V – 3.6 V 1.1 V – 1.3 V 1.5\n1.65 V – 1.95 V 1.1 V – 1.3 V 2\n6.13 Operating Characteristics\nTA = 25℃ (1)\nPARAMETER Test ConditionsSupply Voltage (V CCB = V CCA)\nUNIT 1.2 ± 0.1V 1.5 ± 0.1V 1.8 ± 0.15V 2.5 ± 0.2V 3.3 ± 0.3V 5.0 ± 0.5V\nTYP TYP TYP TYP TYP TYP\nCpdA (2)A to B: outputs enabled\nA Port\nCL = 0, RL = Open\nf = 10 MHz\ntrise = tfall = 1 ns1 4 4 4 5 5\npFA to B: outputs disabled 3 3 3 4 4 4\nB to A: outputs enabled 22 22 22 23 24 25\nB to A: outputs disabled 1 1 1 1 1 2\nCpdB  (2)A to B: outputs enabled\nB Port\nCL = 0, RL = Open\nf = 10 MHz\ntrise = tfall = 1 ns22 22 22 23 24 25\npFA to B: outputs disabled 1 1 1 1 1 2\nB to A: outputs enabled 1 1 1 1 1 5\nB to A: outputs disabled 3 3 3 1 1 1\n(1) See the CMOS Power Consumption and C pd Calculation  application report for more information about power dissipation capacitance.\n(2) C pdA and C pdB are respectively A-Port and B-Port power dissipation capacitances per transceiver.www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 15\nProduct Folder Links: SN74LXCH8T245\n6.14 Typical Characteristics\nIOH \uf02d Output High Current (mA)\nV\nOH\n \uf02d Output High Voltage (V)\n0 5 10 15 20 25 30 35 40 45 501.522.533.544.55\nVCC = 5 V\nVCC = 3.3 V\nVCC = 2.5 V\nFigure 6-1. Typical (T A=25°C) Output High Voltage (V OH) vs\nSource Current (I OH)IOH \uf02d Output High Current (mA)\nV\nOH\n \uf02d Output High Voltage (V)\n0 2.5 5 7.5 10 12.5 15 17.5 20 22.5 250.40.60.811.21.41.61.8\nVCC = 1.8 V\nVCC = 1.5 V\nVCC = 1.2 V\nFigure 6-2. Typical (T A=25°C) Output High Voltage (V OH) vs\nSource Current (I OH)\nIOL \uf02d Output Low Current (mA)\nV\nOL\n \uf02d Output Low Voltage (V)\n0 5 10 15 20 25 30 35 40 45 5000.050.10.150.20.250.30.350.40.45\nVCC = 5 V\nVCC = 3.3 V\nVCC = 2.5 V\nFigure 6-3. Typical (T A=25°C) Output High Voltage (V OL) vs Sink\nCurrent (I OL)IOL \uf02d Output Low Current (mA)\nV\nOL\n \uf02d Output Low Voltage (V)\n0 2.5 5 7.5 10 12.5 15 17.5 20 22.5 2500.050.10.150.20.250.30.350.40.45\nVCC = 1.8 V\nVCC = 1.5 V\nVCC = 1.2 V\nFigure 6-4. Typical (T A=25°C) Output High Voltage (V OL) vs Sink\nCurrent (I OL)\nVIN \uf02d Input Voltage (V)\nICC\n \uf02d Supply Current (mA)\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 500.20.40.60.811.21.41.61.82\nVCC = 5 V\nVCC = 3.3 V\nVCC = 2.5 V\nFigure 6-5. Typical (T A=25°C) Supply Current (I CC) vs Input\nVoltage (V IN)VIN \uf02d Input Voltage (V)\nICC\n \uf02d Supply Current (mA)\n0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.800.020.040.060.080.10.120.140.160.180.20.22\nVCC = 1.8 V\nVCC = 1.5 V\nVCC = 1.2 V\nFigure 6-6. Typical (T A=25°C) Supply Current (I CC) vs Input\nVoltage (V IN)SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n7 Parameter Measurement Information\n7.1 Load Circuit and Voltage Waveforms\nUnless otherwise noted, all input pulses are supplied by generators having the following characteristics:\n• f = 1 MHz\n• Z O = 50 Ω\n• Δt/ΔV ≤ 1 ns/V\nOutput Pin\nUnder Test\nCL(1)RLRLS1\nGNDOpen2 x V CCOMeasurement Point\nA. C L includes probe and jig capacitance.\nFigure 7-1. Load Circuit\nTable 7-1. Load Circuit Conditions\nParameter VCCO RL CL S1 VTP\ntpd Propagation (delay) time 1.1 V – 5.5 V 2 kΩ 15 pF Open N/A\nten, tdisEnable time or disable time1.1 V – 1.6 V 2 kΩ 15 pF 2 × V CCO 0.1 V\n1.65 V – 2.7 V 2 kΩ 15 pF 2 × V CCO 0.15 V\n3.0 V – 5.5 V 2 kΩ 15 pF 2 × V CCO 0.3 V\nten, tdisEnable time or disable time1.1 V – 1.6 V 2 kΩ 15 pF GND 0.1 V\n1.65 V – 2.7 V 2 kΩ 15 pF GND 0.15 V\n3.0 V – 5.5 V 2 kΩ 15 pF GND 0.3 V\nInput A, BVCCI(1)\nVCCI / 2\n0 V\nOutput B, AVOH(2)\nVOL(2)tpd tpdVCCI / 2\nVCCI / 2 V CCI / 2\n1. V CCI is the supply pin associated with the input port.\n2. V OH and V OL are typical output voltage levels that occur\nwith specified R L, CL, and S 1.\nFigure 7-2. Propagation Delay\nVCCI(1)\n0 V100 kHz \n500 ps/V ± 1 s/V\nVOH(2)\nVOL(2)Ensure Monotonic\nRising and Falling EdgeOutput B, AInput A, B1. V CCI is the supply pin associated with the input port.\n2. V OH and V OL are typical output voltage levels that occur\nwith specified R L, CL, and S 1.\nFigure 7-3. Input Transition Rise and Fall Ratewww.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 17\nProduct Folder Links: SN74LXCH8T245\nVCCA\nVCCA / 2\nOutput(1)tdisGNDVCCA / 2\nVCCO(3)\nVOL(4)VOL + V TPten\nVCCO / 2\nOutput(2)VOH(4)\nGNDVOH - VTP\nVCCO / 2OE1. Output waveform on the condition that input is driven to a valid Logic Low.\n2. Output waveform on the condition that input is driven to a valid Logic High.\n3. V CCO is the supply pin associated with the output port.\n4. V OH and V OL are typical output voltage levels with specified R L, CL, and S 1.\nFigure 7-4. Enable Time And Disable TimeSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n18 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n8 Detailed Description\n8.1 Overview\nThe SN74LXCH8T245 is an 8-bit translating transceiver that uses two individually configurable power-supply\nrails. The device is operational with V CCA and V CCB supplies as low as 1.1 V and as high as 5.5 V. Additionally,\nthe device operates with V CCA = V CCB. The A port is designed to track V CCA, and the B port is designed to track\nVCCB.\nThe SN74LXCH8T245 device is designed for asynchronous communication between data buses and transmits\ndata from the A bus to the B bus or from the B bus to the A bus based on the logic level of the direction-control\ninput (DIR). The output-enable input ( OE) is used to disable the outputs so the buses are effectively isolated.\nThe control pins of the SN74LXCH8T245 (DIR and OE) are referenced to V CCA. The OE pin should be tied to\nVCCA through a pullup resistor to ensure the high-impedance state of the level shifter I/Os during power up or\npower down.\nThis device is fully specified for partial-power-down applications using the I off current. The I off protection circuitry\nensures that no excessive current is drawn from or sourced into an input, output, or I/O while the device is\npowered down.\nThe V CC isolation and V CC disconnect feature ensures that if either V CC is less than 100 mV or floating\nwith the complementary supply within the recommended operating conditions, both I/O ports are set to the\nhigh-impedance state by disabling their outputs and the supply current is maintained.\nGlitch-free power supply sequencing allows either supply rail to power on or off in any order while providing\nrobust power sequencing performance.\n8.2 Functional Block Diagram\nA1 B1OEDIR  \n VCCAVCCB\nA8 B8\nNote: Bus-hold circuits are only present for data i nputs, not control inputsBus-Hold Bus-Hold \nBus-Hold Bus-Hold \nFigure 8-1. SN74LXCH8T245 Functional Block Diagramwww.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 19\nProduct Folder Links: SN74LXCH8T245\n8.3 Feature Description\n8.3.1 CMOS Schmitt-Trigger Inputs with Integrated Pulldowns\nStandard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input\ncapacitance given in the Electrical Characteristics . The worst case resistance is calculated with the maximum\ninput voltage, given in the Absolute Maximum Ratings , and the maximum input leakage current, given in the\nElectrical Characteristics , using ohm\'s law (R = V ÷ I).\nThe Schmitt-trigger input architecture provides hysteresis as defined by ΔVT in the Electrical Characteristics ,\nwhich makes this device extremely tolerant to slow or noisy inputs. Driving the inputs slowly will increase\ndynamic current consumption of the device. See Understanding Schmitt Triggers  for additional information\nregarding Schmitt-trigger inputs.\n8.3.1.1 Control Inputs with Integrated Static Pull-Down Resistors\nSimilar to the data I/O\'s, floating control inputs can cause high current consumption. This device has integrated\nweak static pull-downs of 5-M Ω typical on the control inputs (DIR and OE) to help avoid this concern. These\npull-downs are always present. For example, if the DIR pin is left floating, then the B port will be configured as an\ninput and the A port will be configured as an output.\n8.3.2 Balanced High-Drive CMOS Push-Pull Outputs\nA balanced output allows the device to sink and source similar currents. The high drive capability of this device\ncreates fast edges into light loads so routing and load conditions should be considered to prevent ringing.\nAdditionally, the outputs of this device are capable of driving larger currents than the device can sustain without\nbeing damaged. The electrical and thermal limits defined in the Absolute Maximum Ratings  must be followed at\nall times.\n8.3.3 Partial Power Down (I off)\nThe inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting\ncurrent backflow into the device. I off in the Electrical Characteristics  specifies the maximum leakage into or out of\nany input or output pin on the device.\n8.3.4 V CC Isolation and V CC Disconnect\nThe inputs and outputs for this device enter a high-impedance state when either supply is <100 mV, requiring\none supply to connect to the device. Note: the bus-hold circuitry always remains active even when the device is\ndisabled and all outputs are in the high-impedance state.\nEither supply can be disconnected (floated), while the other supply is still connected and the device will maitain\nthe maximum supply current specified by I CCx(floating) , in the Electrical Characteristics . The I/O\'s will not enter a\nhigh-impedance state unless the supply is disconnected after it is driven to <100 mV. I off(float)  in the Electrical\nCharacteristics  specifies the maximum leakage into or out of any input or output pin on the device.\nHi-Z Hi-Z\nA1 B1OEVCCB VCCA\nDIR  \n VCCA VCCBSupply  disconnected ICCB maintained\nDisabledDisabled\nIoff(float) Ioff(float)\nGNDBus-Hold Bus-Hold \nFigure 8-2. V CC Disconnect FeatureSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n8.3.5 Over-Voltage Tolerant Inputs\nInput signals to this device can be driven above the supply voltage as long as they remain below the maximum\ninput voltage value specified in the Recommended Operating Conditions .\n8.3.6 Glitch-Free Power Supply Sequencing\nEither supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where\nthe output erroneously transitions to VCC when it should be held low or vice versa). Glitches of this nature can\nbe misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a\nfalse device configuration of the peripheral, or even a false data initialization by the peripheral.\n8.3.7 Negative Clamping Diodes\nThe inputs and outputs to this device have negative clamping diodes as depicted in Figure 8-3 .\nCAUTION\nVoltages beyond the values specified in Section 6.1 table can cause damage to the device. The\ninput negative-voltage and output voltage ratings may be exceeded if the input and output clamp-\ncurrent ratings are observed.\nGND Level \nShifterInput or I/O \nconfigured \nas inputVCCA\nDevice\n-IIK -IOKVCCB\nI/O configured \nas output\nFigure 8-3. Electrical Placement of Clamping Diodes for Each Input and Output\n8.3.8 Fully Configurable Dual-Rail Design\nThe V CCA and V CCB pins can be supplied at any voltage from 1.1 V to 5.5 V, making the device suitable for\ntranslating between any of the voltage nodes (1.2 V, 1.5 V, 1.8 V, 3.3 V, and 5.0 V).\n8.3.9 Supports High-Speed Translation\nThe SN74LXCH8T245 device can support high data-rate applications. The translated signal data rate can be up\nto 420 Mbps when the signal is translated from 3.3 V to 5.0 V.www.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 21\nProduct Folder Links: SN74LXCH8T245\n8.3.10 Bus-Hold Data Inputs\nEach data input on this device includes a weak latch that maintains a valid logic level on the input. The state of\nthese latches is unknown at startup and remains unknown until the input has been forced to a valid high or low\nstate. After data is sent through a channel, the latch maintains the previous state on the input (if the line is left\nfloating). It is not recommended to use pull-up or pull-down resistors together with a bus-hold input, as it may\ncause undefined inputs to occur which leads to excessive current consumption.\nBus-hold data inputs prevent floating inputs on this device. The Implications of Slow or Floating CMOS Inputs\napplication report explains the problems associated with leaving the CMOS inputs floating. These latches remain\nactive at all times, independent of all control signals such as direction control or output enable. The latches also\nremain active when the device is in the partial power down state, corresponding supply is still present, or when\nthe I/O\'s are floated. The Bus-Hold Circuit  application report has additional details regarding bus-hold inputs.\nAx BxLevel \nShifter Bus-Hold Bus-Hold \nFigure 8-4. Schematic Description of Location of Bus-Hold Circuits\n8.4 Device Functional Modes\nTable 8-1. Function Table(1)\nCONTROL INPUTS Port Status\nOPERATION\nOE DIR A PORT B PORT\nL L Output (Enabled) Input (Hi-Z) B data to A bus\nL H Input (Hi-Z) Output (Enabled) A data to B bus\nH X Input (Hi-Z) Input (Hi-Z) Isolation\n(1) Input circuits of the data I/Os are always active.SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n22 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification,\nand TI does not warrant its accuracy or completeness. TI’s customers are responsible for\ndetermining suitability of components for their purposes, as well as validating and testing their design\nimplementation to confirm system functionality.\n9.1 Application Information\nThe SN74LXCH8T245 device can be used in level-translation applications for interfacing devices or systems\noperating at different interface voltages with one another. The SN74LXCH8T245 device is ideal for use in\napplications where a push-pull driver is connected to the data I/Os. The maximum data rate can be up to 420\nMbps when the device translates a signal from 3.3 V to 5.0 V.\n9.2 Typical Application\nSystem \nControllerVCCA VCCB DIR\nA11.2 V 5.0 V\n0.1 µF \n0.1 µF \nSN74LXC8T245\nGNDGPIO1\nA2 GPIO2\nA3\nA4\nA5\nA6\nA7\nA8B1\nB2\nB3\nB4\nB5\nB6\nB7\nB8GPIO3\nGPIO4\nGPIO5\nGPIO6\nGPIO7\nGPIO8\nFigure 9-1. LED Driver Application\n9.2.1 Design Requirements\nUse the parameters listed in Table 9-1  for this design example.\nTable 9-1. Design Parameters\nDESIGN PARAMETERS EXAMPLE VALUES\nInput voltage range 1.1 V to 5.5 V\nOutput voltage range 1.1 V to 5.5 Vwww.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 23\nProduct Folder Links: SN74LXCH8T245\n9.2.2 Detailed Design Procedure\nTo begin the design process, determine the following:\n• Input voltage range:\n– Use the supply voltage of the device that is driving the SN74LXCH8T245 device to determine the input\nvoltage range. The value must exceed the high-level input voltage (V IH) of the input port for a valid\nlogic-high. The value must be less than the low-level input voltage (V IL) of the input port for a valid logic\nlow.\n• Output voltage range:\n– Use the device\'s supply voltage that the SN74LXCH8T245 device is driving to determine the output\nvoltage range.\n9.2.3 Application Curve\nFigure 9-2. Up Translation at 2.5 MHz (1.2 V to 5 V)SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n24 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\n10 Power Supply Recommendations\nAlways apply a ground reference to the GND pins first. This device is designed for glitch free power sequencing\nwithout any supply sequencing requirements such as ramp order or ramp rate.\nSection 8.3.6  describes how this device was designed with various power supply sequencing methods in mind to\nhelp prevent unintended triggering of downstream devices.\n11 Layout\n11.1 Layout Guidelines\nFollowing common printed-circuit board layout guidelines are recommended to ensure reliability of the device,\nwhich follows:\n• Use bypass capacitors on the power supply pins and place them as close to the device as possible. A 0.1\nµF capacitor is recommended, but transient performance can be improved by having both 1 µF and 0.1 µF\ncapacitors in parallel as bypass capacitors.\n• The high drive capability of this device creates fast edges into light loads; so routing and load conditions\nshould be considered to prevent ringing.\n11.2 Layout Example\nCopper Traces Via to V CCBVia to V CCA Via to GND A\nBGLegend\nSN74LXCH8T245RHLR\n24\n23\n22\n21\n20\n19\n18\n17\n16\n15\n1412\n132\n3\n4\n5\n6\n7\n8\n9\n10\n11PAD1\nDIR\nA1\nA2\nA3\nA4\nA5\nA6\nA7\nA8\nGND\nGNDVCCA VCCB\nVCCBGNDB1\nB2\nB3\nB4\nB5\nB6\nB7\nB8OE\nGG GG\nTo LED\nArray From \nControllerB\nB\nAA0.1µF020 10.1µF020 1G\nFigure 11-1. Layout Examplewww.ti.comSN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 25\nProduct Folder Links: SN74LXCH8T245\n12 Device and Documentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nFor related documentation, see the following:\n• Texas Instruments, CMOS Power Consumption and C pd Calculation application report\n• Texas Instruments, Implications of Slow or Floating CMOS Inputs application report\n• Texas Instruments, Semiconductor and IC Package Thermal Metrics appliction report\n• Texas Instruments, System Considerations for Using Bus-Hold Curcuits to Avoid Floating Inputs application\nreport\n12.2 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on\nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For\nchange details, review the revision history included in any revised document.\n12.3 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight\nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do\nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .\n12.4 Trademarks\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled\nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may\nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published\nspecifications.\n12.6 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n13 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most\ncurrent data available for the designated devices. This data is subject to change without notice and revision of\nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.SN74LXCH8T245\nSCES917B – DECEMBER 2019 – REVISED MARCH 2021 www.ti.com\n26 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nProduct Folder Links: SN74LXCH8T245\nPACKAGE OPTION ADDENDUM\nwww.ti.com 3-Mar-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74LXCH8T245PWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LXH8T245\nSN74LXCH8T245RHLR ACTIVE VQFN RHL 243000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LX8T245H\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 3-Mar-2021\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74LXCH8T245PWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nSN74LXCH8T245RHLR VQFN RHL243000 330.0 12.4 3.85.81.28.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74LXCH8T245PWR TSSOP PW 242000 356.0 356.0 35.0\nSN74LXCH8T245RHLR VQFN RHL 243000 367.0 367.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\n4225250/A   09/2019\nwww.ti.comVQFN - 1 mm max height\nPLASTIC QUAD FLATPACK- NO LEADRHL0024A\nAB\nPIN 1 INDEX AREA3.6\n3.4\n5.6\n5.4\n0.08 CSEATING PLANEC1 MAX\n(0.1) TYP0.05\n0.00\n0.1 CAB\n0.05 CSYMMSYMM\n1 PIN 1 ID\n(OPTIONAL)2.05±0.1\n4.05±0.1\n2X (0.55)2X\n4.518X  0.5\n21112 13\n14\n23\n242X  1.5\n4X (0.2)24X  0.30\n0.1824X 0.5\n0.3\n21\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature\nnumber SLUA271 (www.ti.com/lit/slua271) .\n5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown\n          on this view. It is recommended that vias under paste be filled, plugged or tented.EXAMPLE BOARD LAYOUT\n4225250/A   09/2019\nwww.ti.comVQFN - 1 mm max height RHL0024A\nPLASTIC QUAD FLATPACK- NO LEAD\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 18XSYMMSYMM2X (1.5)\n6X (0.67)\n4X\n(0.775)(5.3)(3.3)\n24X (0.6)\n24X (0.24)\n18X (0.5)\n(4.05)(2.05)\n(R0.05) TYP2\n2X (1.105)2X (0.4)\nSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\n4X (0.2)\n2X (0.55)(Ø 0.2) VIA\nTYP1 24\n11\n12 131423\n25\n4.6\n4.4\n0.07 MAX\nALL AROUND\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)METAL\nSOLDER MASK\nOPENINGEXPOSED METAL0.07 MIN\nALL AROUND\nSOLDER MASK\nDEFINEDSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASKEXPOSED METAL\nNOTES: (continued)\n6.  Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4225250/A   09/2019\nwww.ti.comVQFN - 1 mm max height RHL0024A\nPLASTIC QUAD FLATPACK- NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n80% PRINTED COVERAGE BY AREA\nSCALE: 18XSYMMSYMM2X (1.5)\n4X\n(1.34)\n6X (0.56)(5.3)(3.3)\n24X (0.6)\n24X (0.24)\n18X (0.5)(2.05)\n(R0.05) TYP2\n2X (0.84)METAL TYP\n4X (0.2)\n2X (0.55)1 24\n11\n12 131423\n25\n4.6\n4.4SOLDER MASK EDGE\nTYP\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74LXCH8T245PWR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - VCCA (A-port supply voltage): 1.1 V to 5.5 V
  - VCCB (B-port supply voltage): 1.1 V to 5.5 V
- **Current Ratings**: 
  - High drive strength: Up to 32 mA at 5 V
- **Power Consumption**: 
  - Maximum supply current: 4 µA (at 25°C), 12 µA (from -40°C to 125°C)
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - TSSOP (24 pins) or VQFN (24 pins)
- **Special Features**: 
  - Fully configurable dual-rail design
  - Glitch-free power supply sequencing
  - Bus hold on data inputs
  - Schmitt-trigger control inputs
  - Integrated static pull-down resistors for control inputs
  - VCC isolation and VCC disconnect feature
  - Supports high-speed data rates up to 420 Mbps
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 per JEDEC J-STD-020E

#### Description:
The **SN74LXCH8T245** is an 8-bit translating transceiver designed for bidirectional voltage level translation between two different voltage domains. It features a dual-supply configuration, allowing each port to operate from 1.1 V to 5.5 V. The device is non-inverting and includes bus-hold circuitry to maintain the last valid logic level on the inputs, eliminating the need for external pull-up or pull-down resistors.

#### Typical Applications:
- **Level Shifting**: Ideal for interfacing devices operating at different voltage levels, such as connecting 3.3 V microcontrollers to 5 V peripherals.
- **Signal Processing**: Used in applications requiring reliable data transmission between components with different voltage levels.
- **Driving Indicators**: Can be used to drive LEDs or buzzers in various electronic applications.
- **Debouncing Mechanical Switches**: Helps in cleaning up noisy signals from mechanical switches.
- **General Purpose I/O Level Shifting**: Suitable for UART, SPI, JTAG, and other communication protocols requiring level translation.

This component is particularly useful in mixed-voltage systems where reliable communication and signal integrity are critical.