<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>correlation</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.625</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>120542</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>2665448</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.603 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.327 ms</Worst-caseRealTimeLatency>
            <Interval-min>120543</Interval-min>
            <Interval-max>2665449</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_20_3>
                <Slack>3.65</Slack>
                <TripCount>80</TripCount>
                <Latency>39600</Latency>
                <AbsoluteTimeLatency>198000</AbsoluteTimeLatency>
                <IterationLatency>495</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_20_3>
            <VITIS_LOOP_48_7>
                <Slack>3.65</Slack>
                <TripCount>79</TripCount>
                <Latency>
                    <range>
                        <min>32864</min>
                        <max>2577770</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>164320</min>
                        <max>12888850</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>416</min>
                        <max>32630</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_51_8>
                    <Slack>3.65</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>79</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>413</min>
                            <max>32627</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>2065</min>
                            <max>163135</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>413</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_51_8>
            </VITIS_LOOP_48_7>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>69</DSP>
            <FF>13557</FF>
            <LUT>11474</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>correlation</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>float_n</name>
            <Object>float_n</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>double</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_we0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_d0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_address0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_ce0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_we0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_d0</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_address1</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_ce1</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_we1</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corr_d1</name>
            <Object>corr</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_address0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_ce0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_we0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_d0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_q0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stddev_address0</name>
            <Object>stddev</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stddev_ce0</name>
            <Object>stddev</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stddev_we0</name>
            <Object>stddev</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stddev_d0</name>
            <Object>stddev</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stddev_q0</name>
            <Object>stddev</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>correlation</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_fu_228</InstName>
                    <ModuleName>correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>228</ID>
                    <BindInstances>add_ln10_1_fu_143_p2 add_ln10_fu_155_p2 add_ln13_fu_248_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238</InstName>
                    <ModuleName>correlation_Pipeline_VITIS_LOOP_23_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_double_s_fu_122</InstName>
                            <ModuleName>pow_generic_double_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>122</ID>
                            <BindInstances>b_exp_fu_584_p2 b_exp_1_fu_656_p2 mul_12s_80ns_90_2_1_U14 mul_54s_6ns_54_2_1_U6 mul_71ns_4ns_75_2_1_U7 mul_73ns_6ns_79_2_1_U8 mul_83ns_6ns_89_2_1_U9 mul_92ns_6ns_98_2_1_U10 mul_87ns_6ns_93_2_1_U11 mul_82ns_6ns_88_2_1_U12 mul_77ns_6ns_83_2_1_U13 add_ln813_fu_1476_p2 add_ln813_1_fu_1482_p2 add_ln813_4_fu_1428_p2 mul_40ns_40ns_80_1_1_U15 ret_V_fu_1540_p2 mac_muladd_16s_15ns_19s_31_4_1_U20 mac_muladd_16s_15ns_19s_31_4_1_U20 ret_V_18_fu_1650_p2 mul_13s_71s_71_2_1_U16 m_diff_V_fu_1691_p2 ret_V_33_fu_1766_p2 mul_43ns_36ns_79_1_1_U17 add_ln813_7_fu_1813_p2 exp_Z2P_m_1_V_fu_1822_p2 mul_49ns_44ns_93_2_1_U18 add_ln813_9_fu_1890_p2 exp_Z1P_m_1_l_V_fu_1899_p2 ret_V_35_fu_1937_p2 mul_50ns_50ns_100_2_1_U19 ret_V_23_fu_2021_p2 add_ln1347_1_fu_2027_p2 r_exp_V_fu_2041_p2 out_exp_V_fu_2122_p2 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U pow_reduce_anonymous_namespace_log0_lut_table_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln23_fu_178_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6_fu_271</InstName>
                    <ModuleName>correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>271</ID>
                    <BindInstances>add_ln37_1_fu_155_p2 add_ln37_fu_167_p2 add_ln39_fu_231_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282</InstName>
                    <ModuleName>correlation_Pipeline_VITIS_LOOP_54_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>282</ID>
                    <BindInstances>add_ln54_fu_139_p2 add_ln55_fu_165_p2 add_ln55_1_fu_171_p2 add_ln55_2_fu_177_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln20_fu_330_p2 ddiv_64ns_64ns_64_22_no_dsp_1_U67 dsqrt_64ns_64ns_64_17_no_dsp_1_U69 dsqrt_64ns_64ns_64_17_no_dsp_1_U69 add_ln51_fu_425_p2 add_ln49_fu_455_p2 add_ln49_1_fu_461_p2 add_ln52_fu_481_p2 add_ln51_1_fu_509_p2 add_ln48_fu_515_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
            <Loops>
                <VITIS_LOOP_10_1_VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.316</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40027</Best-caseLatency>
                    <Average-caseLatency>40027</Average-caseLatency>
                    <Worst-caseLatency>40027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_10_1_VITIS_LOOP_13_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8000</TripCount>
                        <Latency>40025</Latency>
                        <AbsoluteTimeLatency>0.200 ms</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_10_1_VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>523</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>464</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_143_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:10" URAM="0" VARIABLE="add_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_155_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_248_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:13" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>41</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>58</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10627</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8392</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_584_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515" URAM="0" VARIABLE="b_exp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_656_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515" URAM="0" VARIABLE="b_exp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12s_80ns_90_2_1_U14" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="Elog2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_54s_6ns_54_2_1_U6" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838" URAM="0" VARIABLE="mul_ln838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_71ns_4ns_75_2_1_U7" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_73ns_6ns_79_2_1_U8" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_83ns_6ns_89_2_1_U9" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_92ns_6ns_98_2_1_U10" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_87ns_6ns_93_2_1_U11" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_82ns_6ns_88_2_1_U12" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_77ns_6ns_83_2_1_U13" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1476_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1482_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1428_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40ns_40ns_80_1_1_U15" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1540_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U20" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15ns_19s_31_4_1_U20" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1650_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_int_base.h:455" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13s_71s_71_2_1_U16" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="m_diff_V_fu_1691_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="m_diff_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_1766_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43ns_36ns_79_1_1_U17" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1813_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z2P_m_1_V_fu_1822_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z2P_m_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_49ns_44ns_93_2_1_U18" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1890_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_Z1P_m_1_l_V_fu_1899_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="exp_Z1P_m_1_l_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_1937_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_50ns_50ns_100_2_1_U19" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_2021_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1347_1_fu_2027_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347" URAM="0" VARIABLE="add_ln1347_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_V_fu_2041_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:653" URAM="0" VARIABLE="r_exp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_V_fu_2122_p2" SOURCE="/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/include/header_files/ap_int_base.h:186" URAM="0" VARIABLE="out_exp_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U" SOURCE="" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation_Pipeline_VITIS_LOOP_23_4</Name>
            <Loops>
                <VITIS_LOOP_23_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>451</Best-caseLatency>
                    <Average-caseLatency>451</Average-caseLatency>
                    <Worst-caseLatency>451</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>451</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_23_4>
                        <Name>VITIS_LOOP_23_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>449</Latency>
                        <AbsoluteTimeLatency>2.245 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>54</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_double_s_fu_122</Instance>
                        </InstanceList>
                    </VITIS_LOOP_23_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>58</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11000</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8732</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_23_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_178_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:23" URAM="0" VARIABLE="add_ln23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6</Name>
            <Loops>
                <VITIS_LOOP_37_5_VITIS_LOOP_39_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8031</Best-caseLatency>
                    <Average-caseLatency>8031</Average-caseLatency>
                    <Worst-caseLatency>8031</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.155 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.155 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.155 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8031</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_5_VITIS_LOOP_39_6>
                        <Name>VITIS_LOOP_37_5_VITIS_LOOP_39_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8000</TripCount>
                        <Latency>8029</Latency>
                        <AbsoluteTimeLatency>40.145 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_37_5_VITIS_LOOP_39_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>569</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_5_VITIS_LOOP_39_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_155_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_5_VITIS_LOOP_39_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_167_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_5_VITIS_LOOP_39_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_231_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation_Pipeline_VITIS_LOOP_54_9</Name>
            <Loops>
                <VITIS_LOOP_54_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>410</Best-caseLatency>
                    <Average-caseLatency>410</Average-caseLatency>
                    <Worst-caseLatency>410</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>410</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_9>
                        <Name>VITIS_LOOP_54_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>408</Latency>
                        <AbsoluteTimeLatency>2.040 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_54_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>302</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>202</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_139_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_165_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_171_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_177_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55" URAM="0" VARIABLE="add_ln55_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlation</Name>
            <Loops>
                <VITIS_LOOP_20_3/>
                <VITIS_LOOP_48_7>
                    <VITIS_LOOP_51_8/>
                </VITIS_LOOP_48_7>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.625</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>120542</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2665448</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.603 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.327 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>120543 ~ 2665449</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_3>
                        <Name>VITIS_LOOP_20_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>80</TripCount>
                        <Latency>39600</Latency>
                        <AbsoluteTimeLatency>0.198 ms</AbsoluteTimeLatency>
                        <IterationLatency>495</IterationLatency>
                        <PipelineDepth>495</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_correlation_Pipeline_VITIS_LOOP_23_4_fu_238</Instance>
                        </InstanceList>
                    </VITIS_LOOP_20_3>
                    <VITIS_LOOP_48_7>
                        <Name>VITIS_LOOP_48_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>79</TripCount>
                        <Latency>32864 ~ 2577770</Latency>
                        <AbsoluteTimeLatency>0.164 ms ~ 12.889 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>416</min>
                                <max>32630</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>416 ~ 32630</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_51_8>
                            <Name>VITIS_LOOP_51_8</Name>
                            <Slack>3.65</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>79</max>
                                </range>
                            </TripCount>
                            <Latency>413 ~ 32627</Latency>
                            <AbsoluteTimeLatency>2.065 us ~ 0.163 ms</AbsoluteTimeLatency>
                            <IterationLatency>413</IterationLatency>
                            <PipelineDepth>413</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_correlation_Pipeline_VITIS_LOOP_54_9_fu_282</Instance>
                            </InstanceList>
                        </VITIS_LOOP_51_8>
                    </VITIS_LOOP_48_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>69</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13557</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11474</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_330_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_20_3" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U67" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="16" LOOP="VITIS_LOOP_20_3" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_17_no_dsp_1_U69" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="16" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_17_no_dsp_1_U69" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_425_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_455_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_461_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_481_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_509_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_515_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48" URAM="0" VARIABLE="add_ln48"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="float_n" index="0" direction="in" srcType="double" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="float_n" name="float_n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data" index="1" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="data_address0" name="data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce0" name="data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_we0" name="data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_d0" name="data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_q0" name="data_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_address1" name="data_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce1" name="data_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_q1" name="data_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="corr" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="corr_address0" name="corr_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="corr_ce0" name="corr_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="corr_we0" name="corr_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="corr_d0" name="corr_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="corr_address1" name="corr_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="corr_ce1" name="corr_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="corr_we1" name="corr_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="corr_d1" name="corr_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mean" index="3" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="mean_address0" name="mean_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="mean_ce0" name="mean_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="mean_we0" name="mean_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="mean_d0" name="mean_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="mean_q0" name="mean_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stddev" index="4" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="stddev_address0" name="stddev_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="stddev_ce0" name="stddev_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="stddev_we0" name="stddev_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="stddev_d0" name="stddev_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="stddev_q0" name="stddev_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="float_n" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="float_n">DATA</portMap>
            </portMaps>
            <ports>
                <port>float_n</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="float_n"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="data_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="data_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corr_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="corr_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>corr_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="corr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corr_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="corr_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>corr_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="corr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corr_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="corr_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>corr_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="corr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corr_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="corr_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>corr_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="corr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="mean_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="mean_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="mean_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stddev_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="stddev_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>stddev_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="stddev"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stddev_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="stddev_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>stddev_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="stddev"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stddev_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="stddev_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>stddev_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="stddev"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="corr_address0">13, , </column>
                    <column name="corr_address1">13, , </column>
                    <column name="corr_d0">64, , </column>
                    <column name="corr_d1">64, , </column>
                    <column name="data_address0">13, , </column>
                    <column name="data_address1">13, , </column>
                    <column name="data_d0">64, , </column>
                    <column name="data_q0">64, , </column>
                    <column name="data_q1">64, , </column>
                    <column name="mean_address0">7, , </column>
                    <column name="mean_d0">64, , </column>
                    <column name="mean_q0">64, , </column>
                    <column name="stddev_address0">7, , </column>
                    <column name="stddev_d0">64, , </column>
                    <column name="stddev_q0">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="float_n">ap_none, 64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="float_n">in, double</column>
                    <column name="data">inout, double*</column>
                    <column name="corr">out, double*</column>
                    <column name="mean">inout, double*</column>
                    <column name="stddev">inout, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="float_n">float_n, port, , </column>
                    <column name="data">data_address0, port, offset, </column>
                    <column name="data">data_ce0, port, , </column>
                    <column name="data">data_we0, port, , </column>
                    <column name="data">data_d0, port, , </column>
                    <column name="data">data_q0, port, , </column>
                    <column name="data">data_address1, port, offset, </column>
                    <column name="data">data_ce1, port, , </column>
                    <column name="data">data_q1, port, , </column>
                    <column name="corr">corr_address0, port, offset, </column>
                    <column name="corr">corr_ce0, port, , </column>
                    <column name="corr">corr_we0, port, , </column>
                    <column name="corr">corr_d0, port, , </column>
                    <column name="corr">corr_address1, port, offset, </column>
                    <column name="corr">corr_ce1, port, , </column>
                    <column name="corr">corr_we1, port, , </column>
                    <column name="corr">corr_d1, port, , </column>
                    <column name="mean">mean_address0, port, offset, </column>
                    <column name="mean">mean_ce0, port, , </column>
                    <column name="mean">mean_we0, port, , </column>
                    <column name="mean">mean_d0, port, , </column>
                    <column name="mean">mean_q0, port, , </column>
                    <column name="stddev">stddev_address0, port, offset, </column>
                    <column name="stddev">stddev_ce0, port, , </column>
                    <column name="stddev">stddev_we0, port, , </column>
                    <column name="stddev">stddev_d0, port, , </column>
                    <column name="stddev">stddev_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

