This repository contains project ideas that can be implemented using HLS on FPGAs for acceleration purpose. Three levels are given:

- **[Level 1](./Level%201/README.md)**: Simple kernels required for many applications.
- **[Level 2](./Level%202/README.md)**: Full system design with a detailed application description.
- **[Level 3](./Level%203/README.md)**: Names of applications to be researched.