0.6
2018.2
Jun 14 2018
20:41:02
D:/Desktop/Mux_8_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Desktop/Mux_8_1/project_1/project_1.srcs/sim_1/new/fa_tb.v,1649314435,verilog,,,,fa_tb,,,,,,,,
D:/Desktop/Mux_8_1/project_1/project_1.srcs/sim_1/new/ha_tb.v,1649311906,verilog,,D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/half_adder.v,,ha_tb,,,,,,,,
D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/FA.v,1649313105,verilog,,D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/FA_4bit.v,D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/half_adder.v,FA,,,,,,,,
D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/FA_4bit.v,1649313558,verilog,,D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/half_adder.v,D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/FA.v,FA_4bit,,,,,,,,
D:/Desktop/Mux_8_1/project_1/project_1.srcs/sources_1/new/half_adder.v,1649311968,verilog,,D:/Desktop/Mux_8_1/project_1/project_1.srcs/sim_1/new/fa_tb.v,,half_adder,,,,,,,,
