

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Aug  6 22:20:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT_LP
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.426|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1021|  1021|  1021|  1021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1019|  1019|         7|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [cnn/max_pool_1.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_9, %Col_Loop_end ]" [cnn/max_pool_1.cpp:29]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13, %Col_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln36_1, %Col_Loop_end ]" [cnn/max_pool_1.cpp:36]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten13, -10" [cnn/max_pool_1.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten13, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 17 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop_begin" [cnn/max_pool_1.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn/max_pool_1.cpp:10]   --->   Operation 19 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn/max_pool_1.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln29_9 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 22 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i8 1, i8 %add_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 23 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 16.4>
ST_3 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln29_8 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:29]   --->   Operation 24 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %select_ln29_9 to i12" [cnn/max_pool_1.cpp:36]   --->   Operation 25 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn/max_pool_1.cpp:29]   --->   Operation 26 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %icmp_ln16, %xor_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 28 'and' 'and_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_8" [cnn/max_pool_1.cpp:13]   --->   Operation 29 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln29_13, %icmp_ln13" [cnn/max_pool_1.cpp:36]   --->   Operation 30 'or' 'or_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:36]   --->   Operation 31 'select' 'select_ln36' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln36_1 = select i1 %and_ln29_13, i4 %r, i4 %select_ln29_8" [cnn/max_pool_1.cpp:36]   --->   Operation 32 'select' 'select_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %select_ln36_1 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 33 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i9 26, %zext_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 34 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln36, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i5 %shl_ln to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 36 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln29 = add i9 %zext_ln29_10, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 37 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 38 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i10 %tmp to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 40 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i12 %p_shl2_cast, %zext_ln29_11" [cnn/max_pool_1.cpp:29]   --->   Operation 41 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_8 = add i12 %zext_ln36, %sub_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 42 'add' 'add_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i12 %add_ln29_8 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 43 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [2028 x float]* @conv_1_out_0, i64 0, i64 %zext_ln29_12" [cnn/max_pool_1.cpp:29]   --->   Operation 44 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 45 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_9)   --->   "%or_ln27 = or i5 %shl_ln, 1" [cnn/max_pool_1.cpp:27]   --->   Operation 46 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_9)   --->   "%zext_ln29_13 = zext i5 %or_ln27 to i9" [cnn/max_pool_1.cpp:29]   --->   Operation 47 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln29_9 = add i9 %zext_ln29_13, %mul_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 48 'add' 'add_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln29_9, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 49 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln29_9, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 50 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i10 %tmp_1 to i12" [cnn/max_pool_1.cpp:29]   --->   Operation 51 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i12 %p_shl_cast, %zext_ln29_14" [cnn/max_pool_1.cpp:29]   --->   Operation 52 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_10 = add i12 %zext_ln36, %sub_ln29_1" [cnn/max_pool_1.cpp:29]   --->   Operation 53 'add' 'add_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (1.30ns)   --->   "switch i3 %select_ln29_9, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 54 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.30>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln36, 1" [cnn/max_pool_1.cpp:16]   --->   Operation 55 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 56 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 57 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 57 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i12 %add_ln29_10 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 58 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [2028 x float]* @conv_1_out_0, i64 0, i64 %zext_ln29_15" [cnn/max_pool_1.cpp:29]   --->   Operation 59 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 60 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [2028 x float]* @conv_1_out_1, i64 0, i64 %zext_ln29_12" [cnn/max_pool_1.cpp:29]   --->   Operation 61 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_1_out_0_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 62 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 64 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 65 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.44ns)   --->   "%icmp_ln29_14 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 66 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_14, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 67 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 68 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_12" [cnn/max_pool_1.cpp:29]   --->   Operation 69 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_1_out_0_load, float 0x3810000000000000" [cnn/max_pool_1.cpp:29]   --->   Operation 70 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 71 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %conv_1_out_0_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 72 'fcmp' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 73 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [2028 x float]* @conv_1_out_1, i64 0, i64 %zext_ln29_15" [cnn/max_pool_1.cpp:29]   --->   Operation 74 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %conv_1_out_0_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 75 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 76 'partselect' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %select_ln29 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 78 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 79 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_8 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 80 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln29_15 = icmp ne i8 %tmp_13, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 81 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.44ns)   --->   "%icmp_ln29_16 = icmp eq i23 %trunc_ln29_7, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 82 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%or_ln29_7 = or i1 %icmp_ln29_16, %icmp_ln29_15" [cnn/max_pool_1.cpp:29]   --->   Operation 83 'or' 'or_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln29_17 = icmp ne i8 %tmp_14, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (2.44ns)   --->   "%icmp_ln29_18 = icmp eq i23 %trunc_ln29_8, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 85 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%or_ln29_8 = or i1 %icmp_ln29_18, %icmp_ln29_17" [cnn/max_pool_1.cpp:29]   --->   Operation 86 'or' 'or_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_8)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %or_ln29_8" [cnn/max_pool_1.cpp:29]   --->   Operation 87 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %conv_1_out_0_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 88 'fcmp' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_8 = and i1 %and_ln29_7, %tmp_15" [cnn/max_pool_1.cpp:29]   --->   Operation 89 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_8, float %conv_1_out_0_load_1, float %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 90 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 91 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_6 : Operation 92 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %conv_1_out_1_load, %select_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 92 'fcmp' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 93 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %conv_1_out_1_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 94 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 95 'partselect' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_9 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 96 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %select_ln29_4 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 97 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 98 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_10 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 99 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln29_19 = icmp ne i8 %tmp_16, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 100 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln29_20 = icmp eq i23 %trunc_ln29_9, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 101 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%or_ln29_9 = or i1 %icmp_ln29_20, %icmp_ln29_19" [cnn/max_pool_1.cpp:29]   --->   Operation 102 'or' 'or_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln29_21 = icmp ne i8 %tmp_17, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln29_22 = icmp eq i23 %trunc_ln29_10, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 104 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%or_ln29_10 = or i1 %icmp_ln29_22, %icmp_ln29_21" [cnn/max_pool_1.cpp:29]   --->   Operation 105 'or' 'or_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_10)   --->   "%and_ln29_9 = and i1 %or_ln29_9, %or_ln29_10" [cnn/max_pool_1.cpp:29]   --->   Operation 106 'and' 'and_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %conv_1_out_1_load, %select_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 107 'fcmp' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_10 = and i1 %and_ln29_9, %tmp_18" [cnn/max_pool_1.cpp:29]   --->   Operation 108 'and' 'and_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_10, float %conv_1_out_1_load, float %select_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 109 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 110 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 111 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp ogt float %conv_1_out_1_load_1, %select_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 111 'fcmp' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 113 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i4 %select_ln36_1 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 115 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (3.36ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i8 13, %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 116 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str28) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str28)" [cnn/max_pool_1.cpp:17]   --->   Operation 118 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind" [cnn/max_pool_1.cpp:18]   --->   Operation 119 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %conv_1_out_1_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 120 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 121 'partselect' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_11 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 122 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %select_ln29_5 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 123 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 124 'partselect' 'tmp_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_12 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 125 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.55ns)   --->   "%icmp_ln29_23 = icmp ne i8 %tmp_19, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 126 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (2.44ns)   --->   "%icmp_ln29_24 = icmp eq i23 %trunc_ln29_11, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 127 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%or_ln29_11 = or i1 %icmp_ln29_24, %icmp_ln29_23" [cnn/max_pool_1.cpp:29]   --->   Operation 128 'or' 'or_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (1.55ns)   --->   "%icmp_ln29_25 = icmp ne i8 %tmp_20, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 129 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (2.44ns)   --->   "%icmp_ln29_26 = icmp eq i23 %trunc_ln29_12, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 130 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%or_ln29_12 = or i1 %icmp_ln29_26, %icmp_ln29_25" [cnn/max_pool_1.cpp:29]   --->   Operation 131 'or' 'or_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_12)   --->   "%and_ln29_11 = and i1 %or_ln29_11, %or_ln29_12" [cnn/max_pool_1.cpp:29]   --->   Operation 132 'and' 'and_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp ogt float %conv_1_out_1_load_1, %select_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 133 'fcmp' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_12 = and i1 %and_ln29_11, %tmp_21" [cnn/max_pool_1.cpp:29]   --->   Operation 134 'and' 'and_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_12, float %conv_1_out_1_load_1, float %select_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 135 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i4 %select_ln36 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 136 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln36 = add i8 %zext_ln36_5, %mul_ln36" [cnn/max_pool_1.cpp:36]   --->   Operation 137 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i8 %add_ln36 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 138 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [169 x float]* %max_pool_out_0, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 139 'getelementptr' 'max_pool_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [169 x float]* %max_pool_out_1, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 140 'getelementptr' 'max_pool_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%max_pool_out_2_addr = getelementptr [169 x float]* %max_pool_out_2, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 141 'getelementptr' 'max_pool_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%max_pool_out_3_addr = getelementptr [169 x float]* %max_pool_out_3, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 142 'getelementptr' 'max_pool_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%max_pool_out_4_addr = getelementptr [169 x float]* %max_pool_out_4, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 143 'getelementptr' 'max_pool_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%max_pool_out_5_addr = getelementptr [169 x float]* %max_pool_out_5, i64 0, i64 %zext_ln36_6" [cnn/max_pool_1.cpp:36]   --->   Operation 144 'getelementptr' 'max_pool_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (3.25ns)   --->   "store float %select_ln29_6, float* %max_pool_out_4_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 145 'store' <Predicate = (select_ln29_9 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 146 'br' <Predicate = (select_ln29_9 == 4)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (3.25ns)   --->   "store float %select_ln29_6, float* %max_pool_out_3_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 147 'store' <Predicate = (select_ln29_9 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 148 'br' <Predicate = (select_ln29_9 == 3)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (3.25ns)   --->   "store float %select_ln29_6, float* %max_pool_out_2_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 149 'store' <Predicate = (select_ln29_9 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 150 'br' <Predicate = (select_ln29_9 == 2)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (3.25ns)   --->   "store float %select_ln29_6, float* %max_pool_out_1_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 151 'store' <Predicate = (select_ln29_9 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 152 'br' <Predicate = (select_ln29_9 == 1)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (3.25ns)   --->   "store float %select_ln29_6, float* %max_pool_out_0_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 153 'store' <Predicate = (select_ln29_9 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 154 'br' <Predicate = (select_ln29_9 == 0)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (3.25ns)   --->   "store float %select_ln29_6, float* %max_pool_out_5_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 155 'store' <Predicate = (select_ln29_9 == 7) | (select_ln29_9 == 6) | (select_ln29_9 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 156 'br' <Predicate = (select_ln29_9 == 7) | (select_ln29_9 == 6) | (select_ln29_9 == 5)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str28, i32 %tmp_8)" [cnn/max_pool_1.cpp:37]   --->   Operation 157 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 158 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 159 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 0111111110]
indvar_flatten13    (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
indvar_flatten      (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0011000000]
c_0                 (phi              ) [ 0011000000]
icmp_ln10           (icmp             ) [ 0011111110]
add_ln10            (add              ) [ 0111111110]
br_ln10             (br               ) [ 0000000000]
f                   (add              ) [ 0000000000]
icmp_ln13           (icmp             ) [ 0011000000]
select_ln29_9       (select           ) [ 0111111110]
add_ln13            (add              ) [ 0000000000]
select_ln13         (select           ) [ 0111111110]
select_ln29_8       (select           ) [ 0000000000]
zext_ln36           (zext             ) [ 0000000000]
xor_ln29            (xor              ) [ 0000000000]
icmp_ln16           (icmp             ) [ 0000000000]
and_ln29_13         (and              ) [ 0000000000]
r                   (add              ) [ 0000000000]
or_ln36             (or               ) [ 0000000000]
select_ln36         (select           ) [ 0010111110]
select_ln36_1       (select           ) [ 0110111110]
zext_ln29           (zext             ) [ 0000000000]
mul_ln29            (mul              ) [ 0000000000]
shl_ln              (bitconcatenate   ) [ 0000000000]
zext_ln29_10        (zext             ) [ 0000000000]
add_ln29            (add              ) [ 0000000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000000]
tmp                 (bitconcatenate   ) [ 0000000000]
zext_ln29_11        (zext             ) [ 0000000000]
sub_ln29            (sub              ) [ 0000000000]
add_ln29_8          (add              ) [ 0000000000]
zext_ln29_12        (zext             ) [ 0010110000]
conv_1_out_0_addr   (getelementptr    ) [ 0010100000]
or_ln27             (or               ) [ 0000000000]
zext_ln29_13        (zext             ) [ 0000000000]
add_ln29_9          (add              ) [ 0000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000]
tmp_1               (bitconcatenate   ) [ 0000000000]
zext_ln29_14        (zext             ) [ 0000000000]
sub_ln29_1          (sub              ) [ 0000000000]
add_ln29_10         (add              ) [ 0010100000]
switch_ln36         (switch           ) [ 0000000000]
c                   (add              ) [ 0110111110]
conv_1_out_0_load   (load             ) [ 0010010000]
zext_ln29_15        (zext             ) [ 0010011000]
conv_1_out_0_addr_1 (getelementptr    ) [ 0010010000]
conv_1_out_1_addr   (getelementptr    ) [ 0010001000]
bitcast_ln29        (bitcast          ) [ 0000000000]
tmp_s               (partselect       ) [ 0000000000]
trunc_ln29          (trunc            ) [ 0000000000]
icmp_ln29           (icmp             ) [ 0000000000]
icmp_ln29_14        (icmp             ) [ 0000000000]
or_ln29             (or               ) [ 0000000000]
tmp_12              (fcmp             ) [ 0000000000]
and_ln29            (and              ) [ 0000000000]
select_ln29         (select           ) [ 0010001000]
conv_1_out_0_load_1 (load             ) [ 0010001000]
conv_1_out_1_addr_1 (getelementptr    ) [ 0010000100]
bitcast_ln29_7      (bitcast          ) [ 0000000000]
tmp_13              (partselect       ) [ 0000000000]
trunc_ln29_7        (trunc            ) [ 0000000000]
bitcast_ln29_8      (bitcast          ) [ 0000000000]
tmp_14              (partselect       ) [ 0000000000]
trunc_ln29_8        (trunc            ) [ 0000000000]
icmp_ln29_15        (icmp             ) [ 0000000000]
icmp_ln29_16        (icmp             ) [ 0000000000]
or_ln29_7           (or               ) [ 0000000000]
icmp_ln29_17        (icmp             ) [ 0000000000]
icmp_ln29_18        (icmp             ) [ 0000000000]
or_ln29_8           (or               ) [ 0000000000]
and_ln29_7          (and              ) [ 0000000000]
tmp_15              (fcmp             ) [ 0000000000]
and_ln29_8          (and              ) [ 0000000000]
select_ln29_4       (select           ) [ 0010000100]
conv_1_out_1_load   (load             ) [ 0010000100]
bitcast_ln29_9      (bitcast          ) [ 0000000000]
tmp_16              (partselect       ) [ 0000000000]
trunc_ln29_9        (trunc            ) [ 0000000000]
bitcast_ln29_10     (bitcast          ) [ 0000000000]
tmp_17              (partselect       ) [ 0000000000]
trunc_ln29_10       (trunc            ) [ 0000000000]
icmp_ln29_19        (icmp             ) [ 0000000000]
icmp_ln29_20        (icmp             ) [ 0000000000]
or_ln29_9           (or               ) [ 0000000000]
icmp_ln29_21        (icmp             ) [ 0000000000]
icmp_ln29_22        (icmp             ) [ 0000000000]
or_ln29_10          (or               ) [ 0000000000]
and_ln29_9          (and              ) [ 0000000000]
tmp_18              (fcmp             ) [ 0000000000]
and_ln29_10         (and              ) [ 0000000000]
select_ln29_5       (select           ) [ 0010000010]
conv_1_out_1_load_1 (load             ) [ 0010000010]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty_11            (speclooptripcount) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
zext_ln36_4         (zext             ) [ 0000000000]
mul_ln36            (mul              ) [ 0000000000]
specloopname_ln17   (specloopname     ) [ 0000000000]
tmp_8               (specregionbegin  ) [ 0000000000]
specpipeline_ln18   (specpipeline     ) [ 0000000000]
bitcast_ln29_11     (bitcast          ) [ 0000000000]
tmp_19              (partselect       ) [ 0000000000]
trunc_ln29_11       (trunc            ) [ 0000000000]
bitcast_ln29_12     (bitcast          ) [ 0000000000]
tmp_20              (partselect       ) [ 0000000000]
trunc_ln29_12       (trunc            ) [ 0000000000]
icmp_ln29_23        (icmp             ) [ 0000000000]
icmp_ln29_24        (icmp             ) [ 0000000000]
or_ln29_11          (or               ) [ 0000000000]
icmp_ln29_25        (icmp             ) [ 0000000000]
icmp_ln29_26        (icmp             ) [ 0000000000]
or_ln29_12          (or               ) [ 0000000000]
and_ln29_11         (and              ) [ 0000000000]
tmp_21              (fcmp             ) [ 0000000000]
and_ln29_12         (and              ) [ 0000000000]
select_ln29_6       (select           ) [ 0000000000]
zext_ln36_5         (zext             ) [ 0000000000]
add_ln36            (add              ) [ 0000000000]
zext_ln36_6         (zext             ) [ 0000000000]
max_pool_out_0_addr (getelementptr    ) [ 0000000000]
max_pool_out_1_addr (getelementptr    ) [ 0000000000]
max_pool_out_2_addr (getelementptr    ) [ 0000000000]
max_pool_out_3_addr (getelementptr    ) [ 0000000000]
max_pool_out_4_addr (getelementptr    ) [ 0000000000]
max_pool_out_5_addr (getelementptr    ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
store_ln36          (store            ) [ 0000000000]
br_ln36             (br               ) [ 0000000000]
empty               (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0111111110]
ret_ln40            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="conv_1_out_0_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
<pin id="123" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/3 conv_1_out_0_load_1/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_1_out_0_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv_1_out_1_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="2"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
<pin id="148" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/5 conv_1_out_1_load_1/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_1_out_1_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="2"/>
<pin id="142" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="max_pool_out_0_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_addr/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="max_pool_out_1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_addr/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_pool_out_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_addr/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="max_pool_out_3_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_addr/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="max_pool_out_4_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_addr/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="max_pool_out_5_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_5_addr/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln36_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln36_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln36_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln36_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln36_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln36_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten13_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="1"/>
<pin id="230" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten13_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="f_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="f_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvar_flatten_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="r_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="r_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="4" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="c_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="c_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="4" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln10_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="f_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln29_9_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_9/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln13_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln13_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln29_8_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="1"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_8/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln36_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="1"/>
<pin id="361" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln29_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln16_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln29_13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_13/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="r_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="or_ln36_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln36_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="1"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln36_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln29_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln29_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shl_ln_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln29_10_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_10/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln29_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_shl2_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln29_11_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_11/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln29_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="12" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln29_8_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_8/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln29_12_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_12/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln27_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln29_13_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_13/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln29_9_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_9/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_shl_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="0"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln29_14_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_14/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sub_ln29_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="12" slack="0"/>
<pin id="509" dir="0" index="1" bw="10" slack="0"/>
<pin id="510" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln29_10_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="0" index="1" bw="12" slack="0"/>
<pin id="516" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_10/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="c_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln29_15_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="1"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_15/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="bitcast_ln29_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="6" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln29_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln29_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln29_14_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="23" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_14/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln29_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="and_ln29_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln29_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="bitcast_ln29_7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_7/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_13_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="6" slack="0"/>
<pin id="585" dir="0" index="3" bw="6" slack="0"/>
<pin id="586" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln29_7_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_7/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="bitcast_ln29_8_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_8/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_14_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="0" index="3" bw="6" slack="0"/>
<pin id="603" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln29_8_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_8/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln29_15_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_15/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="icmp_ln29_16_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="23" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_16/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln29_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_7/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln29_17_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_17/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln29_18_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="23" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_18/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln29_8_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_8/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln29_7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="and_ln29_8_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_8/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln29_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="1"/>
<pin id="663" dir="0" index="2" bw="32" slack="1"/>
<pin id="664" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_4/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="bitcast_ln29_9_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_9/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_16_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="6" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln29_9_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_9/7 "/>
</bind>
</comp>

<comp id="684" class="1004" name="bitcast_ln29_10_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_10/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_17_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="6" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln29_10_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_10/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln29_19_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_19/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln29_20_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="23" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_20/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln29_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_9/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln29_21_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_21/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln29_22_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="23" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_22/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln29_10_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_10/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="and_ln29_9_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_9/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="and_ln29_10_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_10/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln29_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="1"/>
<pin id="752" dir="0" index="2" bw="32" slack="1"/>
<pin id="753" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln36_4_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="5"/>
<pin id="758" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="bitcast_ln29_11_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_11/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_19_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln29_11_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_11/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="bitcast_ln29_12_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_12/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_20_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="6" slack="0"/>
<pin id="783" dir="0" index="3" bw="6" slack="0"/>
<pin id="784" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln29_12_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_12/8 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln29_23_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_23/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln29_24_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="23" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_24/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln29_11_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_11/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln29_25_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_25/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln29_26_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="23" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_26/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln29_12_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_12/8 "/>
</bind>
</comp>

<comp id="829" class="1004" name="and_ln29_11_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_11/8 "/>
</bind>
</comp>

<comp id="835" class="1004" name="and_ln29_12_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_12/8 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln29_6_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="1"/>
<pin id="844" dir="0" index="2" bw="32" slack="1"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/8 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln36_5_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="5"/>
<pin id="855" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln36_6_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/8 "/>
</bind>
</comp>

<comp id="865" class="1007" name="grp_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="4" slack="0"/>
<pin id="868" dir="0" index="2" bw="4" slack="0"/>
<pin id="869" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln36/8 add_ln36/8 "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln10_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln10_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="10" slack="0"/>
<pin id="880" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="883" class="1005" name="icmp_ln13_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="890" class="1005" name="select_ln29_9_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="3" slack="0"/>
<pin id="892" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_9 "/>
</bind>
</comp>

<comp id="896" class="1005" name="select_ln13_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="0"/>
<pin id="898" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="901" class="1005" name="select_ln36_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="5"/>
<pin id="903" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="906" class="1005" name="select_ln36_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="1"/>
<pin id="908" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="zext_ln29_12_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="2"/>
<pin id="914" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29_12 "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv_1_out_0_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="1"/>
<pin id="919" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="add_ln29_10_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="12" slack="1"/>
<pin id="924" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29_10 "/>
</bind>
</comp>

<comp id="927" class="1005" name="c_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="932" class="1005" name="conv_1_out_0_load_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load "/>
</bind>
</comp>

<comp id="939" class="1005" name="zext_ln29_15_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="2"/>
<pin id="941" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln29_15 "/>
</bind>
</comp>

<comp id="944" class="1005" name="conv_1_out_0_addr_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="1"/>
<pin id="946" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="conv_1_out_1_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="11" slack="1"/>
<pin id="951" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln29_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="961" class="1005" name="conv_1_out_0_load_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_load_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="conv_1_out_1_addr_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="11" slack="1"/>
<pin id="970" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="973" class="1005" name="select_ln29_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_4 "/>
</bind>
</comp>

<comp id="980" class="1005" name="conv_1_out_1_load_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="select_ln29_5_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_5 "/>
</bind>
</comp>

<comp id="994" class="1005" name="conv_1_out_1_load_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="171" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="164" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="157" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="150" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="185" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="107" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="107" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="132" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="132" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="232" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="232" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="243" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="254" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="318" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="243" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="254" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="324" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="22" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="261" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="273" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="36" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="362" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="352" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="273" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="373" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="379" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="352" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="42" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="390" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="410" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="18" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="428" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="434" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="359" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="475"><net_src comp="416" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="410" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="18" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="481" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="44" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="487" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="359" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="390" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="38" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="538"><net_src comp="62" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="66" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="545"><net_src comp="529" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="532" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="542" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="70" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="546" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="285" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="577"><net_src comp="570" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="587"><net_src comp="62" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="64" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="66" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="578" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="604"><net_src comp="62" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="66" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="611"><net_src comp="595" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="581" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="68" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="591" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="70" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="612" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="598" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="68" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="608" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="70" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="630" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="624" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="291" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="660" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="676"><net_src comp="62" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="667" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="64" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="66" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="667" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="693"><net_src comp="62" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="64" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="66" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="684" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="670" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="68" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="680" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="70" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="701" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="687" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="697" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="70" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="719" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="713" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="296" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="749" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="768"><net_src comp="62" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="64" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="66" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="775"><net_src comp="759" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="785"><net_src comp="62" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="776" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="64" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="66" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="792"><net_src comp="776" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="762" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="68" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="772" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="70" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="793" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="779" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="68" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="789" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="70" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="811" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="805" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="823" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="301" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="841" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="848"><net_src comp="841" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="849"><net_src comp="841" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="850"><net_src comp="841" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="851"><net_src comp="841" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="852"><net_src comp="841" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="859"><net_src comp="856" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="870"><net_src comp="82" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="756" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="853" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="873"><net_src comp="865" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="877"><net_src comp="306" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="312" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="886"><net_src comp="324" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="893"><net_src comp="330" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="899"><net_src comp="344" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="904"><net_src comp="390" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="909"><net_src comp="398" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="915"><net_src comp="466" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="920"><net_src comp="100" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="925"><net_src comp="513" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="930"><net_src comp="519" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="935"><net_src comp="107" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="938"><net_src comp="932" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="942"><net_src comp="525" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="947"><net_src comp="113" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="952"><net_src comp="125" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="957"><net_src comp="570" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="964"><net_src comp="107" pin="7"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="967"><net_src comp="961" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="971"><net_src comp="138" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="976"><net_src comp="660" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="983"><net_src comp="132" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="986"><net_src comp="980" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="990"><net_src comp="749" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="997"><net_src comp="132" pin="7"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="841" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_0 | {8 }
	Port: max_pool_out_1 | {8 }
	Port: max_pool_out_2 | {8 }
	Port: max_pool_out_3 | {8 }
	Port: max_pool_out_4 | {8 }
	Port: max_pool_out_5 | {8 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {3 4 5 }
	Port: max_pool_1 : conv_1_out_1 | {5 6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_9 : 2
		add_ln13 : 1
		select_ln13 : 2
	State 3
		and_ln29_13 : 1
		r : 1
		or_ln36 : 1
		select_ln36 : 1
		select_ln36_1 : 1
		zext_ln29 : 2
		mul_ln29 : 3
		shl_ln : 2
		zext_ln29_10 : 3
		add_ln29 : 4
		p_shl2_cast : 5
		tmp : 5
		zext_ln29_11 : 6
		sub_ln29 : 7
		add_ln29_8 : 8
		zext_ln29_12 : 9
		conv_1_out_0_addr : 10
		conv_1_out_0_load : 11
		or_ln27 : 3
		zext_ln29_13 : 3
		add_ln29_9 : 4
		p_shl_cast : 5
		tmp_1 : 5
		zext_ln29_14 : 6
		sub_ln29_1 : 7
		add_ln29_10 : 8
		c : 2
	State 4
		tmp_12 : 1
		conv_1_out_0_addr_1 : 1
		conv_1_out_0_load_1 : 2
	State 5
		tmp_s : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_14 : 2
		or_ln29 : 3
		and_ln29 : 3
		select_ln29 : 3
		tmp_15 : 4
		conv_1_out_1_load : 1
	State 6
		tmp_13 : 1
		trunc_ln29_7 : 1
		tmp_14 : 1
		trunc_ln29_8 : 1
		icmp_ln29_15 : 2
		icmp_ln29_16 : 2
		or_ln29_7 : 3
		icmp_ln29_17 : 2
		icmp_ln29_18 : 2
		or_ln29_8 : 3
		and_ln29_7 : 3
		and_ln29_8 : 3
		select_ln29_4 : 3
		tmp_18 : 4
		conv_1_out_1_load_1 : 1
	State 7
		tmp_16 : 1
		trunc_ln29_9 : 1
		tmp_17 : 1
		trunc_ln29_10 : 1
		icmp_ln29_19 : 2
		icmp_ln29_20 : 2
		or_ln29_9 : 3
		icmp_ln29_21 : 2
		icmp_ln29_22 : 2
		or_ln29_10 : 3
		and_ln29_9 : 3
		and_ln29_10 : 3
		select_ln29_5 : 3
		tmp_21 : 4
	State 8
		mul_ln36 : 1
		tmp_19 : 1
		trunc_ln29_11 : 1
		tmp_20 : 1
		trunc_ln29_12 : 1
		icmp_ln29_23 : 2
		icmp_ln29_24 : 2
		or_ln29_11 : 3
		icmp_ln29_25 : 2
		icmp_ln29_26 : 2
		or_ln29_12 : 3
		and_ln29_11 : 3
		and_ln29_12 : 3
		select_ln29_6 : 3
		add_ln36 : 2
		zext_ln36_6 : 3
		max_pool_out_0_addr : 4
		max_pool_out_1_addr : 4
		max_pool_out_2_addr : 4
		max_pool_out_3_addr : 4
		max_pool_out_4_addr : 4
		max_pool_out_5_addr : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		empty : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_285      |    0    |    66   |   239   |
|   fcmp   |      grp_fu_291      |    0    |    66   |   239   |
|          |      grp_fu_296      |    0    |    66   |   239   |
|          |      grp_fu_301      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_306   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_324   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_367   |    0    |    0    |    9    |
|          |   icmp_ln29_fu_546   |    0    |    0    |    11   |
|          |  icmp_ln29_14_fu_552 |    0    |    0    |    18   |
|          |  icmp_ln29_15_fu_612 |    0    |    0    |    11   |
|          |  icmp_ln29_16_fu_618 |    0    |    0    |    18   |
|          |  icmp_ln29_17_fu_630 |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_18_fu_636 |    0    |    0    |    18   |
|          |  icmp_ln29_19_fu_701 |    0    |    0    |    11   |
|          |  icmp_ln29_20_fu_707 |    0    |    0    |    18   |
|          |  icmp_ln29_21_fu_719 |    0    |    0    |    11   |
|          |  icmp_ln29_22_fu_725 |    0    |    0    |    18   |
|          |  icmp_ln29_23_fu_793 |    0    |    0    |    11   |
|          |  icmp_ln29_24_fu_799 |    0    |    0    |    18   |
|          |  icmp_ln29_25_fu_811 |    0    |    0    |    11   |
|          |  icmp_ln29_26_fu_817 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_9_fu_330 |    0    |    0    |    3    |
|          |  select_ln13_fu_344  |    0    |    0    |    8    |
|          | select_ln29_8_fu_352 |    0    |    0    |    4    |
|          |  select_ln36_fu_390  |    0    |    0    |    4    |
|  select  | select_ln36_1_fu_398 |    0    |    0    |    4    |
|          |  select_ln29_fu_570  |    0    |    0    |    32   |
|          | select_ln29_4_fu_660 |    0    |    0    |    32   |
|          | select_ln29_5_fu_749 |    0    |    0    |    32   |
|          | select_ln29_6_fu_841 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_312   |    0    |    0    |    14   |
|          |       f_fu_318       |    0    |    0    |    12   |
|          |    add_ln13_fu_338   |    0    |    0    |    15   |
|          |       r_fu_379       |    0    |    0    |    13   |
|    add   |    add_ln29_fu_428   |    0    |    0    |    15   |
|          |   add_ln29_8_fu_460  |    0    |    0    |    12   |
|          |   add_ln29_9_fu_481  |    0    |    0    |    15   |
|          |  add_ln29_10_fu_513  |    0    |    0    |    12   |
|          |       c_fu_519       |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_410   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln29_fu_454   |    0    |    0    |    12   |
|          |   sub_ln29_1_fu_507  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |  and_ln29_13_fu_373  |    0    |    0    |    2    |
|          |    and_ln29_fu_564   |    0    |    0    |    2    |
|          |   and_ln29_7_fu_648  |    0    |    0    |    2    |
|    and   |   and_ln29_8_fu_654  |    0    |    0    |    2    |
|          |   and_ln29_9_fu_737  |    0    |    0    |    2    |
|          |  and_ln29_10_fu_743  |    0    |    0    |    2    |
|          |  and_ln29_11_fu_829  |    0    |    0    |    2    |
|          |  and_ln29_12_fu_835  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln36_fu_385    |    0    |    0    |    2    |
|          |    or_ln27_fu_471    |    0    |    0    |    0    |
|          |    or_ln29_fu_558    |    0    |    0    |    2    |
|          |   or_ln29_7_fu_624   |    0    |    0    |    2    |
|    or    |   or_ln29_8_fu_642   |    0    |    0    |    2    |
|          |   or_ln29_9_fu_713   |    0    |    0    |    2    |
|          |   or_ln29_10_fu_731  |    0    |    0    |    2    |
|          |   or_ln29_11_fu_805  |    0    |    0    |    2    |
|          |   or_ln29_12_fu_823  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_362   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_865      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln36_fu_359   |    0    |    0    |    0    |
|          |   zext_ln29_fu_406   |    0    |    0    |    0    |
|          |  zext_ln29_10_fu_424 |    0    |    0    |    0    |
|          |  zext_ln29_11_fu_450 |    0    |    0    |    0    |
|          |  zext_ln29_12_fu_466 |    0    |    0    |    0    |
|   zext   |  zext_ln29_13_fu_477 |    0    |    0    |    0    |
|          |  zext_ln29_14_fu_503 |    0    |    0    |    0    |
|          |  zext_ln29_15_fu_525 |    0    |    0    |    0    |
|          |  zext_ln36_4_fu_756  |    0    |    0    |    0    |
|          |  zext_ln36_5_fu_853  |    0    |    0    |    0    |
|          |  zext_ln36_6_fu_856  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_416    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_434  |    0    |    0    |    0    |
|bitconcatenate|      tmp_fu_442      |    0    |    0    |    0    |
|          |   p_shl_cast_fu_487  |    0    |    0    |    0    |
|          |     tmp_1_fu_495     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_532     |    0    |    0    |    0    |
|          |     tmp_13_fu_581    |    0    |    0    |    0    |
|          |     tmp_14_fu_598    |    0    |    0    |    0    |
|partselect|     tmp_16_fu_670    |    0    |    0    |    0    |
|          |     tmp_17_fu_687    |    0    |    0    |    0    |
|          |     tmp_19_fu_762    |    0    |    0    |    0    |
|          |     tmp_20_fu_779    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_542  |    0    |    0    |    0    |
|          |  trunc_ln29_7_fu_591 |    0    |    0    |    0    |
|          |  trunc_ln29_8_fu_608 |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_9_fu_680 |    0    |    0    |    0    |
|          | trunc_ln29_10_fu_697 |    0    |    0    |    0    |
|          | trunc_ln29_11_fu_772 |    0    |    0    |    0    |
|          | trunc_ln29_12_fu_789 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   264   |   1548  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln10_reg_878     |   10   |
|    add_ln29_10_reg_922    |   12   |
|        c_0_reg_273        |    4   |
|         c_reg_927         |    4   |
|conv_1_out_0_addr_1_reg_944|   11   |
| conv_1_out_0_addr_reg_917 |   11   |
|conv_1_out_0_load_1_reg_961|   32   |
| conv_1_out_0_load_reg_932 |   32   |
|conv_1_out_1_addr_1_reg_968|   11   |
| conv_1_out_1_addr_reg_949 |   11   |
|conv_1_out_1_load_1_reg_994|   32   |
| conv_1_out_1_load_reg_980 |   32   |
|        f_0_reg_239        |    3   |
|     icmp_ln10_reg_874     |    1   |
|     icmp_ln13_reg_883     |    1   |
|  indvar_flatten13_reg_228 |   10   |
|   indvar_flatten_reg_250  |    8   |
|        r_0_reg_261        |    4   |
|    select_ln13_reg_896    |    8   |
|   select_ln29_4_reg_973   |   32   |
|   select_ln29_5_reg_987   |   32   |
|   select_ln29_9_reg_890   |    3   |
|    select_ln29_reg_954    |   32   |
|   select_ln36_1_reg_906   |    4   |
|    select_ln36_reg_901    |    4   |
|    zext_ln29_12_reg_912   |   64   |
|    zext_ln29_15_reg_939   |   64   |
+---------------------------+--------+
|           Total           |   472  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_132 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    9    |
|    r_0_reg_261    |  p0  |   2  |   4  |    8   ||    9    |
|    c_0_reg_273    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_296    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_296    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_301    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_301    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   508  ||  22.997 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   264  |  1548  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   117  |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   22   |   736  |  1665  |
+-----------+--------+--------+--------+--------+
