verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
Test passed for scenario BasicBranchPrediction
Test passed for scenario BranchHistoryUpdate
Test passed for scenario BasicTrainingOperation
Test passed for scenario SaturatingCounterBehavior
input_vars:
top->predict_valid = 0x0
top->predict_pc = 0x0
top->train_valid = 0x1
top->train_taken = 0x1
top->train_mispredicted = 0x0
top->train_history = 0x7
top->train_pc = 0x4
At 2 clock cycle of 3, top->predict_history = 0x0, expected = 0x6
Test failed,unpass = 1 for scenario MispredictionRecovery
input_vars:
top->predict_valid = 0x1
top->predict_pc = 0x1
top->train_valid = 0x1
top->train_taken = 0x1
top->train_mispredicted = 0x1
top->train_history = 0x1
top->train_pc = 0x1
At 0 clock cycle of 3, top->predict_history = 0x3, expected = 0x0
input_vars:
top->predict_valid = 0x1
top->predict_pc = 0x2
top->train_valid = 0x1
top->train_taken = 0x0
top->train_mispredicted = 0x0
top->train_history = 0x3
top->train_pc = 0x2
At 1 clock cycle of 3, top->predict_history = 0x6, expected = 0x3
input_vars:
top->predict_valid = 0x1
top->predict_pc = 0x4
top->train_valid = 0x1
top->train_taken = 0x1
top->train_mispredicted = 0x0
top->train_history = 0x7
top->train_pc = 0x4
At 2 clock cycle of 3, top->predict_history = 0xc, expected = 0x3
Test failed,unpass = 3 for scenario ConcurrentPredictAndTrain
Test passed for scenario PHTEntryCollision
Test passed for scenario AsynchronousReset
Test passed for scenario IndexHashingVerification
input_vars:
top->predict_valid = 0x1
top->predict_pc = 0x1
top->train_valid = 0x1
top->train_taken = 0x0
top->train_mispredicted = 0x0
top->train_history = 0x1
top->train_pc = 0x1
At 1 clock cycle of 3, top->predict_taken = 0x0, expected = 0x1
input_vars:
top->predict_valid = 0x1
top->predict_pc = 0x1
top->train_valid = 0x1
top->train_taken = 0x1
top->train_mispredicted = 0x0
top->train_history = 0x3
top->train_pc = 0x1
At 2 clock cycle of 3, top->predict_taken = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario PHTReadBeforeWrite
sim finished
Unpass: 2
make: *** [run] Error 2
