Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e3c899d0fdfc4d5db7e31d647ca32a88 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ExtSel [E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Top.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Extend.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/.Xilinx/MutliCircleCPU/MutliCircleCPU.srcs/sources_1/new/Extend.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.lastPC
Compiling module xil_defaultlib.InsMemory
Compiling module xil_defaultlib.PCAddr
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.DataLate
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUSrcAsel
Compiling module xil_defaultlib.DataSelect_2
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataLatepos
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav
