make all COMMON_IMAGE_VERSAL=/media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1/
mkdir -p /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado
cd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado; vivado -mode batch -notrace -source /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/run.tcl -tclargs VCK190

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/run.tcl -notrace
Building example project for VCK190
xhub::refresh_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1951.301 ; gain = 0.035 ; free physical = 9503 ; free virtual = 45796
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:2.2' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:3.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:3.1' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:xilinx_board_store:vck190:3.2' is already installed, to update use xhub::update command.
xhub::refresh_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.301 ; gain = 0.000 ; free physical = 9479 ; free virtual = 45787
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:MPSoC_ext_platform:1.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:MPSoC_ext_platform_part:1.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:ext_platform:1.0' is already installed, to update use xhub::update command.
INFO: [xhubtcl 76-61] The object 'xilinx.com:Vivado_example_project:ext_platform_part:1.0' is already installed, to update use xhub::update command.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Wrote  : </media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vek280_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vhk158_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk120_es_revb:part0* -latest_file_version'.
WARNING: [Vivado 12-4842] No board parts matched 'get_board_parts *vpk180_es:part0* -latest_file_version'.
INFO: selected use_aie:: true
create_root_design
INFO: vck190 is selected
INFO: xilinx.com:vck190:part0:3.2 is selected
INFO: xcvc1902-vsva2197-2MP-e-S is selected
INFO: selected Interrupts:: 15
INFO: selected design_name:: ext_platform
INFO: selected Include_LPDDR:: 1
INFO: selected Clock_Options::  clk_out1 200.000 0 true 
INFO: selected Include_AIE:: true
INFO: Using enhanced Versal extensible platform CED
INFO: Available memory types for vck190 board are :
	 -> Default memory type : noc_ddr4
	 -> Additional memory type : noc_lpddr4
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.969 ; gain = 1007.242 ; free physical = 8269 ; free virtual = 44577
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-119] set_property CONFIG.PS_BOARD_INTERFACE ps_pmc_fixed_io [get_bd_cells -quiet /CIPS_0]
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH0_DDR4_0_BOARD_INTERFACE ddr4_dimm1 [get_bd_cells -quiet /noc_ddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_dimm1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr4_dimm1 /noc_ddr4/CH0_DDR4_0
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.sys_clk0_BOARD_INTERFACE ddr4_dimm1_sma_clk [get_bd_cells -quiet /noc_ddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 ddr4_dimm1_sma_clk
INFO: [BoardInterface 100-104] set_property CONFIG.FREQ_HZ 200000000 /ddr4_dimm1_sma_clk
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr4_dimm1_sma_clk /noc_ddr4/sys_clk0
INFO: [BoardInterface 100-112] set_property CONFIG.FREQ_HZ 200000000 /ddr4_dimm1_sma_clk
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: lpddr4 selected
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH0_LPDDR4_0_BOARD_INTERFACE ch0_lpddr4_c0 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch0_lpddr4_c0
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch0_lpddr4_c0 /noc_lpddr4/CH0_LPDDR4_0
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH1_LPDDR4_0_BOARD_INTERFACE ch1_lpddr4_c0 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch1_lpddr4_c0
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch1_lpddr4_c0 /noc_lpddr4/CH1_LPDDR4_0
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.sys_clk0_BOARD_INTERFACE lpddr4_sma_clk1 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_sma_clk1
INFO: [BoardInterface 100-104] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk1
INFO: [BoardInterface 100-109] connect_bd_intf_net /lpddr4_sma_clk1 /noc_lpddr4/sys_clk0
INFO: [BoardInterface 100-112] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk1
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH0_LPDDR4_1_BOARD_INTERFACE ch0_lpddr4_c1 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch0_lpddr4_c1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch0_lpddr4_c1 /noc_lpddr4/CH0_LPDDR4_1
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.CH1_LPDDR4_1_BOARD_INTERFACE ch1_lpddr4_c1 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:lpddr4_rtl:1.0 ch1_lpddr4_c1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ch1_lpddr4_c1 /noc_lpddr4/CH1_LPDDR4_1
INFO: [BoardInterface 100-3] current_bd_design ext_platform
INFO: [BoardInterface 100-12] set_property CONFIG.sys_clk1_BOARD_INTERFACE lpddr4_sma_clk2 [get_bd_cells -quiet /noc_lpddr4]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 lpddr4_sma_clk2
INFO: [BoardInterface 100-104] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk2
INFO: [BoardInterface 100-109] connect_bd_intf_net /lpddr4_sma_clk2 /noc_lpddr4/sys_clk1
INFO: [BoardInterface 100-112] set_property CONFIG.FREQ_HZ 200321000 /lpddr4_sma_clk2
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/ai_engine_0/S00_AXI/AIE_ARRAY_0' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x200_0000_0000 [ 4G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/LPD_AXI_NOC_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW0' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x0000_0000 [ 2G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_1' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/LPD_AXI_NOC_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_ddr4/S00_INI/C0_DDR_LOW1' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x8_0000_0000 [ 6G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_AXI_NOC_1' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_1' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_2' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/FPD_CCI_NOC_3' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/LPD_AXI_NOC_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/noc_lpddr4/S00_INI/C0_DDR_CH1x2' is being assigned into address space '/CIPS_0/PMC_NOC_AXI_0' at <0x500_0000_0000 [ 8G ]>.
Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/CIPS_0/M_AXI_FPD' at <0xA400_0000 [ 64K ]>.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_0/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_1/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_2/S_AXI/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs to_delete_kernel_ctrl_3/S_AXI/Reg'
INFO: Block design generation completed, yet to set PFM properties
INFO: Creating extensible_platform for vck190
INFO: lpddr4 selected
INFO: Platform creation completed!
Wrote  : </media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ext_platform.bd> 
Wrote  : </media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ui/bd_c0985cd1.ui> 
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 4924ac9e
NoC Constraints | Checksum: f7fcfe05
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 1968ee5e
INFO: [Ipconfig 75-108] Writing file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ID_WIDTH(16) on '/noc_ai_mm_0' with propagated value(2). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/icn_ctrl/S00_AXI' to master interface '/icn_ctrl/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: SmartConnect ext_platform_icn_ctrl_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: IP ext_platform_icn_ctrl_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] ext_platform_icn_ctrl_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /ext_platform_icn_ctrl_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S00_AXI(17) and /CIPS_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S01_AXI(17) and /CIPS_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S02_AXI(17) and /CIPS_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S03_AXI(17) and /CIPS_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S04_AXI(17) and /CIPS_0/FPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S05_AXI(17) and /CIPS_0/FPD_AXI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /cips_noc/S06_AXI(17) and /CIPS_0/LPD_AXI_NOC_0(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

validate_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3726.395 ; gain = 210.145 ; free physical = 7665 ; free virtual = 43850
INFO: End of create_root_design
instantiate_example_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 3861.297 ; gain = 1651.570 ; free physical = 7658 ; free virtual = 43814
INFO: [BD 41-1662] The design 'ext_platform.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/synth/ext_platform.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_rid'(2) to pin: '/ai_engine_0/S00_AXI_rid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/cips_noc/M00_AXI_bid'(2) to pin: '/ai_engine_0/S00_AXI_bid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_awid'(16) to pin: '/cips_noc/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ai_engine_0/S00_AXI_arid'(16) to pin: '/cips_noc/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/sim/ext_platform.v
Verilog Output written to : /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/hdl/ext_platform_wrapper.v
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by generate_ps_data 878 ms
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by XDC_generate is 878 ms
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by generate_ps_data 521 ms
INFO: [xilinx.com:ip:pspmc:1.3-2] bd_a86f_pspmc_0_0: Time taken by reg_generate is 522 ms
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/hw_handoff/ext_platform_CIPS_0_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_CIPS_0_0/bd_0/synth/ext_platform_CIPS_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block CIPS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wizard_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S07_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S07_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S06_AXI_rpu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S06_AXI_rpu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S05_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S05_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S04_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_07f8_S04_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_07f8_M00_AXI_nsu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nsu:1.0-1] bd_07f8_M00_AXI_nsu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'MAXI4'. A default connection has been created.
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/hw_handoff/ext_platform_cips_noc_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_cips_noc_0/bd_0/synth/ext_platform_cips_noc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_noc .
Calling reg_generate
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/hw_handoff/ext_platform_noc_ddr4_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_ddr4_0/bd_0/synth/ext_platform_noc_ddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_ddr4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/hw_handoff/ext_platform_icn_ctrl_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_icn_ctrl_0/bd_0/synth/ext_platform_icn_ctrl_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
Calling reg_generate
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_ai_engine_0_0/bd_0/hw_handoff/ext_platform_ai_engine_0_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_ai_engine_0_0/bd_0/synth/ext_platform_ai_engine_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ai_engine_0 .
Calling reg_generate
Calling reg_generate
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/hw_handoff/ext_platform_noc_lpddr4_0.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/ip/ext_platform_noc_lpddr4_0/bd_0/synth/ext_platform_noc_lpddr4_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block noc_lpddr4 .
Exporting to file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/hw_handoff/ext_platform.hwh
Generated Hardware Definition File /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.gen/sources_1/bd/ext_platform/synth/ext_platform.hwdef
generate_target: Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 3916.578 ; gain = 55.281 ; free physical = 7692 ; free virtual = 43865
INFO: [Project 1-1918] Creating Hardware Platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa ...
INFO: [Project 1-1906] Skipping semantic label enumeration.
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [Project 1-1042] Successfully generated hpfm file
INFO: [Project 1-1931] Found the BD which contains AIE archive - /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/project_1/project_1.srcs/sources_1/bd/ext_platform/ext_platform.bd
INFO: [Project 1-1932] Generating a pre-synthesis device image (.pdi file) and writing it to the platform file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/gnu/microblaze/lin
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Compiling Xilpdi Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Compiling XilSecure Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Compiling XilPuf Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Compiling XilLoader Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Compiling XilPLMI Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Compiling XilNvm Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Compiling XilPM Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Compiling XilOcp Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Compiling XilCert Library
Finished building libraries sequentially.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Include files for this library have already been copied.
Include files for this library have already been copied.
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1262:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1262 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Compiling xsysmonpsv
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating CIPS_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
lto-wrapper.real: warning: using serial compilation of 6 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/.Xil/Vivado-77254-logictronix03-System-Product-Name/xsa/vck190_custom_presynth.bif file ...


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [Project 1-1945] The Hardware Platform can be used for Hardware and Hardware Emulation
INFO: [Project 1-1941] Successfully created Hardware Platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa
write_hw_platform: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4155.531 ; gain = 110.891 ; free physical = 7536 ; free virtual = 43725
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 13:25:08 2023...
create folder to store sw components and copy software components to local directory ./boot and ./sd_dir
mkdir -p sw_comp && mkdir  -p boot && mkdir  -p sd_dir
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//u-boot.elf  boot/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//bl31.elf  boot/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//boot.scr sd_dir/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//Image  sw_comp/
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//rootfs.ext4  sw_comp/
execute createdts to generate dts file
xsct -eval " createdts -hw /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa -out . -zocl  -platform-name mydevice  -git-branch xlnx_rel_v2023.1 -board  versal-vck190-reva-x-ebm-02-reva -dtsi system-user.dtsi -compile" 
INFO: Downloading DTG repo from https://github.com/Xilinx/device-tree-xlnx.git to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files
Cloning into 'device-tree-xlnx'...
remote: Enumerating objects: 14237, done.
remote: Counting objects: 100% (5605/5605), done.
remote: Compressing objects: 100% (1290/1290), done.
remote: Total 14237 (delta 3606), reused 5491 (delta 3528), pack-reused 8632
Receiving objects: 100% (14237/14237), 2.78 MiB | 2.35 MiB/s, done.
Resolving deltas: 100% (7943/7943), done.
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/embeddedsw) loading 0 seconds
INFO: Creating platform mydevice at .
Opening the hardware design, this may take few seconds.
warning: psv_cortexa72_0 is not available in the design, using CIPS_0_pspmc_0_psv_cortexa72_0 instead
use 'getprocessors <xsa>' command to get complete list of processors available
INFO: Populating the default qemu data for the domain "device_tree_domain" from the install location /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/emulation/platforms/versal/sw/a72_standalone/qemu/
WARNING: no s_axi_aclk for clockwizard IP block: " clk_wizard_0"

WARNING: Clock pin "s_axi_aclk" of IP block "axi_intc_0" is not connected to any of the pl_clk"

WARNING: Frequency 33.3333 used instead of 33.333
zocl:false
ext_platform:
WARNING: CIPS_0_pspmc_0_psv_ethernet_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: CIPS_0_pspmc_0_psv_ethernet_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_0: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_usb_xhci_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
INFO: Reading AIE hardware properties from XSA.
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
INFO: Generating device tree
WARNING: no s_axi_aclk for clockwizard IP block: " clk_wizard_0"

WARNING: Clock pin "s_axi_aclk" of IP block "axi_intc_0" is not connected to any of the pl_clk"

WARNING: Frequency 33.3333 used instead of 33.333
zocl:true
ext_platform:
intr_ctrl_len:1
WARNING: CIPS_0_pspmc_0_psv_ethernet_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: CIPS_0_pspmc_0_psv_ethernet_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_0: No reset found
WARNING: CIPS_0_pspmc_0_psv_i2c_1: No reset found
WARNING: CIPS_0_pspmc_0_psv_usb_xhci_0: No reset found
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
INFO: Reading AIE hardware properties from XSA.
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_0) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(CIPS_0_pspmc_0_psv_ethernet_1) property(xlnx,ptp-enet-clock) type() value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
WARNING: Only boolean type can have empty value. Fail to add driver(ai_engine_0) property(clock-names) type(stringlist) value()
WARNING: Please add the property manually
Building the BSP Library for domain  - device_tree_domain on processor CIPS_0_pspmc_0_psv_cortexa72_0
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files
/mydevice/psv_cortexa72_0/device_tree_domain/bsp'

make[1]: Nothing to be done for 'all'.

make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/
mydevice/psv_cortexa72_0/device_tree_domain/bsp'

pl.dtsi:9.21-72.4: Warning (unit_address_vs_reg): /amba_pl@0: node has a unit name, but no reg or ranges property
pl.dtsi:53.26-57.5: Warning (simple_bus_reg): /amba_pl@0/misc_clk_0: missing or empty reg/ranges property
pl.dtsi:58.15-66.5: Warning (simple_bus_reg): /amba_pl@0/zyxclmm_drm: missing or empty reg/ranges property
pl.dtsi:67.42-71.5: Warning (simple_bus_reg): /amba_pl@0/aie_core_ref_clk_0: missing or empty reg/ranges property
versal.dtsi:283.27-293.5: Warning (avoid_unnecessary_addr_size): /axi/ethernet@ff0c0000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property
  also defined at versal-vmk180-reva.dtsi:47.7-79.3
  also defined at versal-clk.dtsi:170.7-173.3
  also defined at pcw.dtsi:39.7-42.3
pl.dtsi:9.21-72.4: Warning (unique_unit_address): /amba_pl@0: duplicate unit-address (also used in node /memory@0)
versal.dtsi:308.24-317.5: Warning (interrupt_provider): /axi/gpio@ff0b0000: Missing #address-cells in interrupt provider
  also defined at versal-clk.dtsi:180.8-183.3
versal.dtsi:319.24-328.5: Warning (interrupt_provider): /axi/gpio@f1020000: Missing #address-cells in interrupt provider
  also defined at versal-clk.dtsi:185.8-188.3
  also defined at pcw.dtsi:61.8-63.3
pl.dtsi:14.45-26.5: Warning (interrupt_provider): /amba_pl@0/interrupt-controller@a4000000: Missing #address-cells in interrupt provider
INFO: Device tree generation successful
cp /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/mydevice/psv_cortexa72_0/device_tree_domain/bsp/system.dtb  boot/
make: Circular sysroot <- sysroot dependency dropped.
mkdir -p sysroot && sh /media/logictronix03/ML_WORKSPACE/Abhidan/Platforms/VCK190/xilinx-versal-common-v2023.1//sdk.sh -d  sysroot/ -y
PetaLinux SDK installer version 2023.1
======================================
You are about to install the SDK to "/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot". Proceed [Y/n]? Y
Extracting SDK....................................................................................................................................................................................................................done
Setting it up...done
SDK has been successfully set up and is ready to be used.
Each time you wish to use the SDK in a new shell session, you need to source the environment setup script e.g.
 $ . /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/environment-setup-cortexa72-cortexa53-xilinx-linux
INFO: Creating Platform vck190_custom
vitis --new  -s platform_creation.py 
Autocomplete enabled for the xbutil command
Autocomplete enabled for the xbmgmt command
XILINX_XRT        : /opt/xilinx/xrt
PATH              : /opt/xilinx/xrt/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis_HLS/2023.1/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Model_Composer/2023.1/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/microblaze/lin/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/arm/lin/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin:/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/bin:/tools/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/snap/bin
LD_LIBRARY_PATH   : /opt/xilinx/xrt/lib
PYTHONPATH        : /opt/xilinx/xrt/python

****** Vitis Development Environment
****** Vitis v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:46
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Platform generation
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/build/vivado/vck190_custom.xsa
Vitis Server started on port '33997'.
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/boot
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sd_dir
Generating Boot ELFs
Generating Export directory
Platform Build Finished successfully
Shutting down Vitis server running on port '33997'
make -C Vitis_Accel_Examples/cpp_kernels/simple_vadd/ all TARGET=hw_emu PLATFORM=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm HOST_ARCH=aarch64 DEV_ARCH=versal EDGE_COMMON_SW=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp SYSROOT=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 15: [[: not found
/bin/sh: 18: [[: not found
make check_edge_sw
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make[2]: Nothing to be done for 'check_edge_sw'.
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make check-vitis
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make[2]: Nothing to be done for 'check-vitis'.
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin/aarch64-linux-gnu-g++ -o simple_vadd src/vadd.cpp -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/include -Wall -O0 -g -std=c++1y -fmessage-length=0 -L/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib -pthread -lxilinxopencl -lrt -lstdc++  --sysroot=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
In file included from src/vadd.h:23,
                 from src/vadd.cpp:24:
/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/CL/cl2.hpp:18:151: note: '#pragma message: cl2.hpp has been renamed to opencl.hpp to make it clear that it supports all versions of OpenCL. Please include opencl.hpp directly.'
   18 | ncl.hpp to make it clear that it supports all versions of OpenCL. Please include opencl.hpp directly.")
      |                                                                                                       ^

rm -rf run_app.sh
v++ -p  ./build_dir.hw_emu.vck190_custom/krnl_vadd.link.xsa -g --save-temps  -t hw_emu --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --package.out_dir ./package.hw_emu --package.rootfs /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4 --package.sd_file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/Image --package.sd_file xrt.ini --package.sd_file ./run_app.sh --package.sd_file ./simple_vadd --package.sd_file ./_x.hw_emu.vck190_custom/emconfig.json -o ./build_dir.hw_emu.vck190_custom/krnl_vadd.xclbin
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/reports/package
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/logs/package
Running Dispatch Server on port: 38113
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/build_dir.hw_emu.vck190_custom/krnl_vadd.xclbin.package_summary, at Wed Jul 12 13:27:18 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/reports/package/v++_package_krnl_vadd_guidance.html', at Wed Jul 12 13:27:18 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-2256] Packaging for hardware emulation
INFO: [v++ 82-3881] device architecture set to versal
WARNING: [v++ 82-1147] Kernel image is not specified for linux domain
INFO: [v++ 82-1012] deleting existing /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/boot_image.bif
INFO: [v++ 82-1022] generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/boot_image.bif
INFO: [v++ 82-3884] generating pdi for arch versal with bif /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/boot_image.bif


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [v++ 82-1023] generating boot files


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 82-3582] QEMU and NOC addressing from XSA database
INFO: [v++ 82-3564] Deleting existing file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x/package/qemu_dts_files/ddr_memspec.dtsi
INFO: [v++ 82-3571] Creating noc_memory_config file
INFO: [v++ 82-3579] Launched the XSCT to generate qemu addressing.
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/embeddedsw) loading 0 seconds
INFO: [v++ 82-3580] QEMU Addressing files generated successfully.
INFO: [v++ 82-3574] Executing ddr_memspec.dtsi to generate PS and PMC DTB files
INFO: [v++ 82-3889] validating boot mode
INFO: [v++ 82-1017] deleting existing qemu_args.txt
INFO: [v++ 82-1016] deleting existing pmc_args.txt
INFO: [v++ 82-3854] deleting existing cfg directory
INFO: [v++ 82-1069] deleting existing sim directory
INFO: [v++ 82-1014] deleting existing launch_hw_emulator.sh
INFO: [v++ 82-1022] generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/launch_hw_emu.sh
INFO: [v++ 82-1018] deleting existing sd_card directory
INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-1083] Deleting existing sd_card.img
INFO: [v++ 82-3528] mkfsimage command run: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/scripts/vitis/util/mkfsImage.sh -s /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/sd_card/ -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/sd_card.img -m 1 -e /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4
SDCARD_SIZE_KB: 47268
FAT_SDCARD_SIZE: 1048576
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:3668814
EXT4SIZE:2048
TOTALSIZE:3072
dummy_ext4_sector:525490
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:5669710
2096577+0 records in
2096577+0 records out
1073447424 bytes (1.1 GB, 1.0 GiB) copied, 1.72263 s, 623 MB/s
3668814+0 records in
3668814+0 records out
1878432768 bytes (1.9 GB, 1.7 GiB) copied, 2.91714 s, 644 MB/s
525490+0 records in
525490+0 records out
269050880 bytes (269 MB, 257 MiB) copied, 0.407806 s, 660 MB/s
INFO: [v++ 82-10329] EXT4 sd_card image is created.
INFO: [v++ 82-4237] resize command: $XILINX_VITIS/tps/lnx64/python-3.8.3/bin/python3 $XILINX_VITIS/bin/sd_card_resize.py -sd-card-image /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/sd_card.img 
XILINX_XD /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1
qemu_resize_img script at /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/package.hw_emu/qemu_resize_img.sh
resized sd card successfully
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/./build_dir.hw_emu.vck190_custom/krnl_vadd.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd/build_dir.hw_emu.vck190_custom/krnl_vadd.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 16s
INFO: [v++ 60-1653] Closing dispatch client.
make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make -C Vitis_Accel_Examples/cpp_kernels/simple_vadd/ all TARGET=hw_emu PLATFORM=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm HOST_ARCH=aarch64 DEV_ARCH=versal EDGE_COMMON_SW=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp SYSROOT=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 15: [[: not found
/bin/sh: 18: [[: not found
rm -rf run_app.sh
make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/cpp_kernels/simple_vadd'
make -C Vitis_Accel_Examples/aie_kernels/aie_adder/ run TARGET=hw_emu PLATFORM=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm HOST_ARCH=aarch64 DEV_ARCH=versal EDGE_COMMON_SW=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp SYSROOT=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux
make[1]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
/bin/sh: 8: [[: not found
/bin/sh: 8: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 12: [[: not found
/bin/sh: 15: [[: not found
/bin/sh: 18: [[: not found
v++ -c -t hw_emu --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --save-temps -g  -k s2mm src/pl_kernels/s2mm.cpp -o s2mm.xo
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/s2mm
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/s2mm
Running Dispatch Server on port: 46521
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo.compile_summary, at Wed Jul 12 13:28:39 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/s2mm/v++_compile_s2mm_guidance.html', at Wed Jul 12 13:28:39 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-242] Creating kernel: 's2mm'

===>The following messages were generated while  performing high-level synthesis for kernel: s2mm Log file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/s2mm/s2mm/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'data_mover'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'data_mover'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/s2mm/system_estimate_s2mm.xtxt
INFO: [v++ 60-586] Created s2mm.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -t hw_emu --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --save-temps -g  -k mm2s src/pl_kernels/mm2s.cpp -o mm2s.xo
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/mm2s
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/mm2s
Running Dispatch Server on port: 38777
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo.compile_summary, at Wed Jul 12 13:29:13 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/mm2s/v++_compile_mm2s_guidance.html', at Wed Jul 12 13:29:13 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-242] Creating kernel: 'mm2s'

===>The following messages were generated while  performing high-level synthesis for kernel: mm2s Log file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/mm2s/mm2s/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'data_mover'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'data_mover'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/mm2s/system_estimate_mm2s.xtxt
INFO: [v++ 60-586] Created mm2s.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: Kernels Created.
aiecompiler --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -include="/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include" -include="./src/aie" -include="./data" -include="./" --pl-freq=100 -workdir=./Work --target=hw src/aie/graph.cpp
aietools : /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 

****** aietools v2023.1 (64-bit)
  **** SW Build 3855003 on 2023-05-04-23:53:06
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [aiecompiler 77-297] Cmd Line : /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/unwrapped/lnx64.o/aiecompiler --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -include=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -include=./src/aie -include=./data -include=./ --pl-freq=100 -workdir=./Work --target=hw src/aie/graph.cpp 
Running Dispatch Server on port: 42079
INFO: [aiecompiler 77-349] Starting Dataflow Frontend with input 'src/aie/graph.cpp'
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++ -E -std=c++17 -D__ADF_FRONTEND__ -D__AIEARCH__=10 -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include  -I .  -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I ./src/aie -I ./data -I ./ -I ${XILINX_HLS}/include src/aie/graph.cpp > ./Work/temp/graph.ii
INFO: [aiecompiler 77-404] Executing Cmd: graph_preprocessor ./Work/temp/graph.ii -o ./Work/temp/graph.processed.ii -report-core-dump  -- -std=c++17  -ftemplate-depth=2048  -Wno-return-stack-address  -Wno-missing-declarations  -Wno-parentheses-equality  -Wno-shift-negative-value  
INFO: [aiecompiler 77-404] Executing Cmd: ${XILINX_VITIS_AIETOOLS}/tps/lnx64/gcc/bin/g++  -std=c++17  -I .  ./Work/temp/graph.processed.ii -o ./Work/temp/graph.out -L /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o -g -O0 -Wl,--unresolved-symbols=ignore-all  -Wno-return-stack-address  -Wno-missing-declarations  -lxv_meir_frontend  -lxv_adf_api_frontend 
INFO: [aiecompiler 77-404] Executing Cmd: ./Work/temp/graph.out -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I ./src/aie -I ./data -I ./ -workdir=./Work -aiearch=aie -log-level=1 --pl-axi-lite=0 --enable-multi-layer=0 --disable-dma-autostart=0 --enable-light-cdo=0
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-44894] Executing Cmd: aieir_be --time-passes=0  --disable-om-fifo-insertion=false  --logcfg-file=  --trace-plio-width=64  --pl-freq=100  --show-loggers=false  --fast-nonlinearfloats=false  --broadcast-enable-core=true  --high-performance=false  --kernel-address-location=false  --target=hw --swfifo-threshold=40  --single-mm2s-channel=false  --workdir=./Work  --exit-after=complete  --event-trace-config=  --test-iterations=-1  --stacksize=1024  --known-tripcount=false  --platform=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm  --event-trace-custom-config=  --output-archive=libadf.a  --write-partitioned-file=true  --schemafile=AIEGraphSchema.json  --disable-multirate=false  --include="/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include" --include="./src/aie" --include="./data" --include="./" --fastmath=false  --event-trace-advanced-mapping=0  --lock-fence-mode=0  --enable-reconfig=false  --gen-graph-cleanup=false  --use-canonical-net-names=false  --event-trace-port=gmio --use-phy-shim=true  --xlopt=1  --graph-iterator-event=false  --trace-aiesim-option=0  --mapped-soln-udm=  --optimize-pktids=false  --no-init=false  --adf-api-log-level=2  --num-trace-streams=16  --fast-floats=true  --quiet=false  --exec-timed=0  --routed-soln-udm=  --large-kernel-program=false  --enable-profiling=false  --runtime-opt=false  --part=  --disable-transform-merge-broadcast=false  --verbose=false  --kernel-compile-replacement=  --event-trace-bounding-box=  --heapsize=1024  --logical-arch=  --enable-reconfig-dma-autostart=false  --nodot-graph=false  --disable-dma-autostart=false  --disable-transform-broadcast-split=true  --json=./Work/temp/graph.json
AIEBuild feature license is found.
INFO: [aiecompiler 77-3355] ###[Start]: Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [aiecompiler 77-3354] ###[Finish]:  Reading in platform specification from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [aiecompiler 77-3379] Extracted physical device part from platform is : xcvc1902-vsva2197-2MP-e-S 
INFO: [aiecompiler 77-749] Reading logical device VC1902.json
INFO: [aiecompiler 77-750] Reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-4400] Finish reading physical device xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-951] ###Start:Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-950] ###Finish(0u 0s 0w):Loading Device Part xcvc1902-vsva2197-2MP-e-S
INFO: [aiecompiler 77-757] Opening input file: ./Work/temp/graph.json
INFO: [aiecompiler 77-43940] Emitting AIEIr in file: ./Work/temp/graph_aieir_dump.txt
INFO: [aiecompiler 77-656] Processing Graph 'root'
INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p ./Work/aie/ir;
	cd ./Work/aie/ir;
	touch empty.cc;
	chesscc +f +s -p me -P ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-femit-all-decls,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I ${XILINX_VITIS_AIETOOLS}/data/versal_prod/lib/runtime/include empty.cc -o _header.ll;

Configuration: Release_LLVM
Compiling "empty.cc"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__tct_tgt__=221111 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -femit-all-decls -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g empty.cc -o_header.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/aie/ir -j 8 -f i0_adder.makefile all 2>&1;

make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/ir'
chesscc +f +s -p me -P /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../../.. -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie/adder.cc -o i0_adder.ll;
Configuration: Release_LLVM
Compiling "adder.cc"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../../.. -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie/adder.cc -oi0_adder.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/ir'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f ./Work/aie/ir/i0_adder.makefile;

INFO: [aiecompiler 77-404] Executing Cmd: 	cd ./Work/aie/ir;
	export XILINX_CARDANO_KERNEL_ANALYSIS_OPTIONS="-spec=i0_adder_spec.json" ;
	${XILINX_VITIS_AIETOOLS}/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin ${XILINX_VITIS_AIETOOLS}/lib/lnx64.o/libLLVMKernelAnalysis.so -passes=kernel_analysis i0_adder.ll > /dev/null;

INFO: [aiecompiler 77-5917] Repetition count for addergraph.adder is 1.
INFO: [aiecompiler 77-43929] DRC Results: 0 Errors
INFO: [aiecompiler 77-281] ###Writing Partition Data To JSON File ./Work/temp/graph_partition.json
INFO: [aiecompiler 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [aiecompiler 18-5720] The default GCLK Deskew mode is Off.
INFO: [aiecompiler 77-43966] Post Partition DRC Results: 0 Errors
Starting Vivado AIE Placer. HANENetlist | Checksum 2260355411
AIENetlist | Total Netlist Checksum: 407028869
 ... Nodes in trace graph = 0 ... 
No. of channels in cluster PT0: 3
Check AIE-PRE-MAPPER has run: 0 errors
AIE Initial Checker Successful
AIE Mapper Partitioner succeeded.
INFO: [aiecompiler 47-778] Running Pass 0 of AIE Mapper.
INFO: [aiecompiler 47-777] Running Global placer
ME Global Placer | Checksum: 1322029014
ME Global Placer Run Time: 0.04
INFO: [aiecompiler 47-776] Running Detail placer
ME Detail Placer | Checksum: 408570485
ME Detail Placer Run Time: 0.04
ME Post DP Optimization Run Time: 0
INFO: [aiecompiler 47-116] Mapper found an optimal solution for BufferOptLevel9.
num_aie_cores: 1
num_aie_banks: 1
Check AIE-MAPPER has run: 0 errors
AIE Solution Checker Successful
AIE Mapper Solution Checker succeeded.
Total number of inferred DMAs: 0
Total number of buffer conflicts = 0
Approximate ME WL: 4
Placer Runtime: 0.24
Total Placer Runtime: 0.24
INFO: [aiecompiler 77-280] ###Writing Mapped Data To JSON File ./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-1012] Writing Mapping Information To Constraints File ./Work/temp/graph_aie_mapped.aiecst
INFO: [aiecompiler 77-43944] Entering MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-43959] Mapped filename ./Work/temp/graph_mapped.json
INFO: [aiecompiler 77-4161] Generating AIE shim-constraint file at: ./Work/arch/aie_interface.aieintfcst
INFO: [aiecompiler 77-4165] Opening AIE shim-constraints schema JSON file: /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/data/parts/xilinx/common/noc/schemas/constraints.json
INFO: [aiecompiler 77-43937] Done with MAPPING ANALYSIS pass 
INFO: [aiecompiler 77-310] Generating logical architecture in file ./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-313] Initializing logical architecture from file ./Work/arch/logical_arch_aie.larch
INFO: [aiecompiler 77-43943] Entering INTERPOSER ANALYSIS pass
INFO: [aiecompiler 77-43934] Done with  INTERPOSER ANALYSIS pass
nodeProcessed = 0
Target Part xcvc1902-vsva2197-2MP-e-S 0x9f17670
Create HARTArchHelperV8
Create HARTArchHelperV8
Create HARTArchHelperV10
HARTArchConstsV10::initialize
BOUNCE_MIN_DIST 1, 1
HARTArchConstsV10::initialize - done
New Arch Helper: 0x7d63cc90 for device: 0x9f17670
INFO: [aiecompiler 35-3142] AIE Router building the Nodegraph
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 0
FirstActiveCoreTileCol 0 FirstArctiveCoreTileRow 1
INFO: [aiecompiler 35-3197] AIE Router finished building the Nodegraph.
INFO: [aiecompiler 35-3196] AIE Router Nodegraph build cpu time 1.520000 wall time 1.530000
INFO: [aiecompiler 35-3225] AIE Router starting Netlist building.
INFO: [aiecompiler 35-3162] AIE Router creating Pin Mapper
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3211] AIE Router finished creating Pin Mapper.
INFO: [aiecompiler 35-3212] AIE Router Pin Mapper creation cpu time 0.030000 wall time 0.150000
Number of Horizontal Crossings across a cut: 36
Post Netlist Builder Checksum | NetGraph: 591a3b09 | NumContArr: d8a0c663
INFO: [aiecompiler 35-3182] AIE Router finished building the Netlist.
INFO: [aiecompiler 35-3183] AIE Router Netlist building cpu time 0.050000 wall time 0.400000
INFO: [aiecompiler 35-3223] AIE Router starting Constraint Manager.
Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 2 }
Area group:  Contain Routing Rects : {{(0, 1)(49, 8)} {(0, 0)(49, 0)}  containing portions of netIds in this group: { 0 1 2 }
INFO: [aiecompiler 35-3148] AIE Router finished reading area constraints.
INFO: [aiecompiler 35-3147] AIE Router Constraint Manager cpu time -0.000000 wall time 0.030000
INFO: [aiecompiler 35-3326] AIE Router starting projection of pins
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
INFO: [aiecompiler 35-3325] AIE Router finished projection of pins
INFO: [aiecompiler 35-3324] AIE Router Projection cpu time -0.000000 wall time 0.010000
INFO: [aiecompiler 35-3224] AIE Router starting Cost Builder.
INFO: [aiecompiler 35-3152] AIE Router finished Cost Builder.
INFO: [aiecompiler 35-3151] AIE Router Cost Builder cpu time -0.000000 wall time -0.000000
INFO: [aiecompiler 35-3226] AIE Router starting to route nets.
Cost Coeffs: m_costCoef 1, m_congCostCoef 0.3, m_iterCostCoef 0.4, m_histCostCoef 3
CostMgr nodeGraph::getClkRgnInfo status: 0
Creating HDRTPinDelayHelperV10 for floorplan 0x7776f8b0
HDRTPinDelayHelperV10:: Creating pin delay helper
popping debug nodes from file  set using param route.printExpandDebugNodes
BufferFromBel: sysmem0 on (24,0,0) has: <0,1172>
BufferFromBel: sysmem0 on (24,0,0) has: <globalOffset, fullSize> <0,1184>
Total number of components: 1
No FIFO terms found to need Global ILP, skipping

--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 1
Congestion Report
North Dir Cong Level = 0 Max Cong = 0.333333 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.25 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0 No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0


INFO: [aiecompiler 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      33.33% |
 | South     | 1 x 1       |      25.00% |
 | East      | 1 x 1       |       0.00% |
 | West      | 1 x 1       |       0.00% |
 +-----------+-------------+-------------+

NORTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 30000 (0.67%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) | 30000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
SOUTH:
*********************************************************************************************************************************
* 1             * 2             * 3             * 4             * 5             * 6             * 7             * 8             *
*********************************************************************************************************************************
| 20000 (0.50%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) | 20000 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
EAST:
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2            * 3            * 4            * 5            * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
WEST:
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
* 1            * 2            * 3            * 4            * 5            * 6            * 7            * 8            * 9            * 10           * 11           * 12           * 13           * 14           * 15           * 16           * 17           * 18           * 19           * 20           * 21           * 22           * 23           * 24           * 25           * 26           * 27           * 28           * 29           * 30           * 31           * 32           * 33           * 34           * 35           * 36           * 37           * 38           * 39           * 40           * 41           * 42           * 43           * 44           * 45           * 46           * 47           * 48           * 49           *
****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
| 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) | 3600 (0.00%) |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
INFO: [aiecompiler 35-3366] Initial Estimated Cut Congestion
NORTH: No Congestion
SOUTH: No Congestion
EAST: No Congestion
WEST: No Congestion


New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3172] AIE Router is on Global Iteration: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000278M
    Total Pop: 0.000173M
    Total Eval: 0.000278M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

There are no negative slack systems in this design, skipping router balancing
Trace graph pruning is enabled
Found buffer at bel: AIE_MEMGRP_BANK0
INFO: [aiecompiler 35-3329] Trace Net Routing Global Iteration 0
New CongCostCoef: 0.3
New IterCostCoef: 0.4
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 2
    Nets Routed: 0
    Total Expand: 0.000278M
    Total Pop: 0.000173M
    Total Eval: 0.000278M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
INFO: [aiecompiler 35-3130] AIE Router Local Iteration Report: 
    IterNum: 3
    Nets Routed: 0
    Total Expand: 0.000278M
    Total Pop: 0.000173M
    Total Eval: 0.000278M
    Total nodes with num nets overflow: 0
    Total node congestion because of nets: 0
    Total num of over utilized nodes : 0
    Total over utilization : 0

Trace net routing converged, total trace nets routed in this phase: 0
Number of trace nets that were skipped routing: 0
INFO: [aiecompiler 35-3391] Estimated FIFO Congestion
*******************************************
* Type        * Region Size * Utilisation *
*******************************************
| Switch FIFO | 1x1         |  0.00%      |
| DMA FIFO    | 1x1         |  0.00%      |
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


Post Router Checksum | NetGraph: 27e790f3 | NumContArr: 3a9a311f
INFO: [aiecompiler 35-3220] AIE Router finished routing nets.
INFO: [aiecompiler 35-3219] AIE Router routing cpu time 0.070000 wall time 0.320000
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
No shared packet switched routing resources used in this design
Total Data net Wirelength is : 3
Total Trace net Wirelength is : 0
INFO: [aiecompiler 35-3252] AIE Router successfully routed all nets.
Total Number of unique Switch FIFOs: 0
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Ordered merge post process: Adding BD config broadcast nets
Running AIE Post-Map Finalizer.
Post-Map Finalizer succeeded.
Check AIE-ROUTER has run: 0 errors
Total Router Runtime: 2.33
HDRTPinDelayHelperV10:: Clearing pin delay helper
Releasing pin delay helper for floorplan 0x7776f8b0
HDRTPinDelayHelperV10:: Releasing Pin Dly Helper
NodeGraph Released.
DeviceData Released.
INFO: [aiecompiler 77-336] Producing aieshim solution for router in ./Work/arch/aieshim_solution.aiesol
INFO: [aiecompiler 77-4419] Extracted AIE meta data from platform is : ./Work/temp/platform/aieprj_meta_data.json 
INFO: [aiecompiler 77-43942] Entering Dump_Partition_Graph pass 
INFO: [aiecompiler 77-404] Executing Cmd: dot -Tpng ./Work/temp/graph_mapped_post.dot -o ./Work/reports/graph_mapped_post.png
INFO: [aiecompiler 77-43936] Done with Dump_Partition_Graph pass 
INFO: [aiecompiler 77-43909] Analyzing inter-kernel dependencies through control registers: begin
INFO: [aiecompiler 77-43910] Analyzing inter-kernel dependencies through control registers: end
INFO: [aiecompiler 77-43972] Writing proc file ./Work/aie/24_0/src/24_0.cc
INFO: [aiecompiler 77-329] No Global Memory IO Nodes - nothing to do in this pass
INFO: [aiecompiler 77-43946] Entering XPE_Report_Generator pass 
AIE application complexity is LOW (0.0125561).
INFO: [aiecompiler 77-43938] Done with XPE_Report_Generator pass 
INFO: [aiecompiler 77-43951] Generating CHESS Project File for processor at (24,0)
INFO: [aiecompiler 77-43952] Generating Linker script in ./Work/aie/24_0/scripts/24_0.bcf
INFO: [aiecompiler 77-404] Executing Cmd: mkdir -p ./Work/aie/24_0/timestamped_log;

INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/aie -O -j 8 -f 24_0.llgen.Makefile all 2>&1;

make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
chesscc +f +s -p me -P /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +P 4  +Wllvm,-O2,-fno-jump-tables,-fno-discard-value-names,-mllvm,-chess-collapse-struct-types-during-linking=0,-Xclang,-chess-only-info-critical-passes,-g -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -I ../.. -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/24_0/src/24_0.cc +Wllvm,-Xclang,-mlink-bitcode-file,-Xclang,ir/i0_adder.ll -o ir/24_0_orig.ll;
Configuration: Release_LLVM
Compiling "24_0.cc"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -I../.. -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -xc++ -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -O2 -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 -Xclang -chess-only-info-critical-passes -g -Xclang -mlink-bitcode-file -Xclang ir/i0_adder.ll /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie/24_0/src/24_0.cc -oir/24_0_orig.ll -emit-llvm --chess-proc-name=me
Compilation finished successfully (0 errors, 0 warnings)
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lnx64.o/tools/clang/bin/opt -S -load-pass-plugin=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o/libLLVMXLOpt.so -passes=xlopt ir/24_0_orig.ll -o ir/24_0.ll 2> 24_0/xlopt.log;
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lnx64.o/tools/clang/bin/opt -S ir/24_0.ll -o ir/24_0.ll 2>/dev/null;
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f ./Work/aie/24_0.llgen.Makefile;

INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/aie -O -j 8 -f 24_0.elfgen.Makefile all 2>&1;

make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
set -o pipefail; (chessmk  -C Release_LLVM -P /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +P 4  -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR  +o ../Release 24_0/scripts/24_0.prx) 2>&1 |& tee -a 24_0/24_0.log 24_0/timestamped_log/24_0-2023-07-12-13-30-17.log
Configuration: Release_LLVM
Compiling "24_0.ll"
chess-clang -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib --chess-proc-dir=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/24_0.ll -o../Release/chesswork/24_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I .' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ./data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ./src/aie' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
noodle -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/isg -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +Olzyinl +w../Release/chesswork ../Release/chesswork/24_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld,+Olzyinl me
chess-backend 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L
chess-backend --gvt me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation --tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -m +ef -M3 -S1024 --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist1 -k110 --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L --common 24_0-F_Z9aie_adderP12input_streamIiES1_P13output_streamIiE_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
chess-backend 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -m +ef -M3 -S1024 --amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -k110 --showcolor -b --mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -m +ef -M3 -S1024 --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--amnesia -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist1 -k110 --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--showcolor -b --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--mist2 +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
--tale -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -V24_0 -L --common 24_0-F_main_ me /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib +H/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/elongation -x
bridge -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/isg -i -g -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I../../scripts/. -I../../scripts/./data -I../../scripts/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 24_0.objlist -o../24_0.o -pme
darts -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -d -h -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -L +Ihex +nanno ../Release/24_0.o me
Linking "../Release/24_0"
bridge -o../Release/24_0 ../Release/24_0.o -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/isg -g -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -c24_0.bcf -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/Release -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/lib/Release -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/softfloat/lib/Release -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
darts -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib -d -h -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I. -I./data -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/. -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./data -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/./src/aie -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=221111 -L +Ihex +nanno +u ../Release/24_0 me
Compilation finished successfully (0 errors, 15 warnings)
set -o pipefail; (coreverify -obj 24_0 -s 1024 -pm 16384) 2>&1 |& tee -a 24_0/24_0.log 24_0/timestamped_log/24_0-2023-07-12-13-30-17.log
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/unwrapped/lnx64.o/coreverify -obj 24_0 -s 1024 -pm 16384
(readelf --debug-dump=decodedline 24_0/Release/24_0 >> 24_0/Release/24_0.txt)
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/aie'
INFO: [aiecompiler 77-404] Executing Cmd: rm -f ./Work/aie/24_0.elfgen.Makefile;

DEBUG: CControlProgramMaker: adfApiLogLevel = 2
INFO: [aiecompiler 77-43879] ### Compiling PL Block ps_i4
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/c_rts/systemC/generated-source/genwrapper_for_ps_i4.cpp
INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/ps/c_rts/systemC -f Makefile all
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/c_rts/systemC'
(rm -rf generated-objects/*)
(export LD_LIBRARY_PATH=/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/tps/lnx64/python-3.8.3/lib:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o/Ubuntu:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64/:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/tps/lnx64/python-3.8.3/lib:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o/Ubuntu:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/../lnx64/tools/dot/lib:/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/bin/../lnx64/tools/dot/lib;"/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++" -fPIC -fpermissive -c -std=c++17 -D__AIEARCH__=10 -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -DSC_INCLUDE_DYNAMIC_PROCESSES -D__AIESIM__ -D__PS_INIT_AIE__ -DXAIE_DEBUG -Og -flto -D main\(...\)=ps_main\(...\) -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/drivers/aiengine -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis_HLS/2023.1/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/8.3.0 -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/8.3.0/backward -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/8.3.0/x86_64-pc-linux-gnu -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/osci_systemc/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/boost_1_72_0 -I. -I. -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/xtlm/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/common_cpp/common_cpp_v1_0/include -I ../../../../  -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include  -I ../../../.././src/aie  -I ../../../.././data  -I ../../../.././ -o "generated-objects/genwrapper_for_ps_i4.o" generated-source/genwrapper_for_ps_i4.cpp) 
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/ps_i4.so" generated-objects/genwrapper_for_ps_i4.o -Wl,--as-needed -shared -lxaiengine -lxioutils -ladf_api -lsystemc -lxtlm -flto -L /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/osci_systemc/lib/lnx64)
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/c_rts/systemC'
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generated-source/cdo_main.cpp
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generated-source/gen_cdo.cpp
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generated-source/gen_cdo.h
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/generateAIEConfig
INFO: [aiecompiler 77-43964] Opened file : ./Work/ps/cdo/Makefile
INFO: [aiecompiler 77-404] Executing Cmd: make -C ./Work/ps/cdo -f Makefile all
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo'
(rm -rf generated-objects/*  *.bin)
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vivado/2023.1/include  -D__LOCK_FENCE_MODE__=0 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -Wno-deprecated-declarations -D__AIESIM__ -D__CDO__ -D__PS_INIT_AIE__ -Og -flto -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/adf -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/6.2.0 -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/6.2.0/backward -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/include/c++/6.2.0/x86_64-pc-linux-gnu -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/common_cpp/common_cpp_v1_0/include -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include/drivers/aiengine -I . -I . -I ../../../  -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include  -I ../../.././src/aie  -I ../../.././data  -I ../../.././ -o "generated-objects/gen_cdo.o" "generated-source/gen_cdo.cpp")
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -fPIC -c -std=c++17 -I . -I /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -o "generated-objects/cdo_main.o" "generated-source/cdo_main.cpp")
(/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/g++ -o "generated-objects/cdo_main.out" generated-objects/gen_cdo.o generated-objects/cdo_main.o -Wl,--allow-shlib-undefined -L /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/lnx64.o -lcdo_driver -lxioutils -lxaiengine -ladf_api -Wl,-R/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/lib64 )
(./generateAIEConfig)
Initializing AIE driver...
Initializing ADF API...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_reset.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_clock_gating.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_mem_clear.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_error_handling.bin
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_elfs.bin
Loading elfs of graph addergraph...
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_init.bin
Initializing graph addergraph...
Resetting cores of graph addergraph...
Configuring DMAs of graph addergraph...
Configuring PL-Interface for graph addergraph...
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_enable.bin
Enabling core(s) of graph addergraph...
Generating: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo/aie_cdo_debug.bin
Putting core(s) of graph addergraph on halt state for debugging...
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/Work/ps/cdo'
INFO: [aiecompiler 77-5857] Start building AIE IP
INFO: [aiecompiler 77-5855] Number of AIE IP ports are : 3
INFO: [aiecompiler 77-5848] Added port on AIE IP: S00_AXIS  -->  DataIn0
INFO: [aiecompiler 77-5848] Added port on AIE IP: S01_AXIS  -->  DataIn1
INFO: [aiecompiler 77-5848] Added port on AIE IP: M00_AXIS  -->  DataOut
INFO: [aiecompiler 77-5850] Done building AIE IP
INFO: [aiecompiler 77-43941] Entering Compiler Report Generator pass 
INFO: [aiecompiler 77-43883] ####Writing Placement For Nodes 
INFO: [aiecompiler 77-43935] Done with AIE Tools Report Generator pass 
INFO: [aiecompiler 77-43881] ### Entering Packager pass
INFO: [aiecompiler 77-1083] Adding hardware components under: ./Work/temp/hw.o 
INFO: [aiecompiler 77-1085] Adding software components under: ./Work/temp/sw.o 
INFO: [aiecompiler 77-5380] Adding config components under: ./Work/temp/cfg.o
INFO: [aiecompiler 77-1086] Generating hand-off archive: libadf.a
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/tps/lnx64/gcc/bin/ar: creating libadf.a
INFO: [aiecompiler 77-43880] ### Done with Packager pass (0 secs)
AIEBuild feature license is released.
INFO: [aiecompiler 77-44877] Run completed. Find additional information in:
	Guidance: ./Work/reports/guidance.html

INFO: [aiecompiler 77-44878] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run: 
	vitis_analyzer ./Work/graph.aiecompile_summary

Compilation Complete
(WARNING:0, CRITICAL-WARNING:0, ERROR:0)
COMPLETE: libadf.a created.
v++ -l --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm s2mm.xo mm2s.xo  libadf.a -t hw_emu --save-temps -g --config system.cfg -o adder.xsa || (echo "task: [xclbin] failed error code: $?"; exit 1)       
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link
Running Dispatch Server on port: 33245
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/adder.xsa.link_summary, at Wed Jul 12 13:30:47 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/v++_link_adder_guidance.html', at Wed Jul 12 13:30:47 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-629] Linking for hardware emulation target
INFO: [v++ 60-423]   Target device: vck190_custom
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:30:48] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo --xo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo -keep /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.Xil/v++-91509-logictronix03-System-Product-Name/a0/hw.o --config /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/syslinkConfig.ini --xpfm /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --target emu --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [SYSTEM_LINK 82-128] Extracting .o file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.Xil/v++-91509-logictronix03-System-Product-Name/a0/hw.o
INFO: [SYSTEM_LINK 82-38] [13:30:48] aieshim_validator started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/aieshim_validator -x /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/aie/shim_validation -g /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/aie/system.aieprj -t /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/shim_validation.tcl
INFO: [SYSTEM_LINK 82-37] [13:30:49] aieshim_validator finished successfully
Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.64 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 3289 ; free virtual = 46278
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/s2mm.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/mm2s.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:30:49] build_xd_ip_db started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/vck190_custom.hpfm -clkid 0 -ip /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/iprepo/xilinx_com_hls_s2mm_1_0,s2mm -ip /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/iprepo/xilinx_com_hls_mm2s_1_0,mm2s -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [13:30:52] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 3289 ; free virtual = 46285
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-101] Importing AIE connectivity graph
INFO: [SYSTEM_LINK 82-38] [13:30:52] aie_import started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/aie_import -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/iprepo/temp/o0/v_cfgraph.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_cfgraph.xml -c /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_comp.xml -f /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_fcnmap.xml
INFO: [SYSTEM_LINK 82-37] [13:30:53] aie_import finished successfully
Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.65 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 3291 ; free virtual = 46290
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [13:30:56] cfgen started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/cfgen  -nk mm2s:2:mm2s_1,mm2s_2 -nk s2mm:1:s2mm -sc mm2s_1.s:ai_engine_0.DataIn0 -sc mm2s_2.s:ai_engine_0.DataIn1 -sc ai_engine_0.DataOut:s2mm.s -dpa_mem_offload false -dmclkid 0 -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/aie_cfgraph.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: mm2s, num: 2  {mm2s_1 mm2s_2}
INFO: [CFGEN 83-0]   kernel: s2mm, num: 1  {s2mm}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   mm2s_1.s => ai_engine_0.DataIn0
INFO: [CFGEN 83-0]   mm2s_2.s => ai_engine_0.DataIn1
INFO: [CFGEN 83-0]   ai_engine_0.DataOut => s2mm.s
INFO: [CFGEN 83-2226] Inferring mapping for argument mm2s_1.mem to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument mm2s_2.mem to DDR
INFO: [CFGEN 83-2226] Inferring mapping for argument s2mm.mem to DDR
INFO: [SYSTEM_LINK 82-37] [13:30:57] cfgen finished successfully
Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:01 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 3298 ; free virtual = 46297
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [13:30:57] cf2bd started: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.xsd --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [13:30:58] cf2bd finished successfully
Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 453.109 ; gain = 0.000 ; free physical = 3293 ; free virtual = 46299
INFO: [v++ 60-1441] [13:30:58] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 3351 ; free virtual = 46357
INFO: [v++ 60-1443] [13:30:58] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/sdsl.dat -rtd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/cf2sw.rtd -nofilter /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/cf2sw_full.rtd -xclbin /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xclbin_orig.xml -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [13:30:59] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:01 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 3350 ; free virtual = 46356
INFO: [v++ 60-1443] [13:30:59] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [13:31:00] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 3345 ; free virtual = 46351
INFO: [v++ 60-1443] [13:31:00] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw_emu -f /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm -s -g --remote_ip_cache /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/.ipcache --output_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int --log_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link --report_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link --config /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/vplConfig.ini -k /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link --emulation_mode debug_waveform --no-info --iprepo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_1_0 --iprepo /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_1_0 --messageDb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link/vpl.pb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link

****** vpl v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: vck190_custom
INFO: [VPL 60-1032] Extracting hardware platform to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/vivado/vpl/.local/hw_platform
[13:31:05] Run vpl: Step create_project: Started
Creating Vivado project.
[13:31:11] Run vpl: Step create_project: Completed
[13:31:11] Run vpl: Step create_bd: Started
[13:31:26] Run vpl: Step create_bd: Completed
[13:31:26] Run vpl: Step update_bd: Started
[13:31:28] Run vpl: Step update_bd: Completed
[13:31:28] Run vpl: Step generate_target: Started
[13:32:44] Run vpl: Step generate_target: RUNNING...
[13:33:07] Run vpl: Step generate_target: Completed
[13:33:07] Run vpl: Step config_hw_emu.gen_scripts: Started
[13:34:22] Run vpl: Step config_hw_emu.gen_scripts: RUNNING...
[13:34:57] Run vpl: Step config_hw_emu.gen_scripts: Completed
[13:34:57] Run vpl: Step config_hw_emu.compile: Started
[13:35:21] Run vpl: Step config_hw_emu.compile: Completed
[13:35:21] Run vpl: Step config_hw_emu.elaborate: Started
Check VPL, containing 4 checks, has run: 0 errors
[13:35:58] Run vpl: Step config_hw_emu.elaborate: Completed
[13:35:58] Run vpl: FINISHED. Run Status: config_hw_emu.elaborate Complete!
INFO: [v++ 60-1441] [13:35:59] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:04:59 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 2332 ; free virtual = 43030
INFO: [v++ 60-1443] [13:35:59] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/address_map.xml -sdsl /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/sdsl.dat -xclbin /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/xclbin_orig.xml -rtd /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.rtd -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
WARNING: [v++ 60-1455] Debuggable symbols are not generated successfully, clean up /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/consolidated.cf
INFO: [v++ 60-1441] [13:36:01] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 5506 ; free virtual = 46233
INFO: [v++ 60-1443] [13:36:01] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section PDI:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link/../int/vpl_gen_fixed_presynth.pdi --add-section DEBUG_IP_LAYOUT:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/behav.xse --force --target hw_emu --key-value SYS:dfx_enable:false --add-section :JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_xml.rtd --add-section BUILD_METADATA:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_build.rtd --add-section EMBEDDED_METADATA:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xml --add-section SYSTEM_METADATA:RAW:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/systemDiagramModelSlrBaseAddress.json --add-section AIE_METADATA:JSON:/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/aie_control_config.json --key-value SYS:PlatformVBNV:xilinx.com_vck190_versal_extensible_platform_base_1_0 --output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
XRT Build Version: 2.15.0 (Vitis)
       Build Date: 2023-01-17 15:08:40
          Hash ID: e9fc047c277d2d5b1991962729f4b5ed76110bb6
Creating a default 'in-memory' xclbin image.

Section: 'PDI'(18) was successfully added.
Size   : 413008 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link/../int/vpl_gen_fixed_presynth.pdi'

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1592 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 25332616 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/behav.xse'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3344 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 5079 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 28343 bytes
Format : RAW
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'AIE_METADATA'(25) was successfully added.
Size   : 1689 bytes
Format : JSON
File   : '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/aie_control_config.json'
Successfully wrote (25798815 bytes) to the output file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:36:01] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.61 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 5476 ; free virtual = 46235
INFO: [v++ 60-1443] [13:36:01] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin.info --input /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/int/adder.xclbin
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [13:36:02] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.68 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 5468 ; free virtual = 46235
INFO: [v++ 60-1443] [13:36:02] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/link/run_link
INFO: [v++ 60-1441] [13:36:02] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 468.445 ; gain = 0.000 ; free physical = 5468 ; free virtual = 46235
Check POST-VPL, containing 1 checks, has run: 0 errors
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/system_estimate_adder.xtxt
INFO: [v++ 82-3844] Successfully added runtime data to ./adder.xsa
WARNING: [v++ 60-1629] No sd_card image will be generated for hardware emulation. Parameter compiler.addOutputTypes will not be honored.
INFO: [v++ 60-586] Created adder.xsa
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/link/v++_link_adder_guidance.html
	Steps Log File: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/adder.xsa.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 5m 28s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE:.xsa created
make check_edge_sw
make[2]: Entering directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
make[2]: Nothing to be done for 'check_edge_sw'.
make[2]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin/aarch64-linux-gnu-g++ ./src/sw/host.cpp -Wall -c -std=c++14 -Wno-int-to-pointer-cast --sysroot=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux  -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include/xrt -I/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/include -I./ -I./src/aie -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/include -I/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/include -o main.o
/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin/aarch64-linux-gnu-g++ *.o -lxrt_core -lxrt_coreutil -L/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib --sysroot=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sysroot/sysroots/cortexa72-cortexa53-xilinx-linux -L/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/lib/aarch64.o -o ./aie_adder
COMPLETE: Host application created.
emconfigutil --platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm --od .

****** configutil v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [ConfigUtil 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [ConfigUtil 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [ConfigUtil 60-1032] Extracting hardware platform to .
emulation configuration file `emconfig.json` is created in . directory 
rm -rf run_app.sh
v++  -p -t hw_emu \
	--platform /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm \
	--package.out_dir ./package.hw_emu \
	--package.rootfs /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4 \
	--package.image_format=ext4 \
	--package.boot_mode=sd \
	--package.kernel_image /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/Image \
	--package.defer_aie_run \
	--package.sd_file ./run_app.sh \
	--package.sd_file aie_adder adder.xsa libadf.a -o krnl_adder.xclbin
Option Map File Used: '/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/vitis/vpp/optMap.xml'

****** v++ v2023.1 (64-bit)
  **** SW Build 3860322 on 2023-05-04-06:32:48
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/package
	Log files: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/logs/package
Running Dispatch Server on port: 39543
INFO: [v++ 60-1548] Creating build summary session with primary output /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/krnl_adder.xclbin.package_summary, at Wed Jul 12 13:36:20 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/reports/package/v++_package_krnl_adder_guidance.html', at Wed Jul 12 13:36:20 2023
INFO: [v++ 60-895]   Target platform: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/vck190_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/vck190_custom/export/vck190_custom/hw/vck190_custom.xsa'
INFO: [v++ 60-2256] Packaging for hardware emulation
INFO: [v++ 82-3881] device architecture set to versal
INFO: [v++ 82-1022] generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/boot_image.bif
INFO: [v++ 82-3884] generating pdi for arch versal with bif /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/boot_image.bif


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

INFO: [v++ 82-1023] generating boot files


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [v++ 82-3582] QEMU and NOC addressing from XSA database
INFO: [v++ 82-3564] Deleting existing file: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/_x/package/qemu_dts_files/ddr_memspec.dtsi
INFO: [v++ 82-3571] Creating noc_memory_config file
INFO: [v++ 82-3579] Launched the XSCT to generate qemu addressing.
INFO: [Hsi 55-2053] elapsed time for repository (/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/embeddedsw) loading 0 seconds
INFO: [v++ 82-3580] QEMU Addressing files generated successfully.
INFO: [v++ 82-3574] Executing ddr_memspec.dtsi to generate PS and PMC DTB files
INFO: [v++ 82-3889] validating boot mode
INFO: [v++ 82-1022] generating /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/launch_hw_emu.sh
INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-3528] mkfsimage command run: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/scripts/vitis/util/mkfsImage.sh -s /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sd_card/ -o /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sd_card.img -m 1 -e /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/sw_comp/rootfs.ext4
SDCARD_SIZE_KB: 49778
FAT_SDCARD_SIZE: 1048576
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:3668814
EXT4SIZE:2048
TOTALSIZE:3072
dummy_ext4_sector:525490
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:5669710
2096577+0 records in
2096577+0 records out
1073447424 bytes (1.1 GB, 1.0 GiB) copied, 1.76141 s, 609 MB/s
3668814+0 records in
3668814+0 records out
1878432768 bytes (1.9 GB, 1.7 GiB) copied, 56.8094 s, 33.1 MB/s
525490+0 records in
525490+0 records out
269050880 bytes (269 MB, 257 MiB) copied, 0.407002 s, 661 MB/s
INFO: [v++ 82-10329] EXT4 sd_card image is created.
INFO: [v++ 82-4237] resize command: $XILINX_VITIS/tps/lnx64/python-3.8.3/bin/python3 $XILINX_VITIS/bin/sd_card_resize.py -sd-card-image /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sd_card.img 
XILINX_XD /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1
qemu_resize_img script at /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/qemu_resize_img.sh
resized sd card successfully
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/krnl_adder.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/krnl_adder.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 30s
INFO: [v++ 60-1653] Closing dispatch client.
COMPLETE: emulation package created.
bash -c './package.hw_emu/launch_hw_emu.sh -run-app ./run_app.sh | tee run_app.log; exit ${PIPESTATUS[0]}'
NOC MEM CONFIG: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/noc_memory_config.txt




INFO: Using QEMU from : /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/emulation/qemu/comp/qemu/sysroots/x86_64-petalinux-linux/usr/bin/qemu-system-aarch64
Directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/emu_qemu_scripts' created
Using QEMU dtb from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/board-versal-ps-cosim-vitis-vck190.dtb

PS COSIM_MACHINE_PATH unix:./qemu-rport-_pl@0
INFO: Using PMC/PU from : /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/emulation/qemu/comp/qemu/sysroots/x86_64-petalinux-linux/usr/bin/qemu-system-microblazeel

Starting QEMU
 - Press <Ctrl-a h> for help 
Launching QEMU using command "/media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/data/emulation/qemu/comp/qemu/sysroots/x86_64-petalinux-linux/usr/bin/qemu-system-aarch64 -M "arm-generic-fdt"  -display "none"  -chardev "stdio,id=serial2,logfile=qemu_output.log,mux=on,signal=off"  -mon "serial2"  -sync-quantum ""1000000000""  -boot "mode=5"  -hw-dtb /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/board-versal-ps-cosim-vitis-vck190.dtb  -drive "file=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sd_card.img,format=raw,if=sd,index=1"  -display "none"  -machine-path "."  -chardev "socket,path=./qemu-rport-_pmc@0,server=on,id=ps-pmc-rp"  -chardev "socket,path=./qemu-rport-_pl@0,server=on,id=pl-rp""
Waiting for QEMU to start. 
QEMU started. qemu_pid=105387
Waiting for PMU to start. 
PMC started. pmc_pid=105389
Path of the simulation directory :  /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim
Simulator started. simulator_pid 105395

nohup: redirecting stderr to stdout
xsim tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch tb.tcl -protoinst protoinst_files/bd_a86f.protoinst -protoinst protoinst_files/bd_07f8.protoinst -protoinst protoinst_files/bd_b0c5.protoinst -protoinst protoinst_files/bd_54a1.protoinst -protoinst protoinst_files/bd_c1fc.protoinst -protoinst protoinst_files/bd_f0b4.protoinst -protoinst protoinst_files/bd_8ad2.protoinst -protoinst protoinst_files/ext_platform.protoinst -protoinst protoinst_files/xlnoc.protoinst -log simulate.log -R --protoinst /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/dr_behav.protoinst

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/tb_behav/xsim_script.tcl
# xsim {tb_behav} -autoloadwcfg -tclbatch {tb.tcl} -runall -key {Behavioral:sim_1:Functional:tb} -protoinst {protoinst_files/bd_a86f.protoinst} -protoinst {protoinst_files/bd_07f8.protoinst} -protoinst {protoinst_files/bd_b0c5.protoinst} -protoinst {protoinst_files/bd_54a1.protoinst} -protoinst {protoinst_files/bd_c1fc.protoinst} -protoinst {protoinst_files/bd_f0b4.protoinst} -protoinst {protoinst_files/bd_8ad2.protoinst} -protoinst {protoinst_files/ext_platform.protoinst} -protoinst {protoinst_files/xlnoc.protoinst} -protoinst {/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/dr_behav.protoinst}
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_hub.inst.s_aximm_wr_util. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_hub.inst.s_aximm_wr_util_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.rd_mon.rd_skt_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.rd_mon.rd_skt_0_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.wr_mon.wr_skt_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.wr_mon.wr_skt_0_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.mon_saxi_rd_socket_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.mon_saxi_rd_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.mon_saxi_wr_socket_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon0.inst.mon_saxi_wr_socket_0_0
In file: sc_object_manager.cpp:161

Info: (I804) /IEEE_Std_1666/deprecated: sc_sensitive_neg is deprecated use sc_sensitive << with neg() instead

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon1.inst.rd_mon.rd_skt. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon1.inst.rd_mon.rd_skt_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.rd_mon.rd_skt_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.rd_mon.rd_skt_0_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.wr_mon.wr_skt_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.wr_mon.wr_skt_0_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.mon_saxi_rd_socket_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.mon_saxi_rd_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.mon_saxi_wr_socket_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon2.inst.mon_saxi_wr_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon3.inst.rd_mon.rd_skt. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon3.inst.rd_mon.rd_skt_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.rd_mon.rd_skt_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.rd_mon.rd_skt_0_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.wr_mon.wr_skt_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.wr_mon.wr_skt_0_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.mon_saxi_rd_socket_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.mon_saxi_rd_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.mon_saxi_wr_socket_0. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon4.inst.mon_saxi_wr_socket_0_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon5.inst.rd_mon.rd_skt. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.System_DPA.dpa_mon5.inst.rd_mon.rd_skt_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Info: DEVICE FILE: /media/logictronix03/ML_WORKSPACE/Xilinx/Vitis/2023.1/aietools/data/devices/VC1902.json

Info: AIE SOLUTION FILE: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/cfg/./aie.shim.solution.aiesol
[AIESIM_OPTIONS]: aiesim_options file path ./aiesim_options.txt
[AIESIM_OPTIONS]: No aiesim_options provided 
[INFO]: Disable Unused Tiles
[INFO]: Xpe File: /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/cfg/./aie.xpe
ISS disables unused tiles
Optimized ISS Wrapper (R+W), r2p23
qemu-system-aarch64: -chardev socket,path=./qemu-rport-_pmc@0,server=on,id=ps-pmc-rp: info: QEMU waiting for connection on: disconnected:unix:./qemu-rport-_pmc@0,server=on
qemu-system-aarch64: -chardev socket,path=./qemu-rport-_pl@0,server=on,id=pl-rp: info: QEMU waiting for connection on: disconnected:unix:./qemu-rport-_pl@0,server=on
Running Dispatch Server on port: 33575
[SUMMARY_FILE]: Warning AIE_PKG_DIR option missing in -aie-sim-options file
Summary File: Warning - Can't find aie compiler summary file!
Current Directory=/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim
[INFO]: aie_to_plio latency configuration for logical port = 0 Latency = 0
[INFO]: plio_to_aie latency configuration for logical port = 0 Latency = 0
[INFO]: plio_to_aie latency configuration for logical port = 1 Latency = 0
--------------------------------------------------------------------------------------------------
SLAVE STREAM INFO:  | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | S00_AXIS          | 32                | PL STREAM         | 193               
                    | S01_AXIS          | 32                | PL STREAM         | 194               
--------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------
MASTER STREAM INFO: | Port Name         | Port Width        | Stream Type       | Channel Index     
                    | M00_AXIS          | 32                | PL STREAM         | 145               
--------------------------------------------------------------------------------------------------

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_2
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_2
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_3
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_3
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_4
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_4
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_5
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_5
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_6
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_6
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.rd_socket_7
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.wr_socket_7
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S00_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S00_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S01_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S01_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S02_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S02_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S03_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S03_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S04_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S04_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S05_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S05_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S06_AXI_rpu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S06_AXI_rpu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S07_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S07_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161
WARNING::[ XTLM::751 ] Deprecated.! Please instantiate Memory Manager with this pointer (sc_module pointer).

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.rd_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.wr_socket_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.rd_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.rd_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.wr_socket. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.wr_socket_1
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S00_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S00_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S01_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S01_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161

Warning: (W505) object already exists: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S02_AXI_nmu.inst.delayed_event. Latter declaration will be renamed to .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S02_AXI_nmu.inst.delayed_event_0
In file: sc_object_manager.cpp:161
TraceManager type=psql_db
INFO::[ DDR-STORAGE ] Creating initial 2GB DRAM file image:qemu-memory-_mem_0x80000000@0x800000000ULL
INFO::[ DDR-STORAGE ] Creating initial 2GB DRAM file image:qemu-memory-_mem_0x50000000000@0x50000000000ULL

Info: (I804) /IEEE_Std_1666/deprecated: sc_sensitive_pos is deprecated use sc_sensitive << with pos() instead

Info: (I804) /IEEE_Std_1666/deprecated: sc_object::get_parent() is deprecated, use get_parent_object() instead
NOCSlaveUnitXtlm::Detail::setAxiPhySize(): NOC_NSU128_X5Y6, reg_axi_width_byte=16B > physical interface=16B
TraceManagerDB::startTrace

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S02_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S01_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.noc_ddr4.inst.S00_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S07_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S06_AXI_rpu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S05_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S04_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S03_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S02_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S01_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148

Warning: (W558) disable() or dont_initialize() called on process with no static sensitivity, it will be orphaned: .tb.DUT.ext_platform_wrapper_i.ext_platform_i.cips_noc.inst.S00_AXI_nmu.inst.tbClockM
In file: sc_simcontext.cpp:1148
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a86f.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_a86f.protoinst for the following reason(s):
There are no instances of module "bd_a86f" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_07f8.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_07f8.protoinst for the following reason(s):
There are no instances of module "bd_07f8" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_b0c5.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_b0c5.protoinst for the following reason(s):
There are no instances of module "bd_b0c5" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_54a1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_54a1.protoinst for the following reason(s):
There are no instances of module "bd_54a1" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_c1fc.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_c1fc.protoinst for the following reason(s):
There are no instances of module "bd_c1fc" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_f0b4.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_f0b4.protoinst for the following reason(s):
There are no instances of module "bd_f0b4" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_8ad2.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_8ad2.protoinst for the following reason(s):
There are no instances of module "bd_8ad2" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ext_platform.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/FPD_AXI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/FPD_AXI_NOC_1
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/FPD_CCI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/FPD_CCI_NOC_1
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/FPD_CCI_NOC_2
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/FPD_CCI_NOC_3
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/LPD_AXI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/M_AXI_FPD
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//CIPS_0/PMC_NOC_AXI_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/S_AXIMM
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_ctrl_interconnect/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/S_AXIFIFO
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/S_AXIHUB
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/S_AXIMM
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_1
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_2
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_3
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_4
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_5
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_6
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_7
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_hub/TRACE_IN_8
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon0/TRACE_OUT_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon0/TRACE_OUT_1
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon1/TRACE_OUT
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon2/TRACE_OUT_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon2/TRACE_OUT_1
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon3/TRACE_OUT
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon4/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon4/TRACE_OUT_0
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon4/TRACE_OUT_1
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon5/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//System_DPA/dpa_mon5/TRACE_OUT
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//ai_engine_0/M00_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//ai_engine_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//ai_engine_0/S00_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//ai_engine_0/S01_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//axi_intc_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//cips_noc/S07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//icn_ctrl/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//mm2s_1/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//mm2s_1/s
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//mm2s_1/s_axi_control
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//mm2s_2/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//mm2s_2/s
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//mm2s_2/s_axi_control
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//noc_ddr4/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//noc_ddr4/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//noc_ddr4/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//s2mm/m_axi_gmem
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//s2mm/s
INFO: [Wavedata 42-564]   Found protocol instance at /tb/DUT/ext_platform_wrapper_i/ext_platform_i//s2mm/s_axi_control
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/xlnoc.protoinst
INFO: [Wavedata 42-565] Reading protoinst file /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/dr_behav.protoinst
Time resolution is 1 ps
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## if { [file exists vitis_params.tcl] } {
##   source vitis_params.tcl
## }
## if { [info exists ::env(USER_PRE_SIM_SCRIPT)] } {
##   if { [catch {source $::env(USER_PRE_SIM_SCRIPT)} msg] } {
##     puts $msg
##   }
## }
## if { [info exists ::env(VITIS_WAVEFORM)] } {
##   if { [file exists $::env(VITIS_WAVEFORM)] == 1} {
##     open_wave_config $::env(VITIS_WAVEFORM)
##   }
## }
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_1/inst//ap_ext_blocking_n was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_1/inst//ap_str_blocking_n was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_1/m_axi_gmem was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_1/s was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_2/inst//ap_ext_blocking_n was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_2/inst//ap_str_blocking_n was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_2/m_axi_gmem was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/mm2s_2/s was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/s2mm/inst//ap_ext_blocking_n was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/s2mm/inst//ap_str_blocking_n was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/s2mm/m_axi_gmem was not found in the design.
WARNING: Simulation object /ext_platform_wrapper/ext_platform_i/s2mm/s was not found in the design.
## if { [file exists pre_sim_tool_scripts.tcl] } {
##   source pre_sim_tool_scripts.tcl
## }
### if { [file exists preprocess_profile.tcl] } {
###   if { [catch {source -notrace preprocess_profile.tcl} msg] } {
###     puts $msg 
###   }
### }
### if { [info exists ::env(XILINX_SC_HW_EMU)] } {
###   source $::env(XILINX_VITIS)/system_compiler/examples/sc_hw_emu_pre_xsim.tcl
### }
## puts "We are running simulator for infinite time. Added some default signals in the waveform. You can pause simulation and add signals and then resume the simulaion again."
We are running simulator for infinite time. Added some default signals in the waveform. You can pause simulation and add signals and then resume the simulaion again.
## puts ""

## puts "Stopping at breakpoint in simulator also stops the host code execution"
Stopping at breakpoint in simulator also stops the host code execution
## puts ""

## if { [info exists ::env(VITIS_LAUNCH_WAVEFORM_GUI) ] } {
##   run 1ns
## } else {
##   run all
## }
[INFO]: Enabled Stream Switch Port Latency 
connect to ./qemu-rport-_pl@0
0 s: Close summary file.
CIPS pl_clk0 count: 1 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 2 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 3 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 4 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 5 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 6 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 7 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 8 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 9 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 10 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 11 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 12 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 13 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 14 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 15 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 16 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 17 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 18 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 19 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 20 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 21 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 22 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 23 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 24 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 25 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 26 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 27 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 28 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 29 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 30 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 31 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 32 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 33 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 34 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 35 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 36 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 37 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 38 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 39 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 40 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 41 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 42 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 43 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 44 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 45 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 46 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 47 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 48 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 49 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 50 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 51 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 52 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 53 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 54 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 55 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 56 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 57 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 58 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 59 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 60 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 61 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 62 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 63 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 64 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 65 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 66 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 67 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 68 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 69 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 70 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 71 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 72 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 73 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 74 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 75 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 76 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 77 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 78 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 79 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 80 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 81 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 82 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 83 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 84 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 85 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 86 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 87 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 88 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 89 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 90 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 91 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 92 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 93 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 94 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 95 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 96 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 97 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 98 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 99 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 100 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 101 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 102 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 103 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 104 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 105 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 106 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 107 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 108 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 109 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 110 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 111 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 112 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 113 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 114 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 115 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 116 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 117 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 118 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 119 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 120 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 121 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 122 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 123 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 124 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 125 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 126 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 127 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 128 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 129 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 130 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 131 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 132 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 133 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 134 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 135 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 136 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 137 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 138 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 139 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 140 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 141 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 142 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 143 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 144 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 145 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 146 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 147 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 148 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 149 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 150 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 151 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 152 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 153 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 154 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 155 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 156 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 157 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 158 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 159 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 160 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 161 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 162 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 163 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 164 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 165 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 166 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 167 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 168 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 169 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 170 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 171 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 172 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 173 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 174 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 175 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 176 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 177 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 178 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 179 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 180 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 181 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 182 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 183 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 184 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 185 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 186 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 187 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 188 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 189 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 190 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 191 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 192 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 193 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 194 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 195 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 196 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 197 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 198 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 199 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 200 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 201 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 202 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 203 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 204 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 205 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 206 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 207 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 208 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 209 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 210 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 211 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 212 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 213 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 214 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 215 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 216 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 217 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 218 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 219 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 220 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 221 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 222 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 223 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 224 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 225 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 226 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 227 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 228 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 229 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 230 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 231 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 232 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 233 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 234 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 235 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 236 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 237 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 238 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 239 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 240 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 241 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 242 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 243 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 244 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 245 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 246 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 247 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 248 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 249 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 250 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 251 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 252 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 253 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 254 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 255 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 256 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 257 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 258 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 259 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 260 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 261 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 262 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 263 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 264 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 265 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 266 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 267 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 268 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 269 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 270 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 271 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 272 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 273 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 274 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 275 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 276 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 277 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 278 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 279 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 280 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 281 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 282 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 283 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 284 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 285 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 286 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 287 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 288 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 289 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 290 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 291 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 292 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 293 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 294 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 295 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 296 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 297 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 298 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 299 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 300 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 301 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 302 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 303 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 304 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 305 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 306 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 307 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 308 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 309 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 310 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 311 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 312 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 313 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 314 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 315 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 316 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 317 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 318 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 319 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 320 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 321 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 322 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 323 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 324 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 325 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 326 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 327 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 328 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 329 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 330 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 331 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 332 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 333 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 334 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 335 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 336 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 337 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 338 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 339 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 340 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 341 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 342 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 343 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 344 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 345 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 346 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 347 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 348 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 349 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 350 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 351 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 352 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 353 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 354 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 355 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 356 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 357 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 358 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 359 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 360 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 361 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 362 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 363 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 364 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 365 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 366 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 367 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 368 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 369 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 370 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 371 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 372 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 373 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 374 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 375 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 376 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 377 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 378 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 379 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 380 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 381 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 382 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 383 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 384 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 385 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 386 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 387 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 388 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 389 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 390 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 391 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 392 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 393 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 394 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 395 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 396 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 397 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 398 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 399 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 400 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 401 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 402 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 403 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 404 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 405 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 406 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 407 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 408 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 409 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 410 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 411 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 412 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 413 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 414 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 415 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 416 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 417 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 418 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 419 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 420 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 421 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 422 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 423 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 424 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 425 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 426 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 427 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 428 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 429 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 430 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 431 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 432 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 433 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 434 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 435 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 436 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 437 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 438 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 439 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 440 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 441 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 442 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 443 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 444 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 445 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 446 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 447 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 448 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 449 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 450 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 451 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 452 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 453 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 454 ,CIPS pl0_resetn: Asserted
CIPS pl_clk0 count: 455 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 456 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 457 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 458 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 459 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 460 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 461 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 462 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 463 ,CIPS pl0_resetn: De-asserted
CIPS pl_clk0 count: 464 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 0 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 1 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 2 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 3 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 4 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 5 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 6 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 7 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 8 ,CIPS pl0_resetn: De-asserted
clk_wiz_out1 count: 9 ,CIPS pl0_resetn: De-asserted
[13422.125]****************************************
[13422.369]Xilinx Versal Platform Loader and Manager 
[13422.382]Release 2023.1   Jul 12 2023  -  07:50:44
[13422.426]Platform Version: v0.0 PMC: v0.0, PS: v0.0
[13422.445]BOOTMODE: 0x5, MULTIBOOT: 0xF0000000
[13422.460]****************************************
[13426.553]Non Secure Boot
[13435.563]PLM Initialization Time 
[13435.618]***********Boot PDI Load: Started***********
[13435.695]Loading PDI from SD1
[13435.719]Monolithic/Master Device
[14572.133]1136.471 ms: PDI initialization time
[14572.190]+++Loading Image#: 0x1, Name: lpd, Id: 0x04210002
[14572.224]---Loading Partition#: 0x1, Id: 0xC
[14598.937] 26.685 ms for Partition#: 0x1, Size: 3136 Bytes
[14599.558]---Loading Partition#: 0x2, Id: 0xB
[14619.975] 19.814 ms for Partition#: 0x2, Size: 64112 Bytes
[14632.348]+++Loading Image#: 0x2, Name: fpd, Id: 0x0420C003
[14633.012]---Loading Partition#: 0x3, Id: 0x8
[14672.800] 39.285 ms for Partition#: 0x3, Size: 1616 Bytes
[14749.503]+++Loading Image#: 0x3, Name: aie_image, Id: 0x1C000000
[14750.293]---Loading Partition#: 0x4, Id: 0x0

Info: (I804) /IEEE_Std_1666/deprecated: the notify() function is deprecated use sc_event::notify()
[15065.847] 315.009 ms for Partition#: 0x4, Size: 30160 Bytes
[15066.671]+++Loading Image#: 0x4, Name: default_subsys, Id: 0x1C000000
[15067.544]---Loading Partition#: 0x5, Id: 0x0
[15074.465] 6.437 ms for Partition#: 0x5, Size: 20496 Bytes
[15075.243]---Loading Partition#: 0x6, Id: 0x0
[15092.276] 16.602 ms for Partition#: 0x6, Size: 63440 Bytes
[15093.031]---Loading Partition#: 0x7, Id: 0x0
[15390.417] 296.786 ms for Partition#: 0x7, Size: 1086816 Bytes
[15392.761]***********Boot PDI Load: Done***********
[15393.474]3319137304.575 ms: ROM Time
[15393.914]Total PLM Boot Time 
NOTICE:  TF-A running on Versal Silicon
INFO:    BL31: GET_HANDOFF_PARAMS call success=0
INFO:    BL31: PLM to TF-A handover success 0
NOTICE:  BL31: Secure code at 0x0
NOTICE:  BL31: Non secure code at 0x8000000
NOTICE:  BL31: v2.8(debug):v1.1-11126-gc9b71dc96
NOTICE:  BL31: Built : 09:24:17, Apr 12 2023
INFO:    GICv3 without legacy support detected.
INFO:    ARM GICv3 driver initialized in EL3
INFO:    Maximum SPI INTID supported: 191
INFO:    BL31: Initializing runtime services
INFO:    BL31: cortex_a72: CPU workaround for 859971 was applied
INFO:    BL31: cortex_a72: CPU workaround for 1319367 was applied
INFO:    BL31: cortex_a72: CPU workaround for cve_2018_3639 was applied
INFO:    BL31: cortex_a72: CPU workaround for cve_2022_23960 was applied
INFO:    BL31: Preparing for EL3 exit to normal world
INFO:    Entry point address = 0x8000000
INFO:    SPSR = 0x3c9


U-Boot 2023.01 (Mar 29 2023 - 13:08:40 +0000)

CPU:   Versal
Silicon: v0
Chip:  v0
Model: Xilinx Versal vck190 Eval board revA (EMMC)
DRAM:  2 GiB (effective 16 GiB)
EL Level:	EL2
Core:  42 devices, 21 uclasses, devicetree: board
MMC:   mmc@f1050000: 0
Loading Environment from FAT... *** Error - No Valid Environment Area found
*** Warning - bad env area, using default environment

In:    serial@ff000000
Out:   serial@ff000000
Err:   serial@ff000000
Bootmode: SD_MODE1
Net:   
ZYNQ GEM: ff0c0000, mdio bus ff0c0000, phyaddr 1, interface rgmii-id

Warning: ethernet@ff0c0000 (eth0) using random MAC address - 22:5a:26:35:bb:fe
eth0: ethernet@ff0c0000Get shared mii bus on ethernet@ff0d0000

ZYNQ GEM: ff0d0000, mdio bus ff0c0000, phyaddr 2, interface rgmii-id

Warning: ethernet@ff0d0000 (eth1) using random MAC address - be:d2:e5:33:48:fd
, eth1: ethernet@ff0d0000
Hit any key to stop autoboot:  0 
switch to partitions #0, OK
mmc0 is current device
Scanning mmc 0:1...
Found U-Boot script /boot.scr
3015 bytes read in 99 ms (29.3 KiB/s)
## Executing script at 20000000
Trying to load boot images from mmc0
22268416 bytes read in 1905 ms (11.1 MiB/s)
## Flattened Device Tree blob at 00001000
   Booting using the fdt blob at 0x001000
Working FDT set to 1000
   Loading Device Tree to 000000007deba000, end 000000007dec200a ... OK
Working FDT set to 7deba000

Starting kernel ...

[    0.000000] Booting Linux on physical CPU 0x0000000000 [0x410fd083]
[    0.000000] Linux version 6.1.5-xilinx-v2023.1 (oe-user@oe-host) (aarch64-xilinx-linux-gcc (GCC) 12.2.0, GNU ld (GNU Binutils) 2.39.0.20220819) #1 SMP Fri Apr 21 07:47:58 UTC 2023
[    0.000000] Machine model: Xilinx Versal vck190 Eval board revA (EMMC)
[    0.000000] earlycon: pl11 at MMIO32 0x00000000ff000000 (options '115200n8')
[    0.000000] printk: bootconsole [pl11] enabled
[    0.000000] efi: UEFI not found.
[    0.000000] Zone ranges:
[    0.000000]   DMA32    [mem 0x0000000000000000-0x00000000ffffffff]
[    0.000000]   Normal   [mem 0x0000000100000000-0x00000501ffffffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000000000000-0x000000007fffffff]
[    0.000000]   node   0: [mem 0x0000000800000000-0x000000097fffffff]
[    0.000000]   node   0: [mem 0x0000050000000000-0x00000501ffffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000000000000-0x00000501ffffffff]
[    0.000000] cma: Reserved 512 MiB at 0x000000005de00000
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv1.1 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: MIGRATE_INFO_TYPE not supported.
[    0.000000] psci: SMC Calling Convention v1.2
[    0.000000] percpu: Embedded 18 pages/cpu s35816 r8192 d29720 u73728
[    0.000000] Detected PIPT I-cache on CPU0
[    0.000000] CPU features: detected: GIC system register CPU interface
[    0.000000] CPU features: detected: Spectre-BHB
[    0.000000] CPU features: detected: ARM erratum 1742098
[    0.000000] CPU features: detected: ARM errata 1165522, 1319367, or 1530923
[    0.000000] alternatives: applying boot alternatives
[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 4128768
[    0.000000] Kernel command line: console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused root=/dev/mmcblk0p2 rw rootwait cma=512M
[    0.000000] Dentry cache hash table entries: 2097152 (order: 12, 16777216 bytes, linear)
[    0.000000] Inode-cache hash table entries: 1048576 (order: 11, 8388608 bytes, linear)
[    0.000000] mem auto-init: stack:all(zero), heap alloc:off, heap free:off
[    0.000000] software IO TLB: area num 2.
[    0.000000] software IO TLB: mapped [mem 0x0000000059e00000-0x000000005de00000] (64MB)
[    0.000000] Memory: 15844612K/16777216K available (14400K kernel code, 1010K rwdata, 4028K rodata, 2176K init, 374K bss, 408316K reserved, 524288K cma-reserved)
[    0.000000] rcu: Hierarchical RCU implementation.
[    0.000000] rcu: 	RCU event tracing is enabled.
[    0.000000] rcu: 	RCU restricting CPUs from NR_CPUS=16 to nr_cpu_ids=2.
[    0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies.
[    0.000000] rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=2
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GICv3: GIC: Using split EOI/Deactivate mode
[    0.000000] GICv3: 160 SPIs implemented
[    0.000000] GICv3: 0 Extended SPIs implemented
[    0.000000] Root IRQ handler: gic_handle_irq
[    0.000000] GICv3: GICv3 features: 16 PPIs
[    0.000000] GICv3: CPU0: found redistributor 0 region 0:0x00000000f9080000
[    0.000000] ITS [mem 0xf9020000-0xf903ffff]
[    0.000000] ITS@0x00000000f9020000: allocated 8192 Devices @800030000 (indirect, esz 8, psz 64K, shr 1)
[    0.000000] ITS@0x00000000f9020000: allocated 8192 Interrupt Collections @800040000 (flat, esz 8, psz 64K, shr 1)
[    0.000000] GICv3: using LPI property table @0x0000000800050000
[    0.000000] GICv3: CPU0: using allocated LPI pending table @0x0000000800060000
[    0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention.
[    0.000000] arch_timer: cp15 timer(s) running at 100.00MHz (phys).
[    0.000000] clocksource: arch_sys_counter: mask: 0x1ffffffffffffff max_cycles: 0x171024e7e0, max_idle_ns: 440795205315 ns
[    0.000072] sched_clock: 57 bits at 100MHz, resolution 10ns, wraps every 4398046511100ns
[    0.009453] Console: colour dummy device 80x25
[    0.010960] Calibrating delay loop (skipped), value calculated using timer frequency.. 200.00 BogoMIPS (lpj=400000)
[    0.011283] pid_max: default: 32768 minimum: 301
[    0.015851] Mount-cache hash table entries: 32768 (order: 6, 262144 bytes, linear)
[    0.016241] Mountpoint-cache hash table entries: 32768 (order: 6, 262144 bytes, linear)
[    0.044045] cacheinfo: Unable to detect cache hierarchy for CPU 0
[    0.051342] rcu: Hierarchical SRCU implementation.
[    0.051553] rcu: 	Max phase no-delay instances is 1000.
[    0.054141] Platform MSI: gic-its@f9020000 domain created
[    0.054661] PCI/MSI: /axi/interrupt-controller@f9000000/gic-its@f9020000 domain created
[    0.056440] EFI services will not be available.
[    0.058673] smp: Bringing up secondary CPUs ...
[    0.077968] Detected PIPT I-cache on CPU1
[    0.078594] cacheinfo: Unable to detect cache hierarchy for CPU 1
[    0.078821] GICv3: CPU1: found redistributor 1 region 0:0x00000000f90a0000
[    0.079016] GICv3: CPU1: using allocated LPI pending table @0x0000000800070000
[    0.079366] CPU1: Booted secondary processor 0x0000000001 [0x410fd083]
[    0.081920] smp: Brought up 1 node, 2 CPUs
[    0.083342] SMP: Total of 2 processors activated.
[    0.083503] CPU features: detected: 32-bit EL0 Support
[    0.083722] CPU features: detected: CRC32 instructions
[    0.085504] CPU: All CPU(s) started at EL2
[    0.085640] alternatives: applying system-wide alternatives
[    0.100210] devtmpfs: initialized
[    0.123598] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[    0.124129] futex hash table entries: 512 (order: 3, 32768 bytes, linear)
[    0.140316] pinctrl core: initialized pinctrl subsystem
[    0.148765] DMI not present or invalid.
[    0.154236] NET: Registered PF_NETLINK/PF_ROUTE protocol family
[    0.163110] DMA: preallocated 2048 KiB GFP_KERNEL pool for atomic allocations
[    0.164149] DMA: preallocated 2048 KiB GFP_KERNEL|GFP_DMA32 pool for atomic allocations
[    0.164645] audit: initializing netlink subsys (disabled)
[    0.166426] audit: type=2000 audit(0.144:1): state=initialized audit_enabled=0 res=1
[    0.169836] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.170838] ASID allocator initialised with 65536 entries
[    0.172166] Serial: AMBA PL011 UART driver
[    0.264648] HugeTLB: registered 1.00 GiB page size, pre-allocated 0 pages
[    0.264881] HugeTLB: 16380 KiB vmemmap can be freed for a 1.00 GiB page
[    0.265063] HugeTLB: registered 32.0 MiB page size, pre-allocated 0 pages
[    0.265223] HugeTLB: 508 KiB vmemmap can be freed for a 32.0 MiB page
[    0.265370] HugeTLB: registered 2.00 MiB page size, pre-allocated 0 pages
[    0.265532] HugeTLB: 28 KiB vmemmap can be freed for a 2.00 MiB page
[    0.265685] HugeTLB: registered 64.0 KiB page size, pre-allocated 0 pages
[    0.265844] HugeTLB: 0 KiB vmemmap can be freed for a 64.0 KiB page
[    0.339140] raid6: neonx8   gen()  3510 MB/s
[    0.407953] raid6: neonx4   gen()  3089 MB/s
[    0.477123] raid6: neonx2   gen()  3120 MB/s
[    0.545942] raid6: neonx1   gen()  1874 MB/s
[    0.614686] raid6: int64x8  gen()  2444 MB/s
[    0.683547] raid6: int64x4  gen()  3192 MB/s
[    0.752556] raid6: int64x2  gen()  2631 MB/s
[    0.821330] raid6: int64x1  gen()  2614 MB/s
[    0.821523] raid6: using algorithm neonx8 gen() 3510 MB/s
[    0.890285] raid6: .... xor() 1730 MB/s, rmw enabled
[    0.890554] raid6: using neon recovery algorithm
[    0.893181] iommu: Default domain type: Translated 
[    0.893390] iommu: DMA domain TLB invalidation policy: strict mode 
[    0.895252] SCSI subsystem initialized
[    0.897610] usbcore: registered new interface driver usbfs
[    0.898088] usbcore: registered new interface driver hub
[    0.898407] usbcore: registered new device driver usb
[    0.898989] mc: Linux media interface: v0.10
[    0.899234] videodev: Linux video capture interface: v2.00
[    0.899542] pps_core: LinuxPPS API ver. 1 registered
[    0.899675] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    0.899938] PTP clock support registered
[    0.900227] EDAC MC: Ver: 3.0.0
[    0.902904] zynqmp-ipi-mbox mailbox@ff3f0440: Registered ZynqMP IPI mbox with TX/RX channels.
[    0.905574] FPGA manager framework
[    0.907167] Advanced Linux Sound Architecture Driver Initialized.
[    0.915575] Bluetooth: Core ver 2.22
[    0.916125] NET: Registered PF_BLUETOOTH protocol family
[    0.916269] Bluetooth: HCI device and connection manager initialized
[    0.916613] Bluetooth: HCI socket layer initialized
[    0.916823] Bluetooth: L2CAP socket layer initialized
[    0.917096] Bluetooth: SCO socket layer initialized
[    0.924551] clocksource: Switched to clocksource arch_sys_counter
[    0.925748] VFS: Disk quotas dquot_6.6.0
[    0.926019] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    0.957653] NET: Registered PF_INET protocol family
[    0.960874] IP idents hash table entries: 262144 (order: 9, 2097152 bytes, linear)
[    0.970925] tcp_listen_portaddr_hash hash table entries: 8192 (order: 5, 131072 bytes, linear)
[    0.971351] Table-perturb hash table entries: 65536 (order: 6, 262144 bytes, linear)
[    0.971614] TCP established hash table entries: 131072 (order: 8, 1048576 bytes, linear)
[    1.107068] TCP bind hash table entries: 65536 (order: 9, 2097152 bytes, linear)
[    1.255752] TCP: Hash tables configured (established 131072 bind 65536)
[    1.257583] UDP hash table entries: 8192 (order: 6, 262144 bytes, linear)
[    1.258298] UDP-Lite hash table entries: 8192 (order: 6, 262144 bytes, linear)
[    1.260461] NET: Registered PF_UNIX/PF_LOCAL protocol family
[    1.264384] RPC: Registered named UNIX socket transport module.
[    1.264709] RPC: Registered udp transport module.
[    1.264910] RPC: Registered tcp transport module.
[    1.265066] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    1.265350] PCI: CLS 0 bytes, default 64
[    1.269566] hw perfevents: enabled with armv8_pmuv3 PMU driver, 7 counters available
[    1.273422] Initialise system trusted keyrings
[    1.275176] workingset: timestamp_bits=46 max_order=22 bucket_order=0
[    1.281479] NFS: Registering the id_resolver key type
[    1.282059] Key type id_resolver registered
[    1.282215] Key type id_legacy registered
[    1.282664] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    1.282952] nfs4flexfilelayout_init: NFSv4 Flexfile Layout Driver Registering...
[    1.285080] jffs2: version 2.2. (NAND) (SUMMARY)   2001-2006 Red Hat, Inc.
[    1.306343] NET: Registered PF_ALG protocol family
[    1.306811] xor: measuring software checksum speed
[    1.310487]    8regs           :  3008 MB/sec
[    1.313010]    32regs          :  4311 MB/sec
[    1.315981]    arm64_neon      :  3829 MB/sec
[    1.316172] xor: using function: 32regs (4311 MB/sec)
[    1.316349] Key type asymmetric registered
[    1.316548] Asymmetric key parser 'x509' registered
[    1.316986] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 244)
[    1.317331] io scheduler mq-deadline registered
[    1.317504] io scheduler kyber registered
[    1.331240] irq-xilinx: mismatch in kind-of-intr param
[    1.331464] irq-xilinx: /amba_pl@0/interrupt-controller@a4000000: num_irq=32, sw_irq=0, edge=0x1
[    1.720618] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
[    1.726466] Serial: AMBA driver
[    1.730221] cacheinfo: Unable to detect cache hierarchy for CPU 0
[    1.757603] brd: module loaded
[    1.770050] loop: module loaded
[    1.782041] tun: Universal TUN/TAP device driver, 1.6
[    1.782882] CAN device driver interface
[    1.784329] usbcore: registered new interface driver asix
[    1.784567] usbcore: registered new interface driver ax88179_178a
[    1.784785] usbcore: registered new interface driver cdc_ether
[    1.784988] usbcore: registered new interface driver net1080
[    1.785213] usbcore: registered new interface driver cdc_subset
[    1.785429] usbcore: registered new interface driver zaurus
[    1.785702] usbcore: registered new interface driver cdc_ncm
[    1.785924] usbcore: registered new interface driver r8153_ecm
[    1.788282] usbcore: registered new interface driver uas
[    1.788669] usbcore: registered new interface driver usb-storage
[    1.792312] i2c_dev: i2c /dev entries driver
[    1.797103] usbcore: registered new interface driver uvcvideo
[    1.799157] Bluetooth: HCI UART driver ver 2.3
[    1.799393] Bluetooth: HCI UART protocol H4 registered
[    1.799547] Bluetooth: HCI UART protocol BCSP registered
[    1.799776] Bluetooth: HCI UART protocol LL registered
[    1.800033] Bluetooth: HCI UART protocol ATH3K registered
[    1.800258] Bluetooth: HCI UART protocol Three-wire (H5) registered
[    1.800560] Bluetooth: HCI UART protocol Intel registered
[    1.800757] Bluetooth: HCI UART protocol QCA registered
[    1.800988] usbcore: registered new interface driver bcm203x
[    1.801203] usbcore: registered new interface driver bpa10x
[    1.801432] usbcore: registered new interface driver bfusb
[    1.801635] usbcore: registered new interface driver btusb
[    1.801931] usbcore: registered new interface driver ath3k
[    1.803154] EDAC ZynqMP-OCM: ECC not enabled - Disabling EDAC driver
[    1.808914] sdhci: Secure Digital Host Controller Interface driver
[    1.809167] sdhci: Copyright(c) Pierre Ossman
[    1.809291] sdhci-pltfm: SDHCI platform and OF driver helper
[    1.810630] ledtrig-cpu: registered to indicate activity on CPUs
[    1.811071] SMCCC: SOC_ID: ARCH_SOC_ID not implemented, skipping ....
[    1.813704] zynqmp_firmware_probe Platform Management API v1.0
[    1.815378] zynqmp_firmware_probe Trustzone version v1.0
[    1.820353] xlnx_event_manager xlnx_event_manager: SGI 15 Registered over TF-A
[    1.820654] xlnx_event_manager xlnx_event_manager: Xilinx Event Management driver probed
[    3.069949] zynqmp-pinctrl firmware:versal-firmware:pinctrl: This is an experimental solution(hardcoded the MIO ID
[    3.069949] information) and this solution will be deprecated and use PM interface
[    3.069949] to get the MIO IDs information
[    3.517116] securefw securefw: securefw probed
[    3.517993] zynqmp-aes zynqmp-aes.0: AES is not supported on the platform
[    3.518740] zynqmp-sha3-384 zynqmp-sha3-384.0: SHA is not supported on the platform
[    3.519446] zynqmp_rsa zynqmp_rsa.0: RSA is not supported on the platform
[    3.520538] usbcore: registered new interface driver usbhid
[    3.520736] usbhid: USB HID core driver
[    3.526594] sysmon f1270000.sysmon: Successfully registered Versal Sysmon
[    3.528706] ARM CCI_500 PMU driver probed
[    3.532341] fpga_manager fpga0: Xilinx Versal FPGA Manager registered
[    3.536476] pktgen: Packet Generator for packet performance testing. Version: 2.75
[    3.544792] Initializing XFRM netlink socket
[    3.545621] NET: Registered PF_INET6 protocol family
[    3.553283] Segment Routing with IPv6
[    3.553636] In-situ OAM (IOAM) with IPv6
[    3.554727] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
[    3.557752] NET: Registered PF_PACKET protocol family
[    3.558044] NET: Registered PF_KEY protocol family
[    3.558582] can: controller area network core
[    3.559006] NET: Registered PF_CAN protocol family
[    3.559166] can: raw protocol
[    3.559398] can: broadcast manager protocol
[    3.559658] can: netlink gateway - max_hops=1
[    3.560837] Bluetooth: RFCOMM TTY layer initialized
[    3.561505] Bluetooth: RFCOMM socket layer initialized
[    3.561712] Bluetooth: RFCOMM ver 1.11
[    3.561862] Bluetooth: BNEP (Ethernet Emulation) ver 1.3
[    3.561991] Bluetooth: BNEP filters: protocol multicast
[    3.562144] Bluetooth: BNEP socket layer initialized
[    3.562300] Bluetooth: HIDP (Human Interface Emulation) ver 1.2
[    3.562488] Bluetooth: HIDP socket layer initialized
[    3.563081] 8021q: 802.1Q VLAN Support v1.8
[    3.564319] 9pnet: Installing 9P2000 support
[    3.564676] Key type dns_resolver registered
[    3.565789] registered taskstats version 1
[    3.565935] Loading compiled-in X.509 certificates
[    3.638412] Btrfs loaded, crc32c=crc32c-generic, zoned=no, fsverity=no
[    4.142882] ff000000.serial: ttyAMA0 at MMIO 0xff000000 (irq = 20, base_baud = 0) is a PL011 rev1
[    4.144629] printk: console [ttyAMA0] enabled
[    4.144629] printk: console [ttyAMA0] enabled
[    4.145116] printk: bootconsole [pl11] disabled
[    4.145116] printk: bootconsole [pl11] disabled
[    4.152429] aie aieaperture_0_50: AI engine aperture aieaperture_0_50, id 0x18800000, cols(0, 50) aie_tile_rows(1, 8) memory_tile_rows(0, 0) is probed successfully.
[    4.152980] xilinx-ai-engine 20000000000.ai_engine: Xilinx AI Engine device 20000000000.ai_engine probed. Device generation: 1. Clock frequency: 1250000000Hz.
[    4.154229] of-fpga-region fpga: FPGA Region probed
[    4.157261] gpio gpiochip0: (pmc_gpio): not an immutable chip, please consider fixing it!
[    4.193574] macb ff0c0000.ethernet: Not enabling partial store and forward
[    4.193945] macb ff0c0000.ethernet: GEM doesn't support hardware ptp.
[    4.211104] macb ff0c0000.ethernet eth0: Cadence GEM rev 0x00020118 at 0xff0c0000 irq 33 (22:5a:26:35:bb:fe)
[    4.214979] macb ff0d0000.ethernet: Not enabling partial store and forward
[    4.215224] macb ff0d0000.ethernet: GEM doesn't support hardware ptp.
[    4.222014] macb ff0d0000.ethernet eth1: Cadence GEM rev 0x00020118 at 0xff0d0000 irq 34 (be:d2:e5:33:48:fd)
[    4.242574] xhci-hcd xhci-hcd.0.auto: xHCI Host Controller
[    4.243164] xhci-hcd xhci-hcd.0.auto: new USB bus registered, assigned bus number 1
[    4.246517] xhci-hcd xhci-hcd.0.auto: hcc params 0x00087001 hci version 0x100 quirks 0x0000000000010810
[    4.247075] xhci-hcd xhci-hcd.0.auto: irq 35, io mem 0xfe200000
[    4.248341] xhci-hcd xhci-hcd.0.auto: xHCI Host Controller
[    4.248513] xhci-hcd xhci-hcd.0.auto: new USB bus registered, assigned bus number 2
[    4.248817] xhci-hcd xhci-hcd.0.auto: Host supports USB 3.0 SuperSpeed
[    4.252929] usb usb1: New USB device found, idVendor=1d6b, idProduct=0002, bcdDevice= 6.01
[    4.253267] usb usb1: New USB device strings: Mfr=3, Product=2, SerialNumber=1
[    4.253521] usb usb1: Product: xHCI Host Controller
[    4.253669] usb usb1: Manufacturer: Linux 6.1.5-xilinx-v2023.1 xhci-hcd
[    4.253840] usb usb1: SerialNumber: xhci-hcd.0.auto
[    4.257592] hub 1-0:1.0: USB hub found
[    4.258422] hub 1-0:1.0: 4 ports detected
[    4.262217] usb usb2: We don't know the algorithms for LPM for this host, disabling LPM.
[    4.262797] usb usb2: New USB device found, idVendor=1d6b, idProduct=0003, bcdDevice= 6.01
[    4.263001] usb usb2: New USB device strings: Mfr=3, Product=2, SerialNumber=1
[    4.263200] usb usb2: Product: xHCI Host Controller
[    4.263325] usb usb2: Manufacturer: Linux 6.1.5-xilinx-v2023.1 xhci-hcd
[    4.263495] usb usb2: SerialNumber: xhci-hcd.0.auto
[    4.264659] hub 2-0:1.0: USB hub found
[    4.264963] hub 2-0:1.0: 4 ports detected
[    4.275744] rtc_zynqmp f12a0000.rtc: registered as rtc0
[    4.276783] rtc_zynqmp f12a0000.rtc: setting system clock to 2023-07-12T07:55:21 UTC (1689148521)
[    4.279992] cdns-i2c ff020000.i2c: can't get pinctrl, bus recovery not supported
[    4.283157] cdns-i2c ff020000.i2c: 400 kHz mmio ff020000 irq 38
[    4.285362] cdns-i2c ff030000.i2c: can't get pinctrl, bus recovery not supported
[    4.288591] cdns-i2c ff030000.i2c: 400 kHz mmio ff030000 irq 39
[    4.296728] cpufreq: cpufreq_online: CPU0: Running at unlisted initial frequency: 1399998 KHz, changing to: 1199999 KHz
[    4.310063] of_cfs_init
[    4.310540] of_cfs_init: OK
[    4.311179] clk: Not disabling unused clocks
[    4.421399] ALSA device list:
[    4.421657]   No soundcards found.
[    4.426875] uart-pl011 ff000000.serial: no DMA platform data
[    4.449487] mmc0: SDHCI controller on f1050000.mmc [f1050000.mmc] using ADMA 64-bit
[    4.453769] Waiting for root device /dev/mmcblk0p2...
[    4.467274] mmc0: new high speed SDHC card at address 4567
[    4.471096] mmcblk0: mmc0:4567 QEMU! 4.00 GiB 
[    4.480589]  mmcblk0: p1 p2
[    4.838480] EXT4-fs (mmcblk0p2): mounted filesystem with ordered data mode. Quota mode: none.
[    4.839190] VFS: Mounted root (ext4 filesystem) on device 179:2.
[    4.856906] devtmpfs: mounted
[    4.871056] Freeing unused kernel memory: 2176K
[    4.872629] Run /sbin/init as init process
[   11.687637] systemd[1]: systemd 251.8+ running in system mode (+PAM -AUDIT -SELINUX -APPARMOR +IMA -SMACK +SECCOMP -GCRYPT -GNUTLS -OPENSSL +ACL +BLKID -CURL -ELFUTILS -FIDO2 -IDN2 -IDN -IPTC +KMOD -LIBCRYPTSETUP +LIBFDISK -PCRE2 -PWQUALITY -P11KIT -QRENCODE -TPM2 -BZIP2 -LZ4 -XZ -ZLIB +ZSTD -BPF_FRAMEWORK +XKBCOMMON +UTMP +SYSVINIT default-hierarchy=hybrid)
[   11.689542] systemd[1]: Detected architecture arm64.

Welcome to PetaLinux 2023.1+release-S05010539 (langdale)!

[   11.960779] systemd[1]: Hostname set to <versal-rootfs-common-20231>.
[   12.372342] systemd[1]: Initializing machine ID from random generator.
[   14.449373] systemd-sysv-generator[160]: SysV service '/etc/init.d/sshd' lacks a native systemd unit file. Automatically generating a unit file for compatibility. Please update package to include a native systemd unit file, in order to make it more safe and robust.
[   14.453575] systemd-sysv-generator[160]: SysV service '/etc/init.d/nfsserver' lacks a native systemd unit file. Automatically generating a unit file for compatibility. Please update package to include a native systemd unit file, in order to make it more safe and robust.
[   14.514124] systemd-sysv-generator[160]: SysV service '/etc/init.d/inetd.busybox' lacks a native systemd unit file. Automatically generating a unit file for compatibility. Please update package to include a native systemd unit file, in order to make it more safe and robust.
[   16.735393] systemd[1]: Queued start job for default target Multi-User System.
[   16.815546] systemd[1]: Created slice Slice /system/getty.
[  OK  ] Created slice Slice /system/getty.
[   16.823126] systemd[1]: Created slice Slice /system/modprobe.
[  OK  ] Created slice Slice /system/modprobe.
[   16.827775] systemd[1]: Created slice Slice /system/serial-getty.
[  OK  ] Created slice Slice /system/serial-getty.
[   16.831586] systemd[1]: Created slice User and Session Slice.
[  OK  ] Created slice User and Session Slice.
[   16.834989] systemd[1]: Started Dispatch Password Requests to Console Directory Watch.
[  OK  ] Started Dispatch Password ts to Console Directory Watch.
[   16.838504] systemd[1]: Started Forward Password Requests to Wall Directory Watch.
[  OK  ] Started Forward Password Ruests to Wall Directory Watch.
[   16.840337] systemd[1]: Reached target Path Units.
[  OK  ] Reached target Path Units.
[   16.841392] systemd[1]: Reached target Remote File Systems.
[  OK  ] Reached target Remote File Systems.
[   16.842288] systemd[1]: Reached target Slice Units.
[  OK  ] Reached target Slice Units.
[   16.843213] systemd[1]: Reached target Swaps.
[  OK  ] Reached target Swaps.
[   16.851727] systemd[1]: Listening on RPCbind Server Activation Socket.
[  OK  ] Listening on RPCbind Server Activation Socket.
[   16.853585] systemd[1]: Reached target RPC Port Mapper.
[  OK  ] Reached target RPC Port Mapper.
[   16.954104] systemd[1]: Listening on Syslog Socket.
[  OK  ] Listening on Syslog Socket.
[   16.957034] systemd[1]: Listening on initctl Compatibility Named Pipe.
[  OK  ] Listening on initctl Compatibility Named Pipe.
[   16.961366] systemd[1]: Listening on Journal Audit Socket.
[  OK  ] Listening on Journal Audit Socket.
[   16.963653] systemd[1]: Listening on Journal Socket (/dev/log).
[  OK  ] Listening on Journal Socket (/dev/log).
[   16.966323] systemd[1]: Listening on Journal Socket.
[  OK  ] Listening on Journal Socket.
[   16.969119] systemd[1]: Listening on Network Service Netlink Socket.
[  OK  ] Listening on Network Service Netlink Socket.
[   16.972497] systemd[1]: Listening on udev Control Socket.
[  OK  ] Listening on udev Control Socket.
[   16.974742] systemd[1]: Listening on udev Kernel Socket.
[  OK  ] Listening on udev Kernel Socket.
[   16.977139] systemd[1]: Listening on User Database Manager Socket.
[  OK  ] Listening on User Database Manager Socket.
[   17.025637] systemd[1]: Mounting Huge Pages File System...
         Mounting Huge Pages File System...
[   17.039129] systemd[1]: Mounting POSIX Message Queue File System...
         Mounting POSIX Message Queue File System...
[   17.289716] systemd[1]: Mounting Kernel Debug File System...
         Mounting Kernel Debug File System...
[   17.293116] systemd[1]: Kernel Trace File System was skipped because of a failed condition check (ConditionPathExists=/sys/kernel/tracing).
[   17.408568] systemd[1]: Mounting Temporary Directory /tmp...
         Mounting Temporary Directory /tmp...
[   17.568015] systemd[1]: Create List of Static Device Nodes was skipped because of a failed condition check (ConditionFileNotEmpty=/lib/modules/6.1.5-xilinx-v2023.1/modules.devname).
[   17.603314] systemd[1]: Starting Load Kernel Module configfs...
         Starting Load Kernel Module configfs...
[   18.506594] systemd[1]: Starting Load Kernel Module drm...
         Starting Load Kernel Module drm...
[   18.862732] systemd[1]: Starting Load Kernel Module fuse...
         Starting Load Kernel Module fuse...
[   18.958853] systemd[1]: Starting RPC Bind...
         Starting RPC Bind...
[   18.961370] systemd[1]: File System Check on Root Device was skipped because of a failed condition check (ConditionPathIsReadWrite=!/).
[   19.251369] systemd[1]: systemd-journald.service: unit configures an IP firewall, but the local system does not support BPF/cgroup firewalling.
[   19.262178] systemd[1]: (This warning is only shown for the first unit using IP firewalling.)
[   19.782841] systemd[1]: Starting Journal Service...
         Starting Journal Service...
[   19.999738] systemd[1]: Load Kernel Modules was skipped because all trigger condition checks failed.
[   20.053888] systemd[1]: Mounting NFSD configuration filesystem...
         Mounting NFSD configuration filesystem...
[   20.292949] systemd[1]: Starting Generate network units from Kernel command line...
         Starting Generate network ts from Kernel command line...
[   20.445676] systemd[1]: Starting Remount Root and Kernel File Systems...
         Starting Remount Root and Kernel File Systems...
[   20.698217] systemd[1]: Starting Apply Kernel Variables...
         Starting Apply Kernel Variables...
[   20.982013] systemd[1]: Starting Coldplug All udev Devices...
         Starting Coldplug All udev Devices...
[   21.636440] EXT4-fs (mmcblk0p2): re-mounted. Quota mode: none.
[   21.693721] systemd[1]: Started RPC Bind.
[  OK  ] Started RPC Bind.
[   21.698877] systemd[1]: Mounted Huge Pages File System.
[  OK  ] Mounted Huge Pages File System.
[   21.701442] systemd[1]: Mounted POSIX Message Queue File System.
[  OK  ] Mounted POSIX Message Queue File System.
[   21.704353] systemd[1]: Mounted Kernel Debug File System.
[  OK  ] Mounted Kernel Debug File System.
[   21.706640] systemd[1]: Mounted Temporary Directory /tmp.
[  OK  ] Mounted Temporary Directory /tmp.
[   21.807305] systemd[1]: modprobe@configfs.service: Deactivated successfully.
[   21.814298] systemd[1]: Finished Load Kernel Module configfs.
[  OK  ] Finished Load Kernel Module configfs.
[   21.829727] systemd[1]: modprobe@drm.service: Deactivated successfully.
[   21.833381] systemd[1]: Finished Load Kernel Module drm.
[  OK  ] Finished Load Kernel Module drm.
[   21.838368] systemd[1]: modprobe@fuse.service: Deactivated successfully.
[   21.840823] systemd[1]: Finished Load Kernel Module fuse.
[  OK  ] Finished Load Kernel Module fuse.
[   21.843252] systemd[1]: Mounted NFSD configuration filesystem.
[  OK  ] Mounted NFSD configuration filesystem.
[   21.847658] systemd[1]: Finished Generate network units from Kernel command line.
[  OK  ] Finished Generate network units from Kernel command line.
[   21.853757] systemd[1]: Finished Remount Root and Kernel File Systems.
[  OK  ] Finished Remount Root and Kernel File Systems.
[   21.860463] systemd[1]: Finished Apply Kernel Variables.
[  OK  ] Finished Apply Kernel Variables.
[   21.873208] systemd[1]: Reached target Preparation for Network.
[  OK  ] Reached target Preparation for Network.
[   21.880452] systemd[1]: FUSE Control File System was skipped because of a failed condition check (ConditionPathExists=/sys/fs/fuse/connections).
[   21.906376] systemd[1]: Mounting Kernel Configuration File System...
         Mounting Kernel Configuration File System...
[   21.918743] systemd[1]: Rebuild Hardware Database was skipped because all trigger condition checks failed.
[   21.920321] systemd[1]: Platform Persistent Storage Archival was skipped because of a failed condition check (ConditionDirectoryNotEmpty=/sys/fs/pstore).
[   21.962038] systemd[1]: Starting Create System Users...
         Starting Create System Users...
[   21.994746] systemd[1]: Mounted Kernel Configuration File System.
[  OK  ] Mounted Kernel Configuration File System.
[   22.204448] systemd[1]: Started Journal Service.
[  OK  ] Started Journal Service.
         Starting Flush Journal to Persistent Storage...
[   22.317451] systemd-journald[169]: Received client request to flush runtime journal.
[  OK  ] Finished Flush Journal to Persistent Storage.
[  OK  ] Finished Create System Users.
         Starting Create Static Device Nodes in /dev...
[  OK  ] Finished Create Static Device Nodes in /dev.
[  OK  ] Reached target Preparation for Local File Systems.
         Mounting /var/volatile...
         Starting Rule-based Managefor Device Events and Files...
[  OK  ] Mounted /var/volatile.
         Starting Load/Save Random Seed...
[  OK  ] Reached target Local File Systems.
         Starting Rebuild Dynamic Linker Cache...
         Starting Create Volatile Files and Directories...
[  OK  ] Finished Create Volatile Files and Directories.
         Starting Run pending postinsts...
         Starting Rebuild Journal Catalog...
         Starting Network Name Resolution...
         Starting Network Time Synchronization...
         Starting Record System Boot/Shutdown in UTMP...
[  OK  ] Finished Rebuild Dynamic Linker Cache.
[  OK  ] Finished Rebuild Journal Catalog.
         Starting Update is Completed...
[  OK  ] Started Rule-based Manager for Device Events and Files.
[   28.114282] random: crng init done
[   28.147498] Unloading old XRT Linux kernel modules
         Starting Network Configuration...
[  OK  ] Finished Load/Save Random Seed.
[  OK  ] Finished Record System Boot/Shutdown in UTMP.
[  OK  ] Finished Update is Completed.
[   28.290187] Loading new XRT Linux kernel modules
[   28.437135] zocl: loading out-of-tree module taints kernel.
[   28.468473] [drm] Probing for xlnx,zocl-versal
[   28.470555] zocl-drm amba_pl@0:zyxclmm_drm: error -ENXIO: IRQ index 32 not found
[   28.472386] [drm] FPGA programming device versal_fpga founded.
[   28.488386] [drm] PR[0] Isolation addr 0x0
[   28.496349] [drm] Initialized zocl 2.15.0 20230508 for amba_pl@0:zyxclmm_drm on minor 0
[   28.817082] INFO: Creating ICD entry for Xilinx Platform
[  OK  ] Started Network Time Synchronization.
[  OK  ] Reached target System Time Set.
[  OK  ] Started Network Name Resolution.
[  OK  ] Reached target Host and Network Name Lookups.
[   29.498444] cfg80211: Loading compiled-in X.509 certificates for regulatory database
[   29.662213] cfg80211: Loaded X.509 cert 'sforshee: 00b28ddf47aef9cea7'
[   29.664519] platform regulatory.0: Direct firmware load for regulatory.db failed with error -2
[   29.665024] cfg80211: failed to load regulatory.db
[  OK  ] Started Network Configuration.
[  OK  ] Reached target Network.
[  OK  ] Started NFS status monitor for NFSv2/3 locking..
[  OK  ] Finished Coldplug All udev Devices.
[  OK  ] Finished Run pending postinsts.
[  OK  ] Reached target System Initialization.
[  OK  ] Started Daily Cleanup of Temporary Directories.
[  OK  ] Reached target Timer Units.
[  OK  ] Listening on D-Bus System Message Bus Socket.
         Starting sshd.socket...
[  OK  ] Listening on sshd.socket.
[  OK  ] Reached target Socket Units.
[  OK  ] Reached target Basic System.
[  OK  ] Started Kernel Logging Service.
[  OK  ] Started System Logging Service.
         Starting D-Bus System Message Bus...
         Starting inetd.busybox.service...
         Starting LSB: Kernel NFS server support...
         Starting User Login Management...
         Starting Permit User Sessions...
         Starting Target Communication Framework agent...
         Starting OpenSSH Key Generation...
[  OK  ] Started inetd.busybox.service.
[  OK  ] Started Target Communication Framework agent.
[  OK  ] Finished Permit User Sessions.
[  OK  ] Started D-Bus System Message Bus.
[   38.888328] macb ff0c0000.ethernet eth0: PHY [ff0c0000.ethernet-ffffffff:01] driver [TI DP83867] (irq=POLL)
[   38.888940] macb ff0c0000.ethernet eth0: configuring for phy/rgmii-id link mode
[   38.897137] macb ff0c0000.ethernet eth0: Link is Up - 1Gbps/Full - flow control tx
[   38.904594] IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready
[   39.228450] macb ff0d0000.ethernet eth1: PHY [ff0c0000.ethernet-ffffffff:02] driver [TI DP83867] (irq=POLL)
[   39.228829] macb ff0d0000.ethernet eth1: configuring for phy/rgmii-id link mode
[   39.258905] macb ff0d0000.ethernet eth1: Link is Up - 1Gbps/Full - flow control tx
[   39.362815] IPv6: ADDRCONF(NETDEV_CHANGE): eth1: link becomes ready
[   39.533623] NFSD: Using /var/lib/nfs/v4recovery as the NFSv4 state recovery directory
[   39.539413] NFSD: Using legacy client tracking operations.
[   39.539678] NFSD: starting 90-second grace period (net f0000000)
[FAILED] Failed to start LSB: Kernel NFS server support.
See 'systemctl status nfsserver.service' for details.
[  OK  ] Started User Login Management.
[  OK  ] Created slice Slice /system/systemd-fsck.
[  OK  ] Listening on Load/Save RF itch Status /dev/rfkill Watch.
[  OK  ] Started Getty on tty1.
[  OK  ] Started Serial Getty on ttyAMA0.
[  OK  ] Reached target Login Prompts.
[  OK  ] Reached target Multi-User System.
         Starting File System Check on /dev/mmcblk0p1...
         Starting Record Runlevel Change in UTMP...
[  OK  ] Finished File System Check on /dev/mmcblk0p1.
         Mounting /run/media/mmcblk0p1...
[  OK  ] Finished Record Runlevel Change in UTMP.
[  OK  ] Mounted /run/media/mmcblk0p1.
[  OK  ] Finished OpenSSH Key Generation.

PetaLinux 2023.1+release-S05010539 versal-rootfs-common-20231 ttyAMA0

versal-rootfs-common-20231 login: petalinux
You are required to change your password immediately (administrator enforced).
New password: 
Retype new password: 
[   52.171241] audit: type=1006 audit(1689148569.080:2): pid=604 uid=0 old-auid=4294967295 auid=1000 tty=(none) old-ses=4294967295 ses=1 res=1
[   52.172542] audit: type=1300 audit(1689148569.080:2): arch=c00000b7 syscall=64 success=yes exit=4 a0=8 a1=ffffff449a00 a2=4 a3=1 items=0 ppid=1 pid=604 auid=1000 uid=0 gid=0 euid=0 suid=0 fsuid=0 egid=0 sgid=0 fsgid=0 tty=(none) ses=1 comm="(systemd)" exe="/lib/systemd/systemd" key=(null)
[   52.173267] audit: type=1327 audit(1689148569.080:2): proctitle="(systemd)"
                                                                                                               ^[[24;112Rversal-rootfs-common-20231:~$ mount /dev/mmcblk0p1 /mnt
mount: /mnt: must be superuser to use mount.
       dmesg(1) may have more information after failed mount system call.
versal-rootfs-common-20231:~$ sudo su

We trust you have received the usual lecture from the local System
Administrator. It usually boils down to these three things:

    #1) Respect the privacy of others.
    #2) Think before you type.
    #3) With great power comes great responsibility.

Password: 
versal-rootfs-common-20231:/home/petalinux# mount /dev/mmcblk0p1 /mnt
cd /mnt
versal-rootfs-common-20231:/home/petalinux# cd /mnt
versal-rootfs-common-20231:/mnt# INFO:Running ./run_app.sh
Run app command sent to console
// Interrupt Monitor : interrupt for ap_ready detected @ "140555000"
// Interrupt Monitor : interrupt for ap_ready detected @ "140560000"
// Interrupt Monitor : interrupt for ap_done detected @ "141040000"
// Interrupt Monitor : interrupt for ap_done detected @ "141040000"
// Interrupt Monitor : interrupt for ap_ready detected @ "141315000"
// Interrupt Monitor : interrupt for ap_done detected @ "141660000"
ls
BOOT.BIN           aie_adder          krnl_adder.xclbin
Image              boot.scr           run_app.sh
versal-rootfs-common-20231:/mnt# ././run_app.sh 
Hide DRM messages...
XAIEFAL: INFO: Resource group Avail is created.
XAIEFAL: INFO: Resource group Static is created.
XAIEFAL: INFO: Resource group Generic is created.
xrtGraphOpen
xrtPLKernelOpen
xrtBOAlloc
xrtBOMap
Input memory virtual addr 0x0xffff895ce000x
Input memory virtual addr 0x0xffff895cd000x
Output memory virtual addr 0x0xffff895cc000x
xrtBOSync
xrtKernelRun
xrtGraphRun
xrtGraphEnd
xrtRunWait
xrtRunClose
xrtBOSync
Releasing objects
TEST PASSED
INFO: host run completed.
versal-rootfs-common-20231:/mnt# 
versal-rootfs-common-20231:/mnt# 
INFO: Embedded host run completed.

INFO: Exiting QEMU

qemu-system-microblazeel: /ps_pmc_rp@0: Disconnected clk=116426274074 ns

$stop called at time : 197844833 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 1845.395 ; gain = 8.027 ; free physical = 3614 ; free virtual = 42705
## if { [file exists post_sim_tool_scripts.tcl] } {
##   source post_sim_tool_scripts.tcl
## }
### if { [file exists profile.tcl] } {
###   if { [catch {source -notrace profile.tcl } msg] } {
###     puts $msg
###   }
### }
Waiting for protocol analyzers to complete...
Done!
### if { [info exists ::env(XILINX_SC_HW_EMU)] } {
###   source $::env(XILINX_VITIS)/system_compiler/examples/sc_hw_emu_post_xsim.tcl
### }
## if { [info exists ::env(VITIS_LAUNCH_WAVEFORM_BATCH) ] } {
##   if { [info exists ::env(USER_POST_SIM_SCRIPT) ] } {
##     if { [catch {source $::env(USER_POST_SIM_SCRIPT)} msg] } {
##       puts $msg
##     }
##   }
##   quit
## }
INFO: xsimkernel Simulation Memory Usage: 151178900 KB (Peak: 151178900 KB), Simulation CPU Usage: 139750 ms
INFO: [Common 17-206] Exiting xsim at Wed Jul 12 13:41:57 2023...
\[LAUNCH_EMULATOR\] INFO: 13:42:27 : PS-QEMU exited
\[LAUNCH_EMULATOR\] INFO: 13:42:29 : PS-QEMU exited
\[LAUNCH_EMULATOR\] INFO: 13:42:29 : Trying to kill PMU/PMC-QEMU
\[LAUNCH_EMULATOR\] INFO: 13:42:29 : PMU/PMC-QEMU exited
\[LAUNCH_EMULATOR\] INFO: 13:42:29 : Simulation exited
copying qemu output file from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/../../../
copying xsc files from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/../../../
copying simulate files from /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu to /media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder/package.hw_emu/sim/behav_waveform/xsim/../../../
INFO: Exiting launch_hw_emu.sh
make[1]: Leaving directory '/media/logictronix03/ML_WORKSPACE/Abhidan/Vitis-Tutorials/Getting_Started/Vitis_Platform/ref_files/Vitis_Accel_Examples/aie_kernels/aie_adder'
