-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Dec  7 01:05:17 2021
-- Host        : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/aaronnanas/vivado_projects/ece524_final_proj/telemetry_bot_top/telemetry_bot_top.gen/sources_1/bd/telemetry_bot/ip/telemetry_bot_top_level_controller_0_0/telemetry_bot_top_level_controller_0_0_sim_netlist.vhdl
-- Design      : telemetry_bot_top_level_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_average_filter is
  port (
    \accu_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_1_in__1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_1_in__0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \p_1_in__0__0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ena : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_f_state_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_f_state_reg[0]_0\ : in STD_LOGIC;
    \start_filtering_reg__0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bram2_d_mux_reg[7]_i_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bram2_d_mux_reg[0]_i_1\ : in STD_LOGIC;
    \bram2_a_mux_reg[0]_rep__0_i_1\ : in STD_LOGIC;
    \bram2_a_mux_reg[0]_rep__0_i_1_0\ : in STD_LOGIC;
    \bram2_d_mux_reg[7]_i_1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bram1_a_mux_reg[17]_i_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \bram1_a_mux_reg[17]_i_1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \bram1_a_mux_reg[17]_i_1_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \bram2_a_mux_reg[17]_i_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \bram2_a_mux_reg[17]_i_1_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \bram2_a_mux_reg[17]_i_1_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_average_filter : entity is "average_filter";
end telemetry_bot_top_level_controller_0_0_average_filter;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_average_filter is
  signal accu : STD_LOGIC;
  signal \accu0__12\ : STD_LOGIC;
  signal \accu0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_n_1\ : STD_LOGIC;
  signal \accu0_carry__0_n_2\ : STD_LOGIC;
  signal \accu0_carry__0_n_3\ : STD_LOGIC;
  signal \accu0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_n_1\ : STD_LOGIC;
  signal \accu0_carry__1_n_2\ : STD_LOGIC;
  signal \accu0_carry__1_n_3\ : STD_LOGIC;
  signal \accu0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal accu0_carry_i_1_n_0 : STD_LOGIC;
  signal accu0_carry_i_2_n_0 : STD_LOGIC;
  signal accu0_carry_i_3_n_0 : STD_LOGIC;
  signal accu0_carry_i_4_n_0 : STD_LOGIC;
  signal accu0_carry_i_5_n_0 : STD_LOGIC;
  signal accu0_carry_i_6_n_0 : STD_LOGIC;
  signal accu0_carry_i_7_n_0 : STD_LOGIC;
  signal accu0_carry_i_8_n_0 : STD_LOGIC;
  signal accu0_carry_n_0 : STD_LOGIC;
  signal accu0_carry_n_1 : STD_LOGIC;
  signal accu0_carry_n_2 : STD_LOGIC;
  signal accu0_carry_n_3 : STD_LOGIC;
  signal \accu1__15\ : STD_LOGIC;
  signal \accu1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_n_1\ : STD_LOGIC;
  signal \accu1_carry__0_n_2\ : STD_LOGIC;
  signal \accu1_carry__0_n_3\ : STD_LOGIC;
  signal \accu1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_n_1\ : STD_LOGIC;
  signal \accu1_carry__1_n_2\ : STD_LOGIC;
  signal \accu1_carry__1_n_3\ : STD_LOGIC;
  signal \accu1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_n_1\ : STD_LOGIC;
  signal \accu1_carry__2_n_2\ : STD_LOGIC;
  signal \accu1_carry__2_n_3\ : STD_LOGIC;
  signal accu1_carry_i_1_n_0 : STD_LOGIC;
  signal accu1_carry_i_2_n_0 : STD_LOGIC;
  signal accu1_carry_i_3_n_0 : STD_LOGIC;
  signal accu1_carry_i_4_n_0 : STD_LOGIC;
  signal accu1_carry_i_5_n_0 : STD_LOGIC;
  signal accu1_carry_i_6_n_0 : STD_LOGIC;
  signal accu1_carry_n_0 : STD_LOGIC;
  signal accu1_carry_n_1 : STD_LOGIC;
  signal accu1_carry_n_2 : STD_LOGIC;
  signal accu1_carry_n_3 : STD_LOGIC;
  signal accu_reg : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^accu_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \accu_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \accu_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \accu_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accu_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \accu_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \accu_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \accu_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal addr0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \addr00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_n_1\ : STD_LOGIC;
  signal \addr00_carry__0_n_2\ : STD_LOGIC;
  signal \addr00_carry__0_n_3\ : STD_LOGIC;
  signal \addr00_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_n_1\ : STD_LOGIC;
  signal \addr00_carry__1_n_2\ : STD_LOGIC;
  signal \addr00_carry__1_n_3\ : STD_LOGIC;
  signal \addr00_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_n_1\ : STD_LOGIC;
  signal \addr00_carry__2_n_2\ : STD_LOGIC;
  signal \addr00_carry__2_n_3\ : STD_LOGIC;
  signal \addr00_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addr00_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addr00_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \addr00_carry__3_n_3\ : STD_LOGIC;
  signal \addr00_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \addr00_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \addr00_carry_i_3__1_n_0\ : STD_LOGIC;
  signal addr00_carry_i_4_n_0 : STD_LOGIC;
  signal addr00_carry_i_5_n_0 : STD_LOGIC;
  signal addr00_carry_n_0 : STD_LOGIC;
  signal addr00_carry_n_1 : STD_LOGIC;
  signal addr00_carry_n_2 : STD_LOGIC;
  signal addr00_carry_n_3 : STD_LOGIC;
  signal \addr0[17]_i_1_n_0\ : STD_LOGIC;
  signal avg_done : STD_LOGIC;
  signal \countH[0]_i_1_n_0\ : STD_LOGIC;
  signal \countH[0]_i_3_n_0\ : STD_LOGIC;
  signal countH_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \countH_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \countH_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \countH_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \countH_reg_n_0_[0]\ : STD_LOGIC;
  signal \countH_reg_n_0_[1]\ : STD_LOGIC;
  signal \countP1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_1\ : STD_LOGIC;
  signal \countP1_carry__0_n_2\ : STD_LOGIC;
  signal \countP1_carry__0_n_3\ : STD_LOGIC;
  signal \countP1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_1\ : STD_LOGIC;
  signal \countP1_carry__1_n_2\ : STD_LOGIC;
  signal \countP1_carry__1_n_3\ : STD_LOGIC;
  signal \countP1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_n_1\ : STD_LOGIC;
  signal \countP1_carry__2_n_2\ : STD_LOGIC;
  signal \countP1_carry__2_n_3\ : STD_LOGIC;
  signal countP1_carry_i_1_n_0 : STD_LOGIC;
  signal countP1_carry_i_2_n_0 : STD_LOGIC;
  signal countP1_carry_i_3_n_0 : STD_LOGIC;
  signal countP1_carry_i_4_n_0 : STD_LOGIC;
  signal countP1_carry_i_5_n_0 : STD_LOGIC;
  signal countP1_carry_i_6_n_0 : STD_LOGIC;
  signal countP1_carry_i_7_n_0 : STD_LOGIC;
  signal countP1_carry_i_8_n_0 : STD_LOGIC;
  signal countP1_carry_n_0 : STD_LOGIC;
  signal countP1_carry_n_1 : STD_LOGIC;
  signal countP1_carry_n_2 : STD_LOGIC;
  signal countP1_carry_n_3 : STD_LOGIC;
  signal \countP[0]_i_2_n_0\ : STD_LOGIC;
  signal \countP[0]_i_3_n_0\ : STD_LOGIC;
  signal countP_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \countP_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \countP_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \countU[0]_i_2__1_n_0\ : STD_LOGIC;
  signal countU_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \countU_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \countV[0]_i_2__0_n_0\ : STD_LOGIC;
  signal countV_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \countV_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \countV_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal countV_reg_rep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \countV_reg_rep[3]_i_3_n_2\ : STD_LOGIC;
  signal \countV_reg_rep[3]_i_3_n_3\ : STD_LOGIC;
  signal \countV_reg_rep[3]_i_3_n_5\ : STD_LOGIC;
  signal \countV_reg_rep[3]_i_3_n_6\ : STD_LOGIC;
  signal \countV_reg_rep[3]_i_3_n_7\ : STD_LOGIC;
  signal \countV_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \countV_rep[3]_i_1_n_0\ : STD_LOGIC;
  signal \countV_rep[3]_i_2_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal output_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \output_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[0]_i_2_n_0\ : STD_LOGIC;
  signal \output_d[0]_i_3_n_0\ : STD_LOGIC;
  signal \output_d[0]_i_4_n_0\ : STD_LOGIC;
  signal \output_d[1]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[1]_i_2_n_0\ : STD_LOGIC;
  signal \output_d[1]_i_3_n_0\ : STD_LOGIC;
  signal \output_d[1]_i_4_n_0\ : STD_LOGIC;
  signal \output_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[2]_i_2_n_0\ : STD_LOGIC;
  signal \output_d[2]_i_3_n_0\ : STD_LOGIC;
  signal \output_d[2]_i_4_n_0\ : STD_LOGIC;
  signal \output_d[2]_i_5_n_0\ : STD_LOGIC;
  signal \output_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[3]_i_2_n_0\ : STD_LOGIC;
  signal \output_d[3]_i_3_n_0\ : STD_LOGIC;
  signal \output_d[3]_i_4_n_0\ : STD_LOGIC;
  signal \output_d[4]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[4]_i_2_n_0\ : STD_LOGIC;
  signal \output_d[4]_i_3_n_0\ : STD_LOGIC;
  signal \output_d[4]_i_4_n_0\ : STD_LOGIC;
  signal \output_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[5]_i_2_n_0\ : STD_LOGIC;
  signal \output_d[5]_i_3_n_0\ : STD_LOGIC;
  signal \output_d[5]_i_4_n_0\ : STD_LOGIC;
  signal \output_d[6]_i_1_n_0\ : STD_LOGIC;
  signal \output_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \output_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_accu0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addr00_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr00_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_countH_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_countP1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countP1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countU_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countU_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_countV_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countV_reg_rep[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_countV_reg_rep[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of accu0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of accu1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \accu_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of addr00_carry : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \countH_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of countP1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \output_d[0]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \output_d[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \output_d[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \output_d[1]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \output_d[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \output_d[2]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \output_d[2]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \output_d[3]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \output_d[3]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \output_d[4]_i_4\ : label is "soft_lutpair3";
begin
  \accu_reg[7]_0\(7 downto 0) <= \^accu_reg[7]_0\(7 downto 0);
\FSM_onehot_f_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEAFFEA"
    )
        port map (
      I0 => Q(1),
      I1 => avg_done,
      I2 => Q(0),
      I3 => \FSM_onehot_f_state_reg[0]\,
      I4 => \FSM_onehot_f_state_reg[0]_0\,
      I5 => \start_filtering_reg__0\,
      O => E(0)
    );
accu0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accu0_carry_n_0,
      CO(2) => accu0_carry_n_1,
      CO(1) => accu0_carry_n_2,
      CO(0) => accu0_carry_n_3,
      CYINIT => '0',
      DI(3) => accu0_carry_i_1_n_0,
      DI(2) => accu0_carry_i_2_n_0,
      DI(1) => accu0_carry_i_3_n_0,
      DI(0) => accu0_carry_i_4_n_0,
      O(3 downto 0) => NLW_accu0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => accu0_carry_i_5_n_0,
      S(2) => accu0_carry_i_6_n_0,
      S(1) => accu0_carry_i_7_n_0,
      S(0) => accu0_carry_i_8_n_0
    );
\accu0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accu0_carry_n_0,
      CO(3) => \accu0_carry__0_n_0\,
      CO(2) => \accu0_carry__0_n_1\,
      CO(1) => \accu0_carry__0_n_2\,
      CO(0) => \accu0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu0_carry__0_i_1_n_0\,
      DI(0) => \accu0_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_accu0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu0_carry__0_i_3_n_0\,
      S(2) => \accu0_carry__0_i_4_n_0\,
      S(1) => \accu0_carry__0_i_5_n_0\,
      S(0) => \accu0_carry__0_i_6_n_0\
    );
\accu0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => countP_reg(17),
      I1 => countP_reg(16),
      O => \accu0_carry__0_i_1_n_0\
    );
\accu0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(15),
      O => \accu0_carry__0_i_2_n_0\
    );
\accu0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(21),
      I1 => countP_reg(20),
      O => \accu0_carry__0_i_3_n_0\
    );
\accu0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(19),
      I1 => countP_reg(18),
      O => \accu0_carry__0_i_4_n_0\
    );
\accu0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => countP_reg(16),
      I1 => countP_reg(17),
      O => \accu0_carry__0_i_5_n_0\
    );
\accu0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(15),
      I1 => countP_reg(14),
      O => \accu0_carry__0_i_6_n_0\
    );
\accu0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu0_carry__0_n_0\,
      CO(3) => \accu0_carry__1_n_0\,
      CO(2) => \accu0_carry__1_n_1\,
      CO(1) => \accu0_carry__1_n_2\,
      CO(0) => \accu0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_accu0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu0_carry__1_i_1_n_0\,
      S(2) => \accu0_carry__1_i_2_n_0\,
      S(1) => \accu0_carry__1_i_3_n_0\,
      S(0) => \accu0_carry__1_i_4_n_0\
    );
\accu0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(29),
      I1 => countP_reg(28),
      O => \accu0_carry__1_i_1_n_0\
    );
\accu0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(27),
      I1 => countP_reg(26),
      O => \accu0_carry__1_i_2_n_0\
    );
\accu0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(25),
      I1 => countP_reg(24),
      O => \accu0_carry__1_i_3_n_0\
    );
\accu0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(23),
      I1 => countP_reg(22),
      O => \accu0_carry__1_i_4_n_0\
    );
\accu0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_accu0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu0__12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => countP_reg(31),
      O(3 downto 0) => \NLW_accu0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \accu0_carry__2_i_1_n_0\
    );
\accu0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(31),
      I1 => countP_reg(30),
      O => \accu0_carry__2_i_1_n_0\
    );
accu0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(13),
      O => accu0_carry_i_1_n_0
    );
accu0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(11),
      O => accu0_carry_i_2_n_0
    );
accu0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(8),
      I1 => countP_reg(9),
      O => accu0_carry_i_3_n_0
    );
accu0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(7),
      O => accu0_carry_i_4_n_0
    );
accu0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(13),
      I1 => countP_reg(12),
      O => accu0_carry_i_5_n_0
    );
accu0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(11),
      I1 => countP_reg(10),
      O => accu0_carry_i_6_n_0
    );
accu0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(8),
      I1 => countP_reg(9),
      O => accu0_carry_i_7_n_0
    );
accu0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(7),
      I1 => countP_reg(6),
      O => accu0_carry_i_8_n_0
    );
accu1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accu1_carry_n_0,
      CO(2) => accu1_carry_n_1,
      CO(1) => accu1_carry_n_2,
      CO(0) => accu1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu1_carry_i_1_n_0,
      DI(0) => accu1_carry_i_2_n_0,
      O(3 downto 0) => NLW_accu1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => accu1_carry_i_3_n_0,
      S(2) => accu1_carry_i_4_n_0,
      S(1) => accu1_carry_i_5_n_0,
      S(0) => accu1_carry_i_6_n_0
    );
\accu1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accu1_carry_n_0,
      CO(3) => \accu1_carry__0_n_0\,
      CO(2) => \accu1_carry__0_n_1\,
      CO(1) => \accu1_carry__0_n_2\,
      CO(0) => \accu1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_accu1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu1_carry__0_i_1_n_0\,
      S(2) => \accu1_carry__0_i_2_n_0\,
      S(1) => \accu1_carry__0_i_3_n_0\,
      S(0) => \accu1_carry__0_i_4_n_0\
    );
\accu1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(15),
      I1 => countV_reg(14),
      O => \accu1_carry__0_i_1_n_0\
    );
\accu1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(13),
      I1 => countV_reg(12),
      O => \accu1_carry__0_i_2_n_0\
    );
\accu1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(11),
      I1 => countV_reg(10),
      O => \accu1_carry__0_i_3_n_0\
    );
\accu1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(9),
      I1 => countV_reg(8),
      O => \accu1_carry__0_i_4_n_0\
    );
\accu1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu1_carry__0_n_0\,
      CO(3) => \accu1_carry__1_n_0\,
      CO(2) => \accu1_carry__1_n_1\,
      CO(1) => \accu1_carry__1_n_2\,
      CO(0) => \accu1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_accu1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu1_carry__1_i_1_n_0\,
      S(2) => \accu1_carry__1_i_2_n_0\,
      S(1) => \accu1_carry__1_i_3_n_0\,
      S(0) => \accu1_carry__1_i_4_n_0\
    );
\accu1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(23),
      I1 => countV_reg(22),
      O => \accu1_carry__1_i_1_n_0\
    );
\accu1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(21),
      I1 => countV_reg(20),
      O => \accu1_carry__1_i_2_n_0\
    );
\accu1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(19),
      I1 => countV_reg(18),
      O => \accu1_carry__1_i_3_n_0\
    );
\accu1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(17),
      I1 => countV_reg(16),
      O => \accu1_carry__1_i_4_n_0\
    );
\accu1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu1_carry__1_n_0\,
      CO(3) => \accu1__15\,
      CO(2) => \accu1_carry__2_n_1\,
      CO(1) => \accu1_carry__2_n_2\,
      CO(0) => \accu1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => countV_reg(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_accu1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu1_carry__2_i_1_n_0\,
      S(2) => \accu1_carry__2_i_2_n_0\,
      S(1) => \accu1_carry__2_i_3_n_0\,
      S(0) => \accu1_carry__2_i_4_n_0\
    );
\accu1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(31),
      I1 => countV_reg(30),
      O => \accu1_carry__2_i_1_n_0\
    );
\accu1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(29),
      I1 => countV_reg(28),
      O => \accu1_carry__2_i_2_n_0\
    );
\accu1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(27),
      I1 => countV_reg(26),
      O => \accu1_carry__2_i_3_n_0\
    );
\accu1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(25),
      I1 => countV_reg(24),
      O => \accu1_carry__2_i_4_n_0\
    );
accu1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(3),
      O => accu1_carry_i_1_n_0
    );
accu1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      O => accu1_carry_i_2_n_0
    );
accu1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(7),
      I1 => countV_reg(6),
      O => accu1_carry_i_3_n_0
    );
accu1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(5),
      I1 => countV_reg(4),
      O => accu1_carry_i_4_n_0
    );
accu1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countV_reg(3),
      I1 => countV_reg(2),
      O => accu1_carry_i_5_n_0
    );
accu1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      O => accu1_carry_i_6_n_0
    );
\accu_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => O(0),
      Q => \^accu_reg[7]_0\(0),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[8]_i_1_n_5\,
      Q => accu_reg(10),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[8]_i_1_n_4\,
      Q => accu_reg(11),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => O(1),
      Q => \^accu_reg[7]_0\(1),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => O(2),
      Q => \^accu_reg[7]_0\(2),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => O(3),
      Q => \^accu_reg[7]_0\(3),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[7]_1\(0),
      Q => \^accu_reg[7]_0\(4),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[7]_1\(1),
      Q => \^accu_reg[7]_0\(5),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[7]_1\(2),
      Q => \^accu_reg[7]_0\(6),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[7]_1\(3),
      Q => \^accu_reg[7]_0\(7),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[8]_i_1_n_7\,
      Q => accu_reg(8),
      R => \countV_rep[3]_i_1_n_0\
    );
\accu_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \NLW_accu_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_reg[8]_i_1_n_1\,
      CO(1) => \accu_reg[8]_i_1_n_2\,
      CO(0) => \accu_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_reg[8]_i_1_n_4\,
      O(2) => \accu_reg[8]_i_1_n_5\,
      O(1) => \accu_reg[8]_i_1_n_6\,
      O(0) => \accu_reg[8]_i_1_n_7\,
      S(3 downto 0) => accu_reg(11 downto 8)
    );
\accu_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \accu_reg[8]_i_1_n_6\,
      Q => accu_reg(9),
      R => \countV_rep[3]_i_1_n_0\
    );
addr00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr00_carry_n_0,
      CO(2) => addr00_carry_n_1,
      CO(1) => addr00_carry_n_2,
      CO(0) => addr00_carry_n_3,
      CYINIT => '0',
      DI(3) => \addr00_carry_i_1__1_n_0\,
      DI(2 downto 0) => countP_reg(2 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \addr00_carry_i_2__1_n_0\,
      S(2) => \addr00_carry_i_3__1_n_0\,
      S(1) => addr00_carry_i_4_n_0,
      S(0) => addr00_carry_i_5_n_0
    );
\addr00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr00_carry_n_0,
      CO(3) => \addr00_carry__0_n_0\,
      CO(2) => \addr00_carry__0_n_1\,
      CO(1) => \addr00_carry__0_n_2\,
      CO(0) => \addr00_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \addr00_carry__0_i_1_n_0\,
      DI(2) => \addr00_carry__0_i_2_n_0\,
      DI(1) => \addr00_carry__0_i_3_n_0\,
      DI(0) => \addr00_carry__0_i_4_n_0\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \addr00_carry__0_i_5_n_0\,
      S(2) => \addr00_carry__0_i_6_n_0\,
      S(1) => \addr00_carry__0_i_7_n_0\,
      S(0) => \addr00_carry__0_i_8_n_0\
    );
\addr00_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAFBA"
    )
        port map (
      I0 => countP_reg(6),
      I1 => countV_reg_rep(2),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(0),
      I4 => countV_reg_rep(3),
      O => \addr00_carry__0_i_1_n_0\
    );
\addr00_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBE5141"
    )
        port map (
      I0 => countV_reg_rep(3),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countP_reg(6),
      O => \addr00_carry__0_i_2_n_0\
    );
\addr00_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF34"
    )
        port map (
      I0 => countV_reg_rep(2),
      I1 => countV_reg_rep(1),
      I2 => countV_reg_rep(0),
      I3 => countV_reg_rep(3),
      I4 => countP_reg(4),
      O => \addr00_carry__0_i_3_n_0\
    );
\addr00_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF9A"
    )
        port map (
      I0 => countV_reg_rep(2),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(3),
      I4 => countP_reg(3),
      O => \addr00_carry__0_i_4_n_0\
    );
\addr00_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009E81FFFF617E"
    )
        port map (
      I0 => countP_reg(6),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(7),
      O => \addr00_carry__0_i_5_n_0\
    );
\addr00_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA95699AA5"
    )
        port map (
      I0 => countP_reg(6),
      I1 => countP_reg(5),
      I2 => countV_reg_rep(0),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(2),
      I5 => countV_reg_rep(3),
      O => \addr00_carry__0_i_6_n_0\
    );
\addr00_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333396C99336"
    )
        port map (
      I0 => countP_reg(4),
      I1 => countP_reg(5),
      I2 => countV_reg_rep(0),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(2),
      I5 => countV_reg_rep(3),
      O => \addr00_carry__0_i_7_n_0\
    );
\addr00_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E18EFFFF1E71"
    )
        port map (
      I0 => countP_reg(3),
      I1 => countV_reg_rep(2),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(0),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(4),
      O => \addr00_carry__0_i_8_n_0\
    );
\addr00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__0_n_0\,
      CO(3) => \addr00_carry__1_n_0\,
      CO(2) => \addr00_carry__1_n_1\,
      CO(1) => \addr00_carry__1_n_2\,
      CO(0) => \addr00_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \addr00_carry__1_i_1_n_0\,
      DI(2) => \addr00_carry__1_i_2_n_0\,
      DI(1) => \addr00_carry__1_i_3_n_0\,
      DI(0) => \addr00_carry__1_i_4_n_0\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \addr00_carry__1_i_5_n_0\,
      S(2) => \addr00_carry__1_i_6_n_0\,
      S(1) => \addr00_carry__1_i_7_n_0\,
      S(0) => \addr00_carry__1_i_8_n_0\
    );
\addr00_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(10),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__1_i_1_n_0\
    );
\addr00_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAFBA"
    )
        port map (
      I0 => countP_reg(9),
      I1 => countV_reg_rep(2),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(0),
      I4 => countV_reg_rep(3),
      O => \addr00_carry__1_i_2_n_0\
    );
\addr00_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBE5141"
    )
        port map (
      I0 => countV_reg_rep(3),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countP_reg(9),
      O => \addr00_carry__1_i_3_n_0\
    );
\addr00_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(7),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__1_i_4_n_0\
    );
\addr00_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(10),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(11),
      O => \addr00_carry__1_i_5_n_0\
    );
\addr00_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009E81FFFF617E"
    )
        port map (
      I0 => countP_reg(9),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(10),
      O => \addr00_carry__1_i_6_n_0\
    );
\addr00_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA96A9AAAA5969"
    )
        port map (
      I0 => countP_reg(9),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(8),
      O => \addr00_carry__1_i_7_n_0\
    );
\addr00_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(7),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(8),
      O => \addr00_carry__1_i_8_n_0\
    );
\addr00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__1_n_0\,
      CO(3) => \addr00_carry__2_n_0\,
      CO(2) => \addr00_carry__2_n_1\,
      CO(1) => \addr00_carry__2_n_2\,
      CO(0) => \addr00_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \addr00_carry__2_i_1_n_0\,
      DI(2) => \addr00_carry__2_i_2_n_0\,
      DI(1) => \addr00_carry__2_i_3_n_0\,
      DI(0) => \addr00_carry__2_i_4_n_0\,
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \addr00_carry__2_i_5_n_0\,
      S(2) => \addr00_carry__2_i_6_n_0\,
      S(1) => \addr00_carry__2_i_7_n_0\,
      S(0) => \addr00_carry__2_i_8_n_0\
    );
\addr00_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(14),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__2_i_1_n_0\
    );
\addr00_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(13),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__2_i_2_n_0\
    );
\addr00_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(12),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__2_i_3_n_0\
    );
\addr00_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(11),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__2_i_4_n_0\
    );
\addr00_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(14),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(15),
      O => \addr00_carry__2_i_5_n_0\
    );
\addr00_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(13),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(14),
      O => \addr00_carry__2_i_6_n_0\
    );
\addr00_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(12),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(13),
      O => \addr00_carry__2_i_7_n_0\
    );
\addr00_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(11),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(12),
      O => \addr00_carry__2_i_8_n_0\
    );
\addr00_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__2_n_0\,
      CO(3 downto 1) => \NLW_addr00_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr00_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr00_carry__3_i_1_n_0\,
      O(3 downto 2) => \NLW_addr00_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \addr00_carry__3_i_2_n_0\,
      S(0) => \addr00_carry__3_i_3_n_0\
    );
\addr00_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => countP_reg(15),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => \addr00_carry__3_i_1_n_0\
    );
\addr00_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA9A999AAA"
    )
        port map (
      I0 => countP_reg(17),
      I1 => countP_reg(16),
      I2 => countV_reg_rep(0),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(2),
      I5 => countV_reg_rep(3),
      O => \addr00_carry__3_i_2_n_0\
    );
\addr00_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABF00004540"
    )
        port map (
      I0 => countP_reg(15),
      I1 => countV_reg_rep(0),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(3),
      I5 => countP_reg(16),
      O => \addr00_carry__3_i_3_n_0\
    );
\addr00_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => countV_reg_rep(0),
      I1 => countV_reg_rep(2),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(3),
      O => \addr00_carry_i_1__1_n_0\
    );
\addr00_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA9AA9"
    )
        port map (
      I0 => countP_reg(3),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(0),
      O => \addr00_carry_i_2__1_n_0\
    );
\addr00_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500EAFF"
    )
        port map (
      I0 => countV_reg_rep(3),
      I1 => countV_reg_rep(1),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(0),
      I4 => countP_reg(2),
      O => \addr00_carry_i_3__1_n_0\
    );
addr00_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999AAAA"
    )
        port map (
      I0 => countP_reg(1),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(1),
      I3 => countV_reg_rep(2),
      I4 => countV_reg_rep(0),
      O => addr00_carry_i_4_n_0
    );
addr00_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999999A"
    )
        port map (
      I0 => countP_reg(0),
      I1 => countV_reg_rep(3),
      I2 => countV_reg_rep(2),
      I3 => countV_reg_rep(1),
      I4 => countV_reg_rep(0),
      O => addr00_carry_i_5_n_0
    );
\addr0[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ena,
      I1 => \accu0__12\,
      I2 => \accu1__15\,
      I3 => i_reset,
      O => \addr0[17]_i_1_n_0\
    );
\addr0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(0),
      Q => addr0(0),
      R => '0'
    );
\addr0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(10),
      Q => addr0(10),
      R => '0'
    );
\addr0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(11),
      Q => addr0(11),
      R => '0'
    );
\addr0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(12),
      Q => addr0(12),
      R => '0'
    );
\addr0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(13),
      Q => addr0(13),
      R => '0'
    );
\addr0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(14),
      Q => addr0(14),
      R => '0'
    );
\addr0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(15),
      Q => addr0(15),
      R => '0'
    );
\addr0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(16),
      Q => addr0(16),
      R => '0'
    );
\addr0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(17),
      Q => addr0(17),
      R => '0'
    );
\addr0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(1),
      Q => addr0(1),
      R => '0'
    );
\addr0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(2),
      Q => addr0(2),
      R => '0'
    );
\addr0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(3),
      Q => addr0(3),
      R => '0'
    );
\addr0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(4),
      Q => addr0(4),
      R => '0'
    );
\addr0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(5),
      Q => addr0(5),
      R => '0'
    );
\addr0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(6),
      Q => addr0(6),
      R => '0'
    );
\addr0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(7),
      Q => addr0(7),
      R => '0'
    );
\addr0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(8),
      Q => addr0(8),
      R => '0'
    );
\addr0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1_n_0\,
      D => p_0_in(9),
      Q => addr0(9),
      R => '0'
    );
\bram1_a_mux_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(0),
      I1 => \bram1_a_mux_reg[17]_i_1\(0),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(0),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(0),
      O => \p_1_in__0\(0)
    );
\bram1_a_mux_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(10),
      I1 => \bram1_a_mux_reg[17]_i_1\(10),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(10),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(10),
      O => \p_1_in__0\(10)
    );
\bram1_a_mux_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(11),
      I1 => \bram1_a_mux_reg[17]_i_1\(11),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(11),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(11),
      O => \p_1_in__0\(11)
    );
\bram1_a_mux_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(12),
      I1 => \bram1_a_mux_reg[17]_i_1\(12),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(12),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(12),
      O => \p_1_in__0\(12)
    );
\bram1_a_mux_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(13),
      I1 => \bram1_a_mux_reg[17]_i_1\(13),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(13),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(13),
      O => \p_1_in__0\(13)
    );
\bram1_a_mux_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(14),
      I1 => \bram1_a_mux_reg[17]_i_1\(14),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(14),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(14),
      O => \p_1_in__0\(14)
    );
\bram1_a_mux_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(15),
      I1 => \bram1_a_mux_reg[17]_i_1\(15),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(15),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(15),
      O => \p_1_in__0\(15)
    );
\bram1_a_mux_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(16),
      I1 => \bram1_a_mux_reg[17]_i_1\(16),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(16),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(16),
      O => \p_1_in__0\(16)
    );
\bram1_a_mux_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(17),
      I1 => \bram1_a_mux_reg[17]_i_1\(17),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(17),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(17),
      O => \p_1_in__0\(17)
    );
\bram1_a_mux_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(1),
      I1 => \bram1_a_mux_reg[17]_i_1\(1),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(1),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(1),
      O => \p_1_in__0\(1)
    );
\bram1_a_mux_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(2),
      I1 => \bram1_a_mux_reg[17]_i_1\(2),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(2),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(2),
      O => \p_1_in__0\(2)
    );
\bram1_a_mux_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(3),
      I1 => \bram1_a_mux_reg[17]_i_1\(3),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(3),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(3),
      O => \p_1_in__0\(3)
    );
\bram1_a_mux_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(4),
      I1 => \bram1_a_mux_reg[17]_i_1\(4),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(4),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(4),
      O => \p_1_in__0\(4)
    );
\bram1_a_mux_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(5),
      I1 => \bram1_a_mux_reg[17]_i_1\(5),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(5),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(5),
      O => \p_1_in__0\(5)
    );
\bram1_a_mux_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(6),
      I1 => \bram1_a_mux_reg[17]_i_1\(6),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(6),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(6),
      O => \p_1_in__0\(6)
    );
\bram1_a_mux_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(7),
      I1 => \bram1_a_mux_reg[17]_i_1\(7),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(7),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(7),
      O => \p_1_in__0\(7)
    );
\bram1_a_mux_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(8),
      I1 => \bram1_a_mux_reg[17]_i_1\(8),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(8),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(8),
      O => \p_1_in__0\(8)
    );
\bram1_a_mux_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => addr0(9),
      I1 => \bram1_a_mux_reg[17]_i_1\(9),
      I2 => \bram1_a_mux_reg[17]_i_1_0\(9),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram1_a_mux_reg[17]_i_1_1\(9),
      O => \p_1_in__0\(9)
    );
\bram2_a_mux_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(0),
      I1 => \bram2_a_mux_reg[17]_i_1\(0),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(0),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(0),
      O => \p_1_in__0__0\(0)
    );
\bram2_a_mux_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(10),
      I1 => \bram2_a_mux_reg[17]_i_1\(10),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(10),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(10),
      O => \p_1_in__0__0\(10)
    );
\bram2_a_mux_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(11),
      I1 => \bram2_a_mux_reg[17]_i_1\(11),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(11),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(11),
      O => \p_1_in__0__0\(11)
    );
\bram2_a_mux_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(12),
      I1 => \bram2_a_mux_reg[17]_i_1\(12),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(12),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(12),
      O => \p_1_in__0__0\(12)
    );
\bram2_a_mux_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(13),
      I1 => \bram2_a_mux_reg[17]_i_1\(13),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(13),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(13),
      O => \p_1_in__0__0\(13)
    );
\bram2_a_mux_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(14),
      I1 => \bram2_a_mux_reg[17]_i_1\(14),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(14),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(14),
      O => \p_1_in__0__0\(14)
    );
\bram2_a_mux_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(15),
      I1 => \bram2_a_mux_reg[17]_i_1\(15),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(15),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(15),
      O => \p_1_in__0__0\(15)
    );
\bram2_a_mux_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(16),
      I1 => \bram2_a_mux_reg[17]_i_1\(16),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(16),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(16),
      O => \p_1_in__0__0\(16)
    );
\bram2_a_mux_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(17),
      I1 => \bram2_a_mux_reg[17]_i_1\(17),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(17),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(17),
      O => \p_1_in__0__0\(17)
    );
\bram2_a_mux_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(1),
      I1 => \bram2_a_mux_reg[17]_i_1\(1),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(1),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(1),
      O => \p_1_in__0__0\(1)
    );
\bram2_a_mux_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(2),
      I1 => \bram2_a_mux_reg[17]_i_1\(2),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(2),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(2),
      O => \p_1_in__0__0\(2)
    );
\bram2_a_mux_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(3),
      I1 => \bram2_a_mux_reg[17]_i_1\(3),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(3),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(3),
      O => \p_1_in__0__0\(3)
    );
\bram2_a_mux_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(4),
      I1 => \bram2_a_mux_reg[17]_i_1\(4),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(4),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(4),
      O => \p_1_in__0__0\(4)
    );
\bram2_a_mux_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(5),
      I1 => \bram2_a_mux_reg[17]_i_1\(5),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(5),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(5),
      O => \p_1_in__0__0\(5)
    );
\bram2_a_mux_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(6),
      I1 => \bram2_a_mux_reg[17]_i_1\(6),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(6),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(6),
      O => \p_1_in__0__0\(6)
    );
\bram2_a_mux_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(7),
      I1 => \bram2_a_mux_reg[17]_i_1\(7),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(7),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(7),
      O => \p_1_in__0__0\(7)
    );
\bram2_a_mux_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(8),
      I1 => \bram2_a_mux_reg[17]_i_1\(8),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(8),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(8),
      O => \p_1_in__0__0\(8)
    );
\bram2_a_mux_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => output_a(9),
      I1 => \bram2_a_mux_reg[17]_i_1\(9),
      I2 => \bram2_a_mux_reg[17]_i_1_0\(9),
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_a_mux_reg[17]_i_1_1\(9),
      O => \p_1_in__0__0\(9)
    );
\bram2_d_mux_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[0]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(0),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(0),
      O => \p_1_in__1\(0)
    );
\bram2_d_mux_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[1]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(1),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(1),
      O => \p_1_in__1\(1)
    );
\bram2_d_mux_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[2]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(2),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(2),
      O => \p_1_in__1\(2)
    );
\bram2_d_mux_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[3]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(3),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(3),
      O => \p_1_in__1\(3)
    );
\bram2_d_mux_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[4]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(4),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(4),
      O => \p_1_in__1\(4)
    );
\bram2_d_mux_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[5]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(5),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(5),
      O => \p_1_in__1\(5)
    );
\bram2_d_mux_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[6]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(6),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(6),
      O => \p_1_in__1\(6)
    );
\bram2_d_mux_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \output_d_reg_n_0_[7]\,
      I1 => \bram2_d_mux_reg[7]_i_1\(7),
      I2 => \bram2_d_mux_reg[0]_i_1\,
      I3 => \bram2_a_mux_reg[0]_rep__0_i_1\,
      I4 => \bram2_a_mux_reg[0]_rep__0_i_1_0\,
      I5 => \bram2_d_mux_reg[7]_i_1_0\(7),
      O => \p_1_in__1\(7)
    );
\countH[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF08"
    )
        port map (
      I0 => ena,
      I1 => \accu0__12\,
      I2 => \accu1__15\,
      I3 => i_reset,
      I4 => \countP1_carry__2_n_1\,
      O => \countH[0]_i_1_n_0\
    );
\countH[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countH_reg_n_0_[0]\,
      O => \countH[0]_i_3_n_0\
    );
\countH_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[0]_i_2_n_7\,
      Q => \countH_reg_n_0_[0]\,
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countH_reg[0]_i_2_n_0\,
      CO(2) => \countH_reg[0]_i_2_n_1\,
      CO(1) => \countH_reg[0]_i_2_n_2\,
      CO(0) => \countH_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countH_reg[0]_i_2_n_4\,
      O(2) => \countH_reg[0]_i_2_n_5\,
      O(1) => \countH_reg[0]_i_2_n_6\,
      O(0) => \countH_reg[0]_i_2_n_7\,
      S(3 downto 2) => countH_reg(3 downto 2),
      S(1) => \countH_reg_n_0_[1]\,
      S(0) => \countH[0]_i_3_n_0\
    );
\countH_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[8]_i_1_n_5\,
      Q => countH_reg(10),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[8]_i_1_n_4\,
      Q => countH_reg(11),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[12]_i_1_n_7\,
      Q => countH_reg(12),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[8]_i_1_n_0\,
      CO(3) => \countH_reg[12]_i_1_n_0\,
      CO(2) => \countH_reg[12]_i_1_n_1\,
      CO(1) => \countH_reg[12]_i_1_n_2\,
      CO(0) => \countH_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[12]_i_1_n_4\,
      O(2) => \countH_reg[12]_i_1_n_5\,
      O(1) => \countH_reg[12]_i_1_n_6\,
      O(0) => \countH_reg[12]_i_1_n_7\,
      S(3 downto 0) => countH_reg(15 downto 12)
    );
\countH_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[12]_i_1_n_6\,
      Q => countH_reg(13),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[12]_i_1_n_5\,
      Q => countH_reg(14),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[12]_i_1_n_4\,
      Q => countH_reg(15),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[16]_i_1_n_7\,
      Q => countH_reg(16),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[12]_i_1_n_0\,
      CO(3) => \countH_reg[16]_i_1_n_0\,
      CO(2) => \countH_reg[16]_i_1_n_1\,
      CO(1) => \countH_reg[16]_i_1_n_2\,
      CO(0) => \countH_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[16]_i_1_n_4\,
      O(2) => \countH_reg[16]_i_1_n_5\,
      O(1) => \countH_reg[16]_i_1_n_6\,
      O(0) => \countH_reg[16]_i_1_n_7\,
      S(3 downto 0) => countH_reg(19 downto 16)
    );
\countH_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[16]_i_1_n_6\,
      Q => countH_reg(17),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[16]_i_1_n_5\,
      Q => countH_reg(18),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[16]_i_1_n_4\,
      Q => countH_reg(19),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[0]_i_2_n_6\,
      Q => \countH_reg_n_0_[1]\,
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[20]_i_1_n_7\,
      Q => countH_reg(20),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[16]_i_1_n_0\,
      CO(3) => \countH_reg[20]_i_1_n_0\,
      CO(2) => \countH_reg[20]_i_1_n_1\,
      CO(1) => \countH_reg[20]_i_1_n_2\,
      CO(0) => \countH_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[20]_i_1_n_4\,
      O(2) => \countH_reg[20]_i_1_n_5\,
      O(1) => \countH_reg[20]_i_1_n_6\,
      O(0) => \countH_reg[20]_i_1_n_7\,
      S(3 downto 0) => countH_reg(23 downto 20)
    );
\countH_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[20]_i_1_n_6\,
      Q => countH_reg(21),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[20]_i_1_n_5\,
      Q => countH_reg(22),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[20]_i_1_n_4\,
      Q => countH_reg(23),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[24]_i_1_n_7\,
      Q => countH_reg(24),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[20]_i_1_n_0\,
      CO(3) => \countH_reg[24]_i_1_n_0\,
      CO(2) => \countH_reg[24]_i_1_n_1\,
      CO(1) => \countH_reg[24]_i_1_n_2\,
      CO(0) => \countH_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[24]_i_1_n_4\,
      O(2) => \countH_reg[24]_i_1_n_5\,
      O(1) => \countH_reg[24]_i_1_n_6\,
      O(0) => \countH_reg[24]_i_1_n_7\,
      S(3 downto 0) => countH_reg(27 downto 24)
    );
\countH_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[24]_i_1_n_6\,
      Q => countH_reg(25),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[24]_i_1_n_5\,
      Q => countH_reg(26),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[24]_i_1_n_4\,
      Q => countH_reg(27),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[28]_i_1_n_7\,
      Q => countH_reg(28),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[24]_i_1_n_0\,
      CO(3) => \NLW_countH_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \countH_reg[28]_i_1_n_1\,
      CO(1) => \countH_reg[28]_i_1_n_2\,
      CO(0) => \countH_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[28]_i_1_n_4\,
      O(2) => \countH_reg[28]_i_1_n_5\,
      O(1) => \countH_reg[28]_i_1_n_6\,
      O(0) => \countH_reg[28]_i_1_n_7\,
      S(3 downto 0) => countH_reg(31 downto 28)
    );
\countH_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[28]_i_1_n_6\,
      Q => countH_reg(29),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[0]_i_2_n_5\,
      Q => countH_reg(2),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[28]_i_1_n_5\,
      Q => countH_reg(30),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[28]_i_1_n_4\,
      Q => countH_reg(31),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[0]_i_2_n_4\,
      Q => countH_reg(3),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[4]_i_1_n_7\,
      Q => countH_reg(4),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[0]_i_2_n_0\,
      CO(3) => \countH_reg[4]_i_1_n_0\,
      CO(2) => \countH_reg[4]_i_1_n_1\,
      CO(1) => \countH_reg[4]_i_1_n_2\,
      CO(0) => \countH_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[4]_i_1_n_4\,
      O(2) => \countH_reg[4]_i_1_n_5\,
      O(1) => \countH_reg[4]_i_1_n_6\,
      O(0) => \countH_reg[4]_i_1_n_7\,
      S(3 downto 0) => countH_reg(7 downto 4)
    );
\countH_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[4]_i_1_n_6\,
      Q => countH_reg(5),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[4]_i_1_n_5\,
      Q => countH_reg(6),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[4]_i_1_n_4\,
      Q => countH_reg(7),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[8]_i_1_n_7\,
      Q => countH_reg(8),
      R => \countH[0]_i_1_n_0\
    );
\countH_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[4]_i_1_n_0\,
      CO(3) => \countH_reg[8]_i_1_n_0\,
      CO(2) => \countH_reg[8]_i_1_n_1\,
      CO(1) => \countH_reg[8]_i_1_n_2\,
      CO(0) => \countH_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[8]_i_1_n_4\,
      O(2) => \countH_reg[8]_i_1_n_5\,
      O(1) => \countH_reg[8]_i_1_n_6\,
      O(0) => \countH_reg[8]_i_1_n_7\,
      S(3 downto 0) => countH_reg(11 downto 8)
    );
\countH_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countH_reg[8]_i_1_n_6\,
      Q => countH_reg(9),
      R => \countH[0]_i_1_n_0\
    );
countP1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countP1_carry_n_0,
      CO(2) => countP1_carry_n_1,
      CO(1) => countP1_carry_n_2,
      CO(0) => countP1_carry_n_3,
      CYINIT => '0',
      DI(3) => countP1_carry_i_1_n_0,
      DI(2) => countP1_carry_i_2_n_0,
      DI(1) => countP1_carry_i_3_n_0,
      DI(0) => countP1_carry_i_4_n_0,
      O(3 downto 0) => NLW_countP1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => countP1_carry_i_5_n_0,
      S(2) => countP1_carry_i_6_n_0,
      S(1) => countP1_carry_i_7_n_0,
      S(0) => countP1_carry_i_8_n_0
    );
\countP1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countP1_carry_n_0,
      CO(3) => \countP1_carry__0_n_0\,
      CO(2) => \countP1_carry__0_n_1\,
      CO(1) => \countP1_carry__0_n_2\,
      CO(0) => \countP1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__0_i_1_n_0\,
      S(2) => \countP1_carry__0_i_2_n_0\,
      S(1) => \countP1_carry__0_i_3_n_0\,
      S(0) => \countP1_carry__0_i_4_n_0\
    );
\countP1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(17),
      I1 => countH_reg(16),
      O => \countP1_carry__0_i_1_n_0\
    );
\countP1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(15),
      I1 => countH_reg(14),
      O => \countP1_carry__0_i_2_n_0\
    );
\countP1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(13),
      I1 => countH_reg(12),
      O => \countP1_carry__0_i_3_n_0\
    );
\countP1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(11),
      I1 => countH_reg(10),
      O => \countP1_carry__0_i_4_n_0\
    );
\countP1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__0_n_0\,
      CO(3) => \countP1_carry__1_n_0\,
      CO(2) => \countP1_carry__1_n_1\,
      CO(1) => \countP1_carry__1_n_2\,
      CO(0) => \countP1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__1_i_1_n_0\,
      S(2) => \countP1_carry__1_i_2_n_0\,
      S(1) => \countP1_carry__1_i_3_n_0\,
      S(0) => \countP1_carry__1_i_4_n_0\
    );
\countP1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(25),
      I1 => countH_reg(24),
      O => \countP1_carry__1_i_1_n_0\
    );
\countP1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(23),
      I1 => countH_reg(22),
      O => \countP1_carry__1_i_2_n_0\
    );
\countP1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(21),
      I1 => countH_reg(20),
      O => \countP1_carry__1_i_3_n_0\
    );
\countP1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(19),
      I1 => countH_reg(18),
      O => \countP1_carry__1_i_4_n_0\
    );
\countP1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__1_n_0\,
      CO(3) => \NLW_countP1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \countP1_carry__2_n_1\,
      CO(1) => \countP1_carry__2_n_2\,
      CO(0) => \countP1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => countH_reg(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_countP1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \countP1_carry__2_i_1_n_0\,
      S(1) => \countP1_carry__2_i_2_n_0\,
      S(0) => \countP1_carry__2_i_3_n_0\
    );
\countP1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(31),
      I1 => countH_reg(30),
      O => \countP1_carry__2_i_1_n_0\
    );
\countP1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(29),
      I1 => countH_reg(28),
      O => \countP1_carry__2_i_2_n_0\
    );
\countP1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(27),
      I1 => countH_reg(26),
      O => \countP1_carry__2_i_3_n_0\
    );
countP1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(9),
      O => countP1_carry_i_1_n_0
    );
countP1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => countP1_carry_i_2_n_0
    );
countP1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => countP1_carry_i_3_n_0
    );
countP1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(3),
      O => countP1_carry_i_4_n_0
    );
countP1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(9),
      I1 => countH_reg(8),
      O => countP1_carry_i_5_n_0
    );
countP1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => countP1_carry_i_6_n_0
    );
countP1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => countP1_carry_i_7_n_0
    );
countP1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(3),
      I1 => countH_reg(2),
      O => countP1_carry_i_8_n_0
    );
\countP[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \countP1_carry__2_n_1\,
      I1 => countP_reg(1),
      O => \countP[0]_i_2_n_0\
    );
\countP[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(0),
      O => \countP[0]_i_3_n_0\
    );
\countP_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[0]_i_1_n_7\,
      Q => countP_reg(0),
      R => i_reset
    );
\countP_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countP_reg[0]_i_1_n_0\,
      CO(2) => \countP_reg[0]_i_1_n_1\,
      CO(1) => \countP_reg[0]_i_1_n_2\,
      CO(0) => \countP_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => countP_reg(1),
      DI(0) => '1',
      O(3) => \countP_reg[0]_i_1_n_4\,
      O(2) => \countP_reg[0]_i_1_n_5\,
      O(1) => \countP_reg[0]_i_1_n_6\,
      O(0) => \countP_reg[0]_i_1_n_7\,
      S(3 downto 2) => countP_reg(3 downto 2),
      S(1) => \countP[0]_i_2_n_0\,
      S(0) => \countP[0]_i_3_n_0\
    );
\countP_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[8]_i_1_n_5\,
      Q => countP_reg(10),
      R => i_reset
    );
\countP_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[8]_i_1_n_4\,
      Q => countP_reg(11),
      R => i_reset
    );
\countP_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[12]_i_1_n_7\,
      Q => countP_reg(12),
      R => i_reset
    );
\countP_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[8]_i_1_n_0\,
      CO(3) => \countP_reg[12]_i_1_n_0\,
      CO(2) => \countP_reg[12]_i_1_n_1\,
      CO(1) => \countP_reg[12]_i_1_n_2\,
      CO(0) => \countP_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[12]_i_1_n_4\,
      O(2) => \countP_reg[12]_i_1_n_5\,
      O(1) => \countP_reg[12]_i_1_n_6\,
      O(0) => \countP_reg[12]_i_1_n_7\,
      S(3 downto 0) => countP_reg(15 downto 12)
    );
\countP_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[12]_i_1_n_6\,
      Q => countP_reg(13),
      R => i_reset
    );
\countP_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[12]_i_1_n_5\,
      Q => countP_reg(14),
      R => i_reset
    );
\countP_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[12]_i_1_n_4\,
      Q => countP_reg(15),
      R => i_reset
    );
\countP_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[16]_i_1_n_7\,
      Q => countP_reg(16),
      R => i_reset
    );
\countP_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[12]_i_1_n_0\,
      CO(3) => \countP_reg[16]_i_1_n_0\,
      CO(2) => \countP_reg[16]_i_1_n_1\,
      CO(1) => \countP_reg[16]_i_1_n_2\,
      CO(0) => \countP_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[16]_i_1_n_4\,
      O(2) => \countP_reg[16]_i_1_n_5\,
      O(1) => \countP_reg[16]_i_1_n_6\,
      O(0) => \countP_reg[16]_i_1_n_7\,
      S(3 downto 0) => countP_reg(19 downto 16)
    );
\countP_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[16]_i_1_n_6\,
      Q => countP_reg(17),
      R => i_reset
    );
\countP_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[16]_i_1_n_5\,
      Q => countP_reg(18),
      R => i_reset
    );
\countP_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[16]_i_1_n_4\,
      Q => countP_reg(19),
      R => i_reset
    );
\countP_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[0]_i_1_n_6\,
      Q => countP_reg(1),
      R => i_reset
    );
\countP_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[20]_i_1_n_7\,
      Q => countP_reg(20),
      R => i_reset
    );
\countP_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[16]_i_1_n_0\,
      CO(3) => \countP_reg[20]_i_1_n_0\,
      CO(2) => \countP_reg[20]_i_1_n_1\,
      CO(1) => \countP_reg[20]_i_1_n_2\,
      CO(0) => \countP_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[20]_i_1_n_4\,
      O(2) => \countP_reg[20]_i_1_n_5\,
      O(1) => \countP_reg[20]_i_1_n_6\,
      O(0) => \countP_reg[20]_i_1_n_7\,
      S(3 downto 0) => countP_reg(23 downto 20)
    );
\countP_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[20]_i_1_n_6\,
      Q => countP_reg(21),
      R => i_reset
    );
\countP_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[20]_i_1_n_5\,
      Q => countP_reg(22),
      R => i_reset
    );
\countP_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[20]_i_1_n_4\,
      Q => countP_reg(23),
      R => i_reset
    );
\countP_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[24]_i_1_n_7\,
      Q => countP_reg(24),
      R => i_reset
    );
\countP_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[20]_i_1_n_0\,
      CO(3) => \countP_reg[24]_i_1_n_0\,
      CO(2) => \countP_reg[24]_i_1_n_1\,
      CO(1) => \countP_reg[24]_i_1_n_2\,
      CO(0) => \countP_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[24]_i_1_n_4\,
      O(2) => \countP_reg[24]_i_1_n_5\,
      O(1) => \countP_reg[24]_i_1_n_6\,
      O(0) => \countP_reg[24]_i_1_n_7\,
      S(3 downto 0) => countP_reg(27 downto 24)
    );
\countP_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[24]_i_1_n_6\,
      Q => countP_reg(25),
      R => i_reset
    );
\countP_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[24]_i_1_n_5\,
      Q => countP_reg(26),
      R => i_reset
    );
\countP_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[24]_i_1_n_4\,
      Q => countP_reg(27),
      R => i_reset
    );
\countP_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[28]_i_1_n_7\,
      Q => countP_reg(28),
      R => i_reset
    );
\countP_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[24]_i_1_n_0\,
      CO(3) => \NLW_countP_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \countP_reg[28]_i_1_n_1\,
      CO(1) => \countP_reg[28]_i_1_n_2\,
      CO(0) => \countP_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[28]_i_1_n_4\,
      O(2) => \countP_reg[28]_i_1_n_5\,
      O(1) => \countP_reg[28]_i_1_n_6\,
      O(0) => \countP_reg[28]_i_1_n_7\,
      S(3 downto 0) => countP_reg(31 downto 28)
    );
\countP_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[28]_i_1_n_6\,
      Q => countP_reg(29),
      R => i_reset
    );
\countP_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[0]_i_1_n_5\,
      Q => countP_reg(2),
      R => i_reset
    );
\countP_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[28]_i_1_n_5\,
      Q => countP_reg(30),
      R => i_reset
    );
\countP_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[28]_i_1_n_4\,
      Q => countP_reg(31),
      R => i_reset
    );
\countP_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[0]_i_1_n_4\,
      Q => countP_reg(3),
      R => i_reset
    );
\countP_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[4]_i_1_n_7\,
      Q => countP_reg(4),
      R => i_reset
    );
\countP_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[0]_i_1_n_0\,
      CO(3) => \countP_reg[4]_i_1_n_0\,
      CO(2) => \countP_reg[4]_i_1_n_1\,
      CO(1) => \countP_reg[4]_i_1_n_2\,
      CO(0) => \countP_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[4]_i_1_n_4\,
      O(2) => \countP_reg[4]_i_1_n_5\,
      O(1) => \countP_reg[4]_i_1_n_6\,
      O(0) => \countP_reg[4]_i_1_n_7\,
      S(3 downto 0) => countP_reg(7 downto 4)
    );
\countP_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[4]_i_1_n_6\,
      Q => countP_reg(5),
      R => i_reset
    );
\countP_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[4]_i_1_n_5\,
      Q => countP_reg(6),
      R => i_reset
    );
\countP_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[4]_i_1_n_4\,
      Q => countP_reg(7),
      R => i_reset
    );
\countP_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[8]_i_1_n_7\,
      Q => countP_reg(8),
      R => i_reset
    );
\countP_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[4]_i_1_n_0\,
      CO(3) => \countP_reg[8]_i_1_n_0\,
      CO(2) => \countP_reg[8]_i_1_n_1\,
      CO(1) => \countP_reg[8]_i_1_n_2\,
      CO(0) => \countP_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[8]_i_1_n_4\,
      O(2) => \countP_reg[8]_i_1_n_5\,
      O(1) => \countP_reg[8]_i_1_n_6\,
      O(0) => \countP_reg[8]_i_1_n_7\,
      S(3 downto 0) => countP_reg(11 downto 8)
    );
\countP_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countP_reg[8]_i_1_n_6\,
      Q => countP_reg(9),
      R => i_reset
    );
\countU[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countU_reg(0),
      O => \countU[0]_i_2__1_n_0\
    );
\countU_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[0]_i_1__1_n_7\,
      Q => countU_reg(0),
      R => i_reset
    );
\countU_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countU_reg[0]_i_1__1_n_0\,
      CO(2) => \countU_reg[0]_i_1__1_n_1\,
      CO(1) => \countU_reg[0]_i_1__1_n_2\,
      CO(0) => \countU_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countU_reg[0]_i_1__1_n_4\,
      O(2) => \countU_reg[0]_i_1__1_n_5\,
      O(1) => \countU_reg[0]_i_1__1_n_6\,
      O(0) => \countU_reg[0]_i_1__1_n_7\,
      S(3 downto 1) => countU_reg(3 downto 1),
      S(0) => \countU[0]_i_2__1_n_0\
    );
\countU_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[8]_i_1__1_n_5\,
      Q => countU_reg(10),
      R => i_reset
    );
\countU_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[8]_i_1__1_n_4\,
      Q => countU_reg(11),
      R => i_reset
    );
\countU_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[12]_i_1__1_n_7\,
      Q => countU_reg(12),
      R => i_reset
    );
\countU_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[8]_i_1__1_n_0\,
      CO(3) => \countU_reg[12]_i_1__1_n_0\,
      CO(2) => \countU_reg[12]_i_1__1_n_1\,
      CO(1) => \countU_reg[12]_i_1__1_n_2\,
      CO(0) => \countU_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[12]_i_1__1_n_4\,
      O(2) => \countU_reg[12]_i_1__1_n_5\,
      O(1) => \countU_reg[12]_i_1__1_n_6\,
      O(0) => \countU_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => countU_reg(15 downto 12)
    );
\countU_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[12]_i_1__1_n_6\,
      Q => countU_reg(13),
      R => i_reset
    );
\countU_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[12]_i_1__1_n_5\,
      Q => countU_reg(14),
      R => i_reset
    );
\countU_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[12]_i_1__1_n_4\,
      Q => countU_reg(15),
      R => i_reset
    );
\countU_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[16]_i_1__1_n_7\,
      Q => countU_reg(16),
      R => i_reset
    );
\countU_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[12]_i_1__1_n_0\,
      CO(3 downto 1) => \NLW_countU_reg[16]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \countU_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_countU_reg[16]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \countU_reg[16]_i_1__1_n_6\,
      O(0) => \countU_reg[16]_i_1__1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => countU_reg(17 downto 16)
    );
\countU_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[16]_i_1__1_n_6\,
      Q => countU_reg(17),
      R => i_reset
    );
\countU_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[0]_i_1__1_n_6\,
      Q => countU_reg(1),
      R => i_reset
    );
\countU_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[0]_i_1__1_n_5\,
      Q => countU_reg(2),
      R => i_reset
    );
\countU_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[0]_i_1__1_n_4\,
      Q => countU_reg(3),
      R => i_reset
    );
\countU_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[4]_i_1__1_n_7\,
      Q => countU_reg(4),
      R => i_reset
    );
\countU_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[0]_i_1__1_n_0\,
      CO(3) => \countU_reg[4]_i_1__1_n_0\,
      CO(2) => \countU_reg[4]_i_1__1_n_1\,
      CO(1) => \countU_reg[4]_i_1__1_n_2\,
      CO(0) => \countU_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[4]_i_1__1_n_4\,
      O(2) => \countU_reg[4]_i_1__1_n_5\,
      O(1) => \countU_reg[4]_i_1__1_n_6\,
      O(0) => \countU_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => countU_reg(7 downto 4)
    );
\countU_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[4]_i_1__1_n_6\,
      Q => countU_reg(5),
      R => i_reset
    );
\countU_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[4]_i_1__1_n_5\,
      Q => countU_reg(6),
      R => i_reset
    );
\countU_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[4]_i_1__1_n_4\,
      Q => countU_reg(7),
      R => i_reset
    );
\countU_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[8]_i_1__1_n_7\,
      Q => countU_reg(8),
      R => i_reset
    );
\countU_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[4]_i_1__1_n_0\,
      CO(3) => \countU_reg[8]_i_1__1_n_0\,
      CO(2) => \countU_reg[8]_i_1__1_n_1\,
      CO(1) => \countU_reg[8]_i_1__1_n_2\,
      CO(0) => \countU_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[8]_i_1__1_n_4\,
      O(2) => \countU_reg[8]_i_1__1_n_5\,
      O(1) => \countU_reg[8]_i_1__1_n_6\,
      O(0) => \countU_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => countU_reg(11 downto 8)
    );
\countU_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => accu,
      D => \countU_reg[8]_i_1__1_n_6\,
      Q => countU_reg(9),
      R => i_reset
    );
\countV[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(0),
      O => \countV[0]_i_2__0_n_0\
    );
\countV_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[0]_i_1_n_7\,
      Q => countV_reg(0),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countV_reg[0]_i_1_n_0\,
      CO(2) => \countV_reg[0]_i_1_n_1\,
      CO(1) => \countV_reg[0]_i_1_n_2\,
      CO(0) => \countV_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countV_reg[0]_i_1_n_4\,
      O(2) => \countV_reg[0]_i_1_n_5\,
      O(1) => \countV_reg[0]_i_1_n_6\,
      O(0) => \countV_reg[0]_i_1_n_7\,
      S(3 downto 1) => countV_reg(3 downto 1),
      S(0) => \countV[0]_i_2__0_n_0\
    );
\countV_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[8]_i_1_n_5\,
      Q => countV_reg(10),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[8]_i_1_n_4\,
      Q => countV_reg(11),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[12]_i_1_n_7\,
      Q => countV_reg(12),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[8]_i_1_n_0\,
      CO(3) => \countV_reg[12]_i_1_n_0\,
      CO(2) => \countV_reg[12]_i_1_n_1\,
      CO(1) => \countV_reg[12]_i_1_n_2\,
      CO(0) => \countV_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[12]_i_1_n_4\,
      O(2) => \countV_reg[12]_i_1_n_5\,
      O(1) => \countV_reg[12]_i_1_n_6\,
      O(0) => \countV_reg[12]_i_1_n_7\,
      S(3 downto 0) => countV_reg(15 downto 12)
    );
\countV_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[12]_i_1_n_6\,
      Q => countV_reg(13),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[12]_i_1_n_5\,
      Q => countV_reg(14),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[12]_i_1_n_4\,
      Q => countV_reg(15),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[16]_i_1_n_7\,
      Q => countV_reg(16),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[12]_i_1_n_0\,
      CO(3) => \countV_reg[16]_i_1_n_0\,
      CO(2) => \countV_reg[16]_i_1_n_1\,
      CO(1) => \countV_reg[16]_i_1_n_2\,
      CO(0) => \countV_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[16]_i_1_n_4\,
      O(2) => \countV_reg[16]_i_1_n_5\,
      O(1) => \countV_reg[16]_i_1_n_6\,
      O(0) => \countV_reg[16]_i_1_n_7\,
      S(3 downto 0) => countV_reg(19 downto 16)
    );
\countV_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[16]_i_1_n_6\,
      Q => countV_reg(17),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[16]_i_1_n_5\,
      Q => countV_reg(18),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[16]_i_1_n_4\,
      Q => countV_reg(19),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[0]_i_1_n_6\,
      Q => countV_reg(1),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[20]_i_1_n_7\,
      Q => countV_reg(20),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[16]_i_1_n_0\,
      CO(3) => \countV_reg[20]_i_1_n_0\,
      CO(2) => \countV_reg[20]_i_1_n_1\,
      CO(1) => \countV_reg[20]_i_1_n_2\,
      CO(0) => \countV_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[20]_i_1_n_4\,
      O(2) => \countV_reg[20]_i_1_n_5\,
      O(1) => \countV_reg[20]_i_1_n_6\,
      O(0) => \countV_reg[20]_i_1_n_7\,
      S(3 downto 0) => countV_reg(23 downto 20)
    );
\countV_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[20]_i_1_n_6\,
      Q => countV_reg(21),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[20]_i_1_n_5\,
      Q => countV_reg(22),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[20]_i_1_n_4\,
      Q => countV_reg(23),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[24]_i_1_n_7\,
      Q => countV_reg(24),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[20]_i_1_n_0\,
      CO(3) => \countV_reg[24]_i_1_n_0\,
      CO(2) => \countV_reg[24]_i_1_n_1\,
      CO(1) => \countV_reg[24]_i_1_n_2\,
      CO(0) => \countV_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[24]_i_1_n_4\,
      O(2) => \countV_reg[24]_i_1_n_5\,
      O(1) => \countV_reg[24]_i_1_n_6\,
      O(0) => \countV_reg[24]_i_1_n_7\,
      S(3 downto 0) => countV_reg(27 downto 24)
    );
\countV_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[24]_i_1_n_6\,
      Q => countV_reg(25),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[24]_i_1_n_5\,
      Q => countV_reg(26),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[24]_i_1_n_4\,
      Q => countV_reg(27),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[28]_i_1_n_7\,
      Q => countV_reg(28),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[24]_i_1_n_0\,
      CO(3) => \NLW_countV_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \countV_reg[28]_i_1_n_1\,
      CO(1) => \countV_reg[28]_i_1_n_2\,
      CO(0) => \countV_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[28]_i_1_n_4\,
      O(2) => \countV_reg[28]_i_1_n_5\,
      O(1) => \countV_reg[28]_i_1_n_6\,
      O(0) => \countV_reg[28]_i_1_n_7\,
      S(3 downto 0) => countV_reg(31 downto 28)
    );
\countV_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[28]_i_1_n_6\,
      Q => countV_reg(29),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[0]_i_1_n_5\,
      Q => countV_reg(2),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[28]_i_1_n_5\,
      Q => countV_reg(30),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[28]_i_1_n_4\,
      Q => countV_reg(31),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[0]_i_1_n_4\,
      Q => countV_reg(3),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[4]_i_1_n_7\,
      Q => countV_reg(4),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[0]_i_1_n_0\,
      CO(3) => \countV_reg[4]_i_1_n_0\,
      CO(2) => \countV_reg[4]_i_1_n_1\,
      CO(1) => \countV_reg[4]_i_1_n_2\,
      CO(0) => \countV_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[4]_i_1_n_4\,
      O(2) => \countV_reg[4]_i_1_n_5\,
      O(1) => \countV_reg[4]_i_1_n_6\,
      O(0) => \countV_reg[4]_i_1_n_7\,
      S(3 downto 0) => countV_reg(7 downto 4)
    );
\countV_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[4]_i_1_n_6\,
      Q => countV_reg(5),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[4]_i_1_n_5\,
      Q => countV_reg(6),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[4]_i_1_n_4\,
      Q => countV_reg(7),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[8]_i_1_n_7\,
      Q => countV_reg(8),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[4]_i_1_n_0\,
      CO(3) => \countV_reg[8]_i_1_n_0\,
      CO(2) => \countV_reg[8]_i_1_n_1\,
      CO(1) => \countV_reg[8]_i_1_n_2\,
      CO(0) => \countV_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[8]_i_1_n_4\,
      O(2) => \countV_reg[8]_i_1_n_5\,
      O(1) => \countV_reg[8]_i_1_n_6\,
      O(0) => \countV_reg[8]_i_1_n_7\,
      S(3 downto 0) => countV_reg(11 downto 8)
    );
\countV_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg[8]_i_1_n_6\,
      Q => countV_reg(9),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_rep[0]_i_1_n_0\,
      Q => countV_reg_rep(0),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg_rep[3]_i_3_n_7\,
      Q => countV_reg_rep(1),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg_rep[3]_i_3_n_6\,
      Q => countV_reg_rep(2),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \countV_rep[3]_i_2_n_0\,
      D => \countV_reg_rep[3]_i_3_n_5\,
      Q => countV_reg_rep(3),
      R => \countV_rep[3]_i_1_n_0\
    );
\countV_reg_rep[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_countV_reg_rep[3]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \countV_reg_rep[3]_i_3_n_2\,
      CO(0) => \countV_reg_rep[3]_i_3_n_3\,
      CYINIT => countV_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_countV_reg_rep[3]_i_3_O_UNCONNECTED\(3),
      O(2) => \countV_reg_rep[3]_i_3_n_5\,
      O(1) => \countV_reg_rep[3]_i_3_n_6\,
      O(0) => \countV_reg_rep[3]_i_3_n_7\,
      S(3) => '0',
      S(2 downto 0) => countV_reg(3 downto 1)
    );
\countV_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(0),
      O => \countV_rep[0]_i_1_n_0\
    );
\countV_rep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => i_reset,
      I1 => \accu1__15\,
      I2 => \accu0__12\,
      I3 => ena,
      O => \countV_rep[3]_i_1_n_0\
    );
\countV_rep[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \accu0__12\,
      I1 => ena,
      O => \countV_rep[3]_i_2_n_0\
    );
done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \accu0__12\,
      I1 => ena,
      I2 => avg_done,
      O => done_i_1_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => done_i_1_n_0,
      Q => avg_done,
      R => i_reset
    );
\output_a[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => \accu0__12\,
      I2 => \accu1__15\,
      O => accu
    );
\output_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(0),
      Q => output_a(0),
      R => i_reset
    );
\output_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(10),
      Q => output_a(10),
      R => i_reset
    );
\output_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(11),
      Q => output_a(11),
      R => i_reset
    );
\output_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(12),
      Q => output_a(12),
      R => i_reset
    );
\output_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(13),
      Q => output_a(13),
      R => i_reset
    );
\output_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(14),
      Q => output_a(14),
      R => i_reset
    );
\output_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(15),
      Q => output_a(15),
      R => i_reset
    );
\output_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(16),
      Q => output_a(16),
      R => i_reset
    );
\output_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(17),
      Q => output_a(17),
      R => i_reset
    );
\output_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(1),
      Q => output_a(1),
      R => i_reset
    );
\output_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(2),
      Q => output_a(2),
      R => i_reset
    );
\output_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(3),
      Q => output_a(3),
      R => i_reset
    );
\output_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(4),
      Q => output_a(4),
      R => i_reset
    );
\output_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(5),
      Q => output_a(5),
      R => i_reset
    );
\output_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(6),
      Q => output_a(6),
      R => i_reset
    );
\output_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(7),
      Q => output_a(7),
      R => i_reset
    );
\output_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(8),
      Q => output_a(8),
      R => i_reset
    );
\output_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => countU_reg(9),
      Q => output_a(9),
      R => i_reset
    );
\output_d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0080FEFFAAAA"
    )
        port map (
      I0 => \output_d[0]_i_2_n_0\,
      I1 => \output_d[0]_i_3_n_0\,
      I2 => \^accu_reg[7]_0\(0),
      I3 => \^accu_reg[7]_0\(1),
      I4 => \output_d[1]_i_1_n_0\,
      I5 => \output_d[0]_i_4_n_0\,
      O => \output_d[0]_i_1_n_0\
    );
\output_d[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF10F10E8F70F708"
    )
        port map (
      I0 => \^accu_reg[7]_0\(1),
      I1 => \^accu_reg[7]_0\(2),
      I2 => \^accu_reg[7]_0\(3),
      I3 => \output_d[2]_i_3_n_0\,
      I4 => \output_d[3]_i_1_n_0\,
      I5 => \output_d[2]_i_2_n_0\,
      O => \output_d[0]_i_2_n_0\
    );
\output_d[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^accu_reg[7]_0\(1),
      I1 => \output_d[2]_i_2_n_0\,
      I2 => \^accu_reg[7]_0\(2),
      O => \output_d[0]_i_3_n_0\
    );
\output_d[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C396963C"
    )
        port map (
      I0 => \^accu_reg[7]_0\(1),
      I1 => \^accu_reg[7]_0\(3),
      I2 => \output_d[3]_i_1_n_0\,
      I3 => \^accu_reg[7]_0\(2),
      I4 => \output_d[2]_i_2_n_0\,
      O => \output_d[0]_i_4_n_0\
    );
\output_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E8E8AAE8E8E8E"
    )
        port map (
      I0 => \output_d[1]_i_2_n_0\,
      I1 => \output_d[1]_i_3_n_0\,
      I2 => \output_d[2]_i_2_n_0\,
      I3 => \output_d[1]_i_4_n_0\,
      I4 => \^accu_reg[7]_0\(1),
      I5 => \^accu_reg[7]_0\(2),
      O => \output_d[1]_i_1_n_0\
    );
\output_d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B34CDF20FB04CD32"
    )
        port map (
      I0 => \^accu_reg[7]_0\(2),
      I1 => \^accu_reg[7]_0\(4),
      I2 => \^accu_reg[7]_0\(3),
      I3 => \output_d[3]_i_4_n_0\,
      I4 => \output_d[4]_i_1_n_0\,
      I5 => \output_d[3]_i_1_n_0\,
      O => \output_d[1]_i_2_n_0\
    );
\output_d[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78871EE1"
    )
        port map (
      I0 => \^accu_reg[7]_0\(2),
      I1 => \^accu_reg[7]_0\(3),
      I2 => \output_d[4]_i_1_n_0\,
      I3 => \^accu_reg[7]_0\(4),
      I4 => \output_d[3]_i_1_n_0\,
      O => \output_d[1]_i_3_n_0\
    );
\output_d[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^accu_reg[7]_0\(3),
      I1 => \output_d[3]_i_1_n_0\,
      I2 => \^accu_reg[7]_0\(2),
      O => \output_d[1]_i_4_n_0\
    );
\output_d[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \output_d[2]_i_2_n_0\,
      O => \output_d[2]_i_1_n_0\
    );
\output_d[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FF00FF00FFEF"
    )
        port map (
      I0 => \output_d[2]_i_3_n_0\,
      I1 => \^accu_reg[7]_0\(3),
      I2 => \^accu_reg[7]_0\(2),
      I3 => \output_d[2]_i_4_n_0\,
      I4 => \output_d[3]_i_1_n_0\,
      I5 => \output_d[2]_i_5_n_0\,
      O => \output_d[2]_i_2_n_0\
    );
\output_d[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^accu_reg[7]_0\(3),
      I1 => \output_d[4]_i_1_n_0\,
      I2 => \^accu_reg[7]_0\(4),
      O => \output_d[2]_i_3_n_0\
    );
\output_d[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CB320DF04FB32CD"
    )
        port map (
      I0 => \^accu_reg[7]_0\(3),
      I1 => \^accu_reg[7]_0\(5),
      I2 => \^accu_reg[7]_0\(4),
      I3 => \output_d[4]_i_4_n_0\,
      I4 => \output_d[5]_i_1_n_0\,
      I5 => \output_d[4]_i_1_n_0\,
      O => \output_d[2]_i_4_n_0\
    );
\output_d[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78871EE1"
    )
        port map (
      I0 => \^accu_reg[7]_0\(3),
      I1 => \^accu_reg[7]_0\(4),
      I2 => \output_d[5]_i_1_n_0\,
      I3 => \^accu_reg[7]_0\(5),
      I4 => \output_d[4]_i_1_n_0\,
      O => \output_d[2]_i_5_n_0\
    );
\output_d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B2B0B2B2F2B2B2"
    )
        port map (
      I0 => \output_d[4]_i_1_n_0\,
      I1 => \output_d[3]_i_2_n_0\,
      I2 => \output_d[3]_i_3_n_0\,
      I3 => \output_d[3]_i_4_n_0\,
      I4 => \^accu_reg[7]_0\(3),
      I5 => \^accu_reg[7]_0\(4),
      O => \output_d[3]_i_1_n_0\
    );
\output_d[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778E11E"
    )
        port map (
      I0 => \^accu_reg[7]_0\(4),
      I1 => \^accu_reg[7]_0\(5),
      I2 => \output_d[6]_i_1_n_0\,
      I3 => \^accu_reg[7]_0\(6),
      I4 => \output_d[5]_i_1_n_0\,
      O => \output_d[3]_i_2_n_0\
    );
\output_d[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CB320DF04FB32CD"
    )
        port map (
      I0 => \^accu_reg[7]_0\(4),
      I1 => \^accu_reg[7]_0\(6),
      I2 => \^accu_reg[7]_0\(5),
      I3 => \output_d[5]_i_4_n_0\,
      I4 => \output_d[6]_i_1_n_0\,
      I5 => \output_d[5]_i_1_n_0\,
      O => \output_d[3]_i_3_n_0\
    );
\output_d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^accu_reg[7]_0\(4),
      I1 => \output_d[5]_i_1_n_0\,
      I2 => \^accu_reg[7]_0\(5),
      O => \output_d[3]_i_4_n_0\
    );
\output_d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E8A8E8EAE8E8E"
    )
        port map (
      I0 => \output_d[4]_i_2_n_0\,
      I1 => \output_d[5]_i_1_n_0\,
      I2 => \output_d[4]_i_3_n_0\,
      I3 => \output_d[4]_i_4_n_0\,
      I4 => \^accu_reg[7]_0\(4),
      I5 => \^accu_reg[7]_0\(5),
      O => \output_d[4]_i_1_n_0\
    );
\output_d[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEF4010F7FD0802"
    )
        port map (
      I0 => \^accu_reg[7]_0\(5),
      I1 => \output_d[7]_i_1_n_0\,
      I2 => \^accu_reg[7]_0\(6),
      I3 => \^accu_reg[7]_0\(7),
      I4 => \output_d[5]_i_3_n_0\,
      I5 => \output_d[6]_i_1_n_0\,
      O => \output_d[4]_i_2_n_0\
    );
\output_d[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"936CC936"
    )
        port map (
      I0 => \^accu_reg[7]_0\(5),
      I1 => \output_d[7]_i_1_n_0\,
      I2 => \^accu_reg[7]_0\(6),
      I3 => \^accu_reg[7]_0\(7),
      I4 => \output_d[6]_i_1_n_0\,
      O => \output_d[4]_i_3_n_0\
    );
\output_d[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^accu_reg[7]_0\(5),
      I1 => \output_d[6]_i_1_n_0\,
      I2 => \^accu_reg[7]_0\(6),
      O => \output_d[4]_i_4_n_0\
    );
\output_d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E8E8E8AAE8E8E8E"
    )
        port map (
      I0 => \output_d[5]_i_2_n_0\,
      I1 => \output_d[6]_i_1_n_0\,
      I2 => \output_d[5]_i_3_n_0\,
      I3 => \output_d[5]_i_4_n_0\,
      I4 => \^accu_reg[7]_0\(5),
      I5 => \^accu_reg[7]_0\(6),
      O => \output_d[5]_i_1_n_0\
    );
\output_d[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C3E3633EC6C3E36"
    )
        port map (
      I0 => \^accu_reg[7]_0\(6),
      I1 => accu_reg(9),
      I2 => accu_reg(8),
      I3 => accu_reg(10),
      I4 => accu_reg(11),
      I5 => \^accu_reg[7]_0\(7),
      O => \output_d[5]_i_2_n_0\
    );
\output_d[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD336CD32CC332CC"
    )
        port map (
      I0 => accu_reg(9),
      I1 => accu_reg(8),
      I2 => accu_reg(10),
      I3 => accu_reg(11),
      I4 => \^accu_reg[7]_0\(7),
      I5 => \^accu_reg[7]_0\(6),
      O => \output_d[5]_i_3_n_0\
    );
\output_d[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E0FE1F0A1E05E1F"
    )
        port map (
      I0 => accu_reg(9),
      I1 => accu_reg(8),
      I2 => accu_reg(10),
      I3 => accu_reg(11),
      I4 => \^accu_reg[7]_0\(6),
      I5 => \^accu_reg[7]_0\(7),
      O => \output_d[5]_i_4_n_0\
    );
\output_d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF2340DC3B0240DC"
    )
        port map (
      I0 => \^accu_reg[7]_0\(7),
      I1 => accu_reg(11),
      I2 => accu_reg(10),
      I3 => accu_reg(8),
      I4 => accu_reg(9),
      I5 => \^accu_reg[7]_0\(6),
      O => \output_d[6]_i_1_n_0\
    );
\output_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0B02C"
    )
        port map (
      I0 => \^accu_reg[7]_0\(7),
      I1 => accu_reg(11),
      I2 => accu_reg(10),
      I3 => accu_reg(8),
      I4 => accu_reg(9),
      O => \output_d[7]_i_1_n_0\
    );
\output_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[0]_i_1_n_0\,
      Q => \output_d_reg_n_0_[0]\,
      R => i_reset
    );
\output_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[1]_i_1_n_0\,
      Q => \output_d_reg_n_0_[1]\,
      R => i_reset
    );
\output_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[2]_i_1_n_0\,
      Q => \output_d_reg_n_0_[2]\,
      R => i_reset
    );
\output_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[3]_i_1_n_0\,
      Q => \output_d_reg_n_0_[3]\,
      R => i_reset
    );
\output_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[4]_i_1_n_0\,
      Q => \output_d_reg_n_0_[4]\,
      R => i_reset
    );
\output_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[5]_i_1_n_0\,
      Q => \output_d_reg_n_0_[5]\,
      R => i_reset
    );
\output_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[6]_i_1_n_0\,
      Q => \output_d_reg_n_0_[6]\,
      R => i_reset
    );
\output_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => accu,
      D => \output_d[7]_i_1_n_0\,
      Q => \output_d_reg_n_0_[7]\,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_clock_divider is
  port (
    delay_2Hz : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sensor_pulse_previous : out STD_LOGIC;
    sub_inch_counter : out STD_LOGIC;
    sensor_pulse_0 : out STD_LOGIC;
    i_reset : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    sensor_pulse : in STD_LOGIC;
    sensor_pulse_previous_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_clock_divider : entity is "clock_divider";
end telemetry_bot_top_level_controller_0_0_clock_divider;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_clock_divider is
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^delay_2hz\ : STD_LOGIC;
  signal s_clk_2Hz_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_clk_2Hz_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \s_clk_2Hz_counter0_carry__6_n_3\ : STD_LOGIC;
  signal s_clk_2Hz_counter0_carry_n_0 : STD_LOGIC;
  signal s_clk_2Hz_counter0_carry_n_1 : STD_LOGIC;
  signal s_clk_2Hz_counter0_carry_n_2 : STD_LOGIC;
  signal s_clk_2Hz_counter0_carry_n_3 : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_clk_2Hz_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal s_clk_2Hz_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_clk_2Hz_i_1_n_0 : STD_LOGIC;
  signal \NLW_s_clk_2Hz_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_s_clk_2Hz_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_sensor_proc.inch_counter[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \read_sensor_proc.sub_inch_counter[0]_i_2\ : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of s_clk_2Hz_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \s_clk_2Hz_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \sensor_distance_reg[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sensor_pulse_previous_i_1 : label is "soft_lutpair110";
begin
  delay_2Hz <= \^delay_2hz\;
\read_sensor_proc.inch_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^delay_2hz\,
      I1 => i_reset,
      O => sensor_pulse_previous
    );
\read_sensor_proc.sub_inch_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^delay_2hz\,
      I1 => sensor_pulse,
      O => sub_inch_counter
    );
s_clk_2Hz_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_clk_2Hz_counter0_carry_n_0,
      CO(2) => s_clk_2Hz_counter0_carry_n_1,
      CO(1) => s_clk_2Hz_counter0_carry_n_2,
      CO(0) => s_clk_2Hz_counter0_carry_n_3,
      CYINIT => s_clk_2Hz_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => s_clk_2Hz_counter(4 downto 1)
    );
\s_clk_2Hz_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => s_clk_2Hz_counter0_carry_n_0,
      CO(3) => \s_clk_2Hz_counter0_carry__0_n_0\,
      CO(2) => \s_clk_2Hz_counter0_carry__0_n_1\,
      CO(1) => \s_clk_2Hz_counter0_carry__0_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => s_clk_2Hz_counter(8 downto 5)
    );
\s_clk_2Hz_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_clk_2Hz_counter0_carry__0_n_0\,
      CO(3) => \s_clk_2Hz_counter0_carry__1_n_0\,
      CO(2) => \s_clk_2Hz_counter0_carry__1_n_1\,
      CO(1) => \s_clk_2Hz_counter0_carry__1_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => s_clk_2Hz_counter(12 downto 9)
    );
\s_clk_2Hz_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_clk_2Hz_counter0_carry__1_n_0\,
      CO(3) => \s_clk_2Hz_counter0_carry__2_n_0\,
      CO(2) => \s_clk_2Hz_counter0_carry__2_n_1\,
      CO(1) => \s_clk_2Hz_counter0_carry__2_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => s_clk_2Hz_counter(16 downto 13)
    );
\s_clk_2Hz_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_clk_2Hz_counter0_carry__2_n_0\,
      CO(3) => \s_clk_2Hz_counter0_carry__3_n_0\,
      CO(2) => \s_clk_2Hz_counter0_carry__3_n_1\,
      CO(1) => \s_clk_2Hz_counter0_carry__3_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => s_clk_2Hz_counter(20 downto 17)
    );
\s_clk_2Hz_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_clk_2Hz_counter0_carry__3_n_0\,
      CO(3) => \s_clk_2Hz_counter0_carry__4_n_0\,
      CO(2) => \s_clk_2Hz_counter0_carry__4_n_1\,
      CO(1) => \s_clk_2Hz_counter0_carry__4_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => s_clk_2Hz_counter(24 downto 21)
    );
\s_clk_2Hz_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_clk_2Hz_counter0_carry__4_n_0\,
      CO(3) => \s_clk_2Hz_counter0_carry__5_n_0\,
      CO(2) => \s_clk_2Hz_counter0_carry__5_n_1\,
      CO(1) => \s_clk_2Hz_counter0_carry__5_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => s_clk_2Hz_counter(28 downto 25)
    );
\s_clk_2Hz_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_clk_2Hz_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_s_clk_2Hz_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \s_clk_2Hz_counter0_carry__6_n_2\,
      CO(0) => \s_clk_2Hz_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_s_clk_2Hz_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => s_clk_2Hz_counter(31 downto 29)
    );
\s_clk_2Hz_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_clk_2Hz_counter(0),
      O => s_clk_2Hz_counter_0(0)
    );
\s_clk_2Hz_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(10),
      O => s_clk_2Hz_counter_0(10)
    );
\s_clk_2Hz_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(11),
      O => s_clk_2Hz_counter_0(11)
    );
\s_clk_2Hz_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(12),
      O => s_clk_2Hz_counter_0(12)
    );
\s_clk_2Hz_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => s_clk_2Hz_counter_0(13)
    );
\s_clk_2Hz_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => s_clk_2Hz_counter_0(14)
    );
\s_clk_2Hz_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => s_clk_2Hz_counter_0(15)
    );
\s_clk_2Hz_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => s_clk_2Hz_counter_0(16)
    );
\s_clk_2Hz_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => s_clk_2Hz_counter_0(17)
    );
\s_clk_2Hz_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => s_clk_2Hz_counter_0(18)
    );
\s_clk_2Hz_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => s_clk_2Hz_counter_0(19)
    );
\s_clk_2Hz_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => s_clk_2Hz_counter_0(1)
    );
\s_clk_2Hz_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => s_clk_2Hz_counter_0(20)
    );
\s_clk_2Hz_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => s_clk_2Hz_counter_0(21)
    );
\s_clk_2Hz_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => s_clk_2Hz_counter_0(22)
    );
\s_clk_2Hz_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => s_clk_2Hz_counter_0(23)
    );
\s_clk_2Hz_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => s_clk_2Hz_counter_0(24)
    );
\s_clk_2Hz_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => s_clk_2Hz_counter_0(25)
    );
\s_clk_2Hz_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => s_clk_2Hz_counter_0(26)
    );
\s_clk_2Hz_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => s_clk_2Hz_counter_0(27)
    );
\s_clk_2Hz_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => s_clk_2Hz_counter_0(28)
    );
\s_clk_2Hz_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => s_clk_2Hz_counter_0(29)
    );
\s_clk_2Hz_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(2),
      O => s_clk_2Hz_counter_0(2)
    );
\s_clk_2Hz_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => s_clk_2Hz_counter_0(30)
    );
\s_clk_2Hz_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => s_clk_2Hz_counter_0(31)
    );
\s_clk_2Hz_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => s_clk_2Hz_counter(11),
      I1 => s_clk_2Hz_counter(10),
      I2 => s_clk_2Hz_counter(8),
      I3 => s_clk_2Hz_counter(9),
      I4 => \s_clk_2Hz_counter[31]_i_6_n_0\,
      O => \s_clk_2Hz_counter[31]_i_2_n_0\
    );
\s_clk_2Hz_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_clk_2Hz_counter(2),
      I1 => s_clk_2Hz_counter(3),
      I2 => s_clk_2Hz_counter(0),
      I3 => s_clk_2Hz_counter(1),
      I4 => \s_clk_2Hz_counter[31]_i_7_n_0\,
      O => \s_clk_2Hz_counter[31]_i_3_n_0\
    );
\s_clk_2Hz_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => s_clk_2Hz_counter(26),
      I1 => s_clk_2Hz_counter(27),
      I2 => s_clk_2Hz_counter(25),
      I3 => s_clk_2Hz_counter(24),
      I4 => \s_clk_2Hz_counter[31]_i_8_n_0\,
      O => \s_clk_2Hz_counter[31]_i_4_n_0\
    );
\s_clk_2Hz_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => s_clk_2Hz_counter(18),
      I1 => s_clk_2Hz_counter(19),
      I2 => s_clk_2Hz_counter(16),
      I3 => s_clk_2Hz_counter(17),
      I4 => \s_clk_2Hz_counter[31]_i_9_n_0\,
      O => \s_clk_2Hz_counter[31]_i_5_n_0\
    );
\s_clk_2Hz_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => s_clk_2Hz_counter(12),
      I1 => s_clk_2Hz_counter(13),
      I2 => s_clk_2Hz_counter(15),
      I3 => s_clk_2Hz_counter(14),
      O => \s_clk_2Hz_counter[31]_i_6_n_0\
    );
\s_clk_2Hz_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_clk_2Hz_counter(4),
      I1 => s_clk_2Hz_counter(5),
      I2 => s_clk_2Hz_counter(6),
      I3 => s_clk_2Hz_counter(7),
      O => \s_clk_2Hz_counter[31]_i_7_n_0\
    );
\s_clk_2Hz_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_clk_2Hz_counter(29),
      I1 => s_clk_2Hz_counter(28),
      I2 => s_clk_2Hz_counter(31),
      I3 => s_clk_2Hz_counter(30),
      O => \s_clk_2Hz_counter[31]_i_8_n_0\
    );
\s_clk_2Hz_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => s_clk_2Hz_counter(20),
      I1 => s_clk_2Hz_counter(21),
      I2 => s_clk_2Hz_counter(23),
      I3 => s_clk_2Hz_counter(22),
      O => \s_clk_2Hz_counter[31]_i_9_n_0\
    );
\s_clk_2Hz_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => s_clk_2Hz_counter_0(3)
    );
\s_clk_2Hz_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(4),
      O => s_clk_2Hz_counter_0(4)
    );
\s_clk_2Hz_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => s_clk_2Hz_counter_0(5)
    );
\s_clk_2Hz_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(6),
      O => s_clk_2Hz_counter_0(6)
    );
\s_clk_2Hz_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(7),
      O => s_clk_2Hz_counter_0(7)
    );
\s_clk_2Hz_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(8),
      O => s_clk_2Hz_counter_0(8)
    );
\s_clk_2Hz_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => data0(9),
      O => s_clk_2Hz_counter_0(9)
    );
\s_clk_2Hz_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(0),
      Q => s_clk_2Hz_counter(0),
      S => i_reset
    );
\s_clk_2Hz_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(10),
      Q => s_clk_2Hz_counter(10),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(11),
      Q => s_clk_2Hz_counter(11),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(12),
      Q => s_clk_2Hz_counter(12),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(13),
      Q => s_clk_2Hz_counter(13),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(14),
      Q => s_clk_2Hz_counter(14),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(15),
      Q => s_clk_2Hz_counter(15),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(16),
      Q => s_clk_2Hz_counter(16),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(17),
      Q => s_clk_2Hz_counter(17),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(18),
      Q => s_clk_2Hz_counter(18),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(19),
      Q => s_clk_2Hz_counter(19),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(1),
      Q => s_clk_2Hz_counter(1),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(20),
      Q => s_clk_2Hz_counter(20),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(21),
      Q => s_clk_2Hz_counter(21),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(22),
      Q => s_clk_2Hz_counter(22),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(23),
      Q => s_clk_2Hz_counter(23),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(24),
      Q => s_clk_2Hz_counter(24),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(25),
      Q => s_clk_2Hz_counter(25),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(26),
      Q => s_clk_2Hz_counter(26),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(27),
      Q => s_clk_2Hz_counter(27),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(28),
      Q => s_clk_2Hz_counter(28),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(29),
      Q => s_clk_2Hz_counter(29),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(2),
      Q => s_clk_2Hz_counter(2),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(30),
      Q => s_clk_2Hz_counter(30),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(31),
      Q => s_clk_2Hz_counter(31),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(3),
      Q => s_clk_2Hz_counter(3),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(4),
      Q => s_clk_2Hz_counter(4),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(5),
      Q => s_clk_2Hz_counter(5),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(6),
      Q => s_clk_2Hz_counter(6),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(7),
      Q => s_clk_2Hz_counter(7),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(8),
      Q => s_clk_2Hz_counter(8),
      R => i_reset
    );
\s_clk_2Hz_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_counter_0(9),
      Q => s_clk_2Hz_counter(9),
      R => i_reset
    );
s_clk_2Hz_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \s_clk_2Hz_counter[31]_i_2_n_0\,
      I1 => \s_clk_2Hz_counter[31]_i_3_n_0\,
      I2 => \s_clk_2Hz_counter[31]_i_4_n_0\,
      I3 => \s_clk_2Hz_counter[31]_i_5_n_0\,
      I4 => \^delay_2hz\,
      O => s_clk_2Hz_i_1_n_0
    );
s_clk_2Hz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_clk_2Hz_i_1_n_0,
      Q => \^delay_2hz\,
      R => i_reset
    );
\sensor_distance_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i_reset,
      I1 => \^delay_2hz\,
      I2 => sensor_pulse,
      I3 => sensor_pulse_previous_reg,
      O => E(0)
    );
sensor_pulse_previous_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sensor_pulse,
      I1 => \^delay_2hz\,
      I2 => i_reset,
      I3 => sensor_pulse_previous_reg,
      O => sensor_pulse_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_inferred_bram_for_image is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    read_enable_input_bram : in STD_LOGIC;
    wea2_fsm : in STD_LOGIC;
    output_d1_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    read_enable_output_bram : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    \data_out_from_bram_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \accu_reg[3]\ : in STD_LOGIC;
    \accu_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \accu_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_clk : in STD_LOGIC;
    single_port_bram_reg_0_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    single_port_bram_reg_6_6_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_inferred_bram_for_image : entity is "inferred_bram_for_image";
end telemetry_bot_top_level_controller_0_0_inferred_bram_for_image;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_inferred_bram_for_image is
  signal \accu[0]_i_2_n_0\ : STD_LOGIC;
  signal \accu[0]_i_3_n_0\ : STD_LOGIC;
  signal \accu[0]_i_4_n_0\ : STD_LOGIC;
  signal \accu[0]_i_5_n_0\ : STD_LOGIC;
  signal \accu[4]_i_2_n_0\ : STD_LOGIC;
  signal \accu[4]_i_3_n_0\ : STD_LOGIC;
  signal \accu[4]_i_4_n_0\ : STD_LOGIC;
  signal \accu[4]_i_5_n_0\ : STD_LOGIC;
  signal \accu_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \accu_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \accu_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \accu_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \accu_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \accu_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \accu_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal bram1_dout : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal data_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal read_enable0_out : STD_LOGIC;
  signal single_port_bram_reg_0_0_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_0_i_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_0_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_1_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_4_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_5_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_5_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_6_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_1_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_1_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_2_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_1_2_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_3_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_1_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_6_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_7_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_1_7_n_35 : STD_LOGIC;
  signal single_port_bram_reg_2_0_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_0_i_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_0_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_1_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_4_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_5_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_5_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_6_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_3_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_1_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_2_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_3_2_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_3_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_3_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_6_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_7_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_3_7_n_35 : STD_LOGIC;
  signal single_port_bram_reg_4_0_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_0_i_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_0_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_1_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_4_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_5_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_5_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_6_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_5_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_1_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_2_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_5_2_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_3_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_5_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_6_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_7_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_5_7_n_35 : STD_LOGIC;
  signal single_port_bram_reg_6_0_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_0_i_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_0_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_1_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_4_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_5_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_5_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_6_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_7_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_1_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_2_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_7_2_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_3_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_7_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_6_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_7_i_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_7_7_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_mux_sel__7_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_mux_sel_n_0 : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \accu_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \accu_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \accu_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_out_from_bram_reg[7]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pixel_result[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pixel_result[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pixel_result[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pixel_result[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pixel_result[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pixel_result[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pixel_result[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pixel_result[7]_i_1\ : label is "soft_lutpair5";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of single_port_bram_reg_0_0 : label is 1936040;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of single_port_bram_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of single_port_bram_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of single_port_bram_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of single_port_bram_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of single_port_bram_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_1 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_1 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_2 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_2 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_3 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_3 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_4 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_4 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_5 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_5 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_6 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_6 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_7 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_7 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_0 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_0 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_1 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_1 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_2 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_2 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_3 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_3 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_4 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_4 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_5 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_5 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_6 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_6 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_7 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_7 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_0 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_0 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_0 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_2_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_1 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_1 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_2_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_2 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_2 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_2_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_3 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_3 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_2_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_4 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_4 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_2_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_5 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_5 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_2_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_6 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_6 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_2_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_7 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_7 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_2_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_0 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_0 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_3_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_1 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_1 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_3_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_2 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_2 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_3_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_3 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_3 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_3_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_4 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_4 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_3_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_5 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_5 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_3_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_6 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_6 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_3_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_7 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_7 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_3_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_0 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_0 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_0 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_4_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_1 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_1 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_4_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_2 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_2 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_4_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_3 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_3 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_4_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_4 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_4 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_4_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_5 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_5 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_4_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_6 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_6 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_4_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_7 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_7 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_4_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_0 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_0 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_5_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_1 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_1 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_5_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_2 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_2 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_5_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_3 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_3 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_5_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_4 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_4 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_5_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_5 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_5 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_5_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_6 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_6 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_5_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_7 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_7 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_5_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_0 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_0 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_0 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_6_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_1 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_1 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_6_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_2 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_2 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_6_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_3 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_3 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_6_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_4 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_4 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_6_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_5 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_5 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_6_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_6 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_6 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_6_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_7 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_7 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_6_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_0 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_0 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_0 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_7_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_1 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_1 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_1 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_7_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_2 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_2 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_2 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_7_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_3 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_3 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_3 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_7_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_4 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_4 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_4 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_7_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_5 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_5 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_5 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_7_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_6 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_6 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_6 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_7_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_7 : label is 1936040;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM1/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_7 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_7 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_7_7 : label is 7;
begin
  \data_out_reg[7]_0\(2 downto 0) <= \^data_out_reg[7]_0\(2 downto 0);
\accu[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bram1_dout(3),
      I1 => \accu_reg[7]\(3),
      O => \accu[0]_i_2_n_0\
    );
\accu[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bram1_dout(2),
      I1 => \accu_reg[7]\(2),
      O => \accu[0]_i_3_n_0\
    );
\accu[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(1),
      I1 => \accu_reg[7]\(1),
      O => \accu[0]_i_4_n_0\
    );
\accu[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(0),
      I1 => \accu_reg[7]\(0),
      O => \accu[0]_i_5_n_0\
    );
\accu[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(2),
      I1 => \accu_reg[7]\(7),
      O => \accu[4]_i_2_n_0\
    );
\accu[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bram1_dout(6),
      I1 => \accu_reg[7]\(6),
      O => \accu[4]_i_3_n_0\
    );
\accu[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bram1_dout(5),
      I1 => \accu_reg[7]\(5),
      O => \accu[4]_i_4_n_0\
    );
\accu[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bram1_dout(4),
      I1 => \accu_reg[7]\(4),
      O => \accu[4]_i_5_n_0\
    );
\accu_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_reg[0]_i_1_n_0\,
      CO(2) => \accu_reg[0]_i_1_n_1\,
      CO(1) => \accu_reg[0]_i_1_n_2\,
      CO(0) => \accu_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => bram1_dout(3 downto 2),
      DI(1 downto 0) => \^data_out_reg[7]_0\(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \accu[0]_i_2_n_0\,
      S(2) => \accu[0]_i_3_n_0\,
      S(1) => \accu[0]_i_4_n_0\,
      S(0) => \accu[0]_i_5_n_0\
    );
\accu_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_reg[0]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \accu_reg[4]_i_1_n_1\,
      CO(1) => \accu_reg[4]_i_1_n_2\,
      CO(0) => \accu_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^data_out_reg[7]_0\(2),
      DI(2 downto 0) => bram1_dout(6 downto 4),
      O(3 downto 0) => \data_out_reg[7]_2\(3 downto 0),
      S(3) => \accu[4]_i_2_n_0\,
      S(2) => \accu[4]_i_3_n_0\,
      S(1) => \accu[4]_i_4_n_0\,
      S(0) => \accu[4]_i_5_n_0\
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_0_n_35,
      I1 => single_port_bram_reg_5_0_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_0_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_0_n_35,
      O => data_out_reg(0)
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_1_n_35,
      I1 => single_port_bram_reg_5_1_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_1_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_1_n_35,
      O => data_out_reg(1)
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_2_n_35,
      I1 => single_port_bram_reg_5_2_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_2_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_2_n_35,
      O => data_out_reg(2)
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_3_n_35,
      I1 => single_port_bram_reg_5_3_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_3_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_3_n_35,
      O => data_out_reg(3)
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_4_n_35,
      I1 => single_port_bram_reg_5_4_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_4_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_4_n_35,
      O => data_out_reg(4)
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_5_n_35,
      I1 => single_port_bram_reg_5_5_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_5_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_5_n_35,
      O => data_out_reg(5)
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_6_n_35,
      I1 => single_port_bram_reg_5_6_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_6_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_6_n_35,
      O => data_out_reg(6)
    );
\data_out[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => read_enable_input_bram,
      I1 => wea2_fsm,
      O => read_enable0_out
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_7_n_35,
      I1 => single_port_bram_reg_5_7_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_7_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_7_n_35,
      O => data_out_reg(7)
    );
\data_out_from_bram_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(0),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(0),
      O => \data_out_reg[7]_1\(0)
    );
\data_out_from_bram_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(1),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(1),
      O => \data_out_reg[7]_1\(1)
    );
\data_out_from_bram_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => bram1_dout(2),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(2),
      O => \data_out_reg[7]_1\(2)
    );
\data_out_from_bram_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => bram1_dout(3),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(3),
      O => \data_out_reg[7]_1\(3)
    );
\data_out_from_bram_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => bram1_dout(4),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(4),
      O => \data_out_reg[7]_1\(4)
    );
\data_out_from_bram_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => bram1_dout(5),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(5),
      O => \data_out_reg[7]_1\(5)
    );
\data_out_from_bram_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => bram1_dout(6),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(6),
      O => \data_out_reg[7]_1\(6)
    );
\data_out_from_bram_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(2),
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      I4 => \data_out_from_bram_reg_reg[7]\(7),
      O => \data_out_reg[7]_1\(7)
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(0),
      Q => \^data_out_reg[7]_0\(0),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(1),
      Q => \^data_out_reg[7]_0\(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(2),
      Q => bram1_dout(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(3),
      Q => bram1_dout(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(4),
      Q => bram1_dout(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(5),
      Q => bram1_dout(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(6),
      Q => bram1_dout(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable0_out,
      D => data_out_reg(7),
      Q => \^data_out_reg[7]_0\(2),
      R => '0'
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(2),
      I1 => \accu_reg[3]\,
      I2 => bram1_dout(5),
      I3 => \accu_reg[11]\(5),
      O => \data_out_reg[7]_3\(3)
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => bram1_dout(6),
      I1 => \accu_reg[3]\,
      I2 => bram1_dout(4),
      I3 => \accu_reg[11]\(4),
      O => \data_out_reg[7]_3\(2)
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => bram1_dout(5),
      I1 => \accu_reg[3]\,
      I2 => bram1_dout(3),
      I3 => \accu_reg[11]\(3),
      O => \data_out_reg[7]_3\(1)
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => bram1_dout(4),
      I1 => \accu_reg[3]\,
      I2 => bram1_dout(2),
      I3 => \accu_reg[11]\(2),
      O => \data_out_reg[7]_3\(0)
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(2),
      I1 => \accu_reg[3]\,
      I2 => bram1_dout(6),
      I3 => \accu_reg[11]\(6),
      O => \data_out_reg[7]_4\(0)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => bram1_dout(3),
      I1 => \accu_reg[3]\,
      I2 => \^data_out_reg[7]_0\(1),
      I3 => \accu_reg[11]\(1),
      O => \data_out_reg[3]_0\(1)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D12E"
    )
        port map (
      I0 => bram1_dout(2),
      I1 => \accu_reg[3]\,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \accu_reg[11]\(0),
      O => \data_out_reg[3]_0\(0)
    );
output_d1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => output_d1_carry(7),
      I1 => \^data_out_reg[7]_0\(2),
      I2 => output_d1_carry(6),
      I3 => bram1_dout(6),
      O => DI(3)
    );
output_d1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => output_d1_carry(5),
      I1 => bram1_dout(5),
      I2 => output_d1_carry(4),
      I3 => bram1_dout(4),
      O => DI(2)
    );
output_d1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => output_d1_carry(3),
      I1 => bram1_dout(3),
      I2 => output_d1_carry(2),
      I3 => bram1_dout(2),
      O => DI(1)
    );
output_d1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => output_d1_carry(1),
      I1 => \^data_out_reg[7]_0\(1),
      I2 => output_d1_carry(0),
      I3 => \^data_out_reg[7]_0\(0),
      O => DI(0)
    );
output_d1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(2),
      I1 => output_d1_carry(7),
      I2 => bram1_dout(6),
      I3 => output_d1_carry(6),
      O => S(3)
    );
output_d1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bram1_dout(5),
      I1 => output_d1_carry(5),
      I2 => bram1_dout(4),
      I3 => output_d1_carry(4),
      O => S(2)
    );
output_d1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bram1_dout(3),
      I1 => output_d1_carry(3),
      I2 => bram1_dout(2),
      I3 => output_d1_carry(2),
      O => S(1)
    );
output_d1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(1),
      I1 => output_d1_carry(1),
      I2 => \^data_out_reg[7]_0\(0),
      I3 => output_d1_carry(0),
      O => S(0)
    );
\pixel_result[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(0),
      O => D(0)
    );
\pixel_result[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(1),
      O => D(1)
    );
\pixel_result[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram1_dout(2),
      O => D(2)
    );
\pixel_result[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram1_dout(3),
      O => D(3)
    );
\pixel_result[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram1_dout(4),
      O => D(4)
    );
\pixel_result[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram1_dout(5),
      O => D(5)
    );
\pixel_result[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bram1_dout(6),
      O => D(6)
    );
\pixel_result[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out_reg[7]_0\(2),
      O => D(7)
    );
single_port_bram_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_0_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => single_port_bram_reg_0_0_i_1_n_0
    );
single_port_bram_reg_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_0_0_i_2_n_0
    );
single_port_bram_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_0_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_0_1_i_1_n_0
    );
single_port_bram_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_1_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_1_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_0_5_i_1_n_0
    );
single_port_bram_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_0_6_i_1_n_0
    );
single_port_bram_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_0_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_0_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_1_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_1_2_i_1_n_0
    );
single_port_bram_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_1_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_1_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_1_3_i_1_n_0
    );
single_port_bram_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_1_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_1_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_0_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_0_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_0_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_1_7_i_1_n_0,
      WEA(2) => single_port_bram_reg_1_7_i_1_n_0,
      WEA(1) => single_port_bram_reg_1_7_i_1_n_0,
      WEA(0) => single_port_bram_reg_1_7_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_1_7_i_1_n_0
    );
single_port_bram_reg_2_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_2_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => single_port_bram_reg_2_0_i_1_n_0
    );
single_port_bram_reg_2_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_2_0_i_2_n_0
    );
single_port_bram_reg_2_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_2_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_2_1_i_1_n_0
    );
single_port_bram_reg_2_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_3_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_3_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_2_5_i_1_n_0
    );
single_port_bram_reg_2_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_2_6_i_1_n_0
    );
single_port_bram_reg_2_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_2_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_2_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_3_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_3_2_i_1_n_0
    );
single_port_bram_reg_3_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_3_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_3_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_3_3_i_1_n_0
    );
single_port_bram_reg_3_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_3_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_3_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_2_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_2_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_2_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_3_7_i_1_n_0,
      WEA(2) => single_port_bram_reg_3_7_i_1_n_0,
      WEA(1) => single_port_bram_reg_3_7_i_1_n_0,
      WEA(0) => single_port_bram_reg_3_7_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(17),
      I2 => Q(16),
      O => single_port_bram_reg_3_7_i_1_n_0
    );
single_port_bram_reg_4_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_4_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => single_port_bram_reg_4_0_i_1_n_0
    );
single_port_bram_reg_4_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_4_0_i_2_n_0
    );
single_port_bram_reg_4_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_4_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_4_1_i_1_n_0
    );
single_port_bram_reg_4_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_5_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_5_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_4_5_i_1_n_0
    );
single_port_bram_reg_4_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_4_6_i_1_n_0
    );
single_port_bram_reg_4_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_4_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_4_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_5_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_5_2_i_1_n_0
    );
single_port_bram_reg_5_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_5_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_5_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_5_3_i_1_n_0
    );
single_port_bram_reg_5_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_5_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_5_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_4_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_4_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_4_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_5_7_i_1_n_0,
      WEA(2) => single_port_bram_reg_5_7_i_1_n_0,
      WEA(1) => single_port_bram_reg_5_7_i_1_n_0,
      WEA(0) => single_port_bram_reg_5_7_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_5_7_i_1_n_0
    );
single_port_bram_reg_6_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_6_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => single_port_bram_reg_6_0_i_1_n_0
    );
single_port_bram_reg_6_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_6_0_i_2_n_0
    );
single_port_bram_reg_6_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_6_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_6_1_i_1_n_0
    );
single_port_bram_reg_6_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_7_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_7_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_6_5_i_1_n_0
    );
single_port_bram_reg_6_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_6_6_i_1_n_0
    );
single_port_bram_reg_6_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(2) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(1) => single_port_bram_reg_6_0_i_2_n_0,
      WEA(0) => single_port_bram_reg_6_0_i_2_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_1_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_1_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(2) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(1) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_7_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_7_2_i_1_n_0
    );
single_port_bram_reg_7_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_7_2_i_1_n_0,
      WEA(0) => single_port_bram_reg_7_2_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_7_3_i_1_n_0
    );
single_port_bram_reg_7_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(2) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(1) => single_port_bram_reg_7_3_i_1_n_0,
      WEA(0) => single_port_bram_reg_7_3_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_5_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_5_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(2) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(1) => single_port_bram_reg_6_6_i_1_n_0,
      WEA(0) => single_port_bram_reg_6_6_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_0_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => single_port_bram_reg_6_0_i_1_n_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED,
      WEA(3) => single_port_bram_reg_7_7_i_1_n_0,
      WEA(2) => single_port_bram_reg_7_7_i_1_n_0,
      WEA(1) => single_port_bram_reg_7_7_i_1_n_0,
      WEA(0) => single_port_bram_reg_7_7_i_1_n_0,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => Q(16),
      I2 => Q(17),
      O => single_port_bram_reg_7_7_i_1_n_0
    );
single_port_bram_reg_mux_sel: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(17),
      Q => single_port_bram_reg_mux_sel_n_0,
      R => '0'
    );
\single_port_bram_reg_mux_sel__7\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(16),
      Q => \single_port_bram_reg_mux_sel__7_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \telemetry_bot_top_level_controller_0_0_inferred_bram_for_image__parameterized1\ is
  port (
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    i_clk : in STD_LOGIC;
    single_port_bram_reg_7_7_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    single_port_bram_reg_6_6_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea2_fsm : in STD_LOGIC;
    write_enable_output_bram : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \telemetry_bot_top_level_controller_0_0_inferred_bram_for_image__parameterized1\ : entity is "inferred_bram_for_image";
end \telemetry_bot_top_level_controller_0_0_inferred_bram_for_image__parameterized1\;

architecture STRUCTURE of \telemetry_bot_top_level_controller_0_0_inferred_bram_for_image__parameterized1\ is
  signal data_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \single_port_bram_reg_0_0_i_1__0_n_0\ : STD_LOGIC;
  signal \single_port_bram_reg_0_0_i_2__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_0_0_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_0_1_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_0_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_4_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_0_5_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_0_6_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_0_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_0_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_1_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_1_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_1_2_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_1_2_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_1_3_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_1_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_1_6_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_1_7_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_1_7_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_2_0_i_1__0_n_0\ : STD_LOGIC;
  signal \single_port_bram_reg_2_0_i_2__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_2_0_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_2_1_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_2_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_4_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_2_5_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_2_5_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_2_6_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_2_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_2_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_3_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_1_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_3_2_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_3_2_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_3_3_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_3_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_3_6_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_3_7_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_3_7_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_4_0_i_1__0_n_0\ : STD_LOGIC;
  signal \single_port_bram_reg_4_0_i_2__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_4_0_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_4_1_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_4_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_4_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_4_5_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_4_5_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_4_6_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_4_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_4_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_5_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_1_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_5_2_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_5_2_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_5_3_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_5_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_5_6_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_5_7_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_5_7_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_6_0_i_1__0_n_0\ : STD_LOGIC;
  signal \single_port_bram_reg_6_0_i_2__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_6_0_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_6_1_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_6_1_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_2_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_3_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_4_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_6_5_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_6_5_n_0 : STD_LOGIC;
  signal \single_port_bram_reg_6_6_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_6_6_n_0 : STD_LOGIC;
  signal single_port_bram_reg_6_7_n_0 : STD_LOGIC;
  signal single_port_bram_reg_7_0_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_1_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_7_2_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_7_2_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_7_3_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_7_3_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_4_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_5_n_35 : STD_LOGIC;
  signal single_port_bram_reg_7_6_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_7_7_i_1__0_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_7_7_n_35 : STD_LOGIC;
  signal \single_port_bram_reg_mux_sel__7_n_0\ : STD_LOGIC;
  signal single_port_bram_reg_mux_sel_n_0 : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of single_port_bram_reg_0_0 : label is 1920008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of single_port_bram_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of single_port_bram_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of single_port_bram_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of single_port_bram_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of single_port_bram_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_1 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_1 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_2 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_2 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_3 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_3 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_4 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_4 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_5 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_5 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_6 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_6 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_0_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_0_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_0_7 : label is 0;
  attribute ram_addr_end of single_port_bram_reg_0_7 : label is 32767;
  attribute ram_offset of single_port_bram_reg_0_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_0_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_0 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_0 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_1 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_1 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_2 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_2 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_3 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_3 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_4 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_4 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_5 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_5 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_6 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_6 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_1_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_1_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_1_7 : label is 32768;
  attribute ram_addr_end of single_port_bram_reg_1_7 : label is 65535;
  attribute ram_offset of single_port_bram_reg_1_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_1_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_0 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_0 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_0 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_2_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_1 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_1 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_2_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_2 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_2 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_2_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_3 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_3 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_2_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_4 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_4 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_2_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_5 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_5 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_2_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_6 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_6 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_2_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_2_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_2_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_2_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_2_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_2_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_2_7 : label is 65536;
  attribute ram_addr_end of single_port_bram_reg_2_7 : label is 98303;
  attribute ram_offset of single_port_bram_reg_2_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_2_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_2_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_0 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_0 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_3_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_1 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_1 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_3_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_2 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_2 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_3_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_3 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_3 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_3_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_4 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_4 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_3_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_5 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_5 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_3_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_6 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_6 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_3_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_3_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_3_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_3_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_3_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_3_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_3_7 : label is 98304;
  attribute ram_addr_end of single_port_bram_reg_3_7 : label is 131071;
  attribute ram_offset of single_port_bram_reg_3_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_3_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_3_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_0 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_0 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_0 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_4_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_1 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_1 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_4_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_2 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_2 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_4_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_3 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_3 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_4_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_4 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_4 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_4_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_5 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_5 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_4_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_6 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_6 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_4_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_4_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_4_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_4_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_4_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_4_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_4_7 : label is 131072;
  attribute ram_addr_end of single_port_bram_reg_4_7 : label is 163839;
  attribute ram_offset of single_port_bram_reg_4_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_4_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_4_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_0 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_0 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_5_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_1 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_1 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_5_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_2 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_2 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_5_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_3 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_3 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_5_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_4 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_4 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_5_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_5 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_5 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_5_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_6 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_6 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_5_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_5_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_5_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_5_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_5_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_5_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_5_7 : label is 163840;
  attribute ram_addr_end of single_port_bram_reg_5_7 : label is 196607;
  attribute ram_offset of single_port_bram_reg_5_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_5_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_5_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_0 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_0 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_0 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_6_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_1 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_1 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_1 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_6_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_2 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_2 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_2 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_6_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_3 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_3 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_3 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_6_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_4 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_4 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_4 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_6_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_5 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_5 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_5 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_6_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_6 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_6 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_6 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_6_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_6_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_6_7 : label is "";
  attribute RTL_RAM_BITS of single_port_bram_reg_6_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_6_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_6_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_6_7 : label is 196608;
  attribute ram_addr_end of single_port_bram_reg_6_7 : label is 229375;
  attribute ram_offset of single_port_bram_reg_6_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_6_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_6_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_0 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_0 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_0 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_0 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_0 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_0 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_0 : label is 0;
  attribute ram_slice_end of single_port_bram_reg_7_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_1 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_1 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_1 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_1 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_1 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_1 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_1 : label is 1;
  attribute ram_slice_end of single_port_bram_reg_7_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_2 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_2 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_2 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_2 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_2 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_2 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_2 : label is 2;
  attribute ram_slice_end of single_port_bram_reg_7_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_3 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_3 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_3 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_3 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_3 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_3 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_3 : label is 3;
  attribute ram_slice_end of single_port_bram_reg_7_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_4 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_4 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_4 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_4 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_4 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_4 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_4 : label is 4;
  attribute ram_slice_end of single_port_bram_reg_7_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_5 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_5 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_5 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_5 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_5 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_5 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_5 : label is 5;
  attribute ram_slice_end of single_port_bram_reg_7_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_6 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_6 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_6 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_6 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_6 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_6 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_6 : label is 6;
  attribute ram_slice_end of single_port_bram_reg_7_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of single_port_bram_reg_7_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of single_port_bram_reg_7_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of single_port_bram_reg_7_7 : label is 1920008;
  attribute RTL_RAM_NAME of single_port_bram_reg_7_7 : label is "U0/image_rx_tx_with_filter_instance/top_level_filter_fsm_instance/BRAM2/single_port_bram";
  attribute RTL_RAM_TYPE of single_port_bram_reg_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of single_port_bram_reg_7_7 : label is 229376;
  attribute ram_addr_end of single_port_bram_reg_7_7 : label is 262143;
  attribute ram_offset of single_port_bram_reg_7_7 : label is 0;
  attribute ram_slice_begin of single_port_bram_reg_7_7 : label is 7;
  attribute ram_slice_end of single_port_bram_reg_7_7 : label is 7;
begin
\data_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_0_n_35,
      I1 => single_port_bram_reg_5_0_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_0_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_0_n_35,
      O => data_out_reg(0)
    );
\data_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_1_n_35,
      I1 => single_port_bram_reg_5_1_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_1_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_1_n_35,
      O => data_out_reg(1)
    );
\data_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_2_n_35,
      I1 => single_port_bram_reg_5_2_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_2_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_2_n_35,
      O => data_out_reg(2)
    );
\data_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_3_n_35,
      I1 => single_port_bram_reg_5_3_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_3_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_3_n_35,
      O => data_out_reg(3)
    );
\data_out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_4_n_35,
      I1 => single_port_bram_reg_5_4_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_4_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_4_n_35,
      O => data_out_reg(4)
    );
\data_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_5_n_35,
      I1 => single_port_bram_reg_5_5_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_5_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_5_n_35,
      O => data_out_reg(5)
    );
\data_out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_6_n_35,
      I1 => single_port_bram_reg_5_6_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_6_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_6_n_35,
      O => data_out_reg(6)
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => single_port_bram_reg_7_7_n_35,
      I1 => single_port_bram_reg_5_7_n_35,
      I2 => single_port_bram_reg_mux_sel_n_0,
      I3 => single_port_bram_reg_3_7_n_35,
      I4 => \single_port_bram_reg_mux_sel__7_n_0\,
      I5 => single_port_bram_reg_1_7_n_35,
      O => data_out_reg(7)
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(0),
      Q => \data_out_reg[7]_0\(0),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(1),
      Q => \data_out_reg[7]_0\(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(2),
      Q => \data_out_reg[7]_0\(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(3),
      Q => \data_out_reg[7]_0\(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(4),
      Q => \data_out_reg[7]_0\(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(5),
      Q => \data_out_reg[7]_0\(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(6),
      Q => \data_out_reg[7]_0\(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => read_enable_output_bram,
      D => data_out_reg(7),
      Q => \data_out_reg[7]_0\(7),
      R => '0'
    );
single_port_bram_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \single_port_bram_reg_0_0_i_1__0_n_0\
    );
\single_port_bram_reg_0_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_0_0_i_2__0_n_0\
    );
single_port_bram_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_0_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_0_1_i_1__0_n_0\
    );
single_port_bram_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_0_5_i_1__0_n_0\
    );
single_port_bram_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_0_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_0_6_i_1__0_n_0\
    );
single_port_bram_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_0_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_1_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_1_2_i_1__0_n_0\
    );
single_port_bram_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_1_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_1_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_1_3_i_1__0_n_0\
    );
single_port_bram_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_1_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_0_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_1_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_0_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_1_7_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_1_7_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_1_7_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_1_7_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_1_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_1_7_i_1__0_n_0\
    );
single_port_bram_reg_2_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_2_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      O => \single_port_bram_reg_2_0_i_1__0_n_0\
    );
\single_port_bram_reg_2_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_2_0_i_2__0_n_0\
    );
single_port_bram_reg_2_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_2_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_2_1_i_1__0_n_0\
    );
single_port_bram_reg_2_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_2_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_2_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_2_5_i_1__0_n_0\
    );
single_port_bram_reg_2_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_2_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_2_6_i_1__0_n_0\
    );
single_port_bram_reg_2_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_2_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_2_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_2_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_2_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_2_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_2_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_2_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_2_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_2_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_2_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_2_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_2_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_2_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_3_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_3_2_i_1__0_n_0\
    );
single_port_bram_reg_3_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_3_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_3_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_3_3_i_1__0_n_0\
    );
single_port_bram_reg_3_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_3_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_2_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_3_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_2_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_3_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_3_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_3_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_3_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_3_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_3_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_3_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_3_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_3_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_3_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_2_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_3_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_3_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_3_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_3_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_3_7_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_3_7_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_3_7_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_3_7_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_3_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(17),
      I3 => Q(16),
      O => \single_port_bram_reg_3_7_i_1__0_n_0\
    );
single_port_bram_reg_4_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_4_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \single_port_bram_reg_4_0_i_1__0_n_0\
    );
\single_port_bram_reg_4_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_4_0_i_2__0_n_0\
    );
single_port_bram_reg_4_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_4_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_4_1_i_1__0_n_0\
    );
single_port_bram_reg_4_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_4_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_4_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_4_5_i_1__0_n_0\
    );
single_port_bram_reg_4_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_4_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_4_6_i_1__0_n_0\
    );
single_port_bram_reg_4_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_4_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_4_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_4_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_4_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_4_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_4_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_4_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_4_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_4_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_4_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_4_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_4_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_4_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_5_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_5_2_i_1__0_n_0\
    );
single_port_bram_reg_5_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_5_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_5_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_5_3_i_1__0_n_0\
    );
single_port_bram_reg_5_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_5_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_4_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_5_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_4_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_5_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_5_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_5_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_5_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_5_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_5_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_5_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_5_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_5_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_5_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_4_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_5_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_5_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_5_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_5_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_5_7_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_5_7_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_5_7_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_5_7_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_5_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_5_7_i_1__0_n_0\
    );
single_port_bram_reg_6_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_0_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_6_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(17),
      I1 => Q(16),
      O => \single_port_bram_reg_6_0_i_1__0_n_0\
    );
\single_port_bram_reg_6_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_6_0_i_2__0_n_0\
    );
single_port_bram_reg_6_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_1_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_6_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_6_1_i_1__0_n_0\
    );
single_port_bram_reg_6_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_2_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_3_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_4_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_6_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_5_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_6_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_6_5_i_1__0_n_0\
    );
single_port_bram_reg_6_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_6_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_6_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_6_6_i_1__0_n_0\
    );
single_port_bram_reg_6_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => single_port_bram_reg_6_7_n_0,
      CASCADEOUTB => NLW_single_port_bram_reg_6_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_6_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_6_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_single_port_bram_reg_6_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_6_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_6_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_6_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_6_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_6_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_6_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_6_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_6_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_0_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_0_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_0_i_2__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_1_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_1_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_1_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => Q(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_2_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_2_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_7_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_7_2_i_1__0_n_0\
    );
single_port_bram_reg_7_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_3_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_3_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_7_2_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_7_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_7_3_i_1__0_n_0\
    );
single_port_bram_reg_7_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_4_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_4_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_7_3_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_5_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_5_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_5_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_6_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_6_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_6_6_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
single_port_bram_reg_7_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => single_port_bram_reg_6_6_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => single_port_bram_reg_6_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_single_port_bram_reg_7_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_single_port_bram_reg_7_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => i_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_single_port_bram_reg_7_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => single_port_bram_reg_7_7_0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_single_port_bram_reg_7_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_single_port_bram_reg_7_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => single_port_bram_reg_7_7_n_35,
      DOBDO(31 downto 0) => NLW_single_port_bram_reg_7_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_single_port_bram_reg_7_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_single_port_bram_reg_7_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_single_port_bram_reg_7_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \single_port_bram_reg_6_0_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => NLW_single_port_bram_reg_7_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_single_port_bram_reg_7_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_single_port_bram_reg_7_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_single_port_bram_reg_7_7_SBITERR_UNCONNECTED,
      WEA(3) => \single_port_bram_reg_7_7_i_1__0_n_0\,
      WEA(2) => \single_port_bram_reg_7_7_i_1__0_n_0\,
      WEA(1) => \single_port_bram_reg_7_7_i_1__0_n_0\,
      WEA(0) => \single_port_bram_reg_7_7_i_1__0_n_0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\single_port_bram_reg_7_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => wea2_fsm,
      I1 => write_enable_output_bram,
      I2 => Q(16),
      I3 => Q(17),
      O => \single_port_bram_reg_7_7_i_1__0_n_0\
    );
single_port_bram_reg_mux_sel: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(17),
      Q => single_port_bram_reg_mux_sel_n_0,
      R => '0'
    );
\single_port_bram_reg_mux_sel__7\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => Q(16),
      Q => \single_port_bram_reg_mux_sel__7_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_inversion_filter is
  port (
    inv_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr0_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \output_a_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \addr0_reg[15]_0\ : out STD_LOGIC;
    \addr0_reg[15]_1\ : out STD_LOGIC;
    \addr0_reg[14]_0\ : out STD_LOGIC;
    \addr0_reg[14]_1\ : out STD_LOGIC;
    \addr0_reg[13]_0\ : out STD_LOGIC;
    \addr0_reg[13]_1\ : out STD_LOGIC;
    \addr0_reg[12]_0\ : out STD_LOGIC;
    \addr0_reg[12]_1\ : out STD_LOGIC;
    \addr0_reg[11]_0\ : out STD_LOGIC;
    \addr0_reg[11]_1\ : out STD_LOGIC;
    \addr0_reg[10]_0\ : out STD_LOGIC;
    \addr0_reg[10]_1\ : out STD_LOGIC;
    \addr0_reg[9]_0\ : out STD_LOGIC;
    \addr0_reg[9]_1\ : out STD_LOGIC;
    \addr0_reg[8]_0\ : out STD_LOGIC;
    \addr0_reg[8]_1\ : out STD_LOGIC;
    \addr0_reg[7]_0\ : out STD_LOGIC;
    \addr0_reg[7]_1\ : out STD_LOGIC;
    \addr0_reg[6]_0\ : out STD_LOGIC;
    \addr0_reg[6]_1\ : out STD_LOGIC;
    \addr0_reg[5]_0\ : out STD_LOGIC;
    \addr0_reg[5]_1\ : out STD_LOGIC;
    \addr0_reg[4]_0\ : out STD_LOGIC;
    \addr0_reg[4]_1\ : out STD_LOGIC;
    \addr0_reg[3]_0\ : out STD_LOGIC;
    \addr0_reg[3]_1\ : out STD_LOGIC;
    \addr0_reg[2]_0\ : out STD_LOGIC;
    \addr0_reg[2]_1\ : out STD_LOGIC;
    \addr0_reg[1]_0\ : out STD_LOGIC;
    \addr0_reg[1]_1\ : out STD_LOGIC;
    \addr0_reg[0]_0\ : out STD_LOGIC;
    \addr0_reg[0]_1\ : out STD_LOGIC;
    \output_a_reg[15]_0\ : out STD_LOGIC;
    \output_a_reg[15]_1\ : out STD_LOGIC;
    \output_a_reg[14]_0\ : out STD_LOGIC;
    \output_a_reg[14]_1\ : out STD_LOGIC;
    \output_a_reg[13]_0\ : out STD_LOGIC;
    \output_a_reg[13]_1\ : out STD_LOGIC;
    \output_a_reg[12]_0\ : out STD_LOGIC;
    \output_a_reg[12]_1\ : out STD_LOGIC;
    \output_a_reg[11]_0\ : out STD_LOGIC;
    \output_a_reg[11]_1\ : out STD_LOGIC;
    \output_a_reg[10]_0\ : out STD_LOGIC;
    \output_a_reg[10]_1\ : out STD_LOGIC;
    \output_a_reg[9]_0\ : out STD_LOGIC;
    \output_a_reg[9]_1\ : out STD_LOGIC;
    \output_a_reg[8]_0\ : out STD_LOGIC;
    \output_a_reg[8]_1\ : out STD_LOGIC;
    \output_a_reg[7]_0\ : out STD_LOGIC;
    \output_a_reg[7]_1\ : out STD_LOGIC;
    \output_a_reg[6]_0\ : out STD_LOGIC;
    \output_a_reg[6]_1\ : out STD_LOGIC;
    \output_a_reg[5]_0\ : out STD_LOGIC;
    \output_a_reg[5]_1\ : out STD_LOGIC;
    \output_a_reg[4]_0\ : out STD_LOGIC;
    \output_a_reg[4]_1\ : out STD_LOGIC;
    \output_a_reg[3]_0\ : out STD_LOGIC;
    \output_a_reg[3]_1\ : out STD_LOGIC;
    \output_a_reg[2]_0\ : out STD_LOGIC;
    \output_a_reg[2]_1\ : out STD_LOGIC;
    \output_a_reg[1]_0\ : out STD_LOGIC;
    \output_a_reg[1]_1\ : out STD_LOGIC;
    \output_a_reg[0]_0\ : out STD_LOGIC;
    \output_a_reg[0]_1\ : out STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    \countH_reg[0]_0\ : in STD_LOGIC;
    single_port_bram_reg_7_7 : in STD_LOGIC;
    \p_1_in__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_1_in__0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \p_1_in__0__0\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \pixel_result_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_inversion_filter : entity is "inversion_filter";
end telemetry_bot_top_level_controller_0_0_inversion_filter;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_inversion_filter is
  signal \addr00_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_n_1\ : STD_LOGIC;
  signal \addr00_carry__0_n_2\ : STD_LOGIC;
  signal \addr00_carry__0_n_3\ : STD_LOGIC;
  signal \addr00_carry__0_n_4\ : STD_LOGIC;
  signal \addr00_carry__0_n_5\ : STD_LOGIC;
  signal \addr00_carry__0_n_6\ : STD_LOGIC;
  signal \addr00_carry__0_n_7\ : STD_LOGIC;
  signal \addr00_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_n_1\ : STD_LOGIC;
  signal \addr00_carry__1_n_2\ : STD_LOGIC;
  signal \addr00_carry__1_n_3\ : STD_LOGIC;
  signal \addr00_carry__1_n_4\ : STD_LOGIC;
  signal \addr00_carry__1_n_5\ : STD_LOGIC;
  signal \addr00_carry__1_n_6\ : STD_LOGIC;
  signal \addr00_carry__1_n_7\ : STD_LOGIC;
  signal \addr00_carry__2_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_n_1\ : STD_LOGIC;
  signal \addr00_carry__2_n_2\ : STD_LOGIC;
  signal \addr00_carry__2_n_3\ : STD_LOGIC;
  signal \addr00_carry__2_n_4\ : STD_LOGIC;
  signal \addr00_carry__2_n_5\ : STD_LOGIC;
  signal \addr00_carry__2_n_6\ : STD_LOGIC;
  signal \addr00_carry__2_n_7\ : STD_LOGIC;
  signal \addr00_carry__3_n_7\ : STD_LOGIC;
  signal \addr00_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \addr00_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \addr00_carry_i_3__0_n_0\ : STD_LOGIC;
  signal addr00_carry_n_0 : STD_LOGIC;
  signal addr00_carry_n_1 : STD_LOGIC;
  signal addr00_carry_n_2 : STD_LOGIC;
  signal addr00_carry_n_3 : STD_LOGIC;
  signal addr00_carry_n_4 : STD_LOGIC;
  signal addr00_carry_n_5 : STD_LOGIC;
  signal addr00_carry_n_6 : STD_LOGIC;
  signal addr00_carry_n_7 : STD_LOGIC;
  signal \addr0_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[10]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[11]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[12]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[13]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[14]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[15]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[16]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[17]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[7]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[8]\ : STD_LOGIC;
  signal \addr0_reg_n_0_[9]\ : STD_LOGIC;
  signal \countH[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH[0]_i_3__2_n_0\ : STD_LOGIC;
  signal countH_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \countH_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \countH_reg_n_0_[0]\ : STD_LOGIC;
  signal \countH_reg_n_0_[1]\ : STD_LOGIC;
  signal \countP0__12\ : STD_LOGIC;
  signal \countP0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_n_1\ : STD_LOGIC;
  signal \countP0_carry__0_n_2\ : STD_LOGIC;
  signal \countP0_carry__0_n_3\ : STD_LOGIC;
  signal \countP0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_n_1\ : STD_LOGIC;
  signal \countP0_carry__1_n_2\ : STD_LOGIC;
  signal \countP0_carry__1_n_3\ : STD_LOGIC;
  signal \countP0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \countP0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal countP0_carry_n_0 : STD_LOGIC;
  signal countP0_carry_n_1 : STD_LOGIC;
  signal countP0_carry_n_2 : STD_LOGIC;
  signal countP0_carry_n_3 : STD_LOGIC;
  signal \countP1_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_1\ : STD_LOGIC;
  signal \countP1_carry__0_n_2\ : STD_LOGIC;
  signal \countP1_carry__0_n_3\ : STD_LOGIC;
  signal \countP1_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_1\ : STD_LOGIC;
  signal \countP1_carry__1_n_2\ : STD_LOGIC;
  signal \countP1_carry__1_n_3\ : STD_LOGIC;
  signal \countP1_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_n_1\ : STD_LOGIC;
  signal \countP1_carry__2_n_2\ : STD_LOGIC;
  signal \countP1_carry__2_n_3\ : STD_LOGIC;
  signal \countP1_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_8__2_n_0\ : STD_LOGIC;
  signal countP1_carry_n_0 : STD_LOGIC;
  signal countP1_carry_n_1 : STD_LOGIC;
  signal countP1_carry_n_2 : STD_LOGIC;
  signal countP1_carry_n_3 : STD_LOGIC;
  signal \countP[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \countP[0]_i_3__2_n_0\ : STD_LOGIC;
  signal countP_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \countP_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \countP_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \countU[0]_i_2__2_n_0\ : STD_LOGIC;
  signal countU_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \countU_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal \^inv_done\ : STD_LOGIC;
  signal \output_a[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \output_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[10]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[11]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[12]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[13]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[14]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[15]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[16]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[17]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[7]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[8]\ : STD_LOGIC;
  signal \output_a_reg_n_0_[9]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[3]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[4]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[5]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[6]\ : STD_LOGIC;
  signal \output_d_reg_n_0_[7]\ : STD_LOGIC;
  signal pixel_result : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_result_0 : STD_LOGIC;
  signal \NLW_addr00_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr00_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countH_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_countP0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countP0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_countP1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countP1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countU_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countU_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of addr00_carry : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__3\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[14]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[15]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[16]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[17]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \bram1_a_mux_reg[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[10]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[12]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[17]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bram2_a_mux_reg[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bram2_d_mux_reg[7]_i_1\ : label is "soft_lutpair13";
  attribute ADDER_THRESHOLD of \countH_reg[0]_i_2__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[24]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[28]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[8]_i_1__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of countP0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of countP1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[16]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[20]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[24]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[28]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[8]_i_1__2\ : label is 11;
begin
  inv_done <= \^inv_done\;
addr00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr00_carry_n_0,
      CO(2) => addr00_carry_n_1,
      CO(1) => addr00_carry_n_2,
      CO(0) => addr00_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \countP_reg__0\(4 downto 2),
      DI(0) => '0',
      O(3) => addr00_carry_n_4,
      O(2) => addr00_carry_n_5,
      O(1) => addr00_carry_n_6,
      O(0) => addr00_carry_n_7,
      S(3) => \addr00_carry_i_1__0_n_0\,
      S(2) => \addr00_carry_i_2__0_n_0\,
      S(1) => \addr00_carry_i_3__0_n_0\,
      S(0) => \countP_reg__0\(1)
    );
\addr00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr00_carry_n_0,
      CO(3) => \addr00_carry__0_n_0\,
      CO(2) => \addr00_carry__0_n_1\,
      CO(1) => \addr00_carry__0_n_2\,
      CO(0) => \addr00_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countP_reg__0\(6),
      DI(0) => '0',
      O(3) => \addr00_carry__0_n_4\,
      O(2) => \addr00_carry__0_n_5\,
      O(1) => \addr00_carry__0_n_6\,
      O(0) => \addr00_carry__0_n_7\,
      S(3 downto 2) => \countP_reg__0\(8 downto 7),
      S(1) => \addr00_carry__0_i_1__1_n_0\,
      S(0) => \countP_reg__0\(5)
    );
\addr00_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(6),
      O => \addr00_carry__0_i_1__1_n_0\
    );
\addr00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__0_n_0\,
      CO(3) => \addr00_carry__1_n_0\,
      CO(2) => \addr00_carry__1_n_1\,
      CO(1) => \addr00_carry__1_n_2\,
      CO(0) => \addr00_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countP_reg__0\(9),
      O(3) => \addr00_carry__1_n_4\,
      O(2) => \addr00_carry__1_n_5\,
      O(1) => \addr00_carry__1_n_6\,
      O(0) => \addr00_carry__1_n_7\,
      S(3 downto 1) => \countP_reg__0\(12 downto 10),
      S(0) => \addr00_carry__1_i_1__1_n_0\
    );
\addr00_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(9),
      O => \addr00_carry__1_i_1__1_n_0\
    );
\addr00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__1_n_0\,
      CO(3) => \addr00_carry__2_n_0\,
      CO(2) => \addr00_carry__2_n_1\,
      CO(1) => \addr00_carry__2_n_2\,
      CO(0) => \addr00_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr00_carry__2_n_4\,
      O(2) => \addr00_carry__2_n_5\,
      O(1) => \addr00_carry__2_n_6\,
      O(0) => \addr00_carry__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(16 downto 13)
    );
\addr00_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__2_n_0\,
      CO(3 downto 0) => \NLW_addr00_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addr00_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \addr00_carry__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \countP_reg__0\(17)
    );
\addr00_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(4),
      O => \addr00_carry_i_1__0_n_0\
    );
\addr00_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(3),
      O => \addr00_carry_i_2__0_n_0\
    );
\addr00_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(2),
      O => \addr00_carry_i_3__0_n_0\
    );
\addr0[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \countH_reg[0]_0\,
      I1 => \countP0__12\,
      I2 => i_reset,
      O => pixel_result_0
    );
\addr0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => countP_reg(0),
      Q => \addr0_reg_n_0_[0]\,
      R => '0'
    );
\addr0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__1_n_6\,
      Q => \addr0_reg_n_0_[10]\,
      R => '0'
    );
\addr0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__1_n_5\,
      Q => \addr0_reg_n_0_[11]\,
      R => '0'
    );
\addr0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__1_n_4\,
      Q => \addr0_reg_n_0_[12]\,
      R => '0'
    );
\addr0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__2_n_7\,
      Q => \addr0_reg_n_0_[13]\,
      R => '0'
    );
\addr0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__2_n_6\,
      Q => \addr0_reg_n_0_[14]\,
      R => '0'
    );
\addr0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__2_n_5\,
      Q => \addr0_reg_n_0_[15]\,
      R => '0'
    );
\addr0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__2_n_4\,
      Q => \addr0_reg_n_0_[16]\,
      R => '0'
    );
\addr0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__3_n_7\,
      Q => \addr0_reg_n_0_[17]\,
      R => '0'
    );
\addr0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => addr00_carry_n_7,
      Q => \addr0_reg_n_0_[1]\,
      R => '0'
    );
\addr0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => addr00_carry_n_6,
      Q => \addr0_reg_n_0_[2]\,
      R => '0'
    );
\addr0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => addr00_carry_n_5,
      Q => \addr0_reg_n_0_[3]\,
      R => '0'
    );
\addr0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => addr00_carry_n_4,
      Q => \addr0_reg_n_0_[4]\,
      R => '0'
    );
\addr0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__0_n_7\,
      Q => \addr0_reg_n_0_[5]\,
      R => '0'
    );
\addr0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__0_n_6\,
      Q => \addr0_reg_n_0_[6]\,
      R => '0'
    );
\addr0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__0_n_5\,
      Q => \addr0_reg_n_0_[7]\,
      R => '0'
    );
\addr0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__0_n_4\,
      Q => \addr0_reg_n_0_[8]\,
      R => '0'
    );
\addr0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \addr00_carry__1_n_7\,
      Q => \addr0_reg_n_0_[9]\,
      R => '0'
    );
\bram1_a_mux_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(0),
      O => \addr0_reg[17]_0\(0)
    );
\bram1_a_mux_reg[0]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(0),
      O => \addr0_reg[0]_1\
    );
\bram1_a_mux_reg[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(0),
      O => \addr0_reg[0]_0\
    );
\bram1_a_mux_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[10]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(10),
      O => \addr0_reg[17]_0\(10)
    );
\bram1_a_mux_reg[10]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[10]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(10),
      O => \addr0_reg[10]_1\
    );
\bram1_a_mux_reg[10]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[10]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(10),
      O => \addr0_reg[10]_0\
    );
\bram1_a_mux_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[11]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(11),
      O => \addr0_reg[17]_0\(11)
    );
\bram1_a_mux_reg[11]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[11]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(11),
      O => \addr0_reg[11]_1\
    );
\bram1_a_mux_reg[11]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[11]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(11),
      O => \addr0_reg[11]_0\
    );
\bram1_a_mux_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[12]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(12),
      O => \addr0_reg[17]_0\(12)
    );
\bram1_a_mux_reg[12]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[12]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(12),
      O => \addr0_reg[12]_1\
    );
\bram1_a_mux_reg[12]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[12]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(12),
      O => \addr0_reg[12]_0\
    );
\bram1_a_mux_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[13]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(13),
      O => \addr0_reg[17]_0\(13)
    );
\bram1_a_mux_reg[13]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[13]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(13),
      O => \addr0_reg[13]_1\
    );
\bram1_a_mux_reg[13]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[13]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(13),
      O => \addr0_reg[13]_0\
    );
\bram1_a_mux_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[14]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(14),
      O => \addr0_reg[17]_0\(14)
    );
\bram1_a_mux_reg[14]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[14]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(14),
      O => \addr0_reg[14]_1\
    );
\bram1_a_mux_reg[14]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[14]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(14),
      O => \addr0_reg[14]_0\
    );
\bram1_a_mux_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[15]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(15),
      O => \addr0_reg[17]_0\(15)
    );
\bram1_a_mux_reg[15]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[15]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(15),
      O => \addr0_reg[15]_1\
    );
\bram1_a_mux_reg[15]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[15]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(15),
      O => \addr0_reg[15]_0\
    );
\bram1_a_mux_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[16]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(16),
      O => \addr0_reg[17]_0\(16)
    );
\bram1_a_mux_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[17]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(17),
      O => \addr0_reg[17]_0\(17)
    );
\bram1_a_mux_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(1),
      O => \addr0_reg[17]_0\(1)
    );
\bram1_a_mux_reg[1]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(1),
      O => \addr0_reg[1]_1\
    );
\bram1_a_mux_reg[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(1),
      O => \addr0_reg[1]_0\
    );
\bram1_a_mux_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(2),
      O => \addr0_reg[17]_0\(2)
    );
\bram1_a_mux_reg[2]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(2),
      O => \addr0_reg[2]_1\
    );
\bram1_a_mux_reg[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(2),
      O => \addr0_reg[2]_0\
    );
\bram1_a_mux_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(3),
      O => \addr0_reg[17]_0\(3)
    );
\bram1_a_mux_reg[3]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(3),
      O => \addr0_reg[3]_1\
    );
\bram1_a_mux_reg[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(3),
      O => \addr0_reg[3]_0\
    );
\bram1_a_mux_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(4),
      O => \addr0_reg[17]_0\(4)
    );
\bram1_a_mux_reg[4]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(4),
      O => \addr0_reg[4]_1\
    );
\bram1_a_mux_reg[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(4),
      O => \addr0_reg[4]_0\
    );
\bram1_a_mux_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(5),
      O => \addr0_reg[17]_0\(5)
    );
\bram1_a_mux_reg[5]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(5),
      O => \addr0_reg[5]_1\
    );
\bram1_a_mux_reg[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(5),
      O => \addr0_reg[5]_0\
    );
\bram1_a_mux_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(6),
      O => \addr0_reg[17]_0\(6)
    );
\bram1_a_mux_reg[6]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(6),
      O => \addr0_reg[6]_1\
    );
\bram1_a_mux_reg[6]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(6),
      O => \addr0_reg[6]_0\
    );
\bram1_a_mux_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(7),
      O => \addr0_reg[17]_0\(7)
    );
\bram1_a_mux_reg[7]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(7),
      O => \addr0_reg[7]_1\
    );
\bram1_a_mux_reg[7]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(7),
      O => \addr0_reg[7]_0\
    );
\bram1_a_mux_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[8]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(8),
      O => \addr0_reg[17]_0\(8)
    );
\bram1_a_mux_reg[8]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[8]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(8),
      O => \addr0_reg[8]_1\
    );
\bram1_a_mux_reg[8]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[8]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(8),
      O => \addr0_reg[8]_0\
    );
\bram1_a_mux_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[9]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(9),
      O => \addr0_reg[17]_0\(9)
    );
\bram1_a_mux_reg[9]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[9]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(9),
      O => \addr0_reg[9]_1\
    );
\bram1_a_mux_reg[9]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addr0_reg_n_0_[9]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0\(9),
      O => \addr0_reg[9]_0\
    );
\bram2_a_mux_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(0),
      O => \output_a_reg[17]_0\(0)
    );
\bram2_a_mux_reg[0]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(0),
      O => \output_a_reg[0]_1\
    );
\bram2_a_mux_reg[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(0),
      O => \output_a_reg[0]_0\
    );
\bram2_a_mux_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[10]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(10),
      O => \output_a_reg[17]_0\(10)
    );
\bram2_a_mux_reg[10]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[10]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(10),
      O => \output_a_reg[10]_1\
    );
\bram2_a_mux_reg[10]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[10]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(10),
      O => \output_a_reg[10]_0\
    );
\bram2_a_mux_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[11]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(11),
      O => \output_a_reg[17]_0\(11)
    );
\bram2_a_mux_reg[11]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[11]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(11),
      O => \output_a_reg[11]_1\
    );
\bram2_a_mux_reg[11]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[11]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(11),
      O => \output_a_reg[11]_0\
    );
\bram2_a_mux_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[12]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(12),
      O => \output_a_reg[17]_0\(12)
    );
\bram2_a_mux_reg[12]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[12]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(12),
      O => \output_a_reg[12]_1\
    );
\bram2_a_mux_reg[12]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[12]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(12),
      O => \output_a_reg[12]_0\
    );
\bram2_a_mux_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[13]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(13),
      O => \output_a_reg[17]_0\(13)
    );
\bram2_a_mux_reg[13]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[13]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(13),
      O => \output_a_reg[13]_1\
    );
\bram2_a_mux_reg[13]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[13]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(13),
      O => \output_a_reg[13]_0\
    );
\bram2_a_mux_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[14]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(14),
      O => \output_a_reg[17]_0\(14)
    );
\bram2_a_mux_reg[14]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[14]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(14),
      O => \output_a_reg[14]_1\
    );
\bram2_a_mux_reg[14]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[14]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(14),
      O => \output_a_reg[14]_0\
    );
\bram2_a_mux_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[15]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(15),
      O => \output_a_reg[17]_0\(15)
    );
\bram2_a_mux_reg[15]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[15]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(15),
      O => \output_a_reg[15]_1\
    );
\bram2_a_mux_reg[15]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[15]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(15),
      O => \output_a_reg[15]_0\
    );
\bram2_a_mux_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[16]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(16),
      O => \output_a_reg[17]_0\(16)
    );
\bram2_a_mux_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[17]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(17),
      O => \output_a_reg[17]_0\(17)
    );
\bram2_a_mux_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(1),
      O => \output_a_reg[17]_0\(1)
    );
\bram2_a_mux_reg[1]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(1),
      O => \output_a_reg[1]_1\
    );
\bram2_a_mux_reg[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(1),
      O => \output_a_reg[1]_0\
    );
\bram2_a_mux_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(2),
      O => \output_a_reg[17]_0\(2)
    );
\bram2_a_mux_reg[2]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(2),
      O => \output_a_reg[2]_1\
    );
\bram2_a_mux_reg[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(2),
      O => \output_a_reg[2]_0\
    );
\bram2_a_mux_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(3),
      O => \output_a_reg[17]_0\(3)
    );
\bram2_a_mux_reg[3]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(3),
      O => \output_a_reg[3]_1\
    );
\bram2_a_mux_reg[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(3),
      O => \output_a_reg[3]_0\
    );
\bram2_a_mux_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(4),
      O => \output_a_reg[17]_0\(4)
    );
\bram2_a_mux_reg[4]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(4),
      O => \output_a_reg[4]_1\
    );
\bram2_a_mux_reg[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(4),
      O => \output_a_reg[4]_0\
    );
\bram2_a_mux_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(5),
      O => \output_a_reg[17]_0\(5)
    );
\bram2_a_mux_reg[5]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(5),
      O => \output_a_reg[5]_1\
    );
\bram2_a_mux_reg[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(5),
      O => \output_a_reg[5]_0\
    );
\bram2_a_mux_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(6),
      O => \output_a_reg[17]_0\(6)
    );
\bram2_a_mux_reg[6]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(6),
      O => \output_a_reg[6]_1\
    );
\bram2_a_mux_reg[6]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(6),
      O => \output_a_reg[6]_0\
    );
\bram2_a_mux_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(7),
      O => \output_a_reg[17]_0\(7)
    );
\bram2_a_mux_reg[7]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(7),
      O => \output_a_reg[7]_1\
    );
\bram2_a_mux_reg[7]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(7),
      O => \output_a_reg[7]_0\
    );
\bram2_a_mux_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[8]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(8),
      O => \output_a_reg[17]_0\(8)
    );
\bram2_a_mux_reg[8]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[8]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(8),
      O => \output_a_reg[8]_1\
    );
\bram2_a_mux_reg[8]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[8]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(8),
      O => \output_a_reg[8]_0\
    );
\bram2_a_mux_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[9]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(9),
      O => \output_a_reg[17]_0\(9)
    );
\bram2_a_mux_reg[9]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[9]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(9),
      O => \output_a_reg[9]_1\
    );
\bram2_a_mux_reg[9]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_a_reg_n_0_[9]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__0__0\(9),
      O => \output_a_reg[9]_0\
    );
\bram2_d_mux_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[0]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(0),
      O => D(0)
    );
\bram2_d_mux_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[1]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(1),
      O => D(1)
    );
\bram2_d_mux_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[2]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(2),
      O => D(2)
    );
\bram2_d_mux_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[3]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(3),
      O => D(3)
    );
\bram2_d_mux_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[4]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(4),
      O => D(4)
    );
\bram2_d_mux_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[5]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(5),
      O => D(5)
    );
\bram2_d_mux_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[6]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(6),
      O => D(6)
    );
\bram2_d_mux_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \output_d_reg_n_0_[7]\,
      I1 => single_port_bram_reg_7_7,
      I2 => \p_1_in__1\(7),
      O => D(7)
    );
\countH[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => i_reset,
      I1 => \countP1_carry__2_n_1\,
      I2 => \countP0__12\,
      I3 => \countH_reg[0]_0\,
      O => \countH[0]_i_1__2_n_0\
    );
\countH[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countH_reg_n_0_[0]\,
      O => \countH[0]_i_3__2_n_0\
    );
\countH_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[0]_i_2__2_n_7\,
      Q => \countH_reg_n_0_[0]\,
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countH_reg[0]_i_2__2_n_0\,
      CO(2) => \countH_reg[0]_i_2__2_n_1\,
      CO(1) => \countH_reg[0]_i_2__2_n_2\,
      CO(0) => \countH_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countH_reg[0]_i_2__2_n_4\,
      O(2) => \countH_reg[0]_i_2__2_n_5\,
      O(1) => \countH_reg[0]_i_2__2_n_6\,
      O(0) => \countH_reg[0]_i_2__2_n_7\,
      S(3 downto 2) => countH_reg(3 downto 2),
      S(1) => \countH_reg_n_0_[1]\,
      S(0) => \countH[0]_i_3__2_n_0\
    );
\countH_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[8]_i_1__2_n_5\,
      Q => countH_reg(10),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[8]_i_1__2_n_4\,
      Q => countH_reg(11),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[12]_i_1__2_n_7\,
      Q => countH_reg(12),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[8]_i_1__2_n_0\,
      CO(3) => \countH_reg[12]_i_1__2_n_0\,
      CO(2) => \countH_reg[12]_i_1__2_n_1\,
      CO(1) => \countH_reg[12]_i_1__2_n_2\,
      CO(0) => \countH_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[12]_i_1__2_n_4\,
      O(2) => \countH_reg[12]_i_1__2_n_5\,
      O(1) => \countH_reg[12]_i_1__2_n_6\,
      O(0) => \countH_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(15 downto 12)
    );
\countH_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[12]_i_1__2_n_6\,
      Q => countH_reg(13),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[12]_i_1__2_n_5\,
      Q => countH_reg(14),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[12]_i_1__2_n_4\,
      Q => countH_reg(15),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[16]_i_1__2_n_7\,
      Q => countH_reg(16),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[12]_i_1__2_n_0\,
      CO(3) => \countH_reg[16]_i_1__2_n_0\,
      CO(2) => \countH_reg[16]_i_1__2_n_1\,
      CO(1) => \countH_reg[16]_i_1__2_n_2\,
      CO(0) => \countH_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[16]_i_1__2_n_4\,
      O(2) => \countH_reg[16]_i_1__2_n_5\,
      O(1) => \countH_reg[16]_i_1__2_n_6\,
      O(0) => \countH_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(19 downto 16)
    );
\countH_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[16]_i_1__2_n_6\,
      Q => countH_reg(17),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[16]_i_1__2_n_5\,
      Q => countH_reg(18),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[16]_i_1__2_n_4\,
      Q => countH_reg(19),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[0]_i_2__2_n_6\,
      Q => \countH_reg_n_0_[1]\,
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[20]_i_1__2_n_7\,
      Q => countH_reg(20),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[16]_i_1__2_n_0\,
      CO(3) => \countH_reg[20]_i_1__2_n_0\,
      CO(2) => \countH_reg[20]_i_1__2_n_1\,
      CO(1) => \countH_reg[20]_i_1__2_n_2\,
      CO(0) => \countH_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[20]_i_1__2_n_4\,
      O(2) => \countH_reg[20]_i_1__2_n_5\,
      O(1) => \countH_reg[20]_i_1__2_n_6\,
      O(0) => \countH_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(23 downto 20)
    );
\countH_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[20]_i_1__2_n_6\,
      Q => countH_reg(21),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[20]_i_1__2_n_5\,
      Q => countH_reg(22),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[20]_i_1__2_n_4\,
      Q => countH_reg(23),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[24]_i_1__2_n_7\,
      Q => countH_reg(24),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[20]_i_1__2_n_0\,
      CO(3) => \countH_reg[24]_i_1__2_n_0\,
      CO(2) => \countH_reg[24]_i_1__2_n_1\,
      CO(1) => \countH_reg[24]_i_1__2_n_2\,
      CO(0) => \countH_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[24]_i_1__2_n_4\,
      O(2) => \countH_reg[24]_i_1__2_n_5\,
      O(1) => \countH_reg[24]_i_1__2_n_6\,
      O(0) => \countH_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(27 downto 24)
    );
\countH_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[24]_i_1__2_n_6\,
      Q => countH_reg(25),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[24]_i_1__2_n_5\,
      Q => countH_reg(26),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[24]_i_1__2_n_4\,
      Q => countH_reg(27),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[28]_i_1__2_n_7\,
      Q => countH_reg(28),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_countH_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \countH_reg[28]_i_1__2_n_1\,
      CO(1) => \countH_reg[28]_i_1__2_n_2\,
      CO(0) => \countH_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[28]_i_1__2_n_4\,
      O(2) => \countH_reg[28]_i_1__2_n_5\,
      O(1) => \countH_reg[28]_i_1__2_n_6\,
      O(0) => \countH_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(31 downto 28)
    );
\countH_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[28]_i_1__2_n_6\,
      Q => countH_reg(29),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[0]_i_2__2_n_5\,
      Q => countH_reg(2),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[28]_i_1__2_n_5\,
      Q => countH_reg(30),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[28]_i_1__2_n_4\,
      Q => countH_reg(31),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[0]_i_2__2_n_4\,
      Q => countH_reg(3),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[4]_i_1__2_n_7\,
      Q => countH_reg(4),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[0]_i_2__2_n_0\,
      CO(3) => \countH_reg[4]_i_1__2_n_0\,
      CO(2) => \countH_reg[4]_i_1__2_n_1\,
      CO(1) => \countH_reg[4]_i_1__2_n_2\,
      CO(0) => \countH_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[4]_i_1__2_n_4\,
      O(2) => \countH_reg[4]_i_1__2_n_5\,
      O(1) => \countH_reg[4]_i_1__2_n_6\,
      O(0) => \countH_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(7 downto 4)
    );
\countH_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[4]_i_1__2_n_6\,
      Q => countH_reg(5),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[4]_i_1__2_n_5\,
      Q => countH_reg(6),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[4]_i_1__2_n_4\,
      Q => countH_reg(7),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[8]_i_1__2_n_7\,
      Q => countH_reg(8),
      R => \countH[0]_i_1__2_n_0\
    );
\countH_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[4]_i_1__2_n_0\,
      CO(3) => \countH_reg[8]_i_1__2_n_0\,
      CO(2) => \countH_reg[8]_i_1__2_n_1\,
      CO(1) => \countH_reg[8]_i_1__2_n_2\,
      CO(0) => \countH_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[8]_i_1__2_n_4\,
      O(2) => \countH_reg[8]_i_1__2_n_5\,
      O(1) => \countH_reg[8]_i_1__2_n_6\,
      O(0) => \countH_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => countH_reg(11 downto 8)
    );
\countH_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countH_reg[8]_i_1__2_n_6\,
      Q => countH_reg(9),
      R => \countH[0]_i_1__2_n_0\
    );
countP0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countP0_carry_n_0,
      CO(2) => countP0_carry_n_1,
      CO(1) => countP0_carry_n_2,
      CO(0) => countP0_carry_n_3,
      CYINIT => '0',
      DI(3) => \countP0_carry_i_1__0_n_0\,
      DI(2) => \countP0_carry_i_2__0_n_0\,
      DI(1) => \countP0_carry_i_3__0_n_0\,
      DI(0) => \countP0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_countP0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \countP0_carry_i_5__0_n_0\,
      S(2) => \countP0_carry_i_6__0_n_0\,
      S(1) => \countP0_carry_i_7__0_n_0\,
      S(0) => \countP0_carry_i_8__0_n_0\
    );
\countP0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countP0_carry_n_0,
      CO(3) => \countP0_carry__0_n_0\,
      CO(2) => \countP0_carry__0_n_1\,
      CO(1) => \countP0_carry__0_n_2\,
      CO(0) => \countP0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countP0_carry__0_i_1__0_n_0\,
      DI(0) => \countP0_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_countP0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP0_carry__0_i_3__0_n_0\,
      S(2) => \countP0_carry__0_i_4__0_n_0\,
      S(1) => \countP0_carry__0_i_5__0_n_0\,
      S(0) => \countP0_carry__0_i_6__0_n_0\
    );
\countP0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \countP_reg__0\(17),
      I1 => \countP_reg__0\(16),
      O => \countP0_carry__0_i_1__0_n_0\
    );
\countP0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(15),
      O => \countP0_carry__0_i_2__0_n_0\
    );
\countP0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(21),
      I1 => \countP_reg__0\(20),
      O => \countP0_carry__0_i_3__0_n_0\
    );
\countP0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(19),
      I1 => \countP_reg__0\(18),
      O => \countP0_carry__0_i_4__0_n_0\
    );
\countP0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \countP_reg__0\(16),
      I1 => \countP_reg__0\(17),
      O => \countP0_carry__0_i_5__0_n_0\
    );
\countP0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(15),
      I1 => \countP_reg__0\(14),
      O => \countP0_carry__0_i_6__0_n_0\
    );
\countP0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP0_carry__0_n_0\,
      CO(3) => \countP0_carry__1_n_0\,
      CO(2) => \countP0_carry__1_n_1\,
      CO(1) => \countP0_carry__1_n_2\,
      CO(0) => \countP0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP0_carry__1_i_1__0_n_0\,
      S(2) => \countP0_carry__1_i_2__0_n_0\,
      S(1) => \countP0_carry__1_i_3__0_n_0\,
      S(0) => \countP0_carry__1_i_4__0_n_0\
    );
\countP0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(29),
      I1 => \countP_reg__0\(28),
      O => \countP0_carry__1_i_1__0_n_0\
    );
\countP0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(27),
      I1 => \countP_reg__0\(26),
      O => \countP0_carry__1_i_2__0_n_0\
    );
\countP0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(25),
      I1 => \countP_reg__0\(24),
      O => \countP0_carry__1_i_3__0_n_0\
    );
\countP0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(23),
      I1 => \countP_reg__0\(22),
      O => \countP0_carry__1_i_4__0_n_0\
    );
\countP0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_countP0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \countP0__12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countP_reg__0\(31),
      O(3 downto 0) => \NLW_countP0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \countP0_carry__2_i_1__0_n_0\
    );
\countP0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(31),
      I1 => \countP_reg__0\(30),
      O => \countP0_carry__2_i_1__0_n_0\
    );
\countP0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(13),
      O => \countP0_carry_i_1__0_n_0\
    );
\countP0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(11),
      O => \countP0_carry_i_2__0_n_0\
    );
\countP0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(8),
      I1 => \countP_reg__0\(9),
      O => \countP0_carry_i_3__0_n_0\
    );
\countP0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(7),
      O => \countP0_carry_i_4__0_n_0\
    );
\countP0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(13),
      I1 => \countP_reg__0\(12),
      O => \countP0_carry_i_5__0_n_0\
    );
\countP0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(11),
      I1 => \countP_reg__0\(10),
      O => \countP0_carry_i_6__0_n_0\
    );
\countP0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(8),
      I1 => \countP_reg__0\(9),
      O => \countP0_carry_i_7__0_n_0\
    );
\countP0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(7),
      I1 => \countP_reg__0\(6),
      O => \countP0_carry_i_8__0_n_0\
    );
countP1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countP1_carry_n_0,
      CO(2) => countP1_carry_n_1,
      CO(1) => countP1_carry_n_2,
      CO(0) => countP1_carry_n_3,
      CYINIT => '0',
      DI(3) => \countP1_carry_i_1__2_n_0\,
      DI(2) => \countP1_carry_i_2__2_n_0\,
      DI(1) => \countP1_carry_i_3__2_n_0\,
      DI(0) => \countP1_carry_i_4__2_n_0\,
      O(3 downto 0) => NLW_countP1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \countP1_carry_i_5__2_n_0\,
      S(2) => \countP1_carry_i_6__2_n_0\,
      S(1) => \countP1_carry_i_7__2_n_0\,
      S(0) => \countP1_carry_i_8__2_n_0\
    );
\countP1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countP1_carry_n_0,
      CO(3) => \countP1_carry__0_n_0\,
      CO(2) => \countP1_carry__0_n_1\,
      CO(1) => \countP1_carry__0_n_2\,
      CO(0) => \countP1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__0_i_1__2_n_0\,
      S(2) => \countP1_carry__0_i_2__2_n_0\,
      S(1) => \countP1_carry__0_i_3__2_n_0\,
      S(0) => \countP1_carry__0_i_4__2_n_0\
    );
\countP1_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(17),
      I1 => countH_reg(16),
      O => \countP1_carry__0_i_1__2_n_0\
    );
\countP1_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(15),
      I1 => countH_reg(14),
      O => \countP1_carry__0_i_2__2_n_0\
    );
\countP1_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(13),
      I1 => countH_reg(12),
      O => \countP1_carry__0_i_3__2_n_0\
    );
\countP1_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(11),
      I1 => countH_reg(10),
      O => \countP1_carry__0_i_4__2_n_0\
    );
\countP1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__0_n_0\,
      CO(3) => \countP1_carry__1_n_0\,
      CO(2) => \countP1_carry__1_n_1\,
      CO(1) => \countP1_carry__1_n_2\,
      CO(0) => \countP1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__1_i_1__2_n_0\,
      S(2) => \countP1_carry__1_i_2__2_n_0\,
      S(1) => \countP1_carry__1_i_3__2_n_0\,
      S(0) => \countP1_carry__1_i_4__2_n_0\
    );
\countP1_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(25),
      I1 => countH_reg(24),
      O => \countP1_carry__1_i_1__2_n_0\
    );
\countP1_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(23),
      I1 => countH_reg(22),
      O => \countP1_carry__1_i_2__2_n_0\
    );
\countP1_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(21),
      I1 => countH_reg(20),
      O => \countP1_carry__1_i_3__2_n_0\
    );
\countP1_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(19),
      I1 => countH_reg(18),
      O => \countP1_carry__1_i_4__2_n_0\
    );
\countP1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__1_n_0\,
      CO(3) => \NLW_countP1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \countP1_carry__2_n_1\,
      CO(1) => \countP1_carry__2_n_2\,
      CO(0) => \countP1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => countH_reg(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_countP1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \countP1_carry__2_i_1__2_n_0\,
      S(1) => \countP1_carry__2_i_2__2_n_0\,
      S(0) => \countP1_carry__2_i_3__2_n_0\
    );
\countP1_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(31),
      I1 => countH_reg(30),
      O => \countP1_carry__2_i_1__2_n_0\
    );
\countP1_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(29),
      I1 => countH_reg(28),
      O => \countP1_carry__2_i_2__2_n_0\
    );
\countP1_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(27),
      I1 => countH_reg(26),
      O => \countP1_carry__2_i_3__2_n_0\
    );
\countP1_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(9),
      O => \countP1_carry_i_1__2_n_0\
    );
\countP1_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => \countP1_carry_i_2__2_n_0\
    );
\countP1_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => \countP1_carry_i_3__2_n_0\
    );
\countP1_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(3),
      O => \countP1_carry_i_4__2_n_0\
    );
\countP1_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(9),
      I1 => countH_reg(8),
      O => \countP1_carry_i_5__2_n_0\
    );
\countP1_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => \countP1_carry_i_6__2_n_0\
    );
\countP1_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => \countP1_carry_i_7__2_n_0\
    );
\countP1_carry_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(3),
      I1 => countH_reg(2),
      O => \countP1_carry_i_8__2_n_0\
    );
\countP[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \countP1_carry__2_n_1\,
      I1 => \countP_reg__0\(1),
      O => \countP[0]_i_2__2_n_0\
    );
\countP[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(0),
      O => \countP[0]_i_3__2_n_0\
    );
\countP_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[0]_i_1__2_n_7\,
      Q => countP_reg(0),
      R => i_reset
    );
\countP_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countP_reg[0]_i_1__2_n_0\,
      CO(2) => \countP_reg[0]_i_1__2_n_1\,
      CO(1) => \countP_reg[0]_i_1__2_n_2\,
      CO(0) => \countP_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countP_reg__0\(1),
      DI(0) => '1',
      O(3) => \countP_reg[0]_i_1__2_n_4\,
      O(2) => \countP_reg[0]_i_1__2_n_5\,
      O(1) => \countP_reg[0]_i_1__2_n_6\,
      O(0) => \countP_reg[0]_i_1__2_n_7\,
      S(3 downto 2) => \countP_reg__0\(3 downto 2),
      S(1) => \countP[0]_i_2__2_n_0\,
      S(0) => \countP[0]_i_3__2_n_0\
    );
\countP_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[8]_i_1__2_n_5\,
      Q => \countP_reg__0\(10),
      R => i_reset
    );
\countP_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[8]_i_1__2_n_4\,
      Q => \countP_reg__0\(11),
      R => i_reset
    );
\countP_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[12]_i_1__2_n_7\,
      Q => \countP_reg__0\(12),
      R => i_reset
    );
\countP_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[8]_i_1__2_n_0\,
      CO(3) => \countP_reg[12]_i_1__2_n_0\,
      CO(2) => \countP_reg[12]_i_1__2_n_1\,
      CO(1) => \countP_reg[12]_i_1__2_n_2\,
      CO(0) => \countP_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[12]_i_1__2_n_4\,
      O(2) => \countP_reg[12]_i_1__2_n_5\,
      O(1) => \countP_reg[12]_i_1__2_n_6\,
      O(0) => \countP_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(15 downto 12)
    );
\countP_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[12]_i_1__2_n_6\,
      Q => \countP_reg__0\(13),
      R => i_reset
    );
\countP_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[12]_i_1__2_n_5\,
      Q => \countP_reg__0\(14),
      R => i_reset
    );
\countP_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[12]_i_1__2_n_4\,
      Q => \countP_reg__0\(15),
      R => i_reset
    );
\countP_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[16]_i_1__2_n_7\,
      Q => \countP_reg__0\(16),
      R => i_reset
    );
\countP_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[12]_i_1__2_n_0\,
      CO(3) => \countP_reg[16]_i_1__2_n_0\,
      CO(2) => \countP_reg[16]_i_1__2_n_1\,
      CO(1) => \countP_reg[16]_i_1__2_n_2\,
      CO(0) => \countP_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[16]_i_1__2_n_4\,
      O(2) => \countP_reg[16]_i_1__2_n_5\,
      O(1) => \countP_reg[16]_i_1__2_n_6\,
      O(0) => \countP_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(19 downto 16)
    );
\countP_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[16]_i_1__2_n_6\,
      Q => \countP_reg__0\(17),
      R => i_reset
    );
\countP_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[16]_i_1__2_n_5\,
      Q => \countP_reg__0\(18),
      R => i_reset
    );
\countP_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[16]_i_1__2_n_4\,
      Q => \countP_reg__0\(19),
      R => i_reset
    );
\countP_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[0]_i_1__2_n_6\,
      Q => \countP_reg__0\(1),
      R => i_reset
    );
\countP_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[20]_i_1__2_n_7\,
      Q => \countP_reg__0\(20),
      R => i_reset
    );
\countP_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[16]_i_1__2_n_0\,
      CO(3) => \countP_reg[20]_i_1__2_n_0\,
      CO(2) => \countP_reg[20]_i_1__2_n_1\,
      CO(1) => \countP_reg[20]_i_1__2_n_2\,
      CO(0) => \countP_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[20]_i_1__2_n_4\,
      O(2) => \countP_reg[20]_i_1__2_n_5\,
      O(1) => \countP_reg[20]_i_1__2_n_6\,
      O(0) => \countP_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(23 downto 20)
    );
\countP_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[20]_i_1__2_n_6\,
      Q => \countP_reg__0\(21),
      R => i_reset
    );
\countP_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[20]_i_1__2_n_5\,
      Q => \countP_reg__0\(22),
      R => i_reset
    );
\countP_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[20]_i_1__2_n_4\,
      Q => \countP_reg__0\(23),
      R => i_reset
    );
\countP_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[24]_i_1__2_n_7\,
      Q => \countP_reg__0\(24),
      R => i_reset
    );
\countP_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[20]_i_1__2_n_0\,
      CO(3) => \countP_reg[24]_i_1__2_n_0\,
      CO(2) => \countP_reg[24]_i_1__2_n_1\,
      CO(1) => \countP_reg[24]_i_1__2_n_2\,
      CO(0) => \countP_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[24]_i_1__2_n_4\,
      O(2) => \countP_reg[24]_i_1__2_n_5\,
      O(1) => \countP_reg[24]_i_1__2_n_6\,
      O(0) => \countP_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(27 downto 24)
    );
\countP_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[24]_i_1__2_n_6\,
      Q => \countP_reg__0\(25),
      R => i_reset
    );
\countP_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[24]_i_1__2_n_5\,
      Q => \countP_reg__0\(26),
      R => i_reset
    );
\countP_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[24]_i_1__2_n_4\,
      Q => \countP_reg__0\(27),
      R => i_reset
    );
\countP_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[28]_i_1__2_n_7\,
      Q => \countP_reg__0\(28),
      R => i_reset
    );
\countP_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_countP_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \countP_reg[28]_i_1__2_n_1\,
      CO(1) => \countP_reg[28]_i_1__2_n_2\,
      CO(0) => \countP_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[28]_i_1__2_n_4\,
      O(2) => \countP_reg[28]_i_1__2_n_5\,
      O(1) => \countP_reg[28]_i_1__2_n_6\,
      O(0) => \countP_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(31 downto 28)
    );
\countP_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[28]_i_1__2_n_6\,
      Q => \countP_reg__0\(29),
      R => i_reset
    );
\countP_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[0]_i_1__2_n_5\,
      Q => \countP_reg__0\(2),
      R => i_reset
    );
\countP_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[28]_i_1__2_n_5\,
      Q => \countP_reg__0\(30),
      R => i_reset
    );
\countP_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[28]_i_1__2_n_4\,
      Q => \countP_reg__0\(31),
      R => i_reset
    );
\countP_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[0]_i_1__2_n_4\,
      Q => \countP_reg__0\(3),
      R => i_reset
    );
\countP_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[4]_i_1__2_n_7\,
      Q => \countP_reg__0\(4),
      R => i_reset
    );
\countP_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[0]_i_1__2_n_0\,
      CO(3) => \countP_reg[4]_i_1__2_n_0\,
      CO(2) => \countP_reg[4]_i_1__2_n_1\,
      CO(1) => \countP_reg[4]_i_1__2_n_2\,
      CO(0) => \countP_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[4]_i_1__2_n_4\,
      O(2) => \countP_reg[4]_i_1__2_n_5\,
      O(1) => \countP_reg[4]_i_1__2_n_6\,
      O(0) => \countP_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(7 downto 4)
    );
\countP_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[4]_i_1__2_n_6\,
      Q => \countP_reg__0\(5),
      R => i_reset
    );
\countP_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[4]_i_1__2_n_5\,
      Q => \countP_reg__0\(6),
      R => i_reset
    );
\countP_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[4]_i_1__2_n_4\,
      Q => \countP_reg__0\(7),
      R => i_reset
    );
\countP_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[8]_i_1__2_n_7\,
      Q => \countP_reg__0\(8),
      R => i_reset
    );
\countP_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[4]_i_1__2_n_0\,
      CO(3) => \countP_reg[8]_i_1__2_n_0\,
      CO(2) => \countP_reg[8]_i_1__2_n_1\,
      CO(1) => \countP_reg[8]_i_1__2_n_2\,
      CO(0) => \countP_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[8]_i_1__2_n_4\,
      O(2) => \countP_reg[8]_i_1__2_n_5\,
      O(1) => \countP_reg[8]_i_1__2_n_6\,
      O(0) => \countP_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(11 downto 8)
    );
\countP_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countP_reg[8]_i_1__2_n_6\,
      Q => \countP_reg__0\(9),
      R => i_reset
    );
\countU[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countU_reg(0),
      O => \countU[0]_i_2__2_n_0\
    );
\countU_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[0]_i_1__2_n_7\,
      Q => countU_reg(0),
      R => i_reset
    );
\countU_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countU_reg[0]_i_1__2_n_0\,
      CO(2) => \countU_reg[0]_i_1__2_n_1\,
      CO(1) => \countU_reg[0]_i_1__2_n_2\,
      CO(0) => \countU_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countU_reg[0]_i_1__2_n_4\,
      O(2) => \countU_reg[0]_i_1__2_n_5\,
      O(1) => \countU_reg[0]_i_1__2_n_6\,
      O(0) => \countU_reg[0]_i_1__2_n_7\,
      S(3 downto 1) => countU_reg(3 downto 1),
      S(0) => \countU[0]_i_2__2_n_0\
    );
\countU_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[8]_i_1__2_n_5\,
      Q => countU_reg(10),
      R => i_reset
    );
\countU_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[8]_i_1__2_n_4\,
      Q => countU_reg(11),
      R => i_reset
    );
\countU_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[12]_i_1__2_n_7\,
      Q => countU_reg(12),
      R => i_reset
    );
\countU_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[8]_i_1__2_n_0\,
      CO(3) => \countU_reg[12]_i_1__2_n_0\,
      CO(2) => \countU_reg[12]_i_1__2_n_1\,
      CO(1) => \countU_reg[12]_i_1__2_n_2\,
      CO(0) => \countU_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[12]_i_1__2_n_4\,
      O(2) => \countU_reg[12]_i_1__2_n_5\,
      O(1) => \countU_reg[12]_i_1__2_n_6\,
      O(0) => \countU_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => countU_reg(15 downto 12)
    );
\countU_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[12]_i_1__2_n_6\,
      Q => countU_reg(13),
      R => i_reset
    );
\countU_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[12]_i_1__2_n_5\,
      Q => countU_reg(14),
      R => i_reset
    );
\countU_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[12]_i_1__2_n_4\,
      Q => countU_reg(15),
      R => i_reset
    );
\countU_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[16]_i_1__2_n_7\,
      Q => countU_reg(16),
      R => i_reset
    );
\countU_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[12]_i_1__2_n_0\,
      CO(3 downto 1) => \NLW_countU_reg[16]_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \countU_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_countU_reg[16]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \countU_reg[16]_i_1__2_n_6\,
      O(0) => \countU_reg[16]_i_1__2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => countU_reg(17 downto 16)
    );
\countU_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[16]_i_1__2_n_6\,
      Q => countU_reg(17),
      R => i_reset
    );
\countU_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[0]_i_1__2_n_6\,
      Q => countU_reg(1),
      R => i_reset
    );
\countU_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[0]_i_1__2_n_5\,
      Q => countU_reg(2),
      R => i_reset
    );
\countU_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[0]_i_1__2_n_4\,
      Q => countU_reg(3),
      R => i_reset
    );
\countU_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[4]_i_1__2_n_7\,
      Q => countU_reg(4),
      R => i_reset
    );
\countU_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[0]_i_1__2_n_0\,
      CO(3) => \countU_reg[4]_i_1__2_n_0\,
      CO(2) => \countU_reg[4]_i_1__2_n_1\,
      CO(1) => \countU_reg[4]_i_1__2_n_2\,
      CO(0) => \countU_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[4]_i_1__2_n_4\,
      O(2) => \countU_reg[4]_i_1__2_n_5\,
      O(1) => \countU_reg[4]_i_1__2_n_6\,
      O(0) => \countU_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => countU_reg(7 downto 4)
    );
\countU_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[4]_i_1__2_n_6\,
      Q => countU_reg(5),
      R => i_reset
    );
\countU_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[4]_i_1__2_n_5\,
      Q => countU_reg(6),
      R => i_reset
    );
\countU_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[4]_i_1__2_n_4\,
      Q => countU_reg(7),
      R => i_reset
    );
\countU_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[8]_i_1__2_n_7\,
      Q => countU_reg(8),
      R => i_reset
    );
\countU_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[4]_i_1__2_n_0\,
      CO(3) => \countU_reg[8]_i_1__2_n_0\,
      CO(2) => \countU_reg[8]_i_1__2_n_1\,
      CO(1) => \countU_reg[8]_i_1__2_n_2\,
      CO(0) => \countU_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[8]_i_1__2_n_4\,
      O(2) => \countU_reg[8]_i_1__2_n_5\,
      O(1) => \countU_reg[8]_i_1__2_n_6\,
      O(0) => \countU_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => countU_reg(11 downto 8)
    );
\countU_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => \countU_reg[8]_i_1__2_n_6\,
      Q => countU_reg(9),
      R => i_reset
    );
\done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \countP0__12\,
      I1 => \countH_reg[0]_0\,
      I2 => \^inv_done\,
      O => \done_i_1__2_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \done_i_1__2_n_0\,
      Q => \^inv_done\,
      R => i_reset
    );
\output_a[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \countP0__12\,
      I1 => \countH_reg[0]_0\,
      O => \output_a[17]_i_1__2_n_0\
    );
\output_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(0),
      Q => \output_a_reg_n_0_[0]\,
      R => i_reset
    );
\output_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(10),
      Q => \output_a_reg_n_0_[10]\,
      R => i_reset
    );
\output_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(11),
      Q => \output_a_reg_n_0_[11]\,
      R => i_reset
    );
\output_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(12),
      Q => \output_a_reg_n_0_[12]\,
      R => i_reset
    );
\output_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(13),
      Q => \output_a_reg_n_0_[13]\,
      R => i_reset
    );
\output_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(14),
      Q => \output_a_reg_n_0_[14]\,
      R => i_reset
    );
\output_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(15),
      Q => \output_a_reg_n_0_[15]\,
      R => i_reset
    );
\output_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(16),
      Q => \output_a_reg_n_0_[16]\,
      R => i_reset
    );
\output_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(17),
      Q => \output_a_reg_n_0_[17]\,
      R => i_reset
    );
\output_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(1),
      Q => \output_a_reg_n_0_[1]\,
      R => i_reset
    );
\output_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(2),
      Q => \output_a_reg_n_0_[2]\,
      R => i_reset
    );
\output_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(3),
      Q => \output_a_reg_n_0_[3]\,
      R => i_reset
    );
\output_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(4),
      Q => \output_a_reg_n_0_[4]\,
      R => i_reset
    );
\output_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(5),
      Q => \output_a_reg_n_0_[5]\,
      R => i_reset
    );
\output_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(6),
      Q => \output_a_reg_n_0_[6]\,
      R => i_reset
    );
\output_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(7),
      Q => \output_a_reg_n_0_[7]\,
      R => i_reset
    );
\output_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(8),
      Q => \output_a_reg_n_0_[8]\,
      R => i_reset
    );
\output_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => countU_reg(9),
      Q => \output_a_reg_n_0_[9]\,
      R => i_reset
    );
\output_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(0),
      Q => \output_d_reg_n_0_[0]\,
      R => i_reset
    );
\output_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(1),
      Q => \output_d_reg_n_0_[1]\,
      R => i_reset
    );
\output_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(2),
      Q => \output_d_reg_n_0_[2]\,
      R => i_reset
    );
\output_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(3),
      Q => \output_d_reg_n_0_[3]\,
      R => i_reset
    );
\output_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(4),
      Q => \output_d_reg_n_0_[4]\,
      R => i_reset
    );
\output_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(5),
      Q => \output_d_reg_n_0_[5]\,
      R => i_reset
    );
\output_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(6),
      Q => \output_d_reg_n_0_[6]\,
      R => i_reset
    );
\output_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__2_n_0\,
      D => pixel_result(7),
      Q => \output_d_reg_n_0_[7]\,
      R => i_reset
    );
\pixel_result_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(0),
      Q => pixel_result(0),
      R => '0'
    );
\pixel_result_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(1),
      Q => pixel_result(1),
      R => '0'
    );
\pixel_result_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(2),
      Q => pixel_result(2),
      R => '0'
    );
\pixel_result_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(3),
      Q => pixel_result(3),
      R => '0'
    );
\pixel_result_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(4),
      Q => pixel_result(4),
      R => '0'
    );
\pixel_result_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(5),
      Q => pixel_result(5),
      R => '0'
    );
\pixel_result_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(6),
      Q => pixel_result(6),
      R => '0'
    );
\pixel_result_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => pixel_result_0,
      D => \pixel_result_reg[7]_0\(7),
      Q => pixel_result(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_lapacian_filter is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    lap_done : out STD_LOGIC;
    \countV_reg[11]_0\ : out STD_LOGIC;
    \addr0_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \output_a_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \output_d_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    \accu_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \accu_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \accu_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_reg[11]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \countH_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_lapacian_filter : entity is "lapacian_filter";
end telemetry_bot_top_level_controller_0_0_lapacian_filter;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_lapacian_filter is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RESIZE : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \accu0__12\ : STD_LOGIC;
  signal \accu0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__0_n_1\ : STD_LOGIC;
  signal \accu0_carry__0_n_2\ : STD_LOGIC;
  signal \accu0_carry__0_n_3\ : STD_LOGIC;
  signal \accu0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_n_0\ : STD_LOGIC;
  signal \accu0_carry__1_n_1\ : STD_LOGIC;
  signal \accu0_carry__1_n_2\ : STD_LOGIC;
  signal \accu0_carry__1_n_3\ : STD_LOGIC;
  signal \accu0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \accu0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal accu0_carry_n_0 : STD_LOGIC;
  signal accu0_carry_n_1 : STD_LOGIC;
  signal accu0_carry_n_2 : STD_LOGIC;
  signal accu0_carry_n_3 : STD_LOGIC;
  signal \accu1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__0_n_1\ : STD_LOGIC;
  signal \accu1_carry__0_n_2\ : STD_LOGIC;
  signal \accu1_carry__0_n_3\ : STD_LOGIC;
  signal \accu1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_n_0\ : STD_LOGIC;
  signal \accu1_carry__1_n_1\ : STD_LOGIC;
  signal \accu1_carry__1_n_2\ : STD_LOGIC;
  signal \accu1_carry__1_n_3\ : STD_LOGIC;
  signal \accu1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_n_0\ : STD_LOGIC;
  signal \accu1_carry__2_n_1\ : STD_LOGIC;
  signal \accu1_carry__2_n_2\ : STD_LOGIC;
  signal \accu1_carry__2_n_3\ : STD_LOGIC;
  signal \accu1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \accu1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \accu1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \accu1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \accu1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \accu1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal accu1_carry_n_0 : STD_LOGIC;
  signal accu1_carry_n_1 : STD_LOGIC;
  signal accu1_carry_n_2 : STD_LOGIC;
  signal accu1_carry_n_3 : STD_LOGIC;
  signal accu1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \accu[11]_i_1_n_0\ : STD_LOGIC;
  signal \accu[11]_i_2_n_0\ : STD_LOGIC;
  signal \accu_reg_n_0_[10]\ : STD_LOGIC;
  signal \accu_reg_n_0_[9]\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_1\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_2\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_3\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_4\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_5\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_6\ : STD_LOGIC;
  signal \addr00__2_carry__0_n_7\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_1\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_2\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_3\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_4\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_5\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_6\ : STD_LOGIC;
  signal \addr00__2_carry__1_n_7\ : STD_LOGIC;
  signal \addr00__2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_1\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_2\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_3\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_4\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_5\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_6\ : STD_LOGIC;
  signal \addr00__2_carry__2_n_7\ : STD_LOGIC;
  signal \addr00__2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addr00__2_carry__3_n_3\ : STD_LOGIC;
  signal \addr00__2_carry__3_n_6\ : STD_LOGIC;
  signal \addr00__2_carry__3_n_7\ : STD_LOGIC;
  signal \addr00__2_carry_i_1_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_2_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_3_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_4_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_5_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_6_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_7_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_i_8_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_n_0\ : STD_LOGIC;
  signal \addr00__2_carry_n_1\ : STD_LOGIC;
  signal \addr00__2_carry_n_2\ : STD_LOGIC;
  signal \addr00__2_carry_n_3\ : STD_LOGIC;
  signal \addr00__2_carry_n_4\ : STD_LOGIC;
  signal \addr00__2_carry_n_5\ : STD_LOGIC;
  signal \addr00__2_carry_n_6\ : STD_LOGIC;
  signal \addr00__2_carry_n_7\ : STD_LOGIC;
  signal \addr0[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH[0]_i_3__0_n_0\ : STD_LOGIC;
  signal countH_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \countH_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \countH_reg_n_0_[0]\ : STD_LOGIC;
  signal \countH_reg_n_0_[1]\ : STD_LOGIC;
  signal \countP1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_1\ : STD_LOGIC;
  signal \countP1_carry__0_n_2\ : STD_LOGIC;
  signal \countP1_carry__0_n_3\ : STD_LOGIC;
  signal \countP1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_1\ : STD_LOGIC;
  signal \countP1_carry__1_n_2\ : STD_LOGIC;
  signal \countP1_carry__1_n_3\ : STD_LOGIC;
  signal \countP1_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_n_1\ : STD_LOGIC;
  signal \countP1_carry__2_n_2\ : STD_LOGIC;
  signal \countP1_carry__2_n_3\ : STD_LOGIC;
  signal \countP1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_8__0_n_0\ : STD_LOGIC;
  signal countP1_carry_n_0 : STD_LOGIC;
  signal countP1_carry_n_1 : STD_LOGIC;
  signal countP1_carry_n_2 : STD_LOGIC;
  signal countP1_carry_n_3 : STD_LOGIC;
  signal \countP[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \countP[0]_i_3__0_n_0\ : STD_LOGIC;
  signal countP_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \countP_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \countU[0]_i_2__0_n_0\ : STD_LOGIC;
  signal countU_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \countU_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \countU_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \countU_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \countU_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \countU_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \countU_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV[0]_i_2_n_0\ : STD_LOGIC;
  signal countV_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \countV_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \countV_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \countV_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_17_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_19_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_20_n_0\ : STD_LOGIC;
  signal \i__carry_i_21_n_0\ : STD_LOGIC;
  signal \i__carry_i_22_n_0\ : STD_LOGIC;
  signal \i__carry_i_23_n_0\ : STD_LOGIC;
  signal \i__carry_i_24_n_0\ : STD_LOGIC;
  signal \i__carry_i_25_n_0\ : STD_LOGIC;
  signal \i__carry_i_26_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \^lap_done\ : STD_LOGIC;
  signal \output_a[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW__inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_accu0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_accu1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr00__2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr00__2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_countH_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_countP1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countP1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countU_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countU_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_countV_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of accu0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of accu1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \accu1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \addr00__2_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00__2_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \addr00__2_carry__0_i_1\ : label is "lutpair0";
  attribute HLUTNM of \addr00__2_carry__0_i_6\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \addr00__2_carry__1\ : label is 35;
  attribute HLUTNM of \addr00__2_carry__1_i_3\ : label is "lutpair1";
  attribute HLUTNM of \addr00__2_carry__1_i_8\ : label is "lutpair1";
  attribute ADDER_THRESHOLD of \addr00__2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00__2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \countH_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[8]_i_1__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of countP1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \countV_reg[8]_i_1__0\ : label is 11;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  lap_done <= \^lap_done\;
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => RESIZE(0),
      DI(3 downto 2) => \^q\(1 downto 0),
      DI(1) => RESIZE(1),
      DI(0) => \i__carry_i_1_n_0\,
      O(3 downto 0) => accu1_in(3 downto 0),
      S(3 downto 2) => \accu_reg[3]_0\(1 downto 0),
      S(1) => \i__carry_i_4__3_n_0\,
      S(0) => \i__carry_i_5__3_n_0\
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(5 downto 2),
      O(3 downto 0) => accu1_in(7 downto 4),
      S(3 downto 0) => \accu_reg[7]_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW__inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_reg_n_0_[10]\,
      DI(1) => \accu_reg_n_0_[9]\,
      DI(0) => \^q\(6),
      O(3 downto 0) => accu1_in(11 downto 8),
      S(3) => \i__carry__1_i_1__3_n_0\,
      S(2) => \i__carry__1_i_2__3_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \accu_reg[11]_0\(0)
    );
accu0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accu0_carry_n_0,
      CO(2) => accu0_carry_n_1,
      CO(1) => accu0_carry_n_2,
      CO(0) => accu0_carry_n_3,
      CYINIT => '0',
      DI(3) => \accu0_carry_i_1__0_n_0\,
      DI(2) => \accu0_carry_i_2__0_n_0\,
      DI(1) => \accu0_carry_i_3__0_n_0\,
      DI(0) => \accu0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_accu0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \accu0_carry_i_5__0_n_0\,
      S(2) => \accu0_carry_i_6__0_n_0\,
      S(1) => \accu0_carry_i_7__0_n_0\,
      S(0) => \accu0_carry_i_8__0_n_0\
    );
\accu0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accu0_carry_n_0,
      CO(3) => \accu0_carry__0_n_0\,
      CO(2) => \accu0_carry__0_n_1\,
      CO(1) => \accu0_carry__0_n_2\,
      CO(0) => \accu0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu0_carry__0_i_1__0_n_0\,
      DI(0) => \accu0_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_accu0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu0_carry__0_i_3__0_n_0\,
      S(2) => \accu0_carry__0_i_4__0_n_0\,
      S(1) => \accu0_carry__0_i_5__0_n_0\,
      S(0) => \accu0_carry__0_i_6__0_n_0\
    );
\accu0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => countP_reg(16),
      I1 => countP_reg(17),
      O => \accu0_carry__0_i_1__0_n_0\
    );
\accu0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(15),
      O => \accu0_carry__0_i_2__0_n_0\
    );
\accu0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(21),
      I1 => countP_reg(20),
      O => \accu0_carry__0_i_3__0_n_0\
    );
\accu0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(19),
      I1 => countP_reg(18),
      O => \accu0_carry__0_i_4__0_n_0\
    );
\accu0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => countP_reg(17),
      I1 => countP_reg(16),
      O => \accu0_carry__0_i_5__0_n_0\
    );
\accu0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(15),
      I1 => countP_reg(14),
      O => \accu0_carry__0_i_6__0_n_0\
    );
\accu0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu0_carry__0_n_0\,
      CO(3) => \accu0_carry__1_n_0\,
      CO(2) => \accu0_carry__1_n_1\,
      CO(1) => \accu0_carry__1_n_2\,
      CO(0) => \accu0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_accu0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu0_carry__1_i_1__0_n_0\,
      S(2) => \accu0_carry__1_i_2__0_n_0\,
      S(1) => \accu0_carry__1_i_3__0_n_0\,
      S(0) => \accu0_carry__1_i_4__0_n_0\
    );
\accu0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(29),
      I1 => countP_reg(28),
      O => \accu0_carry__1_i_1__0_n_0\
    );
\accu0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(27),
      I1 => countP_reg(26),
      O => \accu0_carry__1_i_2__0_n_0\
    );
\accu0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(25),
      I1 => countP_reg(24),
      O => \accu0_carry__1_i_3__0_n_0\
    );
\accu0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(23),
      I1 => countP_reg(22),
      O => \accu0_carry__1_i_4__0_n_0\
    );
\accu0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_accu0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \accu0__12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => countP_reg(31),
      O(3 downto 0) => \NLW_accu0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \accu0_carry__2_i_1__0_n_0\
    );
\accu0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(31),
      I1 => countP_reg(30),
      O => \accu0_carry__2_i_1__0_n_0\
    );
\accu0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(13),
      O => \accu0_carry_i_1__0_n_0\
    );
\accu0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(11),
      O => \accu0_carry_i_2__0_n_0\
    );
\accu0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(8),
      I1 => countP_reg(9),
      O => \accu0_carry_i_3__0_n_0\
    );
\accu0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(7),
      O => \accu0_carry_i_4__0_n_0\
    );
\accu0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(13),
      I1 => countP_reg(12),
      O => \accu0_carry_i_5__0_n_0\
    );
\accu0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(11),
      I1 => countP_reg(10),
      O => \accu0_carry_i_6__0_n_0\
    );
\accu0_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(8),
      I1 => countP_reg(9),
      O => \accu0_carry_i_7__0_n_0\
    );
\accu0_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(7),
      I1 => countP_reg(6),
      O => \accu0_carry_i_8__0_n_0\
    );
accu1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => accu1_carry_n_0,
      CO(2) => accu1_carry_n_1,
      CO(1) => accu1_carry_n_2,
      CO(0) => accu1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu1_carry_i_1__0_n_0\,
      DI(0) => \accu1_carry_i_2__0_n_0\,
      O(3 downto 0) => NLW_accu1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \accu1_carry_i_3__0_n_0\,
      S(2) => \accu1_carry_i_4__0_n_0\,
      S(1) => \accu1_carry_i_5__0_n_0\,
      S(0) => \accu1_carry_i_6__0_n_0\
    );
\accu1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => accu1_carry_n_0,
      CO(3) => \accu1_carry__0_n_0\,
      CO(2) => \accu1_carry__0_n_1\,
      CO(1) => \accu1_carry__0_n_2\,
      CO(0) => \accu1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_accu1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu1_carry__0_i_1__0_n_0\,
      S(2) => \accu1_carry__0_i_2__0_n_0\,
      S(1) => \accu1_carry__0_i_3__0_n_0\,
      S(0) => \accu1_carry__0_i_4__0_n_0\
    );
\accu1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(15),
      I1 => \countV_reg__0\(14),
      O => \accu1_carry__0_i_1__0_n_0\
    );
\accu1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(13),
      I1 => \countV_reg__0\(12),
      O => \accu1_carry__0_i_2__0_n_0\
    );
\accu1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(11),
      I1 => \countV_reg__0\(10),
      O => \accu1_carry__0_i_3__0_n_0\
    );
\accu1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(9),
      I1 => \countV_reg__0\(8),
      O => \accu1_carry__0_i_4__0_n_0\
    );
\accu1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu1_carry__0_n_0\,
      CO(3) => \accu1_carry__1_n_0\,
      CO(2) => \accu1_carry__1_n_1\,
      CO(1) => \accu1_carry__1_n_2\,
      CO(0) => \accu1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_accu1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu1_carry__1_i_1__0_n_0\,
      S(2) => \accu1_carry__1_i_2__0_n_0\,
      S(1) => \accu1_carry__1_i_3__0_n_0\,
      S(0) => \accu1_carry__1_i_4__0_n_0\
    );
\accu1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(23),
      I1 => \countV_reg__0\(22),
      O => \accu1_carry__1_i_1__0_n_0\
    );
\accu1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(21),
      I1 => \countV_reg__0\(20),
      O => \accu1_carry__1_i_2__0_n_0\
    );
\accu1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(19),
      I1 => \countV_reg__0\(18),
      O => \accu1_carry__1_i_3__0_n_0\
    );
\accu1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(17),
      I1 => \countV_reg__0\(16),
      O => \accu1_carry__1_i_4__0_n_0\
    );
\accu1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu1_carry__1_n_0\,
      CO(3) => \accu1_carry__2_n_0\,
      CO(2) => \accu1_carry__2_n_1\,
      CO(1) => \accu1_carry__2_n_2\,
      CO(0) => \accu1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \countV_reg__0\(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_accu1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \accu1_carry__2_i_1__0_n_0\,
      S(2) => \accu1_carry__2_i_2__0_n_0\,
      S(1) => \accu1_carry__2_i_3__0_n_0\,
      S(0) => \accu1_carry__2_i_4__0_n_0\
    );
\accu1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(31),
      I1 => \countV_reg__0\(30),
      O => \accu1_carry__2_i_1__0_n_0\
    );
\accu1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(29),
      I1 => \countV_reg__0\(28),
      O => \accu1_carry__2_i_2__0_n_0\
    );
\accu1_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(27),
      I1 => \countV_reg__0\(26),
      O => \accu1_carry__2_i_3__0_n_0\
    );
\accu1_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(25),
      I1 => \countV_reg__0\(24),
      O => \accu1_carry__2_i_4__0_n_0\
    );
\accu1_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(2),
      I1 => \countV_reg__0\(3),
      O => \accu1_carry_i_1__0_n_0\
    );
\accu1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      O => \accu1_carry_i_2__0_n_0\
    );
\accu1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(7),
      I1 => \countV_reg__0\(6),
      O => \accu1_carry_i_3__0_n_0\
    );
\accu1_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(5),
      I1 => \countV_reg__0\(4),
      O => \accu1_carry_i_4__0_n_0\
    );
\accu1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countV_reg(2),
      I1 => \countV_reg__0\(3),
      O => \accu1_carry_i_5__0_n_0\
    );
\accu1_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      O => \accu1_carry_i_6__0_n_0\
    );
\accu[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => i_reset,
      I1 => \accu1_carry__2_n_0\,
      I2 => \accu0__12\,
      I3 => \countH_reg[0]_0\,
      O => \accu[11]_i_1_n_0\
    );
\accu[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \accu0__12\,
      I1 => \countH_reg[0]_0\,
      O => \accu[11]_i_2_n_0\
    );
\accu_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(0),
      Q => RESIZE(0),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(10),
      Q => \accu_reg_n_0_[10]\,
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(11),
      Q => RESIZE(7),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(1),
      Q => RESIZE(1),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(2),
      Q => \^q\(0),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(3),
      Q => \^q\(1),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(4),
      Q => \^q\(2),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(5),
      Q => \^q\(3),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(6),
      Q => \^q\(4),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(7),
      Q => \^q\(5),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(8),
      Q => \^q\(6),
      R => \accu[11]_i_1_n_0\
    );
\accu_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => accu1_in(9),
      Q => \accu_reg_n_0_[9]\,
      R => \accu[11]_i_1_n_0\
    );
\addr00__2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr00__2_carry_n_0\,
      CO(2) => \addr00__2_carry_n_1\,
      CO(1) => \addr00__2_carry_n_2\,
      CO(0) => \addr00__2_carry_n_3\,
      CYINIT => '1',
      DI(3) => \addr00__2_carry_i_1_n_0\,
      DI(2) => \addr00__2_carry_i_2_n_0\,
      DI(1) => \addr00__2_carry_i_3_n_0\,
      DI(0) => \addr00__2_carry_i_4_n_0\,
      O(3) => \addr00__2_carry_n_4\,
      O(2) => \addr00__2_carry_n_5\,
      O(1) => \addr00__2_carry_n_6\,
      O(0) => \addr00__2_carry_n_7\,
      S(3) => \addr00__2_carry_i_5_n_0\,
      S(2) => \addr00__2_carry_i_6_n_0\,
      S(1) => \addr00__2_carry_i_7_n_0\,
      S(0) => \addr00__2_carry_i_8_n_0\
    );
\addr00__2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00__2_carry_n_0\,
      CO(3) => \addr00__2_carry__0_n_0\,
      CO(2) => \addr00__2_carry__0_n_1\,
      CO(1) => \addr00__2_carry__0_n_2\,
      CO(0) => \addr00__2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \addr00__2_carry__0_i_1_n_0\,
      DI(2) => \addr00__2_carry__0_i_2_n_0\,
      DI(1) => \addr00__2_carry__0_i_3_n_0\,
      DI(0) => \addr00__2_carry__0_i_4_n_0\,
      O(3) => \addr00__2_carry__0_n_4\,
      O(2) => \addr00__2_carry__0_n_5\,
      O(1) => \addr00__2_carry__0_n_6\,
      O(0) => \addr00__2_carry__0_n_7\,
      S(3) => \addr00__2_carry__0_i_5_n_0\,
      S(2) => \addr00__2_carry__0_i_6_n_0\,
      S(1) => \addr00__2_carry__0_i_7_n_0\,
      S(0) => \addr00__2_carry__0_i_8_n_0\
    );
\addr00__2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => countP_reg(6),
      I1 => countP_reg(5),
      I2 => countP_reg(4),
      O => \addr00__2_carry__0_i_1_n_0\
    );
\addr00__2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => countP_reg(5),
      I1 => countP_reg(4),
      I2 => countP_reg(6),
      O => \addr00__2_carry__0_i_2_n_0\
    );
\addr00__2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      O => \addr00__2_carry__0_i_3_n_0\
    );
\addr00__2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countP_reg(3),
      I1 => countV_reg(1),
      O => \addr00__2_carry__0_i_4_n_0\
    );
\addr00__2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \addr00__2_carry__0_i_1_n_0\,
      I1 => countV_reg(0),
      I2 => countV_reg(1),
      I3 => countP_reg(7),
      O => \addr00__2_carry__0_i_5_n_0\
    );
\addr00__2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95956A95"
    )
        port map (
      I0 => countP_reg(6),
      I1 => countP_reg(5),
      I2 => countP_reg(4),
      I3 => countV_reg(1),
      I4 => countV_reg(0),
      O => \addr00__2_carry__0_i_6_n_0\
    );
\addr00__2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => countV_reg(1),
      I1 => countV_reg(0),
      I2 => countP_reg(5),
      I3 => countP_reg(4),
      O => \addr00__2_carry__0_i_7_n_0\
    );
\addr00__2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => countV_reg(1),
      I1 => countP_reg(3),
      I2 => countP_reg(4),
      O => \addr00__2_carry__0_i_8_n_0\
    );
\addr00__2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00__2_carry__0_n_0\,
      CO(3) => \addr00__2_carry__1_n_0\,
      CO(2) => \addr00__2_carry__1_n_1\,
      CO(1) => \addr00__2_carry__1_n_2\,
      CO(0) => \addr00__2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \addr00__2_carry__1_i_1_n_0\,
      DI(2) => \addr00__2_carry__1_i_2_n_0\,
      DI(1) => \addr00__2_carry__1_i_3_n_0\,
      DI(0) => \addr00__2_carry__1_i_4_n_0\,
      O(3) => \addr00__2_carry__1_n_4\,
      O(2) => \addr00__2_carry__1_n_5\,
      O(1) => \addr00__2_carry__1_n_6\,
      O(0) => \addr00__2_carry__1_n_7\,
      S(3) => \addr00__2_carry__1_i_5_n_0\,
      S(2) => \addr00__2_carry__1_i_6_n_0\,
      S(1) => \addr00__2_carry__1_i_7_n_0\,
      S(0) => \addr00__2_carry__1_i_8_n_0\
    );
\addr00__2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => countP_reg(10),
      I1 => countV_reg(1),
      I2 => countV_reg(0),
      O => \addr00__2_carry__1_i_1_n_0\
    );
\addr00__2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => countP_reg(9),
      I1 => countV_reg(1),
      I2 => countV_reg(0),
      O => \addr00__2_carry__1_i_2_n_0\
    );
\addr00__2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => countP_reg(8),
      I1 => countV_reg(1),
      I2 => countV_reg(0),
      O => \addr00__2_carry__1_i_3_n_0\
    );
\addr00__2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => countV_reg(1),
      I1 => countV_reg(0),
      I2 => countP_reg(7),
      O => \addr00__2_carry__1_i_4_n_0\
    );
\addr00__2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      I2 => countP_reg(10),
      I3 => countP_reg(11),
      O => \addr00__2_carry__1_i_5_n_0\
    );
\addr00__2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => countP_reg(9),
      I1 => countV_reg(0),
      I2 => countV_reg(1),
      I3 => countP_reg(10),
      O => \addr00__2_carry__1_i_6_n_0\
    );
\addr00__2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \addr00__2_carry__1_i_3_n_0\,
      I1 => countV_reg(0),
      I2 => countV_reg(1),
      I3 => countP_reg(9),
      O => \addr00__2_carry__1_i_7_n_0\
    );
\addr00__2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => countP_reg(8),
      I1 => countV_reg(1),
      I2 => countV_reg(0),
      I3 => countP_reg(7),
      O => \addr00__2_carry__1_i_8_n_0\
    );
\addr00__2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00__2_carry__1_n_0\,
      CO(3) => \addr00__2_carry__2_n_0\,
      CO(2) => \addr00__2_carry__2_n_1\,
      CO(1) => \addr00__2_carry__2_n_2\,
      CO(0) => \addr00__2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => countP_reg(14 downto 11),
      O(3) => \addr00__2_carry__2_n_4\,
      O(2) => \addr00__2_carry__2_n_5\,
      O(1) => \addr00__2_carry__2_n_6\,
      O(0) => \addr00__2_carry__2_n_7\,
      S(3) => \addr00__2_carry__2_i_1_n_0\,
      S(2) => \addr00__2_carry__2_i_2_n_0\,
      S(1) => \addr00__2_carry__2_i_3_n_0\,
      S(0) => \addr00__2_carry__2_i_4_n_0\
    );
\addr00__2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countP_reg(14),
      I1 => countP_reg(15),
      O => \addr00__2_carry__2_i_1_n_0\
    );
\addr00__2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countP_reg(13),
      I1 => countP_reg(14),
      O => \addr00__2_carry__2_i_2_n_0\
    );
\addr00__2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countP_reg(12),
      I1 => countP_reg(13),
      O => \addr00__2_carry__2_i_3_n_0\
    );
\addr00__2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countP_reg(11),
      I1 => countP_reg(12),
      O => \addr00__2_carry__2_i_4_n_0\
    );
\addr00__2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00__2_carry__2_n_0\,
      CO(3 downto 1) => \NLW_addr00__2_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr00__2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => countP_reg(15),
      O(3 downto 2) => \NLW_addr00__2_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1) => \addr00__2_carry__3_n_6\,
      O(0) => \addr00__2_carry__3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \addr00__2_carry__3_i_1_n_0\,
      S(0) => \addr00__2_carry__3_i_2_n_0\
    );
\addr00__2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countP_reg(17),
      I1 => countP_reg(16),
      O => \addr00__2_carry__3_i_1_n_0\
    );
\addr00__2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => countP_reg(15),
      I1 => countP_reg(16),
      O => \addr00__2_carry__3_i_2_n_0\
    );
\addr00__2_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countP_reg(2),
      O => \addr00__2_carry_i_1_n_0\
    );
\addr00__2_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => countV_reg(0),
      I1 => countV_reg(1),
      I2 => countP_reg(1),
      O => \addr00__2_carry_i_2_n_0\
    );
\addr00__2_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => countP_reg(0),
      I1 => countV_reg(1),
      I2 => countV_reg(0),
      I3 => countV_reg(2),
      O => \addr00__2_carry_i_3_n_0\
    );
\addr00__2_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => countV_reg(2),
      I1 => countV_reg(0),
      I2 => countV_reg(1),
      I3 => countP_reg(0),
      O => \addr00__2_carry_i_4_n_0\
    );
\addr00__2_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => countP_reg(2),
      I1 => countV_reg(0),
      I2 => countP_reg(3),
      I3 => countV_reg(1),
      O => \addr00__2_carry_i_5_n_0\
    );
\addr00__2_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A578"
    )
        port map (
      I0 => countP_reg(1),
      I1 => countV_reg(1),
      I2 => countP_reg(2),
      I3 => countV_reg(0),
      O => \addr00__2_carry_i_6_n_0\
    );
\addr00__2_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E1E11E"
    )
        port map (
      I0 => countV_reg(2),
      I1 => countP_reg(0),
      I2 => countP_reg(1),
      I3 => countV_reg(1),
      I4 => countV_reg(0),
      O => \addr00__2_carry_i_7_n_0\
    );
\addr00__2_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => countP_reg(0),
      I1 => countV_reg(1),
      I2 => countV_reg(0),
      I3 => countV_reg(2),
      O => \addr00__2_carry_i_8_n_0\
    );
\addr0[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \countH_reg[0]_0\,
      I1 => \accu0__12\,
      I2 => \accu1_carry__2_n_0\,
      I3 => i_reset,
      O => \addr0[17]_i_1__0_n_0\
    );
\addr0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry_n_7\,
      Q => \addr0_reg[17]_0\(0),
      R => '0'
    );
\addr0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__1_n_5\,
      Q => \addr0_reg[17]_0\(10),
      R => '0'
    );
\addr0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__1_n_4\,
      Q => \addr0_reg[17]_0\(11),
      R => '0'
    );
\addr0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__2_n_7\,
      Q => \addr0_reg[17]_0\(12),
      R => '0'
    );
\addr0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__2_n_6\,
      Q => \addr0_reg[17]_0\(13),
      R => '0'
    );
\addr0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__2_n_5\,
      Q => \addr0_reg[17]_0\(14),
      R => '0'
    );
\addr0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__2_n_4\,
      Q => \addr0_reg[17]_0\(15),
      R => '0'
    );
\addr0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__3_n_7\,
      Q => \addr0_reg[17]_0\(16),
      R => '0'
    );
\addr0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__3_n_6\,
      Q => \addr0_reg[17]_0\(17),
      R => '0'
    );
\addr0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry_n_6\,
      Q => \addr0_reg[17]_0\(1),
      R => '0'
    );
\addr0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry_n_5\,
      Q => \addr0_reg[17]_0\(2),
      R => '0'
    );
\addr0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry_n_4\,
      Q => \addr0_reg[17]_0\(3),
      R => '0'
    );
\addr0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__0_n_7\,
      Q => \addr0_reg[17]_0\(4),
      R => '0'
    );
\addr0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__0_n_6\,
      Q => \addr0_reg[17]_0\(5),
      R => '0'
    );
\addr0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__0_n_5\,
      Q => \addr0_reg[17]_0\(6),
      R => '0'
    );
\addr0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__0_n_4\,
      Q => \addr0_reg[17]_0\(7),
      R => '0'
    );
\addr0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__1_n_7\,
      Q => \addr0_reg[17]_0\(8),
      R => '0'
    );
\addr0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__0_n_0\,
      D => \addr00__2_carry__1_n_6\,
      Q => \addr0_reg[17]_0\(9),
      R => '0'
    );
\countH[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF08"
    )
        port map (
      I0 => \countH_reg[0]_0\,
      I1 => \accu0__12\,
      I2 => \accu1_carry__2_n_0\,
      I3 => i_reset,
      I4 => \countP1_carry__2_n_1\,
      O => \countH[0]_i_1__0_n_0\
    );
\countH[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countH_reg_n_0_[0]\,
      O => \countH[0]_i_3__0_n_0\
    );
\countH_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[0]_i_2__0_n_7\,
      Q => \countH_reg_n_0_[0]\,
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countH_reg[0]_i_2__0_n_0\,
      CO(2) => \countH_reg[0]_i_2__0_n_1\,
      CO(1) => \countH_reg[0]_i_2__0_n_2\,
      CO(0) => \countH_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countH_reg[0]_i_2__0_n_4\,
      O(2) => \countH_reg[0]_i_2__0_n_5\,
      O(1) => \countH_reg[0]_i_2__0_n_6\,
      O(0) => \countH_reg[0]_i_2__0_n_7\,
      S(3 downto 2) => countH_reg(3 downto 2),
      S(1) => \countH_reg_n_0_[1]\,
      S(0) => \countH[0]_i_3__0_n_0\
    );
\countH_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[8]_i_1__0_n_5\,
      Q => countH_reg(10),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[8]_i_1__0_n_4\,
      Q => countH_reg(11),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[12]_i_1__0_n_7\,
      Q => countH_reg(12),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[8]_i_1__0_n_0\,
      CO(3) => \countH_reg[12]_i_1__0_n_0\,
      CO(2) => \countH_reg[12]_i_1__0_n_1\,
      CO(1) => \countH_reg[12]_i_1__0_n_2\,
      CO(0) => \countH_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[12]_i_1__0_n_4\,
      O(2) => \countH_reg[12]_i_1__0_n_5\,
      O(1) => \countH_reg[12]_i_1__0_n_6\,
      O(0) => \countH_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(15 downto 12)
    );
\countH_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[12]_i_1__0_n_6\,
      Q => countH_reg(13),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[12]_i_1__0_n_5\,
      Q => countH_reg(14),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[12]_i_1__0_n_4\,
      Q => countH_reg(15),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[16]_i_1__0_n_7\,
      Q => countH_reg(16),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[12]_i_1__0_n_0\,
      CO(3) => \countH_reg[16]_i_1__0_n_0\,
      CO(2) => \countH_reg[16]_i_1__0_n_1\,
      CO(1) => \countH_reg[16]_i_1__0_n_2\,
      CO(0) => \countH_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[16]_i_1__0_n_4\,
      O(2) => \countH_reg[16]_i_1__0_n_5\,
      O(1) => \countH_reg[16]_i_1__0_n_6\,
      O(0) => \countH_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(19 downto 16)
    );
\countH_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[16]_i_1__0_n_6\,
      Q => countH_reg(17),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[16]_i_1__0_n_5\,
      Q => countH_reg(18),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[16]_i_1__0_n_4\,
      Q => countH_reg(19),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[0]_i_2__0_n_6\,
      Q => \countH_reg_n_0_[1]\,
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[20]_i_1__0_n_7\,
      Q => countH_reg(20),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[16]_i_1__0_n_0\,
      CO(3) => \countH_reg[20]_i_1__0_n_0\,
      CO(2) => \countH_reg[20]_i_1__0_n_1\,
      CO(1) => \countH_reg[20]_i_1__0_n_2\,
      CO(0) => \countH_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[20]_i_1__0_n_4\,
      O(2) => \countH_reg[20]_i_1__0_n_5\,
      O(1) => \countH_reg[20]_i_1__0_n_6\,
      O(0) => \countH_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(23 downto 20)
    );
\countH_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[20]_i_1__0_n_6\,
      Q => countH_reg(21),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[20]_i_1__0_n_5\,
      Q => countH_reg(22),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[20]_i_1__0_n_4\,
      Q => countH_reg(23),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[24]_i_1__0_n_7\,
      Q => countH_reg(24),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[20]_i_1__0_n_0\,
      CO(3) => \countH_reg[24]_i_1__0_n_0\,
      CO(2) => \countH_reg[24]_i_1__0_n_1\,
      CO(1) => \countH_reg[24]_i_1__0_n_2\,
      CO(0) => \countH_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[24]_i_1__0_n_4\,
      O(2) => \countH_reg[24]_i_1__0_n_5\,
      O(1) => \countH_reg[24]_i_1__0_n_6\,
      O(0) => \countH_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(27 downto 24)
    );
\countH_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[24]_i_1__0_n_6\,
      Q => countH_reg(25),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[24]_i_1__0_n_5\,
      Q => countH_reg(26),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[24]_i_1__0_n_4\,
      Q => countH_reg(27),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[28]_i_1__0_n_7\,
      Q => countH_reg(28),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_countH_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \countH_reg[28]_i_1__0_n_1\,
      CO(1) => \countH_reg[28]_i_1__0_n_2\,
      CO(0) => \countH_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[28]_i_1__0_n_4\,
      O(2) => \countH_reg[28]_i_1__0_n_5\,
      O(1) => \countH_reg[28]_i_1__0_n_6\,
      O(0) => \countH_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(31 downto 28)
    );
\countH_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[28]_i_1__0_n_6\,
      Q => countH_reg(29),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[0]_i_2__0_n_5\,
      Q => countH_reg(2),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[28]_i_1__0_n_5\,
      Q => countH_reg(30),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[28]_i_1__0_n_4\,
      Q => countH_reg(31),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[0]_i_2__0_n_4\,
      Q => countH_reg(3),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[4]_i_1__0_n_7\,
      Q => countH_reg(4),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[0]_i_2__0_n_0\,
      CO(3) => \countH_reg[4]_i_1__0_n_0\,
      CO(2) => \countH_reg[4]_i_1__0_n_1\,
      CO(1) => \countH_reg[4]_i_1__0_n_2\,
      CO(0) => \countH_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[4]_i_1__0_n_4\,
      O(2) => \countH_reg[4]_i_1__0_n_5\,
      O(1) => \countH_reg[4]_i_1__0_n_6\,
      O(0) => \countH_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(7 downto 4)
    );
\countH_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[4]_i_1__0_n_6\,
      Q => countH_reg(5),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[4]_i_1__0_n_5\,
      Q => countH_reg(6),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[4]_i_1__0_n_4\,
      Q => countH_reg(7),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[8]_i_1__0_n_7\,
      Q => countH_reg(8),
      R => \countH[0]_i_1__0_n_0\
    );
\countH_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[4]_i_1__0_n_0\,
      CO(3) => \countH_reg[8]_i_1__0_n_0\,
      CO(2) => \countH_reg[8]_i_1__0_n_1\,
      CO(1) => \countH_reg[8]_i_1__0_n_2\,
      CO(0) => \countH_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[8]_i_1__0_n_4\,
      O(2) => \countH_reg[8]_i_1__0_n_5\,
      O(1) => \countH_reg[8]_i_1__0_n_6\,
      O(0) => \countH_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => countH_reg(11 downto 8)
    );
\countH_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countH_reg[8]_i_1__0_n_6\,
      Q => countH_reg(9),
      R => \countH[0]_i_1__0_n_0\
    );
countP1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countP1_carry_n_0,
      CO(2) => countP1_carry_n_1,
      CO(1) => countP1_carry_n_2,
      CO(0) => countP1_carry_n_3,
      CYINIT => '0',
      DI(3) => \countP1_carry_i_1__0_n_0\,
      DI(2) => \countP1_carry_i_2__0_n_0\,
      DI(1) => \countP1_carry_i_3__0_n_0\,
      DI(0) => \countP1_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_countP1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \countP1_carry_i_5__0_n_0\,
      S(2) => \countP1_carry_i_6__0_n_0\,
      S(1) => \countP1_carry_i_7__0_n_0\,
      S(0) => \countP1_carry_i_8__0_n_0\
    );
\countP1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countP1_carry_n_0,
      CO(3) => \countP1_carry__0_n_0\,
      CO(2) => \countP1_carry__0_n_1\,
      CO(1) => \countP1_carry__0_n_2\,
      CO(0) => \countP1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__0_i_1__0_n_0\,
      S(2) => \countP1_carry__0_i_2__0_n_0\,
      S(1) => \countP1_carry__0_i_3__0_n_0\,
      S(0) => \countP1_carry__0_i_4__0_n_0\
    );
\countP1_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(17),
      I1 => countH_reg(16),
      O => \countP1_carry__0_i_1__0_n_0\
    );
\countP1_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(15),
      I1 => countH_reg(14),
      O => \countP1_carry__0_i_2__0_n_0\
    );
\countP1_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(13),
      I1 => countH_reg(12),
      O => \countP1_carry__0_i_3__0_n_0\
    );
\countP1_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(11),
      I1 => countH_reg(10),
      O => \countP1_carry__0_i_4__0_n_0\
    );
\countP1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__0_n_0\,
      CO(3) => \countP1_carry__1_n_0\,
      CO(2) => \countP1_carry__1_n_1\,
      CO(1) => \countP1_carry__1_n_2\,
      CO(0) => \countP1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__1_i_1__0_n_0\,
      S(2) => \countP1_carry__1_i_2__0_n_0\,
      S(1) => \countP1_carry__1_i_3__0_n_0\,
      S(0) => \countP1_carry__1_i_4__0_n_0\
    );
\countP1_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(25),
      I1 => countH_reg(24),
      O => \countP1_carry__1_i_1__0_n_0\
    );
\countP1_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(23),
      I1 => countH_reg(22),
      O => \countP1_carry__1_i_2__0_n_0\
    );
\countP1_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(21),
      I1 => countH_reg(20),
      O => \countP1_carry__1_i_3__0_n_0\
    );
\countP1_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(19),
      I1 => countH_reg(18),
      O => \countP1_carry__1_i_4__0_n_0\
    );
\countP1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__1_n_0\,
      CO(3) => \NLW_countP1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \countP1_carry__2_n_1\,
      CO(1) => \countP1_carry__2_n_2\,
      CO(0) => \countP1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => countH_reg(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_countP1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \countP1_carry__2_i_1__0_n_0\,
      S(1) => \countP1_carry__2_i_2__0_n_0\,
      S(0) => \countP1_carry__2_i_3__0_n_0\
    );
\countP1_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(31),
      I1 => countH_reg(30),
      O => \countP1_carry__2_i_1__0_n_0\
    );
\countP1_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(29),
      I1 => countH_reg(28),
      O => \countP1_carry__2_i_2__0_n_0\
    );
\countP1_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(27),
      I1 => countH_reg(26),
      O => \countP1_carry__2_i_3__0_n_0\
    );
\countP1_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(9),
      O => \countP1_carry_i_1__0_n_0\
    );
\countP1_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => \countP1_carry_i_2__0_n_0\
    );
\countP1_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => \countP1_carry_i_3__0_n_0\
    );
\countP1_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(3),
      O => \countP1_carry_i_4__0_n_0\
    );
\countP1_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(9),
      I1 => countH_reg(8),
      O => \countP1_carry_i_5__0_n_0\
    );
\countP1_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => \countP1_carry_i_6__0_n_0\
    );
\countP1_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => \countP1_carry_i_7__0_n_0\
    );
\countP1_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(3),
      I1 => countH_reg(2),
      O => \countP1_carry_i_8__0_n_0\
    );
\countP[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \countP1_carry__2_n_1\,
      I1 => countP_reg(1),
      O => \countP[0]_i_2__0_n_0\
    );
\countP[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(0),
      O => \countP[0]_i_3__0_n_0\
    );
\countP_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[0]_i_1__0_n_7\,
      Q => countP_reg(0),
      R => i_reset
    );
\countP_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countP_reg[0]_i_1__0_n_0\,
      CO(2) => \countP_reg[0]_i_1__0_n_1\,
      CO(1) => \countP_reg[0]_i_1__0_n_2\,
      CO(0) => \countP_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => countP_reg(1),
      DI(0) => '1',
      O(3) => \countP_reg[0]_i_1__0_n_4\,
      O(2) => \countP_reg[0]_i_1__0_n_5\,
      O(1) => \countP_reg[0]_i_1__0_n_6\,
      O(0) => \countP_reg[0]_i_1__0_n_7\,
      S(3 downto 2) => countP_reg(3 downto 2),
      S(1) => \countP[0]_i_2__0_n_0\,
      S(0) => \countP[0]_i_3__0_n_0\
    );
\countP_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[8]_i_1__0_n_5\,
      Q => countP_reg(10),
      R => i_reset
    );
\countP_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[8]_i_1__0_n_4\,
      Q => countP_reg(11),
      R => i_reset
    );
\countP_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[12]_i_1__0_n_7\,
      Q => countP_reg(12),
      R => i_reset
    );
\countP_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[8]_i_1__0_n_0\,
      CO(3) => \countP_reg[12]_i_1__0_n_0\,
      CO(2) => \countP_reg[12]_i_1__0_n_1\,
      CO(1) => \countP_reg[12]_i_1__0_n_2\,
      CO(0) => \countP_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[12]_i_1__0_n_4\,
      O(2) => \countP_reg[12]_i_1__0_n_5\,
      O(1) => \countP_reg[12]_i_1__0_n_6\,
      O(0) => \countP_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(15 downto 12)
    );
\countP_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[12]_i_1__0_n_6\,
      Q => countP_reg(13),
      R => i_reset
    );
\countP_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[12]_i_1__0_n_5\,
      Q => countP_reg(14),
      R => i_reset
    );
\countP_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[12]_i_1__0_n_4\,
      Q => countP_reg(15),
      R => i_reset
    );
\countP_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[16]_i_1__0_n_7\,
      Q => countP_reg(16),
      R => i_reset
    );
\countP_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[12]_i_1__0_n_0\,
      CO(3) => \countP_reg[16]_i_1__0_n_0\,
      CO(2) => \countP_reg[16]_i_1__0_n_1\,
      CO(1) => \countP_reg[16]_i_1__0_n_2\,
      CO(0) => \countP_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[16]_i_1__0_n_4\,
      O(2) => \countP_reg[16]_i_1__0_n_5\,
      O(1) => \countP_reg[16]_i_1__0_n_6\,
      O(0) => \countP_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(19 downto 16)
    );
\countP_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[16]_i_1__0_n_6\,
      Q => countP_reg(17),
      R => i_reset
    );
\countP_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[16]_i_1__0_n_5\,
      Q => countP_reg(18),
      R => i_reset
    );
\countP_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[16]_i_1__0_n_4\,
      Q => countP_reg(19),
      R => i_reset
    );
\countP_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[0]_i_1__0_n_6\,
      Q => countP_reg(1),
      R => i_reset
    );
\countP_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[20]_i_1__0_n_7\,
      Q => countP_reg(20),
      R => i_reset
    );
\countP_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[16]_i_1__0_n_0\,
      CO(3) => \countP_reg[20]_i_1__0_n_0\,
      CO(2) => \countP_reg[20]_i_1__0_n_1\,
      CO(1) => \countP_reg[20]_i_1__0_n_2\,
      CO(0) => \countP_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[20]_i_1__0_n_4\,
      O(2) => \countP_reg[20]_i_1__0_n_5\,
      O(1) => \countP_reg[20]_i_1__0_n_6\,
      O(0) => \countP_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(23 downto 20)
    );
\countP_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[20]_i_1__0_n_6\,
      Q => countP_reg(21),
      R => i_reset
    );
\countP_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[20]_i_1__0_n_5\,
      Q => countP_reg(22),
      R => i_reset
    );
\countP_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[20]_i_1__0_n_4\,
      Q => countP_reg(23),
      R => i_reset
    );
\countP_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[24]_i_1__0_n_7\,
      Q => countP_reg(24),
      R => i_reset
    );
\countP_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[20]_i_1__0_n_0\,
      CO(3) => \countP_reg[24]_i_1__0_n_0\,
      CO(2) => \countP_reg[24]_i_1__0_n_1\,
      CO(1) => \countP_reg[24]_i_1__0_n_2\,
      CO(0) => \countP_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[24]_i_1__0_n_4\,
      O(2) => \countP_reg[24]_i_1__0_n_5\,
      O(1) => \countP_reg[24]_i_1__0_n_6\,
      O(0) => \countP_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(27 downto 24)
    );
\countP_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[24]_i_1__0_n_6\,
      Q => countP_reg(25),
      R => i_reset
    );
\countP_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[24]_i_1__0_n_5\,
      Q => countP_reg(26),
      R => i_reset
    );
\countP_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[24]_i_1__0_n_4\,
      Q => countP_reg(27),
      R => i_reset
    );
\countP_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[28]_i_1__0_n_7\,
      Q => countP_reg(28),
      R => i_reset
    );
\countP_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_countP_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \countP_reg[28]_i_1__0_n_1\,
      CO(1) => \countP_reg[28]_i_1__0_n_2\,
      CO(0) => \countP_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[28]_i_1__0_n_4\,
      O(2) => \countP_reg[28]_i_1__0_n_5\,
      O(1) => \countP_reg[28]_i_1__0_n_6\,
      O(0) => \countP_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(31 downto 28)
    );
\countP_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[28]_i_1__0_n_6\,
      Q => countP_reg(29),
      R => i_reset
    );
\countP_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[0]_i_1__0_n_5\,
      Q => countP_reg(2),
      R => i_reset
    );
\countP_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[28]_i_1__0_n_5\,
      Q => countP_reg(30),
      R => i_reset
    );
\countP_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[28]_i_1__0_n_4\,
      Q => countP_reg(31),
      R => i_reset
    );
\countP_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[0]_i_1__0_n_4\,
      Q => countP_reg(3),
      R => i_reset
    );
\countP_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[4]_i_1__0_n_7\,
      Q => countP_reg(4),
      R => i_reset
    );
\countP_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[0]_i_1__0_n_0\,
      CO(3) => \countP_reg[4]_i_1__0_n_0\,
      CO(2) => \countP_reg[4]_i_1__0_n_1\,
      CO(1) => \countP_reg[4]_i_1__0_n_2\,
      CO(0) => \countP_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[4]_i_1__0_n_4\,
      O(2) => \countP_reg[4]_i_1__0_n_5\,
      O(1) => \countP_reg[4]_i_1__0_n_6\,
      O(0) => \countP_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(7 downto 4)
    );
\countP_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[4]_i_1__0_n_6\,
      Q => countP_reg(5),
      R => i_reset
    );
\countP_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[4]_i_1__0_n_5\,
      Q => countP_reg(6),
      R => i_reset
    );
\countP_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[4]_i_1__0_n_4\,
      Q => countP_reg(7),
      R => i_reset
    );
\countP_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[8]_i_1__0_n_7\,
      Q => countP_reg(8),
      R => i_reset
    );
\countP_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[4]_i_1__0_n_0\,
      CO(3) => \countP_reg[8]_i_1__0_n_0\,
      CO(2) => \countP_reg[8]_i_1__0_n_1\,
      CO(1) => \countP_reg[8]_i_1__0_n_2\,
      CO(0) => \countP_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[8]_i_1__0_n_4\,
      O(2) => \countP_reg[8]_i_1__0_n_5\,
      O(1) => \countP_reg[8]_i_1__0_n_6\,
      O(0) => \countP_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => countP_reg(11 downto 8)
    );
\countP_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countP_reg[8]_i_1__0_n_6\,
      Q => countP_reg(9),
      R => i_reset
    );
\countU[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countU_reg(0),
      O => \countU[0]_i_2__0_n_0\
    );
\countU_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[0]_i_1__0_n_7\,
      Q => countU_reg(0),
      R => i_reset
    );
\countU_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countU_reg[0]_i_1__0_n_0\,
      CO(2) => \countU_reg[0]_i_1__0_n_1\,
      CO(1) => \countU_reg[0]_i_1__0_n_2\,
      CO(0) => \countU_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countU_reg[0]_i_1__0_n_4\,
      O(2) => \countU_reg[0]_i_1__0_n_5\,
      O(1) => \countU_reg[0]_i_1__0_n_6\,
      O(0) => \countU_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => countU_reg(3 downto 1),
      S(0) => \countU[0]_i_2__0_n_0\
    );
\countU_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[8]_i_1__0_n_5\,
      Q => countU_reg(10),
      R => i_reset
    );
\countU_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[8]_i_1__0_n_4\,
      Q => countU_reg(11),
      R => i_reset
    );
\countU_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[12]_i_1__0_n_7\,
      Q => countU_reg(12),
      R => i_reset
    );
\countU_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[8]_i_1__0_n_0\,
      CO(3) => \countU_reg[12]_i_1__0_n_0\,
      CO(2) => \countU_reg[12]_i_1__0_n_1\,
      CO(1) => \countU_reg[12]_i_1__0_n_2\,
      CO(0) => \countU_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[12]_i_1__0_n_4\,
      O(2) => \countU_reg[12]_i_1__0_n_5\,
      O(1) => \countU_reg[12]_i_1__0_n_6\,
      O(0) => \countU_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => countU_reg(15 downto 12)
    );
\countU_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[12]_i_1__0_n_6\,
      Q => countU_reg(13),
      R => i_reset
    );
\countU_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[12]_i_1__0_n_5\,
      Q => countU_reg(14),
      R => i_reset
    );
\countU_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[12]_i_1__0_n_4\,
      Q => countU_reg(15),
      R => i_reset
    );
\countU_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[16]_i_1__0_n_7\,
      Q => countU_reg(16),
      R => i_reset
    );
\countU_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[12]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_countU_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \countU_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_countU_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \countU_reg[16]_i_1__0_n_6\,
      O(0) => \countU_reg[16]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => countU_reg(17 downto 16)
    );
\countU_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[16]_i_1__0_n_6\,
      Q => countU_reg(17),
      R => i_reset
    );
\countU_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[0]_i_1__0_n_6\,
      Q => countU_reg(1),
      R => i_reset
    );
\countU_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[0]_i_1__0_n_5\,
      Q => countU_reg(2),
      R => i_reset
    );
\countU_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[0]_i_1__0_n_4\,
      Q => countU_reg(3),
      R => i_reset
    );
\countU_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[4]_i_1__0_n_7\,
      Q => countU_reg(4),
      R => i_reset
    );
\countU_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[0]_i_1__0_n_0\,
      CO(3) => \countU_reg[4]_i_1__0_n_0\,
      CO(2) => \countU_reg[4]_i_1__0_n_1\,
      CO(1) => \countU_reg[4]_i_1__0_n_2\,
      CO(0) => \countU_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[4]_i_1__0_n_4\,
      O(2) => \countU_reg[4]_i_1__0_n_5\,
      O(1) => \countU_reg[4]_i_1__0_n_6\,
      O(0) => \countU_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => countU_reg(7 downto 4)
    );
\countU_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[4]_i_1__0_n_6\,
      Q => countU_reg(5),
      R => i_reset
    );
\countU_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[4]_i_1__0_n_5\,
      Q => countU_reg(6),
      R => i_reset
    );
\countU_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[4]_i_1__0_n_4\,
      Q => countU_reg(7),
      R => i_reset
    );
\countU_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[8]_i_1__0_n_7\,
      Q => countU_reg(8),
      R => i_reset
    );
\countU_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[4]_i_1__0_n_0\,
      CO(3) => \countU_reg[8]_i_1__0_n_0\,
      CO(2) => \countU_reg[8]_i_1__0_n_1\,
      CO(1) => \countU_reg[8]_i_1__0_n_2\,
      CO(0) => \countU_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[8]_i_1__0_n_4\,
      O(2) => \countU_reg[8]_i_1__0_n_5\,
      O(1) => \countU_reg[8]_i_1__0_n_6\,
      O(0) => \countU_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => countU_reg(11 downto 8)
    );
\countU_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \countU_reg[8]_i_1__0_n_6\,
      Q => countU_reg(9),
      R => i_reset
    );
\countV[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countV_reg(0),
      O => \countV[0]_i_2_n_0\
    );
\countV_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[0]_i_1__0_n_7\,
      Q => countV_reg(0),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countV_reg[0]_i_1__0_n_0\,
      CO(2) => \countV_reg[0]_i_1__0_n_1\,
      CO(1) => \countV_reg[0]_i_1__0_n_2\,
      CO(0) => \countV_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countV_reg[0]_i_1__0_n_4\,
      O(2) => \countV_reg[0]_i_1__0_n_5\,
      O(1) => \countV_reg[0]_i_1__0_n_6\,
      O(0) => \countV_reg[0]_i_1__0_n_7\,
      S(3) => \countV_reg__0\(3),
      S(2 downto 1) => countV_reg(2 downto 1),
      S(0) => \countV[0]_i_2_n_0\
    );
\countV_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[8]_i_1__0_n_5\,
      Q => \countV_reg__0\(10),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[8]_i_1__0_n_4\,
      Q => \countV_reg__0\(11),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[12]_i_1__0_n_7\,
      Q => \countV_reg__0\(12),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[8]_i_1__0_n_0\,
      CO(3) => \countV_reg[12]_i_1__0_n_0\,
      CO(2) => \countV_reg[12]_i_1__0_n_1\,
      CO(1) => \countV_reg[12]_i_1__0_n_2\,
      CO(0) => \countV_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[12]_i_1__0_n_4\,
      O(2) => \countV_reg[12]_i_1__0_n_5\,
      O(1) => \countV_reg[12]_i_1__0_n_6\,
      O(0) => \countV_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(15 downto 12)
    );
\countV_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[12]_i_1__0_n_6\,
      Q => \countV_reg__0\(13),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[12]_i_1__0_n_5\,
      Q => \countV_reg__0\(14),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[12]_i_1__0_n_4\,
      Q => \countV_reg__0\(15),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[16]_i_1__0_n_7\,
      Q => \countV_reg__0\(16),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[12]_i_1__0_n_0\,
      CO(3) => \countV_reg[16]_i_1__0_n_0\,
      CO(2) => \countV_reg[16]_i_1__0_n_1\,
      CO(1) => \countV_reg[16]_i_1__0_n_2\,
      CO(0) => \countV_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[16]_i_1__0_n_4\,
      O(2) => \countV_reg[16]_i_1__0_n_5\,
      O(1) => \countV_reg[16]_i_1__0_n_6\,
      O(0) => \countV_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(19 downto 16)
    );
\countV_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[16]_i_1__0_n_6\,
      Q => \countV_reg__0\(17),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[16]_i_1__0_n_5\,
      Q => \countV_reg__0\(18),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[16]_i_1__0_n_4\,
      Q => \countV_reg__0\(19),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[0]_i_1__0_n_6\,
      Q => countV_reg(1),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[20]_i_1__0_n_7\,
      Q => \countV_reg__0\(20),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[16]_i_1__0_n_0\,
      CO(3) => \countV_reg[20]_i_1__0_n_0\,
      CO(2) => \countV_reg[20]_i_1__0_n_1\,
      CO(1) => \countV_reg[20]_i_1__0_n_2\,
      CO(0) => \countV_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[20]_i_1__0_n_4\,
      O(2) => \countV_reg[20]_i_1__0_n_5\,
      O(1) => \countV_reg[20]_i_1__0_n_6\,
      O(0) => \countV_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(23 downto 20)
    );
\countV_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[20]_i_1__0_n_6\,
      Q => \countV_reg__0\(21),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[20]_i_1__0_n_5\,
      Q => \countV_reg__0\(22),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[20]_i_1__0_n_4\,
      Q => \countV_reg__0\(23),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[24]_i_1__0_n_7\,
      Q => \countV_reg__0\(24),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[20]_i_1__0_n_0\,
      CO(3) => \countV_reg[24]_i_1__0_n_0\,
      CO(2) => \countV_reg[24]_i_1__0_n_1\,
      CO(1) => \countV_reg[24]_i_1__0_n_2\,
      CO(0) => \countV_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[24]_i_1__0_n_4\,
      O(2) => \countV_reg[24]_i_1__0_n_5\,
      O(1) => \countV_reg[24]_i_1__0_n_6\,
      O(0) => \countV_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(27 downto 24)
    );
\countV_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[24]_i_1__0_n_6\,
      Q => \countV_reg__0\(25),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[24]_i_1__0_n_5\,
      Q => \countV_reg__0\(26),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[24]_i_1__0_n_4\,
      Q => \countV_reg__0\(27),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[28]_i_1__0_n_7\,
      Q => \countV_reg__0\(28),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_countV_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \countV_reg[28]_i_1__0_n_1\,
      CO(1) => \countV_reg[28]_i_1__0_n_2\,
      CO(0) => \countV_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[28]_i_1__0_n_4\,
      O(2) => \countV_reg[28]_i_1__0_n_5\,
      O(1) => \countV_reg[28]_i_1__0_n_6\,
      O(0) => \countV_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(31 downto 28)
    );
\countV_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[28]_i_1__0_n_6\,
      Q => \countV_reg__0\(29),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[0]_i_1__0_n_5\,
      Q => countV_reg(2),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[28]_i_1__0_n_5\,
      Q => \countV_reg__0\(30),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[28]_i_1__0_n_4\,
      Q => \countV_reg__0\(31),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[0]_i_1__0_n_4\,
      Q => \countV_reg__0\(3),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[4]_i_1__0_n_7\,
      Q => \countV_reg__0\(4),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[0]_i_1__0_n_0\,
      CO(3) => \countV_reg[4]_i_1__0_n_0\,
      CO(2) => \countV_reg[4]_i_1__0_n_1\,
      CO(1) => \countV_reg[4]_i_1__0_n_2\,
      CO(0) => \countV_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[4]_i_1__0_n_4\,
      O(2) => \countV_reg[4]_i_1__0_n_5\,
      O(1) => \countV_reg[4]_i_1__0_n_6\,
      O(0) => \countV_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(7 downto 4)
    );
\countV_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[4]_i_1__0_n_6\,
      Q => \countV_reg__0\(5),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[4]_i_1__0_n_5\,
      Q => \countV_reg__0\(6),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[4]_i_1__0_n_4\,
      Q => \countV_reg__0\(7),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[8]_i_1__0_n_7\,
      Q => \countV_reg__0\(8),
      R => \accu[11]_i_1_n_0\
    );
\countV_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \countV_reg[4]_i_1__0_n_0\,
      CO(3) => \countV_reg[8]_i_1__0_n_0\,
      CO(2) => \countV_reg[8]_i_1__0_n_1\,
      CO(1) => \countV_reg[8]_i_1__0_n_2\,
      CO(0) => \countV_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countV_reg[8]_i_1__0_n_4\,
      O(2) => \countV_reg[8]_i_1__0_n_5\,
      O(1) => \countV_reg[8]_i_1__0_n_6\,
      O(0) => \countV_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => \countV_reg__0\(11 downto 8)
    );
\countV_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \accu[11]_i_2_n_0\,
      D => \countV_reg[8]_i_1__0_n_6\,
      Q => \countV_reg__0\(9),
      R => \accu[11]_i_1_n_0\
    );
\done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \accu0__12\,
      I1 => \countH_reg[0]_0\,
      I2 => \^lap_done\,
      O => \done_i_1__0_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \done_i_1__0_n_0\,
      Q => \^lap_done\,
      R => i_reset
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry_i_1_n_0\,
      I1 => \accu_reg[11]_1\(2),
      I2 => RESIZE(7),
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry_i_1_n_0\,
      I1 => \accu_reg[11]_1\(2),
      I2 => \accu_reg_n_0_[10]\,
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \i__carry_i_1_n_0\,
      I1 => \accu_reg[11]_1\(2),
      I2 => \accu_reg_n_0_[9]\,
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => \i__carry_i_7__0_n_0\,
      I2 => \i__carry_i_8_n_0\,
      I3 => \i__carry_i_9_n_0\,
      I4 => \i__carry_i_10_n_0\,
      I5 => \i__carry_i_11_n_0\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(5),
      I1 => \countV_reg__0\(4),
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \i__carry_i_15_n_0\,
      I1 => \i__carry_i_16_n_0\,
      I2 => \countV_reg__0\(10),
      I3 => \countV_reg__0\(11),
      I4 => \i__carry_i_17_n_0\,
      I5 => \i__carry_i_18_n_0\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \i__carry_i_19_n_0\,
      I1 => \i__carry_i_8_n_0\,
      I2 => \i__carry_i_16_n_0\,
      I3 => \i__carry_i_9_n_0\,
      I4 => \i__carry_i_20_n_0\,
      I5 => \i__carry_i_21_n_0\,
      O => \countV_reg[11]_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(25),
      I1 => \countV_reg__0\(24),
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countV_reg(1),
      I1 => countV_reg(0),
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(7),
      I1 => \countV_reg__0\(6),
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(15),
      I1 => \countV_reg__0\(14),
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(23),
      I1 => \countV_reg__0\(22),
      O => \i__carry_i_17_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \countV_reg__0\(31),
      I1 => \countV_reg__0\(30),
      I2 => \i__carry_i_22_n_0\,
      I3 => \i__carry_i_23_n_0\,
      I4 => countV_reg(2),
      I5 => \countV_reg__0\(3),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(11),
      I1 => \countV_reg__0\(10),
      O => \i__carry_i_19_n_0\
    );
\i__carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \countV_reg__0\(31),
      I1 => \countV_reg__0\(3),
      I2 => countV_reg(0),
      I3 => countV_reg(1),
      I4 => \i__carry_i_15_n_0\,
      I5 => \i__carry_i_10_n_0\,
      O => \i__carry_i_20_n_0\
    );
\i__carry_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \i__carry_i_7__0_n_0\,
      I1 => \i__carry_i_17_n_0\,
      I2 => \countV_reg__0\(16),
      I3 => \countV_reg__0\(17),
      I4 => \i__carry_i_23_n_0\,
      I5 => \i__carry_i_24_n_0\,
      O => \i__carry_i_21_n_0\
    );
\i__carry_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(17),
      I1 => \countV_reg__0\(16),
      O => \i__carry_i_22_n_0\
    );
\i__carry_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(19),
      I1 => \countV_reg__0\(18),
      O => \i__carry_i_23_n_0\
    );
\i__carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \i__carry_i_25_n_0\,
      I1 => \countV_reg__0\(25),
      I2 => \countV_reg__0\(24),
      I3 => countV_reg(2),
      I4 => \countV_reg__0\(30),
      I5 => \i__carry_i_26_n_0\,
      O => \i__carry_i_24_n_0\
    );
\i__carry_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(27),
      I1 => \countV_reg__0\(26),
      O => \i__carry_i_25_n_0\
    );
\i__carry_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(29),
      I1 => \countV_reg__0\(28),
      O => \i__carry_i_26_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \i__carry_i_1_n_0\,
      I1 => \accu_reg[11]_1\(1),
      I2 => RESIZE(1),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \i__carry_i_1_n_0\,
      I1 => \accu_reg[11]_1\(0),
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \countV_reg__0\(29),
      I1 => \countV_reg__0\(28),
      I2 => \countV_reg__0\(27),
      I3 => \countV_reg__0\(26),
      I4 => \i__carry_i_13_n_0\,
      I5 => \i__carry_i_14_n_0\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(21),
      I1 => \countV_reg__0\(20),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(9),
      I1 => \countV_reg__0\(8),
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countV_reg__0\(13),
      I1 => \countV_reg__0\(12),
      O => \i__carry_i_9_n_0\
    );
\output_a[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \countH_reg[0]_0\,
      I1 => \accu0__12\,
      I2 => \accu1_carry__2_n_0\,
      O => \output_a[17]_i_1__0_n_0\
    );
\output_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(0),
      Q => \output_a_reg[17]_0\(0),
      R => i_reset
    );
\output_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(10),
      Q => \output_a_reg[17]_0\(10),
      R => i_reset
    );
\output_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(11),
      Q => \output_a_reg[17]_0\(11),
      R => i_reset
    );
\output_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(12),
      Q => \output_a_reg[17]_0\(12),
      R => i_reset
    );
\output_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(13),
      Q => \output_a_reg[17]_0\(13),
      R => i_reset
    );
\output_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(14),
      Q => \output_a_reg[17]_0\(14),
      R => i_reset
    );
\output_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(15),
      Q => \output_a_reg[17]_0\(15),
      R => i_reset
    );
\output_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(16),
      Q => \output_a_reg[17]_0\(16),
      R => i_reset
    );
\output_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(17),
      Q => \output_a_reg[17]_0\(17),
      R => i_reset
    );
\output_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(1),
      Q => \output_a_reg[17]_0\(1),
      R => i_reset
    );
\output_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(2),
      Q => \output_a_reg[17]_0\(2),
      R => i_reset
    );
\output_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(3),
      Q => \output_a_reg[17]_0\(3),
      R => i_reset
    );
\output_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(4),
      Q => \output_a_reg[17]_0\(4),
      R => i_reset
    );
\output_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(5),
      Q => \output_a_reg[17]_0\(5),
      R => i_reset
    );
\output_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(6),
      Q => \output_a_reg[17]_0\(6),
      R => i_reset
    );
\output_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(7),
      Q => \output_a_reg[17]_0\(7),
      R => i_reset
    );
\output_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(8),
      Q => \output_a_reg[17]_0\(8),
      R => i_reset
    );
\output_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => countU_reg(9),
      Q => \output_a_reg[17]_0\(9),
      R => i_reset
    );
\output_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => RESIZE(0),
      Q => \output_d_reg[7]_0\(0),
      R => i_reset
    );
\output_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => RESIZE(1),
      Q => \output_d_reg[7]_0\(1),
      R => i_reset
    );
\output_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \^q\(0),
      Q => \output_d_reg[7]_0\(2),
      R => i_reset
    );
\output_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \^q\(1),
      Q => \output_d_reg[7]_0\(3),
      R => i_reset
    );
\output_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \^q\(2),
      Q => \output_d_reg[7]_0\(4),
      R => i_reset
    );
\output_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \^q\(3),
      Q => \output_d_reg[7]_0\(5),
      R => i_reset
    );
\output_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => \^q\(4),
      Q => \output_d_reg[7]_0\(6),
      R => i_reset
    );
\output_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__0_n_0\,
      D => RESIZE(7),
      Q => \output_d_reg[7]_0\(7),
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_pwm_generator is
  port (
    o_PWM_1 : out STD_LOGIC;
    o_PWM_2 : out STD_LOGIC;
    i_set_direction_reg_reg_0 : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_PWM_1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_pwm_generator : entity is "pwm_generator";
end telemetry_bot_top_level_controller_0_0_pwm_generator;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_pwm_generator is
  signal duty_cycle_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \duty_cycle_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal duty_cycle_counter_1 : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal i_set_direction_reg : STD_LOGIC;
  signal \^o_pwm_1\ : STD_LOGIC;
  signal o_PWM_1_i_1_n_0 : STD_LOGIC;
  signal \^o_pwm_2\ : STD_LOGIC;
  signal o_PWM_2_i_1_n_0 : STD_LOGIC;
  signal pwm_clk_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwm_clk_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_11_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal pwm_clk_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwm_clk_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal s_PWM : STD_LOGIC;
  signal s_PWM0_carry_i_1_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_2_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_3_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_4_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_5_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_6_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_7_n_0 : STD_LOGIC;
  signal s_PWM0_carry_i_8_n_0 : STD_LOGIC;
  signal s_PWM0_carry_n_0 : STD_LOGIC;
  signal s_PWM0_carry_n_1 : STD_LOGIC;
  signal s_PWM0_carry_n_2 : STD_LOGIC;
  signal s_PWM0_carry_n_3 : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal s_PWM_i_1_n_0 : STD_LOGIC;
  signal \NLW_pwm_clk_counter_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_clk_counter_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_PWM0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \duty_cycle_counter[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \duty_cycle_counter[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \duty_cycle_counter[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \duty_cycle_counter[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \duty_cycle_counter[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \duty_cycle_counter[6]_i_2\ : label is "soft_lutpair117";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[31]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[8]_i_2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of s_PWM0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_PWM0_inferred__0/i__carry\ : label is 11;
begin
  o_PWM_1 <= \^o_pwm_1\;
  o_PWM_2 <= \^o_pwm_2\;
\duty_cycle_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => duty_cycle_counter(0),
      O => \duty_cycle_counter[0]_i_1_n_0\
    );
\duty_cycle_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => duty_cycle_counter(0),
      I1 => duty_cycle_counter(1),
      O => \duty_cycle_counter[1]_i_1_n_0\
    );
\duty_cycle_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => duty_cycle_counter(2),
      I1 => duty_cycle_counter(1),
      I2 => duty_cycle_counter(0),
      O => \duty_cycle_counter[2]_i_1_n_0\
    );
\duty_cycle_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => duty_cycle_counter(3),
      I1 => duty_cycle_counter(1),
      I2 => duty_cycle_counter(0),
      I3 => duty_cycle_counter(2),
      O => \duty_cycle_counter[3]_i_1_n_0\
    );
\duty_cycle_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => duty_cycle_counter(4),
      I1 => duty_cycle_counter(2),
      I2 => duty_cycle_counter(0),
      I3 => duty_cycle_counter(1),
      I4 => duty_cycle_counter(3),
      O => \duty_cycle_counter[4]_i_1_n_0\
    );
\duty_cycle_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => duty_cycle_counter(5),
      I1 => duty_cycle_counter(3),
      I2 => duty_cycle_counter(1),
      I3 => duty_cycle_counter(0),
      I4 => duty_cycle_counter(2),
      I5 => duty_cycle_counter(4),
      O => \duty_cycle_counter[5]_i_1_n_0\
    );
\duty_cycle_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => duty_cycle_counter(6),
      I1 => duty_cycle_counter(4),
      I2 => duty_cycle_counter(2),
      I3 => \duty_cycle_counter[6]_i_2_n_0\,
      I4 => duty_cycle_counter(3),
      I5 => duty_cycle_counter(5),
      O => \duty_cycle_counter[6]_i_1_n_0\
    );
\duty_cycle_counter[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => duty_cycle_counter(1),
      I1 => duty_cycle_counter(0),
      O => \duty_cycle_counter[6]_i_2_n_0\
    );
\duty_cycle_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      O => duty_cycle_counter_1
    );
\duty_cycle_counter[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \duty_cycle_counter[7]_i_3_n_0\,
      I1 => duty_cycle_counter(7),
      I2 => \duty_cycle_counter[7]_i_4_n_0\,
      I3 => duty_cycle_counter(6),
      O => \duty_cycle_counter[7]_i_2_n_0\
    );
\duty_cycle_counter[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => duty_cycle_counter(4),
      I1 => duty_cycle_counter(2),
      I2 => duty_cycle_counter(1),
      I3 => duty_cycle_counter(0),
      I4 => duty_cycle_counter(3),
      I5 => duty_cycle_counter(5),
      O => \duty_cycle_counter[7]_i_3_n_0\
    );
\duty_cycle_counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => duty_cycle_counter(4),
      I1 => duty_cycle_counter(2),
      I2 => duty_cycle_counter(0),
      I3 => duty_cycle_counter(1),
      I4 => duty_cycle_counter(3),
      I5 => duty_cycle_counter(5),
      O => \duty_cycle_counter[7]_i_4_n_0\
    );
\duty_cycle_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[0]_i_1_n_0\,
      Q => duty_cycle_counter(0),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[1]_i_1_n_0\,
      Q => duty_cycle_counter(1),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[2]_i_1_n_0\,
      Q => duty_cycle_counter(2),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[3]_i_1_n_0\,
      Q => duty_cycle_counter(3),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[4]_i_1_n_0\,
      Q => duty_cycle_counter(4),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[5]_i_1_n_0\,
      Q => duty_cycle_counter(5),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[6]_i_1_n_0\,
      Q => duty_cycle_counter(6),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\duty_cycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter_1,
      D => \duty_cycle_counter[7]_i_2_n_0\,
      Q => duty_cycle_counter(7),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => duty_cycle_counter(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => duty_cycle_counter(7),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => duty_cycle_counter(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => duty_cycle_counter(5),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => duty_cycle_counter(2),
      I1 => Q(2),
      I2 => Q(3),
      I3 => duty_cycle_counter(3),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => duty_cycle_counter(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => duty_cycle_counter(1),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => duty_cycle_counter(6),
      I3 => duty_cycle_counter(7),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => duty_cycle_counter(4),
      I3 => duty_cycle_counter(5),
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => duty_cycle_counter(2),
      I3 => duty_cycle_counter(3),
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => duty_cycle_counter(1),
      I3 => duty_cycle_counter(0),
      O => \i__carry_i_8__1_n_0\
    );
i_set_direction_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => i_set_direction_reg_reg_0,
      Q => i_set_direction_reg,
      R => '0'
    );
o_PWM_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC00A0"
    )
        port map (
      I0 => s_PWM,
      I1 => \^o_pwm_1\,
      I2 => o_PWM_1_reg_0,
      I3 => i_set_direction_reg,
      I4 => i_reset,
      O => o_PWM_1_i_1_n_0
    );
o_PWM_1_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_PWM_1_i_1_n_0,
      Q => \^o_pwm_1\,
      R => '0'
    );
o_PWM_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCA000"
    )
        port map (
      I0 => s_PWM,
      I1 => \^o_pwm_2\,
      I2 => i_set_direction_reg,
      I3 => o_PWM_1_reg_0,
      I4 => i_reset,
      O => o_PWM_2_i_1_n_0
    );
o_PWM_2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_PWM_2_i_1_n_0,
      Q => \^o_pwm_2\,
      R => '0'
    );
\pwm_clk_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_clk_counter(0),
      O => pwm_clk_counter_0(0)
    );
\pwm_clk_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2_n_6\,
      O => pwm_clk_counter_0(10)
    );
\pwm_clk_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2_n_5\,
      O => pwm_clk_counter_0(11)
    );
\pwm_clk_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2_n_4\,
      O => pwm_clk_counter_0(12)
    );
\pwm_clk_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2_n_7\,
      O => pwm_clk_counter_0(13)
    );
\pwm_clk_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2_n_6\,
      O => pwm_clk_counter_0(14)
    );
\pwm_clk_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2_n_5\,
      O => pwm_clk_counter_0(15)
    );
\pwm_clk_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2_n_4\,
      O => pwm_clk_counter_0(16)
    );
\pwm_clk_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2_n_7\,
      O => pwm_clk_counter_0(17)
    );
\pwm_clk_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2_n_6\,
      O => pwm_clk_counter_0(18)
    );
\pwm_clk_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2_n_5\,
      O => pwm_clk_counter_0(19)
    );
\pwm_clk_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2_n_7\,
      O => pwm_clk_counter_0(1)
    );
\pwm_clk_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2_n_4\,
      O => pwm_clk_counter_0(20)
    );
\pwm_clk_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2_n_7\,
      O => pwm_clk_counter_0(21)
    );
\pwm_clk_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2_n_6\,
      O => pwm_clk_counter_0(22)
    );
\pwm_clk_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2_n_5\,
      O => pwm_clk_counter_0(23)
    );
\pwm_clk_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2_n_4\,
      O => pwm_clk_counter_0(24)
    );
\pwm_clk_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2_n_7\,
      O => pwm_clk_counter_0(25)
    );
\pwm_clk_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2_n_6\,
      O => pwm_clk_counter_0(26)
    );
\pwm_clk_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2_n_5\,
      O => pwm_clk_counter_0(27)
    );
\pwm_clk_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2_n_4\,
      O => pwm_clk_counter_0(28)
    );
\pwm_clk_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7_n_7\,
      O => pwm_clk_counter_0(29)
    );
\pwm_clk_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2_n_6\,
      O => pwm_clk_counter_0(2)
    );
\pwm_clk_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7_n_6\,
      O => pwm_clk_counter_0(30)
    );
\pwm_clk_counter[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reset,
      I1 => o_PWM_1_reg_0,
      O => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pwm_clk_counter(29),
      I1 => pwm_clk_counter(28),
      I2 => pwm_clk_counter(31),
      I3 => pwm_clk_counter(30),
      O => \pwm_clk_counter[31]_i_10_n_0\
    );
\pwm_clk_counter[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pwm_clk_counter(21),
      I1 => pwm_clk_counter(20),
      I2 => pwm_clk_counter(23),
      I3 => pwm_clk_counter(22),
      O => \pwm_clk_counter[31]_i_11_n_0\
    );
\pwm_clk_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7_n_5\,
      O => pwm_clk_counter_0(31)
    );
\pwm_clk_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pwm_clk_counter(10),
      I1 => pwm_clk_counter(11),
      I2 => pwm_clk_counter(8),
      I3 => pwm_clk_counter(9),
      I4 => \pwm_clk_counter[31]_i_8_n_0\,
      O => \pwm_clk_counter[31]_i_3_n_0\
    );
\pwm_clk_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => pwm_clk_counter(3),
      I1 => pwm_clk_counter(2),
      I2 => pwm_clk_counter(1),
      I3 => pwm_clk_counter(0),
      I4 => \pwm_clk_counter[31]_i_9_n_0\,
      O => \pwm_clk_counter[31]_i_4_n_0\
    );
\pwm_clk_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pwm_clk_counter(26),
      I1 => pwm_clk_counter(27),
      I2 => pwm_clk_counter(24),
      I3 => pwm_clk_counter(25),
      I4 => \pwm_clk_counter[31]_i_10_n_0\,
      O => \pwm_clk_counter[31]_i_5_n_0\
    );
\pwm_clk_counter[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pwm_clk_counter(18),
      I1 => pwm_clk_counter(19),
      I2 => pwm_clk_counter(16),
      I3 => pwm_clk_counter(17),
      I4 => \pwm_clk_counter[31]_i_11_n_0\,
      O => \pwm_clk_counter[31]_i_6_n_0\
    );
\pwm_clk_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pwm_clk_counter(13),
      I1 => pwm_clk_counter(12),
      I2 => pwm_clk_counter(15),
      I3 => pwm_clk_counter(14),
      O => \pwm_clk_counter[31]_i_8_n_0\
    );
\pwm_clk_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pwm_clk_counter(5),
      I1 => pwm_clk_counter(4),
      I2 => pwm_clk_counter(7),
      I3 => pwm_clk_counter(6),
      O => \pwm_clk_counter[31]_i_9_n_0\
    );
\pwm_clk_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2_n_5\,
      O => pwm_clk_counter_0(3)
    );
\pwm_clk_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2_n_4\,
      O => pwm_clk_counter_0(4)
    );
\pwm_clk_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2_n_7\,
      O => pwm_clk_counter_0(5)
    );
\pwm_clk_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2_n_6\,
      O => pwm_clk_counter_0(6)
    );
\pwm_clk_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2_n_5\,
      O => pwm_clk_counter_0(7)
    );
\pwm_clk_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2_n_4\,
      O => pwm_clk_counter_0(8)
    );
\pwm_clk_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3_n_0\,
      I1 => \pwm_clk_counter[31]_i_4_n_0\,
      I2 => \pwm_clk_counter[31]_i_5_n_0\,
      I3 => \pwm_clk_counter[31]_i_6_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2_n_7\,
      O => pwm_clk_counter_0(9)
    );
\pwm_clk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(0),
      Q => pwm_clk_counter(0),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(10),
      Q => pwm_clk_counter(10),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(11),
      Q => pwm_clk_counter(11),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(12),
      Q => pwm_clk_counter(12),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[8]_i_2_n_0\,
      CO(3) => \pwm_clk_counter_reg[12]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[12]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[12]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[12]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[12]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[12]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[12]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(12 downto 9)
    );
\pwm_clk_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(13),
      Q => pwm_clk_counter(13),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(14),
      Q => pwm_clk_counter(14),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(15),
      Q => pwm_clk_counter(15),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(16),
      Q => pwm_clk_counter(16),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[12]_i_2_n_0\,
      CO(3) => \pwm_clk_counter_reg[16]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[16]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[16]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[16]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[16]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[16]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[16]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(16 downto 13)
    );
\pwm_clk_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(17),
      Q => pwm_clk_counter(17),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(18),
      Q => pwm_clk_counter(18),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(19),
      Q => pwm_clk_counter(19),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(1),
      Q => pwm_clk_counter(1),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(20),
      Q => pwm_clk_counter(20),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[16]_i_2_n_0\,
      CO(3) => \pwm_clk_counter_reg[20]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[20]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[20]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[20]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[20]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[20]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[20]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(20 downto 17)
    );
\pwm_clk_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(21),
      Q => pwm_clk_counter(21),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(22),
      Q => pwm_clk_counter(22),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(23),
      Q => pwm_clk_counter(23),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(24),
      Q => pwm_clk_counter(24),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[20]_i_2_n_0\,
      CO(3) => \pwm_clk_counter_reg[24]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[24]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[24]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[24]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[24]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[24]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[24]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(24 downto 21)
    );
\pwm_clk_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(25),
      Q => pwm_clk_counter(25),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(26),
      Q => pwm_clk_counter(26),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(27),
      Q => pwm_clk_counter(27),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(28),
      Q => pwm_clk_counter(28),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[24]_i_2_n_0\,
      CO(3) => \pwm_clk_counter_reg[28]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[28]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[28]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[28]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[28]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[28]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[28]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(28 downto 25)
    );
\pwm_clk_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(29),
      Q => pwm_clk_counter(29),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(2),
      Q => pwm_clk_counter(2),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(30),
      Q => pwm_clk_counter(30),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(31),
      Q => pwm_clk_counter(31),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_pwm_clk_counter_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_clk_counter_reg[31]_i_7_n_2\,
      CO(0) => \pwm_clk_counter_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pwm_clk_counter_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2) => \pwm_clk_counter_reg[31]_i_7_n_5\,
      O(1) => \pwm_clk_counter_reg[31]_i_7_n_6\,
      O(0) => \pwm_clk_counter_reg[31]_i_7_n_7\,
      S(3) => '0',
      S(2 downto 0) => pwm_clk_counter(31 downto 29)
    );
\pwm_clk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(3),
      Q => pwm_clk_counter(3),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(4),
      Q => pwm_clk_counter(4),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_clk_counter_reg[4]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[4]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[4]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[4]_i_2_n_3\,
      CYINIT => pwm_clk_counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[4]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[4]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[4]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[4]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(4 downto 1)
    );
\pwm_clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(5),
      Q => pwm_clk_counter(5),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(6),
      Q => pwm_clk_counter(6),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(7),
      Q => pwm_clk_counter(7),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(8),
      Q => pwm_clk_counter(8),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
\pwm_clk_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[4]_i_2_n_0\,
      CO(3) => \pwm_clk_counter_reg[8]_i_2_n_0\,
      CO(2) => \pwm_clk_counter_reg[8]_i_2_n_1\,
      CO(1) => \pwm_clk_counter_reg[8]_i_2_n_2\,
      CO(0) => \pwm_clk_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[8]_i_2_n_4\,
      O(2) => \pwm_clk_counter_reg[8]_i_2_n_5\,
      O(1) => \pwm_clk_counter_reg[8]_i_2_n_6\,
      O(0) => \pwm_clk_counter_reg[8]_i_2_n_7\,
      S(3 downto 0) => pwm_clk_counter(8 downto 5)
    );
\pwm_clk_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter_0(9),
      Q => pwm_clk_counter(9),
      R => \pwm_clk_counter[31]_i_1_n_0\
    );
s_PWM0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_PWM0_carry_n_0,
      CO(2) => s_PWM0_carry_n_1,
      CO(1) => s_PWM0_carry_n_2,
      CO(0) => s_PWM0_carry_n_3,
      CYINIT => '0',
      DI(3) => s_PWM0_carry_i_1_n_0,
      DI(2) => s_PWM0_carry_i_2_n_0,
      DI(1) => s_PWM0_carry_i_3_n_0,
      DI(0) => s_PWM0_carry_i_4_n_0,
      O(3 downto 0) => NLW_s_PWM0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => s_PWM0_carry_i_5_n_0,
      S(2) => s_PWM0_carry_i_6_n_0,
      S(1) => s_PWM0_carry_i_7_n_0,
      S(0) => s_PWM0_carry_i_8_n_0
    );
s_PWM0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => duty_cycle_counter(6),
      I1 => Q(6),
      I2 => duty_cycle_counter(7),
      I3 => Q(7),
      O => s_PWM0_carry_i_1_n_0
    );
s_PWM0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => duty_cycle_counter(4),
      I1 => Q(4),
      I2 => duty_cycle_counter(5),
      I3 => Q(5),
      O => s_PWM0_carry_i_2_n_0
    );
s_PWM0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => duty_cycle_counter(2),
      I1 => Q(2),
      I2 => duty_cycle_counter(3),
      I3 => Q(3),
      O => s_PWM0_carry_i_3_n_0
    );
s_PWM0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => duty_cycle_counter(0),
      I1 => Q(0),
      I2 => duty_cycle_counter(1),
      I3 => Q(1),
      O => s_PWM0_carry_i_4_n_0
    );
s_PWM0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => duty_cycle_counter(7),
      I3 => duty_cycle_counter(6),
      O => s_PWM0_carry_i_5_n_0
    );
s_PWM0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => duty_cycle_counter(5),
      I3 => duty_cycle_counter(4),
      O => s_PWM0_carry_i_6_n_0
    );
s_PWM0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => duty_cycle_counter(3),
      I3 => duty_cycle_counter(2),
      O => s_PWM0_carry_i_7_n_0
    );
s_PWM0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1248"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => duty_cycle_counter(0),
      I3 => duty_cycle_counter(1),
      O => s_PWM0_carry_i_8_n_0
    );
\s_PWM0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_PWM0_inferred__0/i__carry_n_0\,
      CO(2) => \s_PWM0_inferred__0/i__carry_n_1\,
      CO(1) => \s_PWM0_inferred__0/i__carry_n_2\,
      CO(0) => \s_PWM0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__4_n_0\,
      DI(2) => \i__carry_i_2__4_n_0\,
      DI(1) => \i__carry_i_3__4_n_0\,
      DI(0) => \i__carry_i_4__4_n_0\,
      O(3 downto 0) => \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__4_n_0\,
      S(2) => \i__carry_i_6__4_n_0\,
      S(1) => \i__carry_i_7__4_n_0\,
      S(0) => \i__carry_i_8__1_n_0\
    );
s_PWM_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_PWM0_carry_n_0,
      I1 => \s_PWM0_inferred__0/i__carry_n_0\,
      I2 => s_PWM,
      O => s_PWM_i_1_n_0
    );
s_PWM_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_PWM_i_1_n_0,
      Q => s_PWM,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_pwm_generator_0 is
  port (
    o_PWM_3 : out STD_LOGIC;
    o_PWM_4 : out STD_LOGIC;
    i_set_direction : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    i_enable : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_pwm_generator_0 : entity is "pwm_generator";
end telemetry_bot_top_level_controller_0_0_pwm_generator_0;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_pwm_generator_0 is
  signal duty_cycle_counter : STD_LOGIC;
  signal \duty_cycle_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal i_set_direction_reg : STD_LOGIC;
  signal \o_PWM_1_i_1__0_n_0\ : STD_LOGIC;
  signal \o_PWM_2_i_1__0_n_0\ : STD_LOGIC;
  signal \^o_pwm_3\ : STD_LOGIC;
  signal \^o_pwm_4\ : STD_LOGIC;
  signal pwm_clk_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwm_clk_counter[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_PWM0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal s_PWM0_carry_n_0 : STD_LOGIC;
  signal s_PWM0_carry_n_1 : STD_LOGIC;
  signal s_PWM0_carry_n_2 : STD_LOGIC;
  signal s_PWM0_carry_n_3 : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \s_PWM_i_1__0_n_0\ : STD_LOGIC;
  signal s_PWM_reg_n_0 : STD_LOGIC;
  signal \NLW_pwm_clk_counter_reg[31]_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_clk_counter_reg[31]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_PWM0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \duty_cycle_counter[0]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \duty_cycle_counter[1]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \duty_cycle_counter[2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \duty_cycle_counter[3]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \duty_cycle_counter[4]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \duty_cycle_counter[6]_i_2__0\ : label is "soft_lutpair120";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[16]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[20]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[24]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[28]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[31]_i_7__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[8]_i_2__0\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of s_PWM0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_PWM0_inferred__0/i__carry\ : label is 11;
begin
  o_PWM_3 <= \^o_pwm_3\;
  o_PWM_4 <= \^o_pwm_4\;
\duty_cycle_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[0]_i_1__0_n_0\
    );
\duty_cycle_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \duty_cycle_counter[1]_i_1__0_n_0\
    );
\duty_cycle_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[2]_i_1__0_n_0\
    );
\duty_cycle_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[3]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[2]\,
      O => \duty_cycle_counter[3]_i_1__0_n_0\
    );
\duty_cycle_counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \duty_cycle_counter[4]_i_1__0_n_0\
    );
\duty_cycle_counter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[5]\,
      I1 => \duty_cycle_counter_reg_n_0_[3]\,
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      I4 => \duty_cycle_counter_reg_n_0_[2]\,
      I5 => \duty_cycle_counter_reg_n_0_[4]\,
      O => \duty_cycle_counter[5]_i_1__0_n_0\
    );
\duty_cycle_counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => \duty_cycle_counter_reg_n_0_[4]\,
      I2 => \duty_cycle_counter_reg_n_0_[2]\,
      I3 => \duty_cycle_counter[6]_i_2__0_n_0\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[6]_i_1__0_n_0\
    );
\duty_cycle_counter[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[1]\,
      I1 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[6]_i_2__0_n_0\
    );
\duty_cycle_counter[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      O => duty_cycle_counter
    );
\duty_cycle_counter[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \duty_cycle_counter[7]_i_3__0_n_0\,
      I1 => \duty_cycle_counter_reg_n_0_[7]\,
      I2 => \duty_cycle_counter[7]_i_4__0_n_0\,
      I3 => \duty_cycle_counter_reg_n_0_[6]\,
      O => \duty_cycle_counter[7]_i_2__0_n_0\
    );
\duty_cycle_counter[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[7]_i_3__0_n_0\
    );
\duty_cycle_counter[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[7]_i_4__0_n_0\
    );
\duty_cycle_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[0]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[0]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[1]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[1]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[2]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[2]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[3]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[3]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[4]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[4]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[5]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[5]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[6]_i_1__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[6]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\duty_cycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[7]_i_2__0_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[7]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \duty_cycle_counter_reg_n_0_[7]\,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \duty_cycle_counter_reg_n_0_[6]\,
      I3 => \duty_cycle_counter_reg_n_0_[7]\,
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \duty_cycle_counter_reg_n_0_[4]\,
      I3 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \duty_cycle_counter_reg_n_0_[2]\,
      I3 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \i__carry_i_8__2_n_0\
    );
i_set_direction_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => i_set_direction,
      Q => i_set_direction_reg,
      R => '0'
    );
\o_PWM_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC00A0"
    )
        port map (
      I0 => s_PWM_reg_n_0,
      I1 => \^o_pwm_3\,
      I2 => i_enable,
      I3 => i_set_direction_reg,
      I4 => i_reset,
      O => \o_PWM_1_i_1__0_n_0\
    );
o_PWM_1_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_PWM_1_i_1__0_n_0\,
      Q => \^o_pwm_3\,
      R => '0'
    );
\o_PWM_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCA000"
    )
        port map (
      I0 => s_PWM_reg_n_0,
      I1 => \^o_pwm_4\,
      I2 => i_set_direction_reg,
      I3 => i_enable,
      I4 => i_reset,
      O => \o_PWM_2_i_1__0_n_0\
    );
o_PWM_2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_PWM_2_i_1__0_n_0\,
      Q => \^o_pwm_4\,
      R => '0'
    );
\pwm_clk_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[0]\,
      O => pwm_clk_counter(0)
    );
\pwm_clk_counter[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__0_n_6\,
      O => pwm_clk_counter(10)
    );
\pwm_clk_counter[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__0_n_5\,
      O => pwm_clk_counter(11)
    );
\pwm_clk_counter[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__0_n_4\,
      O => pwm_clk_counter(12)
    );
\pwm_clk_counter[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__0_n_7\,
      O => pwm_clk_counter(13)
    );
\pwm_clk_counter[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__0_n_6\,
      O => pwm_clk_counter(14)
    );
\pwm_clk_counter[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__0_n_5\,
      O => pwm_clk_counter(15)
    );
\pwm_clk_counter[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__0_n_4\,
      O => pwm_clk_counter(16)
    );
\pwm_clk_counter[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__0_n_7\,
      O => pwm_clk_counter(17)
    );
\pwm_clk_counter[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__0_n_6\,
      O => pwm_clk_counter(18)
    );
\pwm_clk_counter[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__0_n_5\,
      O => pwm_clk_counter(19)
    );
\pwm_clk_counter[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__0_n_7\,
      O => pwm_clk_counter(1)
    );
\pwm_clk_counter[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__0_n_4\,
      O => pwm_clk_counter(20)
    );
\pwm_clk_counter[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__0_n_7\,
      O => pwm_clk_counter(21)
    );
\pwm_clk_counter[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__0_n_6\,
      O => pwm_clk_counter(22)
    );
\pwm_clk_counter[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__0_n_5\,
      O => pwm_clk_counter(23)
    );
\pwm_clk_counter[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__0_n_4\,
      O => pwm_clk_counter(24)
    );
\pwm_clk_counter[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__0_n_7\,
      O => pwm_clk_counter(25)
    );
\pwm_clk_counter[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__0_n_6\,
      O => pwm_clk_counter(26)
    );
\pwm_clk_counter[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__0_n_5\,
      O => pwm_clk_counter(27)
    );
\pwm_clk_counter[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__0_n_4\,
      O => pwm_clk_counter(28)
    );
\pwm_clk_counter[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__0_n_7\,
      O => pwm_clk_counter(29)
    );
\pwm_clk_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__0_n_6\,
      O => pwm_clk_counter(2)
    );
\pwm_clk_counter[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__0_n_6\,
      O => pwm_clk_counter(30)
    );
\pwm_clk_counter[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[29]\,
      I1 => \pwm_clk_counter_reg_n_0_[28]\,
      I2 => \pwm_clk_counter_reg_n_0_[31]\,
      I3 => \pwm_clk_counter_reg_n_0_[30]\,
      O => \pwm_clk_counter[31]_i_10__0_n_0\
    );
\pwm_clk_counter[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[21]\,
      I1 => \pwm_clk_counter_reg_n_0_[20]\,
      I2 => \pwm_clk_counter_reg_n_0_[23]\,
      I3 => \pwm_clk_counter_reg_n_0_[22]\,
      O => \pwm_clk_counter[31]_i_11__0_n_0\
    );
\pwm_clk_counter[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reset,
      I1 => i_enable,
      O => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__0_n_5\,
      O => pwm_clk_counter(31)
    );
\pwm_clk_counter[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[10]\,
      I1 => \pwm_clk_counter_reg_n_0_[11]\,
      I2 => \pwm_clk_counter_reg_n_0_[8]\,
      I3 => \pwm_clk_counter_reg_n_0_[9]\,
      I4 => \pwm_clk_counter[31]_i_8__0_n_0\,
      O => \pwm_clk_counter[31]_i_3__0_n_0\
    );
\pwm_clk_counter[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[3]\,
      I1 => \pwm_clk_counter_reg_n_0_[2]\,
      I2 => \pwm_clk_counter_reg_n_0_[1]\,
      I3 => \pwm_clk_counter_reg_n_0_[0]\,
      I4 => \pwm_clk_counter[31]_i_9__0_n_0\,
      O => \pwm_clk_counter[31]_i_4__0_n_0\
    );
\pwm_clk_counter[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[26]\,
      I1 => \pwm_clk_counter_reg_n_0_[27]\,
      I2 => \pwm_clk_counter_reg_n_0_[24]\,
      I3 => \pwm_clk_counter_reg_n_0_[25]\,
      I4 => \pwm_clk_counter[31]_i_10__0_n_0\,
      O => \pwm_clk_counter[31]_i_5__0_n_0\
    );
\pwm_clk_counter[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[18]\,
      I1 => \pwm_clk_counter_reg_n_0_[19]\,
      I2 => \pwm_clk_counter_reg_n_0_[16]\,
      I3 => \pwm_clk_counter_reg_n_0_[17]\,
      I4 => \pwm_clk_counter[31]_i_11__0_n_0\,
      O => \pwm_clk_counter[31]_i_6__0_n_0\
    );
\pwm_clk_counter[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[13]\,
      I1 => \pwm_clk_counter_reg_n_0_[12]\,
      I2 => \pwm_clk_counter_reg_n_0_[15]\,
      I3 => \pwm_clk_counter_reg_n_0_[14]\,
      O => \pwm_clk_counter[31]_i_8__0_n_0\
    );
\pwm_clk_counter[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[5]\,
      I1 => \pwm_clk_counter_reg_n_0_[4]\,
      I2 => \pwm_clk_counter_reg_n_0_[7]\,
      I3 => \pwm_clk_counter_reg_n_0_[6]\,
      O => \pwm_clk_counter[31]_i_9__0_n_0\
    );
\pwm_clk_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__0_n_5\,
      O => pwm_clk_counter(3)
    );
\pwm_clk_counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__0_n_4\,
      O => pwm_clk_counter(4)
    );
\pwm_clk_counter[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__0_n_7\,
      O => pwm_clk_counter(5)
    );
\pwm_clk_counter[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__0_n_6\,
      O => pwm_clk_counter(6)
    );
\pwm_clk_counter[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__0_n_5\,
      O => pwm_clk_counter(7)
    );
\pwm_clk_counter[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__0_n_4\,
      O => pwm_clk_counter(8)
    );
\pwm_clk_counter[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__0_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__0_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__0_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__0_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__0_n_7\,
      O => pwm_clk_counter(9)
    );
\pwm_clk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(0),
      Q => \pwm_clk_counter_reg_n_0_[0]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(10),
      Q => \pwm_clk_counter_reg_n_0_[10]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(11),
      Q => \pwm_clk_counter_reg_n_0_[11]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(12),
      Q => \pwm_clk_counter_reg_n_0_[12]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[8]_i_2__0_n_0\,
      CO(3) => \pwm_clk_counter_reg[12]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[12]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[12]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[12]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[12]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[12]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[12]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[12]\,
      S(2) => \pwm_clk_counter_reg_n_0_[11]\,
      S(1) => \pwm_clk_counter_reg_n_0_[10]\,
      S(0) => \pwm_clk_counter_reg_n_0_[9]\
    );
\pwm_clk_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(13),
      Q => \pwm_clk_counter_reg_n_0_[13]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(14),
      Q => \pwm_clk_counter_reg_n_0_[14]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(15),
      Q => \pwm_clk_counter_reg_n_0_[15]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(16),
      Q => \pwm_clk_counter_reg_n_0_[16]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[12]_i_2__0_n_0\,
      CO(3) => \pwm_clk_counter_reg[16]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[16]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[16]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[16]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[16]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[16]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[16]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[16]\,
      S(2) => \pwm_clk_counter_reg_n_0_[15]\,
      S(1) => \pwm_clk_counter_reg_n_0_[14]\,
      S(0) => \pwm_clk_counter_reg_n_0_[13]\
    );
\pwm_clk_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(17),
      Q => \pwm_clk_counter_reg_n_0_[17]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(18),
      Q => \pwm_clk_counter_reg_n_0_[18]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(19),
      Q => \pwm_clk_counter_reg_n_0_[19]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(1),
      Q => \pwm_clk_counter_reg_n_0_[1]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(20),
      Q => \pwm_clk_counter_reg_n_0_[20]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[16]_i_2__0_n_0\,
      CO(3) => \pwm_clk_counter_reg[20]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[20]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[20]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[20]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[20]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[20]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[20]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[20]\,
      S(2) => \pwm_clk_counter_reg_n_0_[19]\,
      S(1) => \pwm_clk_counter_reg_n_0_[18]\,
      S(0) => \pwm_clk_counter_reg_n_0_[17]\
    );
\pwm_clk_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(21),
      Q => \pwm_clk_counter_reg_n_0_[21]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(22),
      Q => \pwm_clk_counter_reg_n_0_[22]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(23),
      Q => \pwm_clk_counter_reg_n_0_[23]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(24),
      Q => \pwm_clk_counter_reg_n_0_[24]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[20]_i_2__0_n_0\,
      CO(3) => \pwm_clk_counter_reg[24]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[24]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[24]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[24]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[24]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[24]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[24]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[24]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[24]\,
      S(2) => \pwm_clk_counter_reg_n_0_[23]\,
      S(1) => \pwm_clk_counter_reg_n_0_[22]\,
      S(0) => \pwm_clk_counter_reg_n_0_[21]\
    );
\pwm_clk_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(25),
      Q => \pwm_clk_counter_reg_n_0_[25]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(26),
      Q => \pwm_clk_counter_reg_n_0_[26]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(27),
      Q => \pwm_clk_counter_reg_n_0_[27]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(28),
      Q => \pwm_clk_counter_reg_n_0_[28]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[24]_i_2__0_n_0\,
      CO(3) => \pwm_clk_counter_reg[28]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[28]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[28]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[28]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[28]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[28]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[28]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[28]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[28]\,
      S(2) => \pwm_clk_counter_reg_n_0_[27]\,
      S(1) => \pwm_clk_counter_reg_n_0_[26]\,
      S(0) => \pwm_clk_counter_reg_n_0_[25]\
    );
\pwm_clk_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(29),
      Q => \pwm_clk_counter_reg_n_0_[29]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(2),
      Q => \pwm_clk_counter_reg_n_0_[2]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(30),
      Q => \pwm_clk_counter_reg_n_0_[30]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(31),
      Q => \pwm_clk_counter_reg_n_0_[31]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[31]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[28]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_pwm_clk_counter_reg[31]_i_7__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_clk_counter_reg[31]_i_7__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[31]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pwm_clk_counter_reg[31]_i_7__0_O_UNCONNECTED\(3),
      O(2) => \pwm_clk_counter_reg[31]_i_7__0_n_5\,
      O(1) => \pwm_clk_counter_reg[31]_i_7__0_n_6\,
      O(0) => \pwm_clk_counter_reg[31]_i_7__0_n_7\,
      S(3) => '0',
      S(2) => \pwm_clk_counter_reg_n_0_[31]\,
      S(1) => \pwm_clk_counter_reg_n_0_[30]\,
      S(0) => \pwm_clk_counter_reg_n_0_[29]\
    );
\pwm_clk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(3),
      Q => \pwm_clk_counter_reg_n_0_[3]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(4),
      Q => \pwm_clk_counter_reg_n_0_[4]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_clk_counter_reg[4]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[4]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[4]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[4]_i_2__0_n_3\,
      CYINIT => \pwm_clk_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[4]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[4]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[4]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[4]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[4]\,
      S(2) => \pwm_clk_counter_reg_n_0_[3]\,
      S(1) => \pwm_clk_counter_reg_n_0_[2]\,
      S(0) => \pwm_clk_counter_reg_n_0_[1]\
    );
\pwm_clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(5),
      Q => \pwm_clk_counter_reg_n_0_[5]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(6),
      Q => \pwm_clk_counter_reg_n_0_[6]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(7),
      Q => \pwm_clk_counter_reg_n_0_[7]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(8),
      Q => \pwm_clk_counter_reg_n_0_[8]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
\pwm_clk_counter_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[4]_i_2__0_n_0\,
      CO(3) => \pwm_clk_counter_reg[8]_i_2__0_n_0\,
      CO(2) => \pwm_clk_counter_reg[8]_i_2__0_n_1\,
      CO(1) => \pwm_clk_counter_reg[8]_i_2__0_n_2\,
      CO(0) => \pwm_clk_counter_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[8]_i_2__0_n_4\,
      O(2) => \pwm_clk_counter_reg[8]_i_2__0_n_5\,
      O(1) => \pwm_clk_counter_reg[8]_i_2__0_n_6\,
      O(0) => \pwm_clk_counter_reg[8]_i_2__0_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[8]\,
      S(2) => \pwm_clk_counter_reg_n_0_[7]\,
      S(1) => \pwm_clk_counter_reg_n_0_[6]\,
      S(0) => \pwm_clk_counter_reg_n_0_[5]\
    );
\pwm_clk_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(9),
      Q => \pwm_clk_counter_reg_n_0_[9]\,
      R => \pwm_clk_counter[31]_i_1__0_n_0\
    );
s_PWM0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_PWM0_carry_n_0,
      CO(2) => s_PWM0_carry_n_1,
      CO(1) => s_PWM0_carry_n_2,
      CO(0) => s_PWM0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_PWM0_carry_i_1__0_n_0\,
      DI(2) => \s_PWM0_carry_i_2__0_n_0\,
      DI(1) => \s_PWM0_carry_i_3__0_n_0\,
      DI(0) => \s_PWM0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_s_PWM0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_PWM0_carry_i_5__0_n_0\,
      S(2) => \s_PWM0_carry_i_6__0_n_0\,
      S(1) => \s_PWM0_carry_i_7__0_n_0\,
      S(0) => \s_PWM0_carry_i_8__0_n_0\
    );
\s_PWM0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \duty_cycle_counter_reg_n_0_[7]\,
      I3 => Q(7),
      O => \s_PWM0_carry_i_1__0_n_0\
    );
\s_PWM0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \duty_cycle_counter_reg_n_0_[5]\,
      I3 => Q(5),
      O => \s_PWM0_carry_i_2__0_n_0\
    );
\s_PWM0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \duty_cycle_counter_reg_n_0_[3]\,
      I3 => Q(3),
      O => \s_PWM0_carry_i_3__0_n_0\
    );
\s_PWM0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => Q(1),
      O => \s_PWM0_carry_i_4__0_n_0\
    );
\s_PWM0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \duty_cycle_counter_reg_n_0_[7]\,
      I3 => \duty_cycle_counter_reg_n_0_[6]\,
      O => \s_PWM0_carry_i_5__0_n_0\
    );
\s_PWM0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \duty_cycle_counter_reg_n_0_[5]\,
      I3 => \duty_cycle_counter_reg_n_0_[4]\,
      O => \s_PWM0_carry_i_6__0_n_0\
    );
\s_PWM0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \duty_cycle_counter_reg_n_0_[3]\,
      I3 => \duty_cycle_counter_reg_n_0_[2]\,
      O => \s_PWM0_carry_i_7__0_n_0\
    );
\s_PWM0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1248"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \s_PWM0_carry_i_8__0_n_0\
    );
\s_PWM0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_PWM0_inferred__0/i__carry_n_0\,
      CO(2) => \s_PWM0_inferred__0/i__carry_n_1\,
      CO(1) => \s_PWM0_inferred__0/i__carry_n_2\,
      CO(0) => \s_PWM0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__5_n_0\,
      DI(2) => \i__carry_i_2__5_n_0\,
      DI(1) => \i__carry_i_3__5_n_0\,
      DI(0) => \i__carry_i_4__5_n_0\,
      O(3 downto 0) => \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__5_n_0\,
      S(2) => \i__carry_i_6__5_n_0\,
      S(1) => \i__carry_i_7__5_n_0\,
      S(0) => \i__carry_i_8__2_n_0\
    );
\s_PWM_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_PWM0_carry_n_0,
      I1 => \s_PWM0_inferred__0/i__carry_n_0\,
      I2 => s_PWM_reg_n_0,
      O => \s_PWM_i_1__0_n_0\
    );
s_PWM_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_PWM_i_1__0_n_0\,
      Q => s_PWM_reg_n_0,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_pwm_generator_1 is
  port (
    o_PWM_5 : out STD_LOGIC;
    o_PWM_6 : out STD_LOGIC;
    i_set_direction_reg_reg_0 : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_PWM_1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_pwm_generator_1 : entity is "pwm_generator";
end telemetry_bot_top_level_controller_0_0_pwm_generator_1;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_pwm_generator_1 is
  signal duty_cycle_counter : STD_LOGIC;
  signal \duty_cycle_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal i_set_direction_reg : STD_LOGIC;
  signal \o_PWM_1_i_1__1_n_0\ : STD_LOGIC;
  signal \o_PWM_2_i_1__1_n_0\ : STD_LOGIC;
  signal \^o_pwm_5\ : STD_LOGIC;
  signal \^o_pwm_6\ : STD_LOGIC;
  signal pwm_clk_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwm_clk_counter[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__1_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_PWM0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal s_PWM0_carry_n_0 : STD_LOGIC;
  signal s_PWM0_carry_n_1 : STD_LOGIC;
  signal s_PWM0_carry_n_2 : STD_LOGIC;
  signal s_PWM0_carry_n_3 : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \s_PWM_i_1__1_n_0\ : STD_LOGIC;
  signal s_PWM_reg_n_0 : STD_LOGIC;
  signal \NLW_pwm_clk_counter_reg[31]_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_clk_counter_reg[31]_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_PWM0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \duty_cycle_counter[0]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \duty_cycle_counter[1]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \duty_cycle_counter[2]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \duty_cycle_counter[3]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \duty_cycle_counter[4]_i_1__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \duty_cycle_counter[6]_i_2__1\ : label is "soft_lutpair123";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[12]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[16]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[20]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[24]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[28]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[31]_i_7__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[4]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[8]_i_2__1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of s_PWM0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_PWM0_inferred__0/i__carry\ : label is 11;
begin
  o_PWM_5 <= \^o_pwm_5\;
  o_PWM_6 <= \^o_pwm_6\;
\duty_cycle_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[0]_i_1__1_n_0\
    );
\duty_cycle_counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \duty_cycle_counter[1]_i_1__1_n_0\
    );
\duty_cycle_counter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[2]_i_1__1_n_0\
    );
\duty_cycle_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[3]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[2]\,
      O => \duty_cycle_counter[3]_i_1__1_n_0\
    );
\duty_cycle_counter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \duty_cycle_counter[4]_i_1__1_n_0\
    );
\duty_cycle_counter[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[5]\,
      I1 => \duty_cycle_counter_reg_n_0_[3]\,
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      I4 => \duty_cycle_counter_reg_n_0_[2]\,
      I5 => \duty_cycle_counter_reg_n_0_[4]\,
      O => \duty_cycle_counter[5]_i_1__1_n_0\
    );
\duty_cycle_counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => \duty_cycle_counter_reg_n_0_[4]\,
      I2 => \duty_cycle_counter_reg_n_0_[2]\,
      I3 => \duty_cycle_counter[6]_i_2__1_n_0\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[6]_i_1__1_n_0\
    );
\duty_cycle_counter[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[1]\,
      I1 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[6]_i_2__1_n_0\
    );
\duty_cycle_counter[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      O => duty_cycle_counter
    );
\duty_cycle_counter[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \duty_cycle_counter[7]_i_3__1_n_0\,
      I1 => \duty_cycle_counter_reg_n_0_[7]\,
      I2 => \duty_cycle_counter[7]_i_4__1_n_0\,
      I3 => \duty_cycle_counter_reg_n_0_[6]\,
      O => \duty_cycle_counter[7]_i_2__1_n_0\
    );
\duty_cycle_counter[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[7]_i_3__1_n_0\
    );
\duty_cycle_counter[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[7]_i_4__1_n_0\
    );
\duty_cycle_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[0]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[0]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[1]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[1]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[2]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[2]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[3]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[3]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[4]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[4]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[5]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[5]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[6]_i_1__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[6]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\duty_cycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[7]_i_2__1_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[7]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \duty_cycle_counter_reg_n_0_[7]\,
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \duty_cycle_counter_reg_n_0_[6]\,
      I3 => \duty_cycle_counter_reg_n_0_[7]\,
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \duty_cycle_counter_reg_n_0_[4]\,
      I3 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \duty_cycle_counter_reg_n_0_[2]\,
      I3 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \i__carry_i_8__3_n_0\
    );
i_set_direction_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => i_set_direction_reg_reg_0,
      Q => i_set_direction_reg,
      R => '0'
    );
\o_PWM_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC00A0"
    )
        port map (
      I0 => s_PWM_reg_n_0,
      I1 => \^o_pwm_5\,
      I2 => o_PWM_1_reg_0,
      I3 => i_set_direction_reg,
      I4 => i_reset,
      O => \o_PWM_1_i_1__1_n_0\
    );
o_PWM_1_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_PWM_1_i_1__1_n_0\,
      Q => \^o_pwm_5\,
      R => '0'
    );
\o_PWM_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCA000"
    )
        port map (
      I0 => s_PWM_reg_n_0,
      I1 => \^o_pwm_6\,
      I2 => i_set_direction_reg,
      I3 => o_PWM_1_reg_0,
      I4 => i_reset,
      O => \o_PWM_2_i_1__1_n_0\
    );
o_PWM_2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_PWM_2_i_1__1_n_0\,
      Q => \^o_pwm_6\,
      R => '0'
    );
\pwm_clk_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[0]\,
      O => pwm_clk_counter(0)
    );
\pwm_clk_counter[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__1_n_6\,
      O => pwm_clk_counter(10)
    );
\pwm_clk_counter[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__1_n_5\,
      O => pwm_clk_counter(11)
    );
\pwm_clk_counter[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__1_n_4\,
      O => pwm_clk_counter(12)
    );
\pwm_clk_counter[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__1_n_7\,
      O => pwm_clk_counter(13)
    );
\pwm_clk_counter[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__1_n_6\,
      O => pwm_clk_counter(14)
    );
\pwm_clk_counter[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__1_n_5\,
      O => pwm_clk_counter(15)
    );
\pwm_clk_counter[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__1_n_4\,
      O => pwm_clk_counter(16)
    );
\pwm_clk_counter[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__1_n_7\,
      O => pwm_clk_counter(17)
    );
\pwm_clk_counter[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__1_n_6\,
      O => pwm_clk_counter(18)
    );
\pwm_clk_counter[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__1_n_5\,
      O => pwm_clk_counter(19)
    );
\pwm_clk_counter[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__1_n_7\,
      O => pwm_clk_counter(1)
    );
\pwm_clk_counter[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__1_n_4\,
      O => pwm_clk_counter(20)
    );
\pwm_clk_counter[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__1_n_7\,
      O => pwm_clk_counter(21)
    );
\pwm_clk_counter[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__1_n_6\,
      O => pwm_clk_counter(22)
    );
\pwm_clk_counter[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__1_n_5\,
      O => pwm_clk_counter(23)
    );
\pwm_clk_counter[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__1_n_4\,
      O => pwm_clk_counter(24)
    );
\pwm_clk_counter[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__1_n_7\,
      O => pwm_clk_counter(25)
    );
\pwm_clk_counter[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__1_n_6\,
      O => pwm_clk_counter(26)
    );
\pwm_clk_counter[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__1_n_5\,
      O => pwm_clk_counter(27)
    );
\pwm_clk_counter[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__1_n_4\,
      O => pwm_clk_counter(28)
    );
\pwm_clk_counter[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__1_n_7\,
      O => pwm_clk_counter(29)
    );
\pwm_clk_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__1_n_6\,
      O => pwm_clk_counter(2)
    );
\pwm_clk_counter[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__1_n_6\,
      O => pwm_clk_counter(30)
    );
\pwm_clk_counter[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[29]\,
      I1 => \pwm_clk_counter_reg_n_0_[28]\,
      I2 => \pwm_clk_counter_reg_n_0_[31]\,
      I3 => \pwm_clk_counter_reg_n_0_[30]\,
      O => \pwm_clk_counter[31]_i_10__1_n_0\
    );
\pwm_clk_counter[31]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[21]\,
      I1 => \pwm_clk_counter_reg_n_0_[20]\,
      I2 => \pwm_clk_counter_reg_n_0_[23]\,
      I3 => \pwm_clk_counter_reg_n_0_[22]\,
      O => \pwm_clk_counter[31]_i_11__1_n_0\
    );
\pwm_clk_counter[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reset,
      I1 => o_PWM_1_reg_0,
      O => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__1_n_5\,
      O => pwm_clk_counter(31)
    );
\pwm_clk_counter[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[10]\,
      I1 => \pwm_clk_counter_reg_n_0_[11]\,
      I2 => \pwm_clk_counter_reg_n_0_[8]\,
      I3 => \pwm_clk_counter_reg_n_0_[9]\,
      I4 => \pwm_clk_counter[31]_i_8__1_n_0\,
      O => \pwm_clk_counter[31]_i_3__1_n_0\
    );
\pwm_clk_counter[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[3]\,
      I1 => \pwm_clk_counter_reg_n_0_[2]\,
      I2 => \pwm_clk_counter_reg_n_0_[1]\,
      I3 => \pwm_clk_counter_reg_n_0_[0]\,
      I4 => \pwm_clk_counter[31]_i_9__1_n_0\,
      O => \pwm_clk_counter[31]_i_4__1_n_0\
    );
\pwm_clk_counter[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[26]\,
      I1 => \pwm_clk_counter_reg_n_0_[27]\,
      I2 => \pwm_clk_counter_reg_n_0_[24]\,
      I3 => \pwm_clk_counter_reg_n_0_[25]\,
      I4 => \pwm_clk_counter[31]_i_10__1_n_0\,
      O => \pwm_clk_counter[31]_i_5__1_n_0\
    );
\pwm_clk_counter[31]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[18]\,
      I1 => \pwm_clk_counter_reg_n_0_[19]\,
      I2 => \pwm_clk_counter_reg_n_0_[16]\,
      I3 => \pwm_clk_counter_reg_n_0_[17]\,
      I4 => \pwm_clk_counter[31]_i_11__1_n_0\,
      O => \pwm_clk_counter[31]_i_6__1_n_0\
    );
\pwm_clk_counter[31]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[13]\,
      I1 => \pwm_clk_counter_reg_n_0_[12]\,
      I2 => \pwm_clk_counter_reg_n_0_[15]\,
      I3 => \pwm_clk_counter_reg_n_0_[14]\,
      O => \pwm_clk_counter[31]_i_8__1_n_0\
    );
\pwm_clk_counter[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[5]\,
      I1 => \pwm_clk_counter_reg_n_0_[4]\,
      I2 => \pwm_clk_counter_reg_n_0_[7]\,
      I3 => \pwm_clk_counter_reg_n_0_[6]\,
      O => \pwm_clk_counter[31]_i_9__1_n_0\
    );
\pwm_clk_counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__1_n_5\,
      O => pwm_clk_counter(3)
    );
\pwm_clk_counter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__1_n_4\,
      O => pwm_clk_counter(4)
    );
\pwm_clk_counter[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__1_n_7\,
      O => pwm_clk_counter(5)
    );
\pwm_clk_counter[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__1_n_6\,
      O => pwm_clk_counter(6)
    );
\pwm_clk_counter[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__1_n_5\,
      O => pwm_clk_counter(7)
    );
\pwm_clk_counter[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__1_n_4\,
      O => pwm_clk_counter(8)
    );
\pwm_clk_counter[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__1_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__1_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__1_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__1_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__1_n_7\,
      O => pwm_clk_counter(9)
    );
\pwm_clk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(0),
      Q => \pwm_clk_counter_reg_n_0_[0]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(10),
      Q => \pwm_clk_counter_reg_n_0_[10]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(11),
      Q => \pwm_clk_counter_reg_n_0_[11]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(12),
      Q => \pwm_clk_counter_reg_n_0_[12]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[8]_i_2__1_n_0\,
      CO(3) => \pwm_clk_counter_reg[12]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[12]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[12]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[12]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[12]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[12]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[12]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[12]\,
      S(2) => \pwm_clk_counter_reg_n_0_[11]\,
      S(1) => \pwm_clk_counter_reg_n_0_[10]\,
      S(0) => \pwm_clk_counter_reg_n_0_[9]\
    );
\pwm_clk_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(13),
      Q => \pwm_clk_counter_reg_n_0_[13]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(14),
      Q => \pwm_clk_counter_reg_n_0_[14]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(15),
      Q => \pwm_clk_counter_reg_n_0_[15]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(16),
      Q => \pwm_clk_counter_reg_n_0_[16]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[12]_i_2__1_n_0\,
      CO(3) => \pwm_clk_counter_reg[16]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[16]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[16]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[16]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[16]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[16]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[16]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[16]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[16]\,
      S(2) => \pwm_clk_counter_reg_n_0_[15]\,
      S(1) => \pwm_clk_counter_reg_n_0_[14]\,
      S(0) => \pwm_clk_counter_reg_n_0_[13]\
    );
\pwm_clk_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(17),
      Q => \pwm_clk_counter_reg_n_0_[17]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(18),
      Q => \pwm_clk_counter_reg_n_0_[18]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(19),
      Q => \pwm_clk_counter_reg_n_0_[19]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(1),
      Q => \pwm_clk_counter_reg_n_0_[1]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(20),
      Q => \pwm_clk_counter_reg_n_0_[20]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[20]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[16]_i_2__1_n_0\,
      CO(3) => \pwm_clk_counter_reg[20]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[20]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[20]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[20]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[20]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[20]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[20]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[20]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[20]\,
      S(2) => \pwm_clk_counter_reg_n_0_[19]\,
      S(1) => \pwm_clk_counter_reg_n_0_[18]\,
      S(0) => \pwm_clk_counter_reg_n_0_[17]\
    );
\pwm_clk_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(21),
      Q => \pwm_clk_counter_reg_n_0_[21]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(22),
      Q => \pwm_clk_counter_reg_n_0_[22]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(23),
      Q => \pwm_clk_counter_reg_n_0_[23]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(24),
      Q => \pwm_clk_counter_reg_n_0_[24]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[24]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[20]_i_2__1_n_0\,
      CO(3) => \pwm_clk_counter_reg[24]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[24]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[24]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[24]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[24]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[24]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[24]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[24]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[24]\,
      S(2) => \pwm_clk_counter_reg_n_0_[23]\,
      S(1) => \pwm_clk_counter_reg_n_0_[22]\,
      S(0) => \pwm_clk_counter_reg_n_0_[21]\
    );
\pwm_clk_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(25),
      Q => \pwm_clk_counter_reg_n_0_[25]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(26),
      Q => \pwm_clk_counter_reg_n_0_[26]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(27),
      Q => \pwm_clk_counter_reg_n_0_[27]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(28),
      Q => \pwm_clk_counter_reg_n_0_[28]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[28]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[24]_i_2__1_n_0\,
      CO(3) => \pwm_clk_counter_reg[28]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[28]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[28]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[28]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[28]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[28]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[28]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[28]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[28]\,
      S(2) => \pwm_clk_counter_reg_n_0_[27]\,
      S(1) => \pwm_clk_counter_reg_n_0_[26]\,
      S(0) => \pwm_clk_counter_reg_n_0_[25]\
    );
\pwm_clk_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(29),
      Q => \pwm_clk_counter_reg_n_0_[29]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(2),
      Q => \pwm_clk_counter_reg_n_0_[2]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(30),
      Q => \pwm_clk_counter_reg_n_0_[30]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(31),
      Q => \pwm_clk_counter_reg_n_0_[31]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[31]_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[28]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_pwm_clk_counter_reg[31]_i_7__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_clk_counter_reg[31]_i_7__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[31]_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pwm_clk_counter_reg[31]_i_7__1_O_UNCONNECTED\(3),
      O(2) => \pwm_clk_counter_reg[31]_i_7__1_n_5\,
      O(1) => \pwm_clk_counter_reg[31]_i_7__1_n_6\,
      O(0) => \pwm_clk_counter_reg[31]_i_7__1_n_7\,
      S(3) => '0',
      S(2) => \pwm_clk_counter_reg_n_0_[31]\,
      S(1) => \pwm_clk_counter_reg_n_0_[30]\,
      S(0) => \pwm_clk_counter_reg_n_0_[29]\
    );
\pwm_clk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(3),
      Q => \pwm_clk_counter_reg_n_0_[3]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(4),
      Q => \pwm_clk_counter_reg_n_0_[4]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_clk_counter_reg[4]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[4]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[4]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[4]_i_2__1_n_3\,
      CYINIT => \pwm_clk_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[4]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[4]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[4]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[4]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[4]\,
      S(2) => \pwm_clk_counter_reg_n_0_[3]\,
      S(1) => \pwm_clk_counter_reg_n_0_[2]\,
      S(0) => \pwm_clk_counter_reg_n_0_[1]\
    );
\pwm_clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(5),
      Q => \pwm_clk_counter_reg_n_0_[5]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(6),
      Q => \pwm_clk_counter_reg_n_0_[6]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(7),
      Q => \pwm_clk_counter_reg_n_0_[7]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(8),
      Q => \pwm_clk_counter_reg_n_0_[8]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
\pwm_clk_counter_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[4]_i_2__1_n_0\,
      CO(3) => \pwm_clk_counter_reg[8]_i_2__1_n_0\,
      CO(2) => \pwm_clk_counter_reg[8]_i_2__1_n_1\,
      CO(1) => \pwm_clk_counter_reg[8]_i_2__1_n_2\,
      CO(0) => \pwm_clk_counter_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[8]_i_2__1_n_4\,
      O(2) => \pwm_clk_counter_reg[8]_i_2__1_n_5\,
      O(1) => \pwm_clk_counter_reg[8]_i_2__1_n_6\,
      O(0) => \pwm_clk_counter_reg[8]_i_2__1_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[8]\,
      S(2) => \pwm_clk_counter_reg_n_0_[7]\,
      S(1) => \pwm_clk_counter_reg_n_0_[6]\,
      S(0) => \pwm_clk_counter_reg_n_0_[5]\
    );
\pwm_clk_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(9),
      Q => \pwm_clk_counter_reg_n_0_[9]\,
      R => \pwm_clk_counter[31]_i_1__1_n_0\
    );
s_PWM0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_PWM0_carry_n_0,
      CO(2) => s_PWM0_carry_n_1,
      CO(1) => s_PWM0_carry_n_2,
      CO(0) => s_PWM0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_PWM0_carry_i_1__1_n_0\,
      DI(2) => \s_PWM0_carry_i_2__1_n_0\,
      DI(1) => \s_PWM0_carry_i_3__1_n_0\,
      DI(0) => \s_PWM0_carry_i_4__1_n_0\,
      O(3 downto 0) => NLW_s_PWM0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_PWM0_carry_i_5__1_n_0\,
      S(2) => \s_PWM0_carry_i_6__1_n_0\,
      S(1) => \s_PWM0_carry_i_7__1_n_0\,
      S(0) => \s_PWM0_carry_i_8__1_n_0\
    );
\s_PWM0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \duty_cycle_counter_reg_n_0_[7]\,
      I3 => Q(7),
      O => \s_PWM0_carry_i_1__1_n_0\
    );
\s_PWM0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \duty_cycle_counter_reg_n_0_[5]\,
      I3 => Q(5),
      O => \s_PWM0_carry_i_2__1_n_0\
    );
\s_PWM0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \duty_cycle_counter_reg_n_0_[3]\,
      I3 => Q(3),
      O => \s_PWM0_carry_i_3__1_n_0\
    );
\s_PWM0_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => Q(1),
      O => \s_PWM0_carry_i_4__1_n_0\
    );
\s_PWM0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \duty_cycle_counter_reg_n_0_[7]\,
      I3 => \duty_cycle_counter_reg_n_0_[6]\,
      O => \s_PWM0_carry_i_5__1_n_0\
    );
\s_PWM0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \duty_cycle_counter_reg_n_0_[5]\,
      I3 => \duty_cycle_counter_reg_n_0_[4]\,
      O => \s_PWM0_carry_i_6__1_n_0\
    );
\s_PWM0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \duty_cycle_counter_reg_n_0_[3]\,
      I3 => \duty_cycle_counter_reg_n_0_[2]\,
      O => \s_PWM0_carry_i_7__1_n_0\
    );
\s_PWM0_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1248"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \s_PWM0_carry_i_8__1_n_0\
    );
\s_PWM0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_PWM0_inferred__0/i__carry_n_0\,
      CO(2) => \s_PWM0_inferred__0/i__carry_n_1\,
      CO(1) => \s_PWM0_inferred__0/i__carry_n_2\,
      CO(0) => \s_PWM0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__6_n_0\,
      DI(2) => \i__carry_i_2__6_n_0\,
      DI(1) => \i__carry_i_3__6_n_0\,
      DI(0) => \i__carry_i_4__6_n_0\,
      O(3 downto 0) => \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__6_n_0\,
      S(2) => \i__carry_i_6__6_n_0\,
      S(1) => \i__carry_i_7__6_n_0\,
      S(0) => \i__carry_i_8__3_n_0\
    );
\s_PWM_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_PWM0_carry_n_0,
      I1 => \s_PWM0_inferred__0/i__carry_n_0\,
      I2 => s_PWM_reg_n_0,
      O => \s_PWM_i_1__1_n_0\
    );
s_PWM_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_PWM_i_1__1_n_0\,
      Q => s_PWM_reg_n_0,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_pwm_generator_2 is
  port (
    o_PWM_7 : out STD_LOGIC;
    o_PWM_8 : out STD_LOGIC;
    i_set_direction_reg_reg_0 : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    o_PWM_1_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_pwm_generator_2 : entity is "pwm_generator";
end telemetry_bot_top_level_controller_0_0_pwm_generator_2;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_pwm_generator_2 is
  signal duty_cycle_counter : STD_LOGIC;
  signal \duty_cycle_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \duty_cycle_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal i_set_direction_reg : STD_LOGIC;
  signal \o_PWM_1_i_1__2_n_0\ : STD_LOGIC;
  signal \o_PWM_2_i_1__2_n_0\ : STD_LOGIC;
  signal \^o_pwm_7\ : STD_LOGIC;
  signal \^o_pwm_8\ : STD_LOGIC;
  signal pwm_clk_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \pwm_clk_counter[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_11__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[12]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[16]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[20]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[24]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[28]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[31]_i_7__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[4]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \pwm_clk_counter_reg[8]_i_2__2_n_7\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \pwm_clk_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_PWM0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \s_PWM0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal s_PWM0_carry_n_0 : STD_LOGIC;
  signal s_PWM0_carry_n_1 : STD_LOGIC;
  signal s_PWM0_carry_n_2 : STD_LOGIC;
  signal s_PWM0_carry_n_3 : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \s_PWM0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \s_PWM_i_1__2_n_0\ : STD_LOGIC;
  signal s_PWM_reg_n_0 : STD_LOGIC;
  signal \NLW_pwm_clk_counter_reg[31]_i_7__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pwm_clk_counter_reg[31]_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_PWM0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \duty_cycle_counter[0]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \duty_cycle_counter[1]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \duty_cycle_counter[2]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \duty_cycle_counter[3]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \duty_cycle_counter[4]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \duty_cycle_counter[6]_i_2__2\ : label is "soft_lutpair126";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[12]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[16]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[20]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[24]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[28]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[31]_i_7__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[4]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \pwm_clk_counter_reg[8]_i_2__2\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of s_PWM0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \s_PWM0_inferred__0/i__carry\ : label is 11;
begin
  o_PWM_7 <= \^o_pwm_7\;
  o_PWM_8 <= \^o_pwm_8\;
\duty_cycle_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[0]_i_1__2_n_0\
    );
\duty_cycle_counter[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \duty_cycle_counter[1]_i_1__2_n_0\
    );
\duty_cycle_counter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[2]_i_1__2_n_0\
    );
\duty_cycle_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[3]\,
      I1 => \duty_cycle_counter_reg_n_0_[1]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[2]\,
      O => \duty_cycle_counter[3]_i_1__2_n_0\
    );
\duty_cycle_counter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \duty_cycle_counter[4]_i_1__2_n_0\
    );
\duty_cycle_counter[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[5]\,
      I1 => \duty_cycle_counter_reg_n_0_[3]\,
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      I4 => \duty_cycle_counter_reg_n_0_[2]\,
      I5 => \duty_cycle_counter_reg_n_0_[4]\,
      O => \duty_cycle_counter[5]_i_1__2_n_0\
    );
\duty_cycle_counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => \duty_cycle_counter_reg_n_0_[4]\,
      I2 => \duty_cycle_counter_reg_n_0_[2]\,
      I3 => \duty_cycle_counter[6]_i_2__2_n_0\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[6]_i_1__2_n_0\
    );
\duty_cycle_counter[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[1]\,
      I1 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \duty_cycle_counter[6]_i_2__2_n_0\
    );
\duty_cycle_counter[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      O => duty_cycle_counter
    );
\duty_cycle_counter[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \duty_cycle_counter[7]_i_3__2_n_0\,
      I1 => \duty_cycle_counter_reg_n_0_[7]\,
      I2 => \duty_cycle_counter[7]_i_4__2_n_0\,
      I3 => \duty_cycle_counter_reg_n_0_[6]\,
      O => \duty_cycle_counter[7]_i_2__2_n_0\
    );
\duty_cycle_counter[7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[7]_i_3__2_n_0\
    );
\duty_cycle_counter[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => \duty_cycle_counter_reg_n_0_[2]\,
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      I4 => \duty_cycle_counter_reg_n_0_[3]\,
      I5 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \duty_cycle_counter[7]_i_4__2_n_0\
    );
\duty_cycle_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[0]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[0]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[1]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[1]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[2]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[2]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[3]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[3]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[4]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[4]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[5]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[5]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[6]_i_1__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[6]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\duty_cycle_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => duty_cycle_counter,
      D => \duty_cycle_counter[7]_i_2__2_n_0\,
      Q => \duty_cycle_counter_reg_n_0_[7]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \duty_cycle_counter_reg_n_0_[7]\,
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \duty_cycle_counter_reg_n_0_[6]\,
      I3 => \duty_cycle_counter_reg_n_0_[7]\,
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \duty_cycle_counter_reg_n_0_[4]\,
      I3 => \duty_cycle_counter_reg_n_0_[5]\,
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \duty_cycle_counter_reg_n_0_[2]\,
      I3 => \duty_cycle_counter_reg_n_0_[3]\,
      O => \i__carry_i_7__7_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => \duty_cycle_counter_reg_n_0_[0]\,
      O => \i__carry_i_8__4_n_0\
    );
i_set_direction_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => i_set_direction_reg_reg_0,
      Q => i_set_direction_reg,
      R => '0'
    );
\o_PWM_1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC00A0"
    )
        port map (
      I0 => s_PWM_reg_n_0,
      I1 => \^o_pwm_7\,
      I2 => o_PWM_1_reg_0,
      I3 => i_set_direction_reg,
      I4 => i_reset,
      O => \o_PWM_1_i_1__2_n_0\
    );
o_PWM_1_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_PWM_1_i_1__2_n_0\,
      Q => \^o_pwm_7\,
      R => '0'
    );
\o_PWM_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCA000"
    )
        port map (
      I0 => s_PWM_reg_n_0,
      I1 => \^o_pwm_8\,
      I2 => i_set_direction_reg,
      I3 => o_PWM_1_reg_0,
      I4 => i_reset,
      O => \o_PWM_2_i_1__2_n_0\
    );
o_PWM_2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_PWM_2_i_1__2_n_0\,
      Q => \^o_pwm_8\,
      R => '0'
    );
\pwm_clk_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[0]\,
      O => pwm_clk_counter(0)
    );
\pwm_clk_counter[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__2_n_6\,
      O => pwm_clk_counter(10)
    );
\pwm_clk_counter[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__2_n_5\,
      O => pwm_clk_counter(11)
    );
\pwm_clk_counter[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__2_n_4\,
      O => pwm_clk_counter(12)
    );
\pwm_clk_counter[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__2_n_7\,
      O => pwm_clk_counter(13)
    );
\pwm_clk_counter[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__2_n_6\,
      O => pwm_clk_counter(14)
    );
\pwm_clk_counter[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__2_n_5\,
      O => pwm_clk_counter(15)
    );
\pwm_clk_counter[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[16]_i_2__2_n_4\,
      O => pwm_clk_counter(16)
    );
\pwm_clk_counter[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__2_n_7\,
      O => pwm_clk_counter(17)
    );
\pwm_clk_counter[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__2_n_6\,
      O => pwm_clk_counter(18)
    );
\pwm_clk_counter[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__2_n_5\,
      O => pwm_clk_counter(19)
    );
\pwm_clk_counter[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__2_n_7\,
      O => pwm_clk_counter(1)
    );
\pwm_clk_counter[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[20]_i_2__2_n_4\,
      O => pwm_clk_counter(20)
    );
\pwm_clk_counter[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__2_n_7\,
      O => pwm_clk_counter(21)
    );
\pwm_clk_counter[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__2_n_6\,
      O => pwm_clk_counter(22)
    );
\pwm_clk_counter[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__2_n_5\,
      O => pwm_clk_counter(23)
    );
\pwm_clk_counter[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[24]_i_2__2_n_4\,
      O => pwm_clk_counter(24)
    );
\pwm_clk_counter[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__2_n_7\,
      O => pwm_clk_counter(25)
    );
\pwm_clk_counter[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__2_n_6\,
      O => pwm_clk_counter(26)
    );
\pwm_clk_counter[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__2_n_5\,
      O => pwm_clk_counter(27)
    );
\pwm_clk_counter[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[28]_i_2__2_n_4\,
      O => pwm_clk_counter(28)
    );
\pwm_clk_counter[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__2_n_7\,
      O => pwm_clk_counter(29)
    );
\pwm_clk_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__2_n_6\,
      O => pwm_clk_counter(2)
    );
\pwm_clk_counter[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__2_n_6\,
      O => pwm_clk_counter(30)
    );
\pwm_clk_counter[31]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[29]\,
      I1 => \pwm_clk_counter_reg_n_0_[28]\,
      I2 => \pwm_clk_counter_reg_n_0_[31]\,
      I3 => \pwm_clk_counter_reg_n_0_[30]\,
      O => \pwm_clk_counter[31]_i_10__2_n_0\
    );
\pwm_clk_counter[31]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[21]\,
      I1 => \pwm_clk_counter_reg_n_0_[20]\,
      I2 => \pwm_clk_counter_reg_n_0_[23]\,
      I3 => \pwm_clk_counter_reg_n_0_[22]\,
      O => \pwm_clk_counter[31]_i_11__2_n_0\
    );
\pwm_clk_counter[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reset,
      I1 => o_PWM_1_reg_0,
      O => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter[31]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[31]_i_7__2_n_5\,
      O => pwm_clk_counter(31)
    );
\pwm_clk_counter[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[10]\,
      I1 => \pwm_clk_counter_reg_n_0_[11]\,
      I2 => \pwm_clk_counter_reg_n_0_[8]\,
      I3 => \pwm_clk_counter_reg_n_0_[9]\,
      I4 => \pwm_clk_counter[31]_i_8__2_n_0\,
      O => \pwm_clk_counter[31]_i_3__2_n_0\
    );
\pwm_clk_counter[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[3]\,
      I1 => \pwm_clk_counter_reg_n_0_[2]\,
      I2 => \pwm_clk_counter_reg_n_0_[1]\,
      I3 => \pwm_clk_counter_reg_n_0_[0]\,
      I4 => \pwm_clk_counter[31]_i_9__2_n_0\,
      O => \pwm_clk_counter[31]_i_4__2_n_0\
    );
\pwm_clk_counter[31]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[26]\,
      I1 => \pwm_clk_counter_reg_n_0_[27]\,
      I2 => \pwm_clk_counter_reg_n_0_[24]\,
      I3 => \pwm_clk_counter_reg_n_0_[25]\,
      I4 => \pwm_clk_counter[31]_i_10__2_n_0\,
      O => \pwm_clk_counter[31]_i_5__2_n_0\
    );
\pwm_clk_counter[31]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[18]\,
      I1 => \pwm_clk_counter_reg_n_0_[19]\,
      I2 => \pwm_clk_counter_reg_n_0_[16]\,
      I3 => \pwm_clk_counter_reg_n_0_[17]\,
      I4 => \pwm_clk_counter[31]_i_11__2_n_0\,
      O => \pwm_clk_counter[31]_i_6__2_n_0\
    );
\pwm_clk_counter[31]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[13]\,
      I1 => \pwm_clk_counter_reg_n_0_[12]\,
      I2 => \pwm_clk_counter_reg_n_0_[15]\,
      I3 => \pwm_clk_counter_reg_n_0_[14]\,
      O => \pwm_clk_counter[31]_i_8__2_n_0\
    );
\pwm_clk_counter[31]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pwm_clk_counter_reg_n_0_[5]\,
      I1 => \pwm_clk_counter_reg_n_0_[4]\,
      I2 => \pwm_clk_counter_reg_n_0_[7]\,
      I3 => \pwm_clk_counter_reg_n_0_[6]\,
      O => \pwm_clk_counter[31]_i_9__2_n_0\
    );
\pwm_clk_counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__2_n_5\,
      O => pwm_clk_counter(3)
    );
\pwm_clk_counter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[4]_i_2__2_n_4\,
      O => pwm_clk_counter(4)
    );
\pwm_clk_counter[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__2_n_7\,
      O => pwm_clk_counter(5)
    );
\pwm_clk_counter[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__2_n_6\,
      O => pwm_clk_counter(6)
    );
\pwm_clk_counter[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__2_n_5\,
      O => pwm_clk_counter(7)
    );
\pwm_clk_counter[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[8]_i_2__2_n_4\,
      O => pwm_clk_counter(8)
    );
\pwm_clk_counter[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \pwm_clk_counter[31]_i_3__2_n_0\,
      I1 => \pwm_clk_counter[31]_i_4__2_n_0\,
      I2 => \pwm_clk_counter[31]_i_5__2_n_0\,
      I3 => \pwm_clk_counter[31]_i_6__2_n_0\,
      I4 => \pwm_clk_counter_reg[12]_i_2__2_n_7\,
      O => pwm_clk_counter(9)
    );
\pwm_clk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(0),
      Q => \pwm_clk_counter_reg_n_0_[0]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(10),
      Q => \pwm_clk_counter_reg_n_0_[10]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(11),
      Q => \pwm_clk_counter_reg_n_0_[11]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(12),
      Q => \pwm_clk_counter_reg_n_0_[12]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[8]_i_2__2_n_0\,
      CO(3) => \pwm_clk_counter_reg[12]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[12]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[12]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[12]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[12]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[12]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[12]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[12]\,
      S(2) => \pwm_clk_counter_reg_n_0_[11]\,
      S(1) => \pwm_clk_counter_reg_n_0_[10]\,
      S(0) => \pwm_clk_counter_reg_n_0_[9]\
    );
\pwm_clk_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(13),
      Q => \pwm_clk_counter_reg_n_0_[13]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(14),
      Q => \pwm_clk_counter_reg_n_0_[14]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(15),
      Q => \pwm_clk_counter_reg_n_0_[15]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(16),
      Q => \pwm_clk_counter_reg_n_0_[16]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[12]_i_2__2_n_0\,
      CO(3) => \pwm_clk_counter_reg[16]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[16]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[16]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[16]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[16]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[16]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[16]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[16]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[16]\,
      S(2) => \pwm_clk_counter_reg_n_0_[15]\,
      S(1) => \pwm_clk_counter_reg_n_0_[14]\,
      S(0) => \pwm_clk_counter_reg_n_0_[13]\
    );
\pwm_clk_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(17),
      Q => \pwm_clk_counter_reg_n_0_[17]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(18),
      Q => \pwm_clk_counter_reg_n_0_[18]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(19),
      Q => \pwm_clk_counter_reg_n_0_[19]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(1),
      Q => \pwm_clk_counter_reg_n_0_[1]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(20),
      Q => \pwm_clk_counter_reg_n_0_[20]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[20]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[16]_i_2__2_n_0\,
      CO(3) => \pwm_clk_counter_reg[20]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[20]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[20]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[20]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[20]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[20]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[20]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[20]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[20]\,
      S(2) => \pwm_clk_counter_reg_n_0_[19]\,
      S(1) => \pwm_clk_counter_reg_n_0_[18]\,
      S(0) => \pwm_clk_counter_reg_n_0_[17]\
    );
\pwm_clk_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(21),
      Q => \pwm_clk_counter_reg_n_0_[21]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(22),
      Q => \pwm_clk_counter_reg_n_0_[22]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(23),
      Q => \pwm_clk_counter_reg_n_0_[23]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(24),
      Q => \pwm_clk_counter_reg_n_0_[24]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[24]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[20]_i_2__2_n_0\,
      CO(3) => \pwm_clk_counter_reg[24]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[24]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[24]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[24]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[24]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[24]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[24]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[24]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[24]\,
      S(2) => \pwm_clk_counter_reg_n_0_[23]\,
      S(1) => \pwm_clk_counter_reg_n_0_[22]\,
      S(0) => \pwm_clk_counter_reg_n_0_[21]\
    );
\pwm_clk_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(25),
      Q => \pwm_clk_counter_reg_n_0_[25]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(26),
      Q => \pwm_clk_counter_reg_n_0_[26]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(27),
      Q => \pwm_clk_counter_reg_n_0_[27]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(28),
      Q => \pwm_clk_counter_reg_n_0_[28]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[28]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[24]_i_2__2_n_0\,
      CO(3) => \pwm_clk_counter_reg[28]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[28]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[28]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[28]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[28]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[28]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[28]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[28]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[28]\,
      S(2) => \pwm_clk_counter_reg_n_0_[27]\,
      S(1) => \pwm_clk_counter_reg_n_0_[26]\,
      S(0) => \pwm_clk_counter_reg_n_0_[25]\
    );
\pwm_clk_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(29),
      Q => \pwm_clk_counter_reg_n_0_[29]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(2),
      Q => \pwm_clk_counter_reg_n_0_[2]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(30),
      Q => \pwm_clk_counter_reg_n_0_[30]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(31),
      Q => \pwm_clk_counter_reg_n_0_[31]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[31]_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[28]_i_2__2_n_0\,
      CO(3 downto 2) => \NLW_pwm_clk_counter_reg[31]_i_7__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pwm_clk_counter_reg[31]_i_7__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[31]_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pwm_clk_counter_reg[31]_i_7__2_O_UNCONNECTED\(3),
      O(2) => \pwm_clk_counter_reg[31]_i_7__2_n_5\,
      O(1) => \pwm_clk_counter_reg[31]_i_7__2_n_6\,
      O(0) => \pwm_clk_counter_reg[31]_i_7__2_n_7\,
      S(3) => '0',
      S(2) => \pwm_clk_counter_reg_n_0_[31]\,
      S(1) => \pwm_clk_counter_reg_n_0_[30]\,
      S(0) => \pwm_clk_counter_reg_n_0_[29]\
    );
\pwm_clk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(3),
      Q => \pwm_clk_counter_reg_n_0_[3]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(4),
      Q => \pwm_clk_counter_reg_n_0_[4]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_clk_counter_reg[4]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[4]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[4]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[4]_i_2__2_n_3\,
      CYINIT => \pwm_clk_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[4]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[4]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[4]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[4]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[4]\,
      S(2) => \pwm_clk_counter_reg_n_0_[3]\,
      S(1) => \pwm_clk_counter_reg_n_0_[2]\,
      S(0) => \pwm_clk_counter_reg_n_0_[1]\
    );
\pwm_clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(5),
      Q => \pwm_clk_counter_reg_n_0_[5]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(6),
      Q => \pwm_clk_counter_reg_n_0_[6]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(7),
      Q => \pwm_clk_counter_reg_n_0_[7]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(8),
      Q => \pwm_clk_counter_reg_n_0_[8]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
\pwm_clk_counter_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_clk_counter_reg[4]_i_2__2_n_0\,
      CO(3) => \pwm_clk_counter_reg[8]_i_2__2_n_0\,
      CO(2) => \pwm_clk_counter_reg[8]_i_2__2_n_1\,
      CO(1) => \pwm_clk_counter_reg[8]_i_2__2_n_2\,
      CO(0) => \pwm_clk_counter_reg[8]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_clk_counter_reg[8]_i_2__2_n_4\,
      O(2) => \pwm_clk_counter_reg[8]_i_2__2_n_5\,
      O(1) => \pwm_clk_counter_reg[8]_i_2__2_n_6\,
      O(0) => \pwm_clk_counter_reg[8]_i_2__2_n_7\,
      S(3) => \pwm_clk_counter_reg_n_0_[8]\,
      S(2) => \pwm_clk_counter_reg_n_0_[7]\,
      S(1) => \pwm_clk_counter_reg_n_0_[6]\,
      S(0) => \pwm_clk_counter_reg_n_0_[5]\
    );
\pwm_clk_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => pwm_clk_counter(9),
      Q => \pwm_clk_counter_reg_n_0_[9]\,
      R => \pwm_clk_counter[31]_i_1__2_n_0\
    );
s_PWM0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_PWM0_carry_n_0,
      CO(2) => s_PWM0_carry_n_1,
      CO(1) => s_PWM0_carry_n_2,
      CO(0) => s_PWM0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_PWM0_carry_i_1__2_n_0\,
      DI(2) => \s_PWM0_carry_i_2__2_n_0\,
      DI(1) => \s_PWM0_carry_i_3__2_n_0\,
      DI(0) => \s_PWM0_carry_i_4__2_n_0\,
      O(3 downto 0) => NLW_s_PWM0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_PWM0_carry_i_5__2_n_0\,
      S(2) => \s_PWM0_carry_i_6__2_n_0\,
      S(1) => \s_PWM0_carry_i_7__2_n_0\,
      S(0) => \s_PWM0_carry_i_8__2_n_0\
    );
\s_PWM0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \duty_cycle_counter_reg_n_0_[7]\,
      I3 => Q(7),
      O => \s_PWM0_carry_i_1__2_n_0\
    );
\s_PWM0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \duty_cycle_counter_reg_n_0_[5]\,
      I3 => Q(5),
      O => \s_PWM0_carry_i_2__2_n_0\
    );
\s_PWM0_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \duty_cycle_counter_reg_n_0_[3]\,
      I3 => Q(3),
      O => \s_PWM0_carry_i_3__2_n_0\
    );
\s_PWM0_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \duty_cycle_counter_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \duty_cycle_counter_reg_n_0_[1]\,
      I3 => Q(1),
      O => \s_PWM0_carry_i_4__2_n_0\
    );
\s_PWM0_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => \duty_cycle_counter_reg_n_0_[7]\,
      I3 => \duty_cycle_counter_reg_n_0_[6]\,
      O => \s_PWM0_carry_i_5__2_n_0\
    );
\s_PWM0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \duty_cycle_counter_reg_n_0_[5]\,
      I3 => \duty_cycle_counter_reg_n_0_[4]\,
      O => \s_PWM0_carry_i_6__2_n_0\
    );
\s_PWM0_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1428"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \duty_cycle_counter_reg_n_0_[3]\,
      I3 => \duty_cycle_counter_reg_n_0_[2]\,
      O => \s_PWM0_carry_i_7__2_n_0\
    );
\s_PWM0_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1248"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \duty_cycle_counter_reg_n_0_[0]\,
      I3 => \duty_cycle_counter_reg_n_0_[1]\,
      O => \s_PWM0_carry_i_8__2_n_0\
    );
\s_PWM0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_PWM0_inferred__0/i__carry_n_0\,
      CO(2) => \s_PWM0_inferred__0/i__carry_n_1\,
      CO(1) => \s_PWM0_inferred__0/i__carry_n_2\,
      CO(0) => \s_PWM0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1__7_n_0\,
      DI(2) => \i__carry_i_2__7_n_0\,
      DI(1) => \i__carry_i_3__7_n_0\,
      DI(0) => \i__carry_i_4__7_n_0\,
      O(3 downto 0) => \NLW_s_PWM0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__7_n_0\,
      S(2) => \i__carry_i_6__7_n_0\,
      S(1) => \i__carry_i_7__7_n_0\,
      S(0) => \i__carry_i_8__4_n_0\
    );
\s_PWM_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_PWM0_carry_n_0,
      I1 => \s_PWM0_inferred__0/i__carry_n_0\,
      I2 => s_PWM_reg_n_0,
      O => \s_PWM_i_1__2_n_0\
    );
s_PWM_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_PWM_i_1__2_n_0\,
      Q => s_PWM_reg_n_0,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_servo_controller is
  port (
    servo_PWM : out STD_LOGIC;
    i_reset : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_servo_controller : entity is "servo_controller";
end telemetry_bot_top_level_controller_0_0_servo_controller;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_servo_controller is
  signal \counter1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_n_0\ : STD_LOGIC;
  signal \counter1_carry__0_n_1\ : STD_LOGIC;
  signal \counter1_carry__0_n_2\ : STD_LOGIC;
  signal \counter1_carry__0_n_3\ : STD_LOGIC;
  signal \counter1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \counter1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \counter1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \counter1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \counter1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \counter1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \counter1_carry__1_n_1\ : STD_LOGIC;
  signal \counter1_carry__1_n_2\ : STD_LOGIC;
  signal \counter1_carry__1_n_3\ : STD_LOGIC;
  signal counter1_carry_i_1_n_0 : STD_LOGIC;
  signal counter1_carry_i_2_n_0 : STD_LOGIC;
  signal counter1_carry_i_3_n_0 : STD_LOGIC;
  signal counter1_carry_i_4_n_0 : STD_LOGIC;
  signal counter1_carry_i_5_n_0 : STD_LOGIC;
  signal counter1_carry_i_6_n_0 : STD_LOGIC;
  signal counter1_carry_i_7_n_0 : STD_LOGIC;
  signal counter1_carry_i_8_n_0 : STD_LOGIC;
  signal counter1_carry_n_0 : STD_LOGIC;
  signal counter1_carry_n_1 : STD_LOGIC;
  signal counter1_carry_n_2 : STD_LOGIC;
  signal counter1_carry_n_3 : STD_LOGIC;
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal duty_cycle : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal duty_cycle0 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \duty_cycle0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__0_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__0_n_1\ : STD_LOGIC;
  signal \duty_cycle0_carry__0_n_2\ : STD_LOGIC;
  signal \duty_cycle0_carry__0_n_3\ : STD_LOGIC;
  signal \duty_cycle0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__1_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__1_n_1\ : STD_LOGIC;
  signal \duty_cycle0_carry__1_n_2\ : STD_LOGIC;
  signal \duty_cycle0_carry__1_n_3\ : STD_LOGIC;
  signal \duty_cycle0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__2_n_0\ : STD_LOGIC;
  signal \duty_cycle0_carry__2_n_1\ : STD_LOGIC;
  signal \duty_cycle0_carry__2_n_2\ : STD_LOGIC;
  signal \duty_cycle0_carry__2_n_3\ : STD_LOGIC;
  signal \duty_cycle0_carry__3_n_3\ : STD_LOGIC;
  signal duty_cycle0_carry_i_1_n_0 : STD_LOGIC;
  signal duty_cycle0_carry_n_0 : STD_LOGIC;
  signal duty_cycle0_carry_n_1 : STD_LOGIC;
  signal duty_cycle0_carry_n_2 : STD_LOGIC;
  signal duty_cycle0_carry_n_3 : STD_LOGIC;
  signal duty_cycle1 : STD_LOGIC_VECTOR ( 18 downto 2 );
  signal \duty_cycle1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_n_1\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_n_2\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__0_n_3\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_n_1\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_n_2\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__1_n_3\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_n_1\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_n_2\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__2_n_3\ : STD_LOGIC;
  signal \duty_cycle1__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_n_0\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_n_1\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_n_2\ : STD_LOGIC;
  signal \duty_cycle1__0_carry_n_3\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_n_1\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_n_2\ : STD_LOGIC;
  signal \servo_PWM0_carry__0_n_3\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_n_1\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_n_2\ : STD_LOGIC;
  signal \servo_PWM0_carry__1_n_3\ : STD_LOGIC;
  signal servo_PWM0_carry_i_1_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_2_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_3_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_4_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_5_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_6_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_7_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_i_8_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_n_0 : STD_LOGIC;
  signal servo_PWM0_carry_n_1 : STD_LOGIC;
  signal servo_PWM0_carry_n_2 : STD_LOGIC;
  signal servo_PWM0_carry_n_3 : STD_LOGIC;
  signal servo_position : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \servo_position[0]_i_1_n_0\ : STD_LOGIC;
  signal \servo_position[1]_i_1_n_0\ : STD_LOGIC;
  signal \servo_position[2]_i_1_n_0\ : STD_LOGIC;
  signal \servo_position[3]_i_1_n_0\ : STD_LOGIC;
  signal \servo_position[3]_i_2_n_0\ : STD_LOGIC;
  signal NLW_counter1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_duty_cycle0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_duty_cycle0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_duty_cycle1__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_duty_cycle1__0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_servo_PWM0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_servo_PWM0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_servo_PWM0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_servo_PWM0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of counter1_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of counter1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \counter1_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \counter1_carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter1_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \counter_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of duty_cycle0_carry : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle1__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle1__0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle1__0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle1__0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \duty_cycle1__0_carry__3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of servo_PWM0_carry : label is 11;
  attribute METHODOLOGY_DRC_VIOS of servo_PWM0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \servo_PWM0_carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \servo_PWM0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \servo_PWM0_carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \servo_PWM0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \servo_position[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \servo_position[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \servo_position[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \servo_position[3]_i_1\ : label is "soft_lutpair133";
begin
counter1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter1_carry_n_0,
      CO(2) => counter1_carry_n_1,
      CO(1) => counter1_carry_n_2,
      CO(0) => counter1_carry_n_3,
      CYINIT => '0',
      DI(3) => counter1_carry_i_1_n_0,
      DI(2) => counter1_carry_i_2_n_0,
      DI(1) => counter1_carry_i_3_n_0,
      DI(0) => counter1_carry_i_4_n_0,
      O(3 downto 0) => NLW_counter1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => counter1_carry_i_5_n_0,
      S(2) => counter1_carry_i_6_n_0,
      S(1) => counter1_carry_i_7_n_0,
      S(0) => counter1_carry_i_8_n_0
    );
\counter1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter1_carry_n_0,
      CO(3) => \counter1_carry__0_n_0\,
      CO(2) => \counter1_carry__0_n_1\,
      CO(1) => \counter1_carry__0_n_2\,
      CO(0) => \counter1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter1_carry__0_i_1_n_0\,
      DI(1) => \counter1_carry__0_i_2_n_0\,
      DI(0) => \counter1_carry__0_i_3_n_0\,
      O(3 downto 0) => \NLW_counter1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter1_carry__0_i_4_n_0\,
      S(2) => \counter1_carry__0_i_5_n_0\,
      S(1) => \counter1_carry__0_i_6_n_0\,
      S(0) => \counter1_carry__0_i_7_n_0\
    );
\counter1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(13),
      O => \counter1_carry__0_i_1_n_0\
    );
\counter1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(10),
      I1 => counter_reg(11),
      O => \counter1_carry__0_i_2_n_0\
    );
\counter1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(8),
      I1 => counter_reg(9),
      O => \counter1_carry__0_i_3_n_0\
    );
\counter1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(14),
      I1 => counter_reg(15),
      O => \counter1_carry__0_i_4_n_0\
    );
\counter1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(13),
      I1 => counter_reg(12),
      O => \counter1_carry__0_i_5_n_0\
    );
\counter1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(10),
      I1 => counter_reg(11),
      O => \counter1_carry__0_i_6_n_0\
    );
\counter1_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(8),
      I1 => counter_reg(9),
      O => \counter1_carry__0_i_7_n_0\
    );
\counter1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter1_carry__0_n_0\,
      CO(3) => \NLW_counter1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \counter1_carry__1_n_1\,
      CO(1) => \counter1_carry__1_n_2\,
      CO(0) => \counter1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter1_carry__1_i_1_n_0\,
      DI(1) => \counter1_carry__1_i_2_n_0\,
      DI(0) => \counter1_carry__1_i_3_n_0\,
      O(3 downto 0) => \NLW_counter1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \counter1_carry__1_i_4_n_0\,
      S(1) => \counter1_carry__1_i_5_n_0\,
      S(0) => \counter1_carry__1_i_6_n_0\
    );
\counter1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(21),
      O => \counter1_carry__1_i_1_n_0\
    );
\counter1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(18),
      I1 => counter_reg(19),
      O => \counter1_carry__1_i_2_n_0\
    );
\counter1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(17),
      O => \counter1_carry__1_i_3_n_0\
    );
\counter1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(20),
      O => \counter1_carry__1_i_4_n_0\
    );
\counter1_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(18),
      I1 => counter_reg(19),
      O => \counter1_carry__1_i_5_n_0\
    );
\counter1_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(17),
      I1 => counter_reg(16),
      O => \counter1_carry__1_i_6_n_0\
    );
counter1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(7),
      O => counter1_carry_i_1_n_0
    );
counter1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(5),
      O => counter1_carry_i_2_n_0
    );
counter1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(3),
      O => counter1_carry_i_3_n_0
    );
counter1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => counter_reg(0),
      I1 => counter_reg(1),
      O => counter1_carry_i_4_n_0
    );
counter1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(7),
      I1 => counter_reg(6),
      O => counter1_carry_i_5_n_0
    );
counter1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(5),
      O => counter1_carry_i_6_n_0
    );
counter1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(2),
      O => counter1_carry_i_7_n_0
    );
counter1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      O => counter1_carry_i_8_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => i_reset,
      I1 => \counter1_carry__1_n_1\,
      I2 => \counter_reg[0]_0\,
      O => \counter[0]_i_1_n_0\
    );
\counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_reg(3 downto 1),
      S(0) => \counter[0]_i_3_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => counter_reg(10),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => counter_reg(11),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => counter_reg(12),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => counter_reg(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => counter_reg(13),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => counter_reg(14),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => counter_reg(15),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => counter_reg(16),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => counter_reg(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => counter_reg(17),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => counter_reg(18),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => counter_reg(19),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => counter_reg(20),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3 downto 1) => \NLW_counter_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_counter_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => counter_reg(21 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => counter_reg(21),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => counter_reg(3),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => counter_reg(4),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_reg(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => counter_reg(5),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => counter_reg(6),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => counter_reg(7),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => counter_reg(8),
      R => \counter[0]_i_1_n_0\
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_reg(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => counter_reg(9),
      R => \counter[0]_i_1_n_0\
    );
duty_cycle0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => duty_cycle0_carry_n_0,
      CO(2) => duty_cycle0_carry_n_1,
      CO(1) => duty_cycle0_carry_n_2,
      CO(0) => duty_cycle0_carry_n_3,
      CYINIT => servo_position(0),
      DI(3 downto 1) => B"000",
      DI(0) => servo_position(1),
      O(3 downto 0) => duty_cycle0(4 downto 1),
      S(3 downto 1) => duty_cycle1(4 downto 2),
      S(0) => duty_cycle0_carry_i_1_n_0
    );
\duty_cycle0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => duty_cycle0_carry_n_0,
      CO(3) => \duty_cycle0_carry__0_n_0\,
      CO(2) => \duty_cycle0_carry__0_n_1\,
      CO(1) => \duty_cycle0_carry__0_n_2\,
      CO(0) => \duty_cycle0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => duty_cycle1(7 downto 6),
      DI(0) => '0',
      O(3 downto 0) => duty_cycle0(8 downto 5),
      S(3) => duty_cycle1(8),
      S(2) => \duty_cycle0_carry__0_i_1_n_0\,
      S(1) => \duty_cycle0_carry__0_i_2_n_0\,
      S(0) => duty_cycle1(5)
    );
\duty_cycle0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => duty_cycle1(7),
      O => \duty_cycle0_carry__0_i_1_n_0\
    );
\duty_cycle0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => duty_cycle1(6),
      O => \duty_cycle0_carry__0_i_2_n_0\
    );
\duty_cycle0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle0_carry__0_n_0\,
      CO(3) => \duty_cycle0_carry__1_n_0\,
      CO(2) => \duty_cycle0_carry__1_n_1\,
      CO(1) => \duty_cycle0_carry__1_n_2\,
      CO(0) => \duty_cycle0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => duty_cycle1(12 downto 11),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => duty_cycle0(12 downto 9),
      S(3) => \duty_cycle0_carry__1_i_1_n_0\,
      S(2) => \duty_cycle0_carry__1_i_2_n_0\,
      S(1 downto 0) => duty_cycle1(10 downto 9)
    );
\duty_cycle0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => duty_cycle1(12),
      O => \duty_cycle0_carry__1_i_1_n_0\
    );
\duty_cycle0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => duty_cycle1(11),
      O => \duty_cycle0_carry__1_i_2_n_0\
    );
\duty_cycle0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle0_carry__1_n_0\,
      CO(3) => \duty_cycle0_carry__2_n_0\,
      CO(2) => \duty_cycle0_carry__2_n_1\,
      CO(1) => \duty_cycle0_carry__2_n_2\,
      CO(0) => \duty_cycle0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => duty_cycle1(16),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => duty_cycle0(16 downto 13),
      S(3) => \duty_cycle0_carry__2_i_1_n_0\,
      S(2 downto 0) => duty_cycle1(15 downto 13)
    );
\duty_cycle0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => duty_cycle1(16),
      O => \duty_cycle0_carry__2_i_1_n_0\
    );
\duty_cycle0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle0_carry__2_n_0\,
      CO(3 downto 1) => \NLW_duty_cycle0_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \duty_cycle0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_duty_cycle0_carry__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => duty_cycle0(18 downto 17),
      S(3 downto 2) => B"00",
      S(1 downto 0) => duty_cycle1(18 downto 17)
    );
duty_cycle0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(1),
      O => duty_cycle0_carry_i_1_n_0
    );
\duty_cycle1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \duty_cycle1__0_carry_n_0\,
      CO(2) => \duty_cycle1__0_carry_n_1\,
      CO(1) => \duty_cycle1__0_carry_n_2\,
      CO(0) => \duty_cycle1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \duty_cycle1__0_carry_i_1_n_0\,
      DI(2) => \duty_cycle1__0_carry_i_2_n_0\,
      DI(1) => \duty_cycle1__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => duty_cycle1(5 downto 2),
      S(3) => \duty_cycle1__0_carry_i_4_n_0\,
      S(2) => \duty_cycle1__0_carry_i_5_n_0\,
      S(1) => \duty_cycle1__0_carry_i_6_n_0\,
      S(0) => \duty_cycle1__0_carry_i_7_n_0\
    );
\duty_cycle1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle1__0_carry_n_0\,
      CO(3) => \duty_cycle1__0_carry__0_n_0\,
      CO(2) => \duty_cycle1__0_carry__0_n_1\,
      CO(1) => \duty_cycle1__0_carry__0_n_2\,
      CO(0) => \duty_cycle1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => servo_position(3 downto 2),
      DI(0) => \duty_cycle1__0_carry__0_i_1_n_0\,
      O(3 downto 0) => duty_cycle1(9 downto 6),
      S(3) => \duty_cycle1__0_carry__0_i_2_n_0\,
      S(2) => \duty_cycle1__0_carry__0_i_3_n_0\,
      S(1) => \duty_cycle1__0_carry__0_i_4_n_0\,
      S(0) => \duty_cycle1__0_carry__0_i_5_n_0\
    );
\duty_cycle1__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => servo_position(1),
      I1 => servo_position(3),
      O => \duty_cycle1__0_carry__0_i_1_n_0\
    );
\duty_cycle1__0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(0),
      O => \duty_cycle1__0_carry__0_i_2_n_0\
    );
\duty_cycle1__0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(3),
      O => \duty_cycle1__0_carry__0_i_3_n_0\
    );
\duty_cycle1__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(2),
      I1 => servo_position(3),
      O => \duty_cycle1__0_carry__0_i_4_n_0\
    );
\duty_cycle1__0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => servo_position(3),
      I1 => servo_position(1),
      I2 => servo_position(2),
      O => \duty_cycle1__0_carry__0_i_5_n_0\
    );
\duty_cycle1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle1__0_carry__0_n_0\,
      CO(3) => \duty_cycle1__0_carry__1_n_0\,
      CO(2) => \duty_cycle1__0_carry__1_n_1\,
      CO(1) => \duty_cycle1__0_carry__1_n_2\,
      CO(0) => \duty_cycle1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => servo_position(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => duty_cycle1(13 downto 10),
      S(3) => \duty_cycle1__0_carry__1_i_1_n_0\,
      S(2) => \duty_cycle1__0_carry__1_i_2_n_0\,
      S(1) => \duty_cycle1__0_carry__1_i_3_n_0\,
      S(0) => \duty_cycle1__0_carry__1_i_4_n_0\
    );
\duty_cycle1__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(2),
      I1 => servo_position(0),
      O => \duty_cycle1__0_carry__1_i_1_n_0\
    );
\duty_cycle1__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(1),
      I1 => servo_position(3),
      O => \duty_cycle1__0_carry__1_i_2_n_0\
    );
\duty_cycle1__0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(0),
      I1 => servo_position(2),
      O => \duty_cycle1__0_carry__1_i_3_n_0\
    );
\duty_cycle1__0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(1),
      O => \duty_cycle1__0_carry__1_i_4_n_0\
    );
\duty_cycle1__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle1__0_carry__1_n_0\,
      CO(3) => \duty_cycle1__0_carry__2_n_0\,
      CO(2) => \duty_cycle1__0_carry__2_n_1\,
      CO(1) => \duty_cycle1__0_carry__2_n_2\,
      CO(0) => \duty_cycle1__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => servo_position(2 downto 0),
      DI(0) => servo_position(3),
      O(3 downto 0) => duty_cycle1(17 downto 14),
      S(3) => \duty_cycle1__0_carry__2_i_1_n_0\,
      S(2) => \duty_cycle1__0_carry__2_i_2_n_0\,
      S(1) => \duty_cycle1__0_carry__2_i_3_n_0\,
      S(0) => \duty_cycle1__0_carry__2_i_4_n_0\
    );
\duty_cycle1__0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(2),
      O => \duty_cycle1__0_carry__2_i_1_n_0\
    );
\duty_cycle1__0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(1),
      I1 => servo_position(3),
      O => \duty_cycle1__0_carry__2_i_2_n_0\
    );
\duty_cycle1__0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(0),
      I1 => servo_position(2),
      O => \duty_cycle1__0_carry__2_i_3_n_0\
    );
\duty_cycle1__0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => servo_position(3),
      I1 => servo_position(1),
      O => \duty_cycle1__0_carry__2_i_4_n_0\
    );
\duty_cycle1__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \duty_cycle1__0_carry__2_n_0\,
      CO(3 downto 0) => \NLW_duty_cycle1__0_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_duty_cycle1__0_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => duty_cycle1(18),
      S(3 downto 1) => B"000",
      S(0) => \duty_cycle1__0_carry__3_i_1_n_0\
    );
\duty_cycle1__0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(3),
      O => \duty_cycle1__0_carry__3_i_1_n_0\
    );
\duty_cycle1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => servo_position(0),
      I1 => servo_position(2),
      O => \duty_cycle1__0_carry_i_1_n_0\
    );
\duty_cycle1__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => servo_position(3),
      I1 => servo_position(1),
      O => \duty_cycle1__0_carry_i_2_n_0\
    );
\duty_cycle1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => servo_position(2),
      I1 => servo_position(0),
      O => \duty_cycle1__0_carry_i_3_n_0\
    );
\duty_cycle1__0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => servo_position(2),
      I1 => servo_position(0),
      I2 => servo_position(1),
      I3 => servo_position(3),
      O => \duty_cycle1__0_carry_i_4_n_0\
    );
\duty_cycle1__0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => servo_position(1),
      I1 => servo_position(3),
      I2 => servo_position(0),
      I3 => servo_position(2),
      O => \duty_cycle1__0_carry_i_5_n_0\
    );
\duty_cycle1__0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => servo_position(0),
      I1 => servo_position(2),
      I2 => servo_position(1),
      I3 => servo_position(3),
      O => \duty_cycle1__0_carry_i_6_n_0\
    );
\duty_cycle1__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => servo_position(2),
      I1 => servo_position(0),
      O => \duty_cycle1__0_carry_i_7_n_0\
    );
\duty_cycle[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => servo_position(0),
      O => duty_cycle0(0)
    );
\duty_cycle_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(0),
      Q => duty_cycle(0),
      S => i_reset
    );
\duty_cycle_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(10),
      Q => duty_cycle(10),
      R => i_reset
    );
\duty_cycle_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(11),
      Q => duty_cycle(11),
      S => i_reset
    );
\duty_cycle_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(12),
      Q => duty_cycle(12),
      S => i_reset
    );
\duty_cycle_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(13),
      Q => duty_cycle(13),
      R => i_reset
    );
\duty_cycle_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(14),
      Q => duty_cycle(14),
      R => i_reset
    );
\duty_cycle_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(15),
      Q => duty_cycle(15),
      R => i_reset
    );
\duty_cycle_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(16),
      Q => duty_cycle(16),
      S => i_reset
    );
\duty_cycle_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(17),
      Q => duty_cycle(17),
      R => i_reset
    );
\duty_cycle_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(18),
      Q => duty_cycle(18),
      R => i_reset
    );
\duty_cycle_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(1),
      Q => duty_cycle(1),
      S => i_reset
    );
\duty_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(2),
      Q => duty_cycle(2),
      R => i_reset
    );
\duty_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(3),
      Q => duty_cycle(3),
      R => i_reset
    );
\duty_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(4),
      Q => duty_cycle(4),
      R => i_reset
    );
\duty_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(5),
      Q => duty_cycle(5),
      R => i_reset
    );
\duty_cycle_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(6),
      Q => duty_cycle(6),
      S => i_reset
    );
\duty_cycle_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(7),
      Q => duty_cycle(7),
      S => i_reset
    );
\duty_cycle_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(8),
      Q => duty_cycle(8),
      R => i_reset
    );
\duty_cycle_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => duty_cycle0(9),
      Q => duty_cycle(9),
      R => i_reset
    );
servo_PWM0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => servo_PWM0_carry_n_0,
      CO(2) => servo_PWM0_carry_n_1,
      CO(1) => servo_PWM0_carry_n_2,
      CO(0) => servo_PWM0_carry_n_3,
      CYINIT => '0',
      DI(3) => servo_PWM0_carry_i_1_n_0,
      DI(2) => servo_PWM0_carry_i_2_n_0,
      DI(1) => servo_PWM0_carry_i_3_n_0,
      DI(0) => servo_PWM0_carry_i_4_n_0,
      O(3 downto 0) => NLW_servo_PWM0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => servo_PWM0_carry_i_5_n_0,
      S(2) => servo_PWM0_carry_i_6_n_0,
      S(1) => servo_PWM0_carry_i_7_n_0,
      S(0) => servo_PWM0_carry_i_8_n_0
    );
\servo_PWM0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => servo_PWM0_carry_n_0,
      CO(3) => \servo_PWM0_carry__0_n_0\,
      CO(2) => \servo_PWM0_carry__0_n_1\,
      CO(1) => \servo_PWM0_carry__0_n_2\,
      CO(0) => \servo_PWM0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \servo_PWM0_carry__0_i_1_n_0\,
      DI(2) => \servo_PWM0_carry__0_i_2_n_0\,
      DI(1) => \servo_PWM0_carry__0_i_3_n_0\,
      DI(0) => \servo_PWM0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_servo_PWM0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \servo_PWM0_carry__0_i_5_n_0\,
      S(2) => \servo_PWM0_carry__0_i_6_n_0\,
      S(1) => \servo_PWM0_carry__0_i_7_n_0\,
      S(0) => \servo_PWM0_carry__0_i_8_n_0\
    );
\servo_PWM0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => duty_cycle(15),
      I1 => counter_reg(15),
      I2 => duty_cycle(14),
      I3 => counter_reg(14),
      O => \servo_PWM0_carry__0_i_1_n_0\
    );
\servo_PWM0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_reg(13),
      I1 => duty_cycle(13),
      I2 => duty_cycle(12),
      I3 => counter_reg(12),
      O => \servo_PWM0_carry__0_i_2_n_0\
    );
\servo_PWM0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => duty_cycle(11),
      I1 => counter_reg(11),
      I2 => duty_cycle(10),
      I3 => counter_reg(10),
      O => \servo_PWM0_carry__0_i_3_n_0\
    );
\servo_PWM0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => duty_cycle(9),
      I1 => counter_reg(9),
      I2 => duty_cycle(8),
      I3 => counter_reg(8),
      O => \servo_PWM0_carry__0_i_4_n_0\
    );
\servo_PWM0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(15),
      I1 => duty_cycle(15),
      I2 => counter_reg(14),
      I3 => duty_cycle(14),
      O => \servo_PWM0_carry__0_i_5_n_0\
    );
\servo_PWM0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => duty_cycle(13),
      I1 => counter_reg(13),
      I2 => counter_reg(12),
      I3 => duty_cycle(12),
      O => \servo_PWM0_carry__0_i_6_n_0\
    );
\servo_PWM0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(11),
      I1 => duty_cycle(11),
      I2 => duty_cycle(10),
      I3 => counter_reg(10),
      O => \servo_PWM0_carry__0_i_7_n_0\
    );
\servo_PWM0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(9),
      I1 => duty_cycle(9),
      I2 => duty_cycle(8),
      I3 => counter_reg(8),
      O => \servo_PWM0_carry__0_i_8_n_0\
    );
\servo_PWM0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \servo_PWM0_carry__0_n_0\,
      CO(3) => \NLW_servo_PWM0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \servo_PWM0_carry__1_n_1\,
      CO(1) => \servo_PWM0_carry__1_n_2\,
      CO(0) => \servo_PWM0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \servo_PWM0_carry__1_i_1_n_0\,
      DI(0) => \servo_PWM0_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_servo_PWM0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \servo_PWM0_carry__1_i_3_n_0\,
      S(1) => \servo_PWM0_carry__1_i_4_n_0\,
      S(0) => \servo_PWM0_carry__1_i_5_n_0\
    );
\servo_PWM0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => duty_cycle(18),
      I1 => counter_reg(19),
      I2 => counter_reg(18),
      O => \servo_PWM0_carry__1_i_1_n_0\
    );
\servo_PWM0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_reg(17),
      I1 => duty_cycle(17),
      I2 => duty_cycle(16),
      I3 => counter_reg(16),
      O => \servo_PWM0_carry__1_i_2_n_0\
    );
\servo_PWM0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(21),
      I1 => counter_reg(20),
      O => \servo_PWM0_carry__1_i_3_n_0\
    );
\servo_PWM0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => counter_reg(19),
      I1 => duty_cycle(18),
      I2 => counter_reg(18),
      O => \servo_PWM0_carry__1_i_4_n_0\
    );
\servo_PWM0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => duty_cycle(17),
      I1 => counter_reg(17),
      I2 => counter_reg(16),
      I3 => duty_cycle(16),
      O => \servo_PWM0_carry__1_i_5_n_0\
    );
servo_PWM0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_reg(7),
      I1 => duty_cycle(7),
      I2 => duty_cycle(6),
      I3 => counter_reg(6),
      O => servo_PWM0_carry_i_1_n_0
    );
servo_PWM0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => duty_cycle(5),
      I1 => counter_reg(5),
      I2 => duty_cycle(4),
      I3 => counter_reg(4),
      O => servo_PWM0_carry_i_2_n_0
    );
servo_PWM0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_reg(3),
      I1 => duty_cycle(3),
      I2 => duty_cycle(2),
      I3 => counter_reg(2),
      O => servo_PWM0_carry_i_3_n_0
    );
servo_PWM0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => counter_reg(1),
      I1 => duty_cycle(1),
      I2 => duty_cycle(0),
      I3 => counter_reg(0),
      O => servo_PWM0_carry_i_4_n_0
    );
servo_PWM0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => duty_cycle(7),
      I1 => counter_reg(7),
      I2 => counter_reg(6),
      I3 => duty_cycle(6),
      O => servo_PWM0_carry_i_5_n_0
    );
servo_PWM0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_reg(5),
      I1 => duty_cycle(5),
      I2 => duty_cycle(4),
      I3 => counter_reg(4),
      O => servo_PWM0_carry_i_6_n_0
    );
servo_PWM0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => duty_cycle(3),
      I1 => counter_reg(3),
      I2 => duty_cycle(2),
      I3 => counter_reg(2),
      O => servo_PWM0_carry_i_7_n_0
    );
servo_PWM0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => duty_cycle(1),
      I1 => counter_reg(1),
      I2 => duty_cycle(0),
      I3 => counter_reg(0),
      O => servo_PWM0_carry_i_8_n_0
    );
servo_PWM_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \servo_PWM0_carry__1_n_1\,
      Q => servo_PWM,
      R => i_reset
    );
\servo_position[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000444C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \servo_position[3]_i_2_n_0\,
      O => \servo_position[0]_i_1_n_0\
    );
\servo_position[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005070"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \servo_position[3]_i_2_n_0\,
      O => \servo_position[1]_i_1_n_0\
    );
\servo_position[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \servo_position[3]_i_2_n_0\,
      O => \servo_position[2]_i_1_n_0\
    );
\servo_position[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \servo_position[3]_i_2_n_0\,
      O => \servo_position[3]_i_1_n_0\
    );
\servo_position[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      O => \servo_position[3]_i_2_n_0\
    );
\servo_position_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \servo_position[0]_i_1_n_0\,
      Q => servo_position(0),
      R => i_reset
    );
\servo_position_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \servo_position[1]_i_1_n_0\,
      Q => servo_position(1),
      R => i_reset
    );
\servo_position_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \servo_position[2]_i_1_n_0\,
      Q => servo_position(2),
      R => i_reset
    );
\servo_position_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \counter_reg[0]_0\,
      D => \servo_position[3]_i_1_n_0\,
      Q => servo_position(3),
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_threshold_filter is
  port (
    \output_d_reg[0]_0\ : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    \addr0_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \output_a_reg[17]_0\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    i_reset : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \countH_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    inv_done : in STD_LOGIC;
    lap_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_threshold_filter : entity is "threshold_filter";
end telemetry_bot_top_level_controller_0_0_threshold_filter;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_threshold_filter is
  signal \addr00_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_n_0\ : STD_LOGIC;
  signal \addr00_carry__0_n_1\ : STD_LOGIC;
  signal \addr00_carry__0_n_2\ : STD_LOGIC;
  signal \addr00_carry__0_n_3\ : STD_LOGIC;
  signal \addr00_carry__0_n_4\ : STD_LOGIC;
  signal \addr00_carry__0_n_5\ : STD_LOGIC;
  signal \addr00_carry__0_n_6\ : STD_LOGIC;
  signal \addr00_carry__0_n_7\ : STD_LOGIC;
  signal \addr00_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_n_0\ : STD_LOGIC;
  signal \addr00_carry__1_n_1\ : STD_LOGIC;
  signal \addr00_carry__1_n_2\ : STD_LOGIC;
  signal \addr00_carry__1_n_3\ : STD_LOGIC;
  signal \addr00_carry__1_n_4\ : STD_LOGIC;
  signal \addr00_carry__1_n_5\ : STD_LOGIC;
  signal \addr00_carry__1_n_6\ : STD_LOGIC;
  signal \addr00_carry__1_n_7\ : STD_LOGIC;
  signal \addr00_carry__2_n_0\ : STD_LOGIC;
  signal \addr00_carry__2_n_1\ : STD_LOGIC;
  signal \addr00_carry__2_n_2\ : STD_LOGIC;
  signal \addr00_carry__2_n_3\ : STD_LOGIC;
  signal \addr00_carry__2_n_4\ : STD_LOGIC;
  signal \addr00_carry__2_n_5\ : STD_LOGIC;
  signal \addr00_carry__2_n_6\ : STD_LOGIC;
  signal \addr00_carry__2_n_7\ : STD_LOGIC;
  signal \addr00_carry__3_n_7\ : STD_LOGIC;
  signal addr00_carry_i_1_n_0 : STD_LOGIC;
  signal addr00_carry_i_2_n_0 : STD_LOGIC;
  signal addr00_carry_i_3_n_0 : STD_LOGIC;
  signal addr00_carry_n_0 : STD_LOGIC;
  signal addr00_carry_n_1 : STD_LOGIC;
  signal addr00_carry_n_2 : STD_LOGIC;
  signal addr00_carry_n_3 : STD_LOGIC;
  signal addr00_carry_n_4 : STD_LOGIC;
  signal addr00_carry_n_5 : STD_LOGIC;
  signal addr00_carry_n_6 : STD_LOGIC;
  signal addr00_carry_n_7 : STD_LOGIC;
  signal \addr0[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH[0]_i_3__1_n_0\ : STD_LOGIC;
  signal countH_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \countH_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \countH_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \countH_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \countH_reg_n_0_[0]\ : STD_LOGIC;
  signal \countH_reg_n_0_[1]\ : STD_LOGIC;
  signal \countP0__12\ : STD_LOGIC;
  signal \countP0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_n_0\ : STD_LOGIC;
  signal \countP0_carry__0_n_1\ : STD_LOGIC;
  signal \countP0_carry__0_n_2\ : STD_LOGIC;
  signal \countP0_carry__0_n_3\ : STD_LOGIC;
  signal \countP0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_n_0\ : STD_LOGIC;
  signal \countP0_carry__1_n_1\ : STD_LOGIC;
  signal \countP0_carry__1_n_2\ : STD_LOGIC;
  signal \countP0_carry__1_n_3\ : STD_LOGIC;
  signal \countP0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal countP0_carry_i_1_n_0 : STD_LOGIC;
  signal countP0_carry_i_2_n_0 : STD_LOGIC;
  signal countP0_carry_i_3_n_0 : STD_LOGIC;
  signal countP0_carry_i_4_n_0 : STD_LOGIC;
  signal countP0_carry_i_5_n_0 : STD_LOGIC;
  signal countP0_carry_i_6_n_0 : STD_LOGIC;
  signal countP0_carry_i_7_n_0 : STD_LOGIC;
  signal countP0_carry_i_8_n_0 : STD_LOGIC;
  signal countP0_carry_n_0 : STD_LOGIC;
  signal countP0_carry_n_1 : STD_LOGIC;
  signal countP0_carry_n_2 : STD_LOGIC;
  signal countP0_carry_n_3 : STD_LOGIC;
  signal \countP1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_0\ : STD_LOGIC;
  signal \countP1_carry__0_n_1\ : STD_LOGIC;
  signal \countP1_carry__0_n_2\ : STD_LOGIC;
  signal \countP1_carry__0_n_3\ : STD_LOGIC;
  signal \countP1_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__1_n_1\ : STD_LOGIC;
  signal \countP1_carry__1_n_2\ : STD_LOGIC;
  signal \countP1_carry__1_n_3\ : STD_LOGIC;
  signal \countP1_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \countP1_carry__2_n_1\ : STD_LOGIC;
  signal \countP1_carry__2_n_2\ : STD_LOGIC;
  signal \countP1_carry__2_n_3\ : STD_LOGIC;
  signal \countP1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \countP1_carry_i_8__1_n_0\ : STD_LOGIC;
  signal countP1_carry_n_0 : STD_LOGIC;
  signal countP1_carry_n_1 : STD_LOGIC;
  signal countP1_carry_n_2 : STD_LOGIC;
  signal countP1_carry_n_3 : STD_LOGIC;
  signal \countP[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \countP[0]_i_3__1_n_0\ : STD_LOGIC;
  signal countP_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \countP_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \countP_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \countP_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \countU[0]_i_2_n_0\ : STD_LOGIC;
  signal countU_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \countU_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \countU_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \countU_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \countU_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \countU_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \countU_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \countU_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \countU_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal \output_a[17]_i_1__1_n_0\ : STD_LOGIC;
  signal output_d : STD_LOGIC_VECTOR ( 0 to 0 );
  signal output_d1 : STD_LOGIC;
  signal output_d1_carry_n_1 : STD_LOGIC;
  signal output_d1_carry_n_2 : STD_LOGIC;
  signal output_d1_carry_n_3 : STD_LOGIC;
  signal thr_done : STD_LOGIC;
  signal \NLW_addr00_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr00_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countH_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_countP0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countP0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_countP1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countP1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_countP_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_countU_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_countU_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_output_d1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_d1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_output_d1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of addr00_carry : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \addr00_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \countH_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countH_reg[8]_i_1__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of countP0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of countP1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \countP1_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[24]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[28]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \countP_reg[8]_i_1__1\ : label is 11;
begin
\FSM_onehot_f_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => thr_done,
      I1 => Q(1),
      I2 => Q(0),
      I3 => inv_done,
      I4 => Q(2),
      I5 => lap_done,
      O => done_reg_0
    );
addr00_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr00_carry_n_0,
      CO(2) => addr00_carry_n_1,
      CO(1) => addr00_carry_n_2,
      CO(0) => addr00_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \countP_reg__0\(4 downto 2),
      DI(0) => '0',
      O(3) => addr00_carry_n_4,
      O(2) => addr00_carry_n_5,
      O(1) => addr00_carry_n_6,
      O(0) => addr00_carry_n_7,
      S(3) => addr00_carry_i_1_n_0,
      S(2) => addr00_carry_i_2_n_0,
      S(1) => addr00_carry_i_3_n_0,
      S(0) => \countP_reg__0\(1)
    );
\addr00_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr00_carry_n_0,
      CO(3) => \addr00_carry__0_n_0\,
      CO(2) => \addr00_carry__0_n_1\,
      CO(1) => \addr00_carry__0_n_2\,
      CO(0) => \addr00_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countP_reg__0\(6),
      DI(0) => '0',
      O(3) => \addr00_carry__0_n_4\,
      O(2) => \addr00_carry__0_n_5\,
      O(1) => \addr00_carry__0_n_6\,
      O(0) => \addr00_carry__0_n_7\,
      S(3 downto 2) => \countP_reg__0\(8 downto 7),
      S(1) => \addr00_carry__0_i_1__0_n_0\,
      S(0) => \countP_reg__0\(5)
    );
\addr00_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(6),
      O => \addr00_carry__0_i_1__0_n_0\
    );
\addr00_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__0_n_0\,
      CO(3) => \addr00_carry__1_n_0\,
      CO(2) => \addr00_carry__1_n_1\,
      CO(1) => \addr00_carry__1_n_2\,
      CO(0) => \addr00_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countP_reg__0\(9),
      O(3) => \addr00_carry__1_n_4\,
      O(2) => \addr00_carry__1_n_5\,
      O(1) => \addr00_carry__1_n_6\,
      O(0) => \addr00_carry__1_n_7\,
      S(3 downto 1) => \countP_reg__0\(12 downto 10),
      S(0) => \addr00_carry__1_i_1__0_n_0\
    );
\addr00_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(9),
      O => \addr00_carry__1_i_1__0_n_0\
    );
\addr00_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__1_n_0\,
      CO(3) => \addr00_carry__2_n_0\,
      CO(2) => \addr00_carry__2_n_1\,
      CO(1) => \addr00_carry__2_n_2\,
      CO(0) => \addr00_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \addr00_carry__2_n_4\,
      O(2) => \addr00_carry__2_n_5\,
      O(1) => \addr00_carry__2_n_6\,
      O(0) => \addr00_carry__2_n_7\,
      S(3 downto 0) => \countP_reg__0\(16 downto 13)
    );
\addr00_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr00_carry__2_n_0\,
      CO(3 downto 0) => \NLW_addr00_carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addr00_carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \addr00_carry__3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \countP_reg__0\(17)
    );
addr00_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(4),
      O => addr00_carry_i_1_n_0
    );
addr00_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(3),
      O => addr00_carry_i_2_n_0
    );
addr00_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(2),
      O => addr00_carry_i_3_n_0
    );
\addr0[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \countH_reg[0]_0\,
      I1 => \countP0__12\,
      I2 => i_reset,
      O => \addr0[17]_i_1__1_n_0\
    );
\addr0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => countP_reg(0),
      Q => \addr0_reg[17]_0\(0),
      R => '0'
    );
\addr0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__1_n_6\,
      Q => \addr0_reg[17]_0\(10),
      R => '0'
    );
\addr0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__1_n_5\,
      Q => \addr0_reg[17]_0\(11),
      R => '0'
    );
\addr0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__1_n_4\,
      Q => \addr0_reg[17]_0\(12),
      R => '0'
    );
\addr0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__2_n_7\,
      Q => \addr0_reg[17]_0\(13),
      R => '0'
    );
\addr0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__2_n_6\,
      Q => \addr0_reg[17]_0\(14),
      R => '0'
    );
\addr0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__2_n_5\,
      Q => \addr0_reg[17]_0\(15),
      R => '0'
    );
\addr0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__2_n_4\,
      Q => \addr0_reg[17]_0\(16),
      R => '0'
    );
\addr0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__3_n_7\,
      Q => \addr0_reg[17]_0\(17),
      R => '0'
    );
\addr0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => addr00_carry_n_7,
      Q => \addr0_reg[17]_0\(1),
      R => '0'
    );
\addr0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => addr00_carry_n_6,
      Q => \addr0_reg[17]_0\(2),
      R => '0'
    );
\addr0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => addr00_carry_n_5,
      Q => \addr0_reg[17]_0\(3),
      R => '0'
    );
\addr0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => addr00_carry_n_4,
      Q => \addr0_reg[17]_0\(4),
      R => '0'
    );
\addr0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__0_n_7\,
      Q => \addr0_reg[17]_0\(5),
      R => '0'
    );
\addr0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__0_n_6\,
      Q => \addr0_reg[17]_0\(6),
      R => '0'
    );
\addr0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__0_n_5\,
      Q => \addr0_reg[17]_0\(7),
      R => '0'
    );
\addr0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__0_n_4\,
      Q => \addr0_reg[17]_0\(8),
      R => '0'
    );
\addr0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \addr0[17]_i_1__1_n_0\,
      D => \addr00_carry__1_n_7\,
      Q => \addr0_reg[17]_0\(9),
      R => '0'
    );
\countH[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => i_reset,
      I1 => \countP1_carry__2_n_1\,
      I2 => \countP0__12\,
      I3 => \countH_reg[0]_0\,
      O => \countH[0]_i_1__1_n_0\
    );
\countH[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countH_reg_n_0_[0]\,
      O => \countH[0]_i_3__1_n_0\
    );
\countH_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[0]_i_2__1_n_7\,
      Q => \countH_reg_n_0_[0]\,
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countH_reg[0]_i_2__1_n_0\,
      CO(2) => \countH_reg[0]_i_2__1_n_1\,
      CO(1) => \countH_reg[0]_i_2__1_n_2\,
      CO(0) => \countH_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countH_reg[0]_i_2__1_n_4\,
      O(2) => \countH_reg[0]_i_2__1_n_5\,
      O(1) => \countH_reg[0]_i_2__1_n_6\,
      O(0) => \countH_reg[0]_i_2__1_n_7\,
      S(3 downto 2) => countH_reg(3 downto 2),
      S(1) => \countH_reg_n_0_[1]\,
      S(0) => \countH[0]_i_3__1_n_0\
    );
\countH_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[8]_i_1__1_n_5\,
      Q => countH_reg(10),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[8]_i_1__1_n_4\,
      Q => countH_reg(11),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[12]_i_1__1_n_7\,
      Q => countH_reg(12),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[8]_i_1__1_n_0\,
      CO(3) => \countH_reg[12]_i_1__1_n_0\,
      CO(2) => \countH_reg[12]_i_1__1_n_1\,
      CO(1) => \countH_reg[12]_i_1__1_n_2\,
      CO(0) => \countH_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[12]_i_1__1_n_4\,
      O(2) => \countH_reg[12]_i_1__1_n_5\,
      O(1) => \countH_reg[12]_i_1__1_n_6\,
      O(0) => \countH_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(15 downto 12)
    );
\countH_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[12]_i_1__1_n_6\,
      Q => countH_reg(13),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[12]_i_1__1_n_5\,
      Q => countH_reg(14),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[12]_i_1__1_n_4\,
      Q => countH_reg(15),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[16]_i_1__1_n_7\,
      Q => countH_reg(16),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[12]_i_1__1_n_0\,
      CO(3) => \countH_reg[16]_i_1__1_n_0\,
      CO(2) => \countH_reg[16]_i_1__1_n_1\,
      CO(1) => \countH_reg[16]_i_1__1_n_2\,
      CO(0) => \countH_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[16]_i_1__1_n_4\,
      O(2) => \countH_reg[16]_i_1__1_n_5\,
      O(1) => \countH_reg[16]_i_1__1_n_6\,
      O(0) => \countH_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(19 downto 16)
    );
\countH_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[16]_i_1__1_n_6\,
      Q => countH_reg(17),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[16]_i_1__1_n_5\,
      Q => countH_reg(18),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[16]_i_1__1_n_4\,
      Q => countH_reg(19),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[0]_i_2__1_n_6\,
      Q => \countH_reg_n_0_[1]\,
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[20]_i_1__1_n_7\,
      Q => countH_reg(20),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[16]_i_1__1_n_0\,
      CO(3) => \countH_reg[20]_i_1__1_n_0\,
      CO(2) => \countH_reg[20]_i_1__1_n_1\,
      CO(1) => \countH_reg[20]_i_1__1_n_2\,
      CO(0) => \countH_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[20]_i_1__1_n_4\,
      O(2) => \countH_reg[20]_i_1__1_n_5\,
      O(1) => \countH_reg[20]_i_1__1_n_6\,
      O(0) => \countH_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(23 downto 20)
    );
\countH_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[20]_i_1__1_n_6\,
      Q => countH_reg(21),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[20]_i_1__1_n_5\,
      Q => countH_reg(22),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[20]_i_1__1_n_4\,
      Q => countH_reg(23),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[24]_i_1__1_n_7\,
      Q => countH_reg(24),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[20]_i_1__1_n_0\,
      CO(3) => \countH_reg[24]_i_1__1_n_0\,
      CO(2) => \countH_reg[24]_i_1__1_n_1\,
      CO(1) => \countH_reg[24]_i_1__1_n_2\,
      CO(0) => \countH_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[24]_i_1__1_n_4\,
      O(2) => \countH_reg[24]_i_1__1_n_5\,
      O(1) => \countH_reg[24]_i_1__1_n_6\,
      O(0) => \countH_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(27 downto 24)
    );
\countH_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[24]_i_1__1_n_6\,
      Q => countH_reg(25),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[24]_i_1__1_n_5\,
      Q => countH_reg(26),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[24]_i_1__1_n_4\,
      Q => countH_reg(27),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[28]_i_1__1_n_7\,
      Q => countH_reg(28),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_countH_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \countH_reg[28]_i_1__1_n_1\,
      CO(1) => \countH_reg[28]_i_1__1_n_2\,
      CO(0) => \countH_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[28]_i_1__1_n_4\,
      O(2) => \countH_reg[28]_i_1__1_n_5\,
      O(1) => \countH_reg[28]_i_1__1_n_6\,
      O(0) => \countH_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(31 downto 28)
    );
\countH_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[28]_i_1__1_n_6\,
      Q => countH_reg(29),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[0]_i_2__1_n_5\,
      Q => countH_reg(2),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[28]_i_1__1_n_5\,
      Q => countH_reg(30),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[28]_i_1__1_n_4\,
      Q => countH_reg(31),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[0]_i_2__1_n_4\,
      Q => countH_reg(3),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[4]_i_1__1_n_7\,
      Q => countH_reg(4),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[0]_i_2__1_n_0\,
      CO(3) => \countH_reg[4]_i_1__1_n_0\,
      CO(2) => \countH_reg[4]_i_1__1_n_1\,
      CO(1) => \countH_reg[4]_i_1__1_n_2\,
      CO(0) => \countH_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[4]_i_1__1_n_4\,
      O(2) => \countH_reg[4]_i_1__1_n_5\,
      O(1) => \countH_reg[4]_i_1__1_n_6\,
      O(0) => \countH_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(7 downto 4)
    );
\countH_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[4]_i_1__1_n_6\,
      Q => countH_reg(5),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[4]_i_1__1_n_5\,
      Q => countH_reg(6),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[4]_i_1__1_n_4\,
      Q => countH_reg(7),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[8]_i_1__1_n_7\,
      Q => countH_reg(8),
      R => \countH[0]_i_1__1_n_0\
    );
\countH_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countH_reg[4]_i_1__1_n_0\,
      CO(3) => \countH_reg[8]_i_1__1_n_0\,
      CO(2) => \countH_reg[8]_i_1__1_n_1\,
      CO(1) => \countH_reg[8]_i_1__1_n_2\,
      CO(0) => \countH_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countH_reg[8]_i_1__1_n_4\,
      O(2) => \countH_reg[8]_i_1__1_n_5\,
      O(1) => \countH_reg[8]_i_1__1_n_6\,
      O(0) => \countH_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => countH_reg(11 downto 8)
    );
\countH_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countH_reg[8]_i_1__1_n_6\,
      Q => countH_reg(9),
      R => \countH[0]_i_1__1_n_0\
    );
countP0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countP0_carry_n_0,
      CO(2) => countP0_carry_n_1,
      CO(1) => countP0_carry_n_2,
      CO(0) => countP0_carry_n_3,
      CYINIT => '0',
      DI(3) => countP0_carry_i_1_n_0,
      DI(2) => countP0_carry_i_2_n_0,
      DI(1) => countP0_carry_i_3_n_0,
      DI(0) => countP0_carry_i_4_n_0,
      O(3 downto 0) => NLW_countP0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => countP0_carry_i_5_n_0,
      S(2) => countP0_carry_i_6_n_0,
      S(1) => countP0_carry_i_7_n_0,
      S(0) => countP0_carry_i_8_n_0
    );
\countP0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countP0_carry_n_0,
      CO(3) => \countP0_carry__0_n_0\,
      CO(2) => \countP0_carry__0_n_1\,
      CO(1) => \countP0_carry__0_n_2\,
      CO(0) => \countP0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countP0_carry__0_i_1_n_0\,
      DI(0) => \countP0_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_countP0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP0_carry__0_i_3_n_0\,
      S(2) => \countP0_carry__0_i_4_n_0\,
      S(1) => \countP0_carry__0_i_5_n_0\,
      S(0) => \countP0_carry__0_i_6_n_0\
    );
\countP0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \countP_reg__0\(17),
      I1 => \countP_reg__0\(16),
      O => \countP0_carry__0_i_1_n_0\
    );
\countP0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(15),
      O => \countP0_carry__0_i_2_n_0\
    );
\countP0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(21),
      I1 => \countP_reg__0\(20),
      O => \countP0_carry__0_i_3_n_0\
    );
\countP0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(19),
      I1 => \countP_reg__0\(18),
      O => \countP0_carry__0_i_4_n_0\
    );
\countP0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \countP_reg__0\(16),
      I1 => \countP_reg__0\(17),
      O => \countP0_carry__0_i_5_n_0\
    );
\countP0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(15),
      I1 => \countP_reg__0\(14),
      O => \countP0_carry__0_i_6_n_0\
    );
\countP0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP0_carry__0_n_0\,
      CO(3) => \countP0_carry__1_n_0\,
      CO(2) => \countP0_carry__1_n_1\,
      CO(1) => \countP0_carry__1_n_2\,
      CO(0) => \countP0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP0_carry__1_i_1_n_0\,
      S(2) => \countP0_carry__1_i_2_n_0\,
      S(1) => \countP0_carry__1_i_3_n_0\,
      S(0) => \countP0_carry__1_i_4_n_0\
    );
\countP0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(29),
      I1 => \countP_reg__0\(28),
      O => \countP0_carry__1_i_1_n_0\
    );
\countP0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(27),
      I1 => \countP_reg__0\(26),
      O => \countP0_carry__1_i_2_n_0\
    );
\countP0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(25),
      I1 => \countP_reg__0\(24),
      O => \countP0_carry__1_i_3_n_0\
    );
\countP0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(23),
      I1 => \countP_reg__0\(22),
      O => \countP0_carry__1_i_4_n_0\
    );
\countP0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_countP0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \countP0__12\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \countP_reg__0\(31),
      O(3 downto 0) => \NLW_countP0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \countP0_carry__2_i_1_n_0\
    );
\countP0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(31),
      I1 => \countP_reg__0\(30),
      O => \countP0_carry__2_i_1_n_0\
    );
countP0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(13),
      O => countP0_carry_i_1_n_0
    );
countP0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(11),
      O => countP0_carry_i_2_n_0
    );
countP0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(8),
      I1 => \countP_reg__0\(9),
      O => countP0_carry_i_3_n_0
    );
countP0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countP_reg__0\(7),
      O => countP0_carry_i_4_n_0
    );
countP0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(13),
      I1 => \countP_reg__0\(12),
      O => countP0_carry_i_5_n_0
    );
countP0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(11),
      I1 => \countP_reg__0\(10),
      O => countP0_carry_i_6_n_0
    );
countP0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(8),
      I1 => \countP_reg__0\(9),
      O => countP0_carry_i_7_n_0
    );
countP0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \countP_reg__0\(7),
      I1 => \countP_reg__0\(6),
      O => countP0_carry_i_8_n_0
    );
countP1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countP1_carry_n_0,
      CO(2) => countP1_carry_n_1,
      CO(1) => countP1_carry_n_2,
      CO(0) => countP1_carry_n_3,
      CYINIT => '0',
      DI(3) => \countP1_carry_i_1__1_n_0\,
      DI(2) => \countP1_carry_i_2__1_n_0\,
      DI(1) => \countP1_carry_i_3__1_n_0\,
      DI(0) => \countP1_carry_i_4__1_n_0\,
      O(3 downto 0) => NLW_countP1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \countP1_carry_i_5__1_n_0\,
      S(2) => \countP1_carry_i_6__1_n_0\,
      S(1) => \countP1_carry_i_7__1_n_0\,
      S(0) => \countP1_carry_i_8__1_n_0\
    );
\countP1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countP1_carry_n_0,
      CO(3) => \countP1_carry__0_n_0\,
      CO(2) => \countP1_carry__0_n_1\,
      CO(1) => \countP1_carry__0_n_2\,
      CO(0) => \countP1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__0_i_1__1_n_0\,
      S(2) => \countP1_carry__0_i_2__1_n_0\,
      S(1) => \countP1_carry__0_i_3__1_n_0\,
      S(0) => \countP1_carry__0_i_4__1_n_0\
    );
\countP1_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(17),
      I1 => countH_reg(16),
      O => \countP1_carry__0_i_1__1_n_0\
    );
\countP1_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(15),
      I1 => countH_reg(14),
      O => \countP1_carry__0_i_2__1_n_0\
    );
\countP1_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(13),
      I1 => countH_reg(12),
      O => \countP1_carry__0_i_3__1_n_0\
    );
\countP1_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(11),
      I1 => countH_reg(10),
      O => \countP1_carry__0_i_4__1_n_0\
    );
\countP1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__0_n_0\,
      CO(3) => \countP1_carry__1_n_0\,
      CO(2) => \countP1_carry__1_n_1\,
      CO(1) => \countP1_carry__1_n_2\,
      CO(0) => \countP1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_countP1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \countP1_carry__1_i_1__1_n_0\,
      S(2) => \countP1_carry__1_i_2__1_n_0\,
      S(1) => \countP1_carry__1_i_3__1_n_0\,
      S(0) => \countP1_carry__1_i_4__1_n_0\
    );
\countP1_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(25),
      I1 => countH_reg(24),
      O => \countP1_carry__1_i_1__1_n_0\
    );
\countP1_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(23),
      I1 => countH_reg(22),
      O => \countP1_carry__1_i_2__1_n_0\
    );
\countP1_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(21),
      I1 => countH_reg(20),
      O => \countP1_carry__1_i_3__1_n_0\
    );
\countP1_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(19),
      I1 => countH_reg(18),
      O => \countP1_carry__1_i_4__1_n_0\
    );
\countP1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP1_carry__1_n_0\,
      CO(3) => \NLW_countP1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \countP1_carry__2_n_1\,
      CO(1) => \countP1_carry__2_n_2\,
      CO(0) => \countP1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => countH_reg(31),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_countP1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \countP1_carry__2_i_1__1_n_0\,
      S(1) => \countP1_carry__2_i_2__1_n_0\,
      S(0) => \countP1_carry__2_i_3__1_n_0\
    );
\countP1_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(31),
      I1 => countH_reg(30),
      O => \countP1_carry__2_i_1__1_n_0\
    );
\countP1_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(29),
      I1 => countH_reg(28),
      O => \countP1_carry__2_i_2__1_n_0\
    );
\countP1_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(27),
      I1 => countH_reg(26),
      O => \countP1_carry__2_i_3__1_n_0\
    );
\countP1_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(9),
      O => \countP1_carry_i_1__1_n_0\
    );
\countP1_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => \countP1_carry_i_2__1_n_0\
    );
\countP1_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => \countP1_carry_i_3__1_n_0\
    );
\countP1_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countH_reg(3),
      O => \countP1_carry_i_4__1_n_0\
    );
\countP1_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(9),
      I1 => countH_reg(8),
      O => \countP1_carry_i_5__1_n_0\
    );
\countP1_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(6),
      I1 => countH_reg(7),
      O => \countP1_carry_i_6__1_n_0\
    );
\countP1_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(4),
      I1 => countH_reg(5),
      O => \countP1_carry_i_7__1_n_0\
    );
\countP1_carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => countH_reg(3),
      I1 => countH_reg(2),
      O => \countP1_carry_i_8__1_n_0\
    );
\countP[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \countP1_carry__2_n_1\,
      I1 => \countP_reg__0\(1),
      O => \countP[0]_i_2__1_n_0\
    );
\countP[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countP_reg(0),
      O => \countP[0]_i_3__1_n_0\
    );
\countP_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[0]_i_1__1_n_7\,
      Q => countP_reg(0),
      R => i_reset
    );
\countP_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countP_reg[0]_i_1__1_n_0\,
      CO(2) => \countP_reg[0]_i_1__1_n_1\,
      CO(1) => \countP_reg[0]_i_1__1_n_2\,
      CO(0) => \countP_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \countP_reg__0\(1),
      DI(0) => '1',
      O(3) => \countP_reg[0]_i_1__1_n_4\,
      O(2) => \countP_reg[0]_i_1__1_n_5\,
      O(1) => \countP_reg[0]_i_1__1_n_6\,
      O(0) => \countP_reg[0]_i_1__1_n_7\,
      S(3 downto 2) => \countP_reg__0\(3 downto 2),
      S(1) => \countP[0]_i_2__1_n_0\,
      S(0) => \countP[0]_i_3__1_n_0\
    );
\countP_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[8]_i_1__1_n_5\,
      Q => \countP_reg__0\(10),
      R => i_reset
    );
\countP_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[8]_i_1__1_n_4\,
      Q => \countP_reg__0\(11),
      R => i_reset
    );
\countP_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[12]_i_1__1_n_7\,
      Q => \countP_reg__0\(12),
      R => i_reset
    );
\countP_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[8]_i_1__1_n_0\,
      CO(3) => \countP_reg[12]_i_1__1_n_0\,
      CO(2) => \countP_reg[12]_i_1__1_n_1\,
      CO(1) => \countP_reg[12]_i_1__1_n_2\,
      CO(0) => \countP_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[12]_i_1__1_n_4\,
      O(2) => \countP_reg[12]_i_1__1_n_5\,
      O(1) => \countP_reg[12]_i_1__1_n_6\,
      O(0) => \countP_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(15 downto 12)
    );
\countP_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[12]_i_1__1_n_6\,
      Q => \countP_reg__0\(13),
      R => i_reset
    );
\countP_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[12]_i_1__1_n_5\,
      Q => \countP_reg__0\(14),
      R => i_reset
    );
\countP_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[12]_i_1__1_n_4\,
      Q => \countP_reg__0\(15),
      R => i_reset
    );
\countP_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[16]_i_1__1_n_7\,
      Q => \countP_reg__0\(16),
      R => i_reset
    );
\countP_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[12]_i_1__1_n_0\,
      CO(3) => \countP_reg[16]_i_1__1_n_0\,
      CO(2) => \countP_reg[16]_i_1__1_n_1\,
      CO(1) => \countP_reg[16]_i_1__1_n_2\,
      CO(0) => \countP_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[16]_i_1__1_n_4\,
      O(2) => \countP_reg[16]_i_1__1_n_5\,
      O(1) => \countP_reg[16]_i_1__1_n_6\,
      O(0) => \countP_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(19 downto 16)
    );
\countP_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[16]_i_1__1_n_6\,
      Q => \countP_reg__0\(17),
      R => i_reset
    );
\countP_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[16]_i_1__1_n_5\,
      Q => \countP_reg__0\(18),
      R => i_reset
    );
\countP_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[16]_i_1__1_n_4\,
      Q => \countP_reg__0\(19),
      R => i_reset
    );
\countP_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[0]_i_1__1_n_6\,
      Q => \countP_reg__0\(1),
      R => i_reset
    );
\countP_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[20]_i_1__1_n_7\,
      Q => \countP_reg__0\(20),
      R => i_reset
    );
\countP_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[16]_i_1__1_n_0\,
      CO(3) => \countP_reg[20]_i_1__1_n_0\,
      CO(2) => \countP_reg[20]_i_1__1_n_1\,
      CO(1) => \countP_reg[20]_i_1__1_n_2\,
      CO(0) => \countP_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[20]_i_1__1_n_4\,
      O(2) => \countP_reg[20]_i_1__1_n_5\,
      O(1) => \countP_reg[20]_i_1__1_n_6\,
      O(0) => \countP_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(23 downto 20)
    );
\countP_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[20]_i_1__1_n_6\,
      Q => \countP_reg__0\(21),
      R => i_reset
    );
\countP_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[20]_i_1__1_n_5\,
      Q => \countP_reg__0\(22),
      R => i_reset
    );
\countP_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[20]_i_1__1_n_4\,
      Q => \countP_reg__0\(23),
      R => i_reset
    );
\countP_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[24]_i_1__1_n_7\,
      Q => \countP_reg__0\(24),
      R => i_reset
    );
\countP_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[20]_i_1__1_n_0\,
      CO(3) => \countP_reg[24]_i_1__1_n_0\,
      CO(2) => \countP_reg[24]_i_1__1_n_1\,
      CO(1) => \countP_reg[24]_i_1__1_n_2\,
      CO(0) => \countP_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[24]_i_1__1_n_4\,
      O(2) => \countP_reg[24]_i_1__1_n_5\,
      O(1) => \countP_reg[24]_i_1__1_n_6\,
      O(0) => \countP_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(27 downto 24)
    );
\countP_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[24]_i_1__1_n_6\,
      Q => \countP_reg__0\(25),
      R => i_reset
    );
\countP_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[24]_i_1__1_n_5\,
      Q => \countP_reg__0\(26),
      R => i_reset
    );
\countP_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[24]_i_1__1_n_4\,
      Q => \countP_reg__0\(27),
      R => i_reset
    );
\countP_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[28]_i_1__1_n_7\,
      Q => \countP_reg__0\(28),
      R => i_reset
    );
\countP_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_countP_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \countP_reg[28]_i_1__1_n_1\,
      CO(1) => \countP_reg[28]_i_1__1_n_2\,
      CO(0) => \countP_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[28]_i_1__1_n_4\,
      O(2) => \countP_reg[28]_i_1__1_n_5\,
      O(1) => \countP_reg[28]_i_1__1_n_6\,
      O(0) => \countP_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(31 downto 28)
    );
\countP_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[28]_i_1__1_n_6\,
      Q => \countP_reg__0\(29),
      R => i_reset
    );
\countP_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[0]_i_1__1_n_5\,
      Q => \countP_reg__0\(2),
      R => i_reset
    );
\countP_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[28]_i_1__1_n_5\,
      Q => \countP_reg__0\(30),
      R => i_reset
    );
\countP_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[28]_i_1__1_n_4\,
      Q => \countP_reg__0\(31),
      R => i_reset
    );
\countP_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[0]_i_1__1_n_4\,
      Q => \countP_reg__0\(3),
      R => i_reset
    );
\countP_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[4]_i_1__1_n_7\,
      Q => \countP_reg__0\(4),
      R => i_reset
    );
\countP_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[0]_i_1__1_n_0\,
      CO(3) => \countP_reg[4]_i_1__1_n_0\,
      CO(2) => \countP_reg[4]_i_1__1_n_1\,
      CO(1) => \countP_reg[4]_i_1__1_n_2\,
      CO(0) => \countP_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[4]_i_1__1_n_4\,
      O(2) => \countP_reg[4]_i_1__1_n_5\,
      O(1) => \countP_reg[4]_i_1__1_n_6\,
      O(0) => \countP_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(7 downto 4)
    );
\countP_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[4]_i_1__1_n_6\,
      Q => \countP_reg__0\(5),
      R => i_reset
    );
\countP_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[4]_i_1__1_n_5\,
      Q => \countP_reg__0\(6),
      R => i_reset
    );
\countP_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[4]_i_1__1_n_4\,
      Q => \countP_reg__0\(7),
      R => i_reset
    );
\countP_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[8]_i_1__1_n_7\,
      Q => \countP_reg__0\(8),
      R => i_reset
    );
\countP_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countP_reg[4]_i_1__1_n_0\,
      CO(3) => \countP_reg[8]_i_1__1_n_0\,
      CO(2) => \countP_reg[8]_i_1__1_n_1\,
      CO(1) => \countP_reg[8]_i_1__1_n_2\,
      CO(0) => \countP_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countP_reg[8]_i_1__1_n_4\,
      O(2) => \countP_reg[8]_i_1__1_n_5\,
      O(1) => \countP_reg[8]_i_1__1_n_6\,
      O(0) => \countP_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => \countP_reg__0\(11 downto 8)
    );
\countP_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countP_reg[8]_i_1__1_n_6\,
      Q => \countP_reg__0\(9),
      R => i_reset
    );
\countU[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => countU_reg(0),
      O => \countU[0]_i_2_n_0\
    );
\countU_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[0]_i_1_n_7\,
      Q => countU_reg(0),
      R => i_reset
    );
\countU_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \countU_reg[0]_i_1_n_0\,
      CO(2) => \countU_reg[0]_i_1_n_1\,
      CO(1) => \countU_reg[0]_i_1_n_2\,
      CO(0) => \countU_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \countU_reg[0]_i_1_n_4\,
      O(2) => \countU_reg[0]_i_1_n_5\,
      O(1) => \countU_reg[0]_i_1_n_6\,
      O(0) => \countU_reg[0]_i_1_n_7\,
      S(3 downto 1) => countU_reg(3 downto 1),
      S(0) => \countU[0]_i_2_n_0\
    );
\countU_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[8]_i_1_n_5\,
      Q => countU_reg(10),
      R => i_reset
    );
\countU_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[8]_i_1_n_4\,
      Q => countU_reg(11),
      R => i_reset
    );
\countU_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[12]_i_1_n_7\,
      Q => countU_reg(12),
      R => i_reset
    );
\countU_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[8]_i_1_n_0\,
      CO(3) => \countU_reg[12]_i_1_n_0\,
      CO(2) => \countU_reg[12]_i_1_n_1\,
      CO(1) => \countU_reg[12]_i_1_n_2\,
      CO(0) => \countU_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[12]_i_1_n_4\,
      O(2) => \countU_reg[12]_i_1_n_5\,
      O(1) => \countU_reg[12]_i_1_n_6\,
      O(0) => \countU_reg[12]_i_1_n_7\,
      S(3 downto 0) => countU_reg(15 downto 12)
    );
\countU_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[12]_i_1_n_6\,
      Q => countU_reg(13),
      R => i_reset
    );
\countU_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[12]_i_1_n_5\,
      Q => countU_reg(14),
      R => i_reset
    );
\countU_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[12]_i_1_n_4\,
      Q => countU_reg(15),
      R => i_reset
    );
\countU_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[16]_i_1_n_7\,
      Q => countU_reg(16),
      R => i_reset
    );
\countU_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_countU_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \countU_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_countU_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \countU_reg[16]_i_1_n_6\,
      O(0) => \countU_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => countU_reg(17 downto 16)
    );
\countU_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[16]_i_1_n_6\,
      Q => countU_reg(17),
      R => i_reset
    );
\countU_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[0]_i_1_n_6\,
      Q => countU_reg(1),
      R => i_reset
    );
\countU_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[0]_i_1_n_5\,
      Q => countU_reg(2),
      R => i_reset
    );
\countU_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[0]_i_1_n_4\,
      Q => countU_reg(3),
      R => i_reset
    );
\countU_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[4]_i_1_n_7\,
      Q => countU_reg(4),
      R => i_reset
    );
\countU_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[0]_i_1_n_0\,
      CO(3) => \countU_reg[4]_i_1_n_0\,
      CO(2) => \countU_reg[4]_i_1_n_1\,
      CO(1) => \countU_reg[4]_i_1_n_2\,
      CO(0) => \countU_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[4]_i_1_n_4\,
      O(2) => \countU_reg[4]_i_1_n_5\,
      O(1) => \countU_reg[4]_i_1_n_6\,
      O(0) => \countU_reg[4]_i_1_n_7\,
      S(3 downto 0) => countU_reg(7 downto 4)
    );
\countU_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[4]_i_1_n_6\,
      Q => countU_reg(5),
      R => i_reset
    );
\countU_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[4]_i_1_n_5\,
      Q => countU_reg(6),
      R => i_reset
    );
\countU_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[4]_i_1_n_4\,
      Q => countU_reg(7),
      R => i_reset
    );
\countU_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[8]_i_1_n_7\,
      Q => countU_reg(8),
      R => i_reset
    );
\countU_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countU_reg[4]_i_1_n_0\,
      CO(3) => \countU_reg[8]_i_1_n_0\,
      CO(2) => \countU_reg[8]_i_1_n_1\,
      CO(1) => \countU_reg[8]_i_1_n_2\,
      CO(0) => \countU_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \countU_reg[8]_i_1_n_4\,
      O(2) => \countU_reg[8]_i_1_n_5\,
      O(1) => \countU_reg[8]_i_1_n_6\,
      O(0) => \countU_reg[8]_i_1_n_7\,
      S(3 downto 0) => countU_reg(11 downto 8)
    );
\countU_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => \countU_reg[8]_i_1_n_6\,
      Q => countU_reg(9),
      R => i_reset
    );
\done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \countP0__12\,
      I1 => \countH_reg[0]_0\,
      I2 => thr_done,
      O => \done_i_1__1_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \done_i_1__1_n_0\,
      Q => thr_done,
      R => i_reset
    );
\output_a[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \countP0__12\,
      I1 => \countH_reg[0]_0\,
      O => \output_a[17]_i_1__1_n_0\
    );
\output_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(0),
      Q => \output_a_reg[17]_0\(0),
      R => i_reset
    );
\output_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(10),
      Q => \output_a_reg[17]_0\(10),
      R => i_reset
    );
\output_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(11),
      Q => \output_a_reg[17]_0\(11),
      R => i_reset
    );
\output_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(12),
      Q => \output_a_reg[17]_0\(12),
      R => i_reset
    );
\output_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(13),
      Q => \output_a_reg[17]_0\(13),
      R => i_reset
    );
\output_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(14),
      Q => \output_a_reg[17]_0\(14),
      R => i_reset
    );
\output_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(15),
      Q => \output_a_reg[17]_0\(15),
      R => i_reset
    );
\output_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(16),
      Q => \output_a_reg[17]_0\(16),
      R => i_reset
    );
\output_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(17),
      Q => \output_a_reg[17]_0\(17),
      R => i_reset
    );
\output_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(1),
      Q => \output_a_reg[17]_0\(1),
      R => i_reset
    );
\output_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(2),
      Q => \output_a_reg[17]_0\(2),
      R => i_reset
    );
\output_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(3),
      Q => \output_a_reg[17]_0\(3),
      R => i_reset
    );
\output_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(4),
      Q => \output_a_reg[17]_0\(4),
      R => i_reset
    );
\output_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(5),
      Q => \output_a_reg[17]_0\(5),
      R => i_reset
    );
\output_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(6),
      Q => \output_a_reg[17]_0\(6),
      R => i_reset
    );
\output_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(7),
      Q => \output_a_reg[17]_0\(7),
      R => i_reset
    );
\output_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(8),
      Q => \output_a_reg[17]_0\(8),
      R => i_reset
    );
\output_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => countU_reg(9),
      Q => \output_a_reg[17]_0\(9),
      R => i_reset
    );
output_d1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => output_d1,
      CO(2) => output_d1_carry_n_1,
      CO(1) => output_d1_carry_n_2,
      CO(0) => output_d1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_output_d1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\output_d1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => output_d1,
      CO(3 downto 0) => \NLW_output_d1_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_output_d1_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => output_d(0),
      S(3 downto 0) => B"0001"
    );
\output_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \output_a[17]_i_1__1_n_0\,
      D => output_d(0),
      Q => \output_d_reg[0]_0\,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_uart_rx is
  port (
    rx_tx_dv_flag : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_image_in_reg : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    bram_input_addr0 : in STD_LOGIC;
    bram_output_addr : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC;
    write_enable_output_bram : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_uart_rx : entity is "uart_rx";
end telemetry_bot_top_level_controller_0_0_uart_rx;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_uart_rx is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \FSM_onehot_Rx_UART_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_UART_State_reg_n_0_[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal in21 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal o_rx_dv_i_1_n_0 : STD_LOGIC;
  signal rx_num_counter_reg : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \^rx_tx_dv_flag\ : STD_LOGIC;
  signal \s_baud_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_baud_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_baud_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_baud_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal s_data_in_reg : STD_LOGIC;
  signal s_data_in_rx : STD_LOGIC;
  signal \s_data_out_byte_rx[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_rx_bit_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_rx_bit_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \NLW_rx_num_counter_reg0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg0_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg0_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg0_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg1_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg1_inferred__2/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_UART_State[2]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_UART_State[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_UART_State[4]_i_3\ : label is "soft_lutpair68";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_UART_State_reg[0]\ : label is "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_UART_State_reg[1]\ : label is "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_UART_State_reg[2]\ : label is "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_UART_State_reg[3]\ : label is "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_UART_State_reg[4]\ : label is "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_UART_State_reg[5]\ : label is "rx_start_bit:000010,rx_data:000100,rx_done:010000,rx_stop_bit:001000,rx_store_in_bram:100000,rx_bram_full:110,idle:000001";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_inferred__1/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_inferred__1/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_inferred__1/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_inferred__1/i__carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg1_inferred__2/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg1_inferred__2/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg1_inferred__2/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \rx_num_counter_reg[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[11]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[12]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[13]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[14]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[16]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[22]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[23]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[24]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[26]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[27]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[29]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[30]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[31]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rx_num_counter_reg[9]_i_1\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \s_baud_counter[0]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_baud_counter[1]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_baud_counter[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_baud_counter[4]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_baud_counter[5]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_baud_counter[7]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_baud_counter[7]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[3]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[6]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[7]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_rx_bit_counter[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_rx_bit_counter[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_rx_bit_counter[2]_i_2__0\ : label is "soft_lutpair70";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  Q(17 downto 0) <= \^q\(17 downto 0);
  rx_tx_dv_flag <= \^rx_tx_dv_flag\;
\FSM_onehot_Rx_UART_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFAA2F22"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => bram_input_addr0,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      I4 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      I5 => \FSM_onehot_Rx_UART_State[0]_i_2_n_0\,
      O => \FSM_onehot_Rx_UART_State[0]_i_1_n_0\
    );
\FSM_onehot_Rx_UART_State[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00080200"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I1 => read_enable_input_bram,
      I2 => write_enable_input_bram,
      I3 => read_enable_output_bram,
      I4 => write_enable_output_bram,
      I5 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      O => \FSM_onehot_Rx_UART_State[0]_i_2_n_0\
    );
\FSM_onehot_Rx_UART_State[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State[1]_i_2_n_0\,
      I1 => s_data_in_rx,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      O => \FSM_onehot_Rx_UART_State[1]_i_1_n_0\
    );
\FSM_onehot_Rx_UART_State[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[1]\,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_4_n_0\,
      I2 => \s_baud_counter_reg_n_0_[3]\,
      I3 => \s_baud_counter_reg_n_0_[4]\,
      I4 => \s_baud_counter_reg_n_0_[7]\,
      I5 => \s_baud_counter_reg_n_0_[5]\,
      O => \FSM_onehot_Rx_UART_State[1]_i_2_n_0\
    );
\FSM_onehot_Rx_UART_State[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F1111"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I1 => s_data_in_rx,
      I2 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_UART_State[2]_i_3_n_0\,
      I4 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      O => \FSM_onehot_Rx_UART_State[2]_i_1_n_0\
    );
\FSM_onehot_Rx_UART_State[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[1]\,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_4_n_0\,
      I2 => \s_baud_counter_reg_n_0_[3]\,
      I3 => \s_baud_counter_reg_n_0_[4]\,
      I4 => \s_baud_counter_reg_n_0_[7]\,
      I5 => \s_baud_counter_reg_n_0_[5]\,
      O => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\
    );
\FSM_onehot_Rx_UART_State[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[2]\,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      O => \FSM_onehot_Rx_UART_State[2]_i_3_n_0\
    );
\FSM_onehot_Rx_UART_State[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[1]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[6]\,
      O => \FSM_onehot_Rx_UART_State[2]_i_4_n_0\
    );
\FSM_onehot_Rx_UART_State[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000AAAA0000AAAA"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      I1 => \s_rx_bit_counter_reg_n_0_[2]\,
      I2 => \s_rx_bit_counter_reg_n_0_[1]\,
      I3 => \s_rx_bit_counter_reg_n_0_[0]\,
      I4 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I5 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      O => \FSM_onehot_Rx_UART_State[3]_i_1_n_0\
    );
\FSM_onehot_Rx_UART_State[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      I1 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      O => \FSM_onehot_Rx_UART_State[4]_i_1_n_0\
    );
\FSM_onehot_Rx_UART_State[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAA2AAA2"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[7]\,
      I1 => \FSM_onehot_Rx_UART_State[4]_i_3_n_0\,
      I2 => \s_baud_counter_reg_n_0_[6]\,
      I3 => \s_baud_counter_reg_n_0_[5]\,
      I4 => \s_baud_counter_reg_n_0_[2]\,
      I5 => \s_baud_counter_reg_n_0_[1]\,
      O => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\
    );
\FSM_onehot_Rx_UART_State[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[4]\,
      I1 => \s_baud_counter_reg_n_0_[3]\,
      O => \FSM_onehot_Rx_UART_State[4]_i_3_n_0\
    );
\FSM_onehot_Rx_UART_State[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State[5]_i_2_n_0\,
      I1 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      I3 => bram_input_addr0,
      O => \FSM_onehot_Rx_UART_State[5]_i_1_n_0\
    );
\FSM_onehot_Rx_UART_State[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55515545"
    )
        port map (
      I0 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I1 => write_enable_output_bram,
      I2 => read_enable_output_bram,
      I3 => write_enable_input_bram,
      I4 => read_enable_input_bram,
      O => \FSM_onehot_Rx_UART_State[5]_i_2_n_0\
    );
\FSM_onehot_Rx_UART_State_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_Rx_UART_State[0]_i_1_n_0\,
      Q => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      S => i_reset
    );
\FSM_onehot_Rx_UART_State_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_Rx_UART_State[1]_i_1_n_0\,
      Q => \FSM_onehot_Rx_UART_State_reg_n_0_[1]\,
      R => i_reset
    );
\FSM_onehot_Rx_UART_State_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_Rx_UART_State[2]_i_1_n_0\,
      Q => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      R => i_reset
    );
\FSM_onehot_Rx_UART_State_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_Rx_UART_State[3]_i_1_n_0\,
      Q => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      R => i_reset
    );
\FSM_onehot_Rx_UART_State_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_Rx_UART_State[4]_i_1_n_0\,
      Q => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      R => i_reset
    );
\FSM_onehot_Rx_UART_State_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_Rx_UART_State[5]_i_1_n_0\,
      Q => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      R => i_reset
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \i__carry__0_i_5__2_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \i__carry__0_i_7__2_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[23]\,
      I1 => \rx_num_counter_reg_reg_n_0_[22]\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[23]\,
      I1 => \rx_num_counter_reg_reg_n_0_[22]\,
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[21]\,
      I1 => \rx_num_counter_reg_reg_n_0_[20]\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[21]\,
      I1 => \rx_num_counter_reg_reg_n_0_[20]\,
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[19]\,
      I1 => \rx_num_counter_reg_reg_n_0_[18]\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[19]\,
      I1 => \rx_num_counter_reg_reg_n_0_[18]\,
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(16),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(16),
      O => \i__carry__1_i_5__1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[31]\,
      I1 => \rx_num_counter_reg_reg_n_0_[30]\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[31]\,
      I1 => \rx_num_counter_reg_reg_n_0_[30]\,
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[29]\,
      I1 => \rx_num_counter_reg_reg_n_0_[28]\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[29]\,
      I1 => \rx_num_counter_reg_reg_n_0_[28]\,
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[27]\,
      I1 => \rx_num_counter_reg_reg_n_0_[26]\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[27]\,
      I1 => \rx_num_counter_reg_reg_n_0_[26]\,
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[25]\,
      I1 => \rx_num_counter_reg_reg_n_0_[24]\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[25]\,
      I1 => \rx_num_counter_reg_reg_n_0_[24]\,
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \i__carry_i_8__0_n_0\
    );
o_rx_dv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFF44444440"
    )
        port map (
      I0 => i_reset,
      I1 => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      I2 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      I4 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      I5 => \^rx_tx_dv_flag\,
      O => o_rx_dv_i_1_n_0
    );
o_rx_dv_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rx_dv_i_1_n_0,
      Q => \^rx_tx_dv_flag\,
      R => '0'
    );
\rx_num_counter_reg0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_num_counter_reg0_inferred__1/i__carry_n_0\,
      CO(2) => \rx_num_counter_reg0_inferred__1/i__carry_n_1\,
      CO(1) => \rx_num_counter_reg0_inferred__1/i__carry_n_2\,
      CO(0) => \rx_num_counter_reg0_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__1_n_0\,
      DI(2) => \i__carry_i_2__0_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4__0_n_0\,
      O(3 downto 0) => \NLW_rx_num_counter_reg0_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__2_n_0\,
      S(2) => \i__carry_i_6__1_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8__0_n_0\
    );
\rx_num_counter_reg0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg0_inferred__1/i__carry_n_0\,
      CO(3) => \rx_num_counter_reg0_inferred__1/i__carry__0_n_0\,
      CO(2) => \rx_num_counter_reg0_inferred__1/i__carry__0_n_1\,
      CO(1) => \rx_num_counter_reg0_inferred__1/i__carry__0_n_2\,
      CO(0) => \rx_num_counter_reg0_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__0_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_rx_num_counter_reg0_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__2_n_0\,
      S(2) => \i__carry__0_i_6__0_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\rx_num_counter_reg0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg0_inferred__1/i__carry__0_n_0\,
      CO(3) => \rx_num_counter_reg0_inferred__1/i__carry__1_n_0\,
      CO(2) => \rx_num_counter_reg0_inferred__1/i__carry__1_n_1\,
      CO(1) => \rx_num_counter_reg0_inferred__1/i__carry__1_n_2\,
      CO(0) => \rx_num_counter_reg0_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__0_n_0\,
      O(3 downto 0) => \NLW_rx_num_counter_reg0_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_2__0_n_0\,
      S(2) => \i__carry__1_i_3__0_n_0\,
      S(1) => \i__carry__1_i_4__0_n_0\,
      S(0) => \i__carry__1_i_5_n_0\
    );
\rx_num_counter_reg0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg0_inferred__1/i__carry__1_n_0\,
      CO(3) => \rx_num_counter_reg0_inferred__1/i__carry__2_n_0\,
      CO(2) => \rx_num_counter_reg0_inferred__1/i__carry__2_n_1\,
      CO(1) => \rx_num_counter_reg0_inferred__1/i__carry__2_n_2\,
      CO(0) => \rx_num_counter_reg0_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \rx_num_counter_reg_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_rx_num_counter_reg0_inferred__1/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1__0_n_0\,
      S(2) => \i__carry__2_i_2__0_n_0\,
      S(1) => \i__carry__2_i_3__0_n_0\,
      S(0) => \i__carry__2_i_4__0_n_0\
    );
\rx_num_counter_reg1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_num_counter_reg1_inferred__2/i__carry_n_0\,
      CO(2) => \rx_num_counter_reg1_inferred__2/i__carry_n_1\,
      CO(1) => \rx_num_counter_reg1_inferred__2/i__carry_n_2\,
      CO(0) => \rx_num_counter_reg1_inferred__2/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__3_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \i__carry_i_3__2_n_0\,
      O(3 downto 0) => \NLW_rx_num_counter_reg1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_4__2_n_0\,
      S(2) => \i__carry_i_5_n_0\,
      S(1) => \i__carry_i_6__0_n_0\,
      S(0) => \i__carry_i_7__3_n_0\
    );
\rx_num_counter_reg1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg1_inferred__2/i__carry_n_0\,
      CO(3) => \rx_num_counter_reg1_inferred__2/i__carry__0_n_0\,
      CO(2) => \rx_num_counter_reg1_inferred__2/i__carry__0_n_1\,
      CO(1) => \rx_num_counter_reg1_inferred__2/i__carry__0_n_2\,
      CO(0) => \rx_num_counter_reg1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__2_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => '0',
      DI(0) => \i__carry__0_i_3__2_n_0\,
      O(3 downto 0) => \NLW_rx_num_counter_reg1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_4__2_n_0\,
      S(2) => \i__carry__0_i_5_n_0\,
      S(1) => \i__carry__0_i_6_n_0\,
      S(0) => \i__carry__0_i_7__2_n_0\
    );
\rx_num_counter_reg1_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg1_inferred__2/i__carry__0_n_0\,
      CO(3) => \rx_num_counter_reg1_inferred__2/i__carry__1_n_0\,
      CO(2) => \rx_num_counter_reg1_inferred__2/i__carry__1_n_1\,
      CO(1) => \rx_num_counter_reg1_inferred__2/i__carry__1_n_2\,
      CO(0) => \rx_num_counter_reg1_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__2_n_0\,
      O(3 downto 0) => \NLW_rx_num_counter_reg1_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_2__2_n_0\,
      S(2) => \i__carry__1_i_3__2_n_0\,
      S(1) => \i__carry__1_i_4__2_n_0\,
      S(0) => \i__carry__1_i_5__1_n_0\
    );
\rx_num_counter_reg1_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg1_inferred__2/i__carry__1_n_0\,
      CO(3) => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      CO(2) => \rx_num_counter_reg1_inferred__2/i__carry__2_n_1\,
      CO(1) => \rx_num_counter_reg1_inferred__2/i__carry__2_n_2\,
      CO(0) => \rx_num_counter_reg1_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \rx_num_counter_reg_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_rx_num_counter_reg1_inferred__2/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1__2_n_0\,
      S(2) => \i__carry__2_i_2__2_n_0\,
      S(1) => \i__carry__2_i_3__2_n_0\,
      S(0) => \i__carry__2_i_4__2_n_0\
    );
\rx_num_counter_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[0]_i_1_n_0\
    );
\rx_num_counter_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(10),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[10]_i_1_n_0\
    );
\rx_num_counter_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(11),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[11]_i_1_n_0\
    );
\rx_num_counter_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(12),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[12]_i_1_n_0\
    );
\rx_num_counter_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(13),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[13]_i_1_n_0\
    );
\rx_num_counter_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(14),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[14]_i_1_n_0\
    );
\rx_num_counter_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(15),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[15]_i_1_n_0\
    );
\rx_num_counter_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(16),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[16]_i_1_n_0\
    );
\rx_num_counter_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(17),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[17]_i_1_n_0\
    );
\rx_num_counter_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(18),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[18]_i_1_n_0\
    );
\rx_num_counter_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(19),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[19]_i_1_n_0\
    );
\rx_num_counter_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(1),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[1]_i_1_n_0\
    );
\rx_num_counter_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(20),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[20]_i_1_n_0\
    );
\rx_num_counter_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(21),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[21]_i_1_n_0\
    );
\rx_num_counter_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(22),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[22]_i_1_n_0\
    );
\rx_num_counter_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(23),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[23]_i_1_n_0\
    );
\rx_num_counter_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(24),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[24]_i_1_n_0\
    );
\rx_num_counter_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(25),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[25]_i_1_n_0\
    );
\rx_num_counter_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(26),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[26]_i_1_n_0\
    );
\rx_num_counter_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(27),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[27]_i_1_n_0\
    );
\rx_num_counter_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(28),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[28]_i_1_n_0\
    );
\rx_num_counter_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(29),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[29]_i_1_n_0\
    );
\rx_num_counter_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(2),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[2]_i_1_n_0\
    );
\rx_num_counter_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(30),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[30]_i_1_n_0\
    );
\rx_num_counter_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State[0]_i_2_n_0\,
      I1 => \rx_num_counter_reg0_inferred__1/i__carry__2_n_0\,
      I2 => bram_output_addr,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => rx_num_counter_reg
    );
\rx_num_counter_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(31),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[31]_i_2_n_0\
    );
\rx_num_counter_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(3),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[3]_i_1_n_0\
    );
\rx_num_counter_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(4),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[4]_i_1_n_0\
    );
\rx_num_counter_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(5),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[5]_i_1_n_0\
    );
\rx_num_counter_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(6),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[6]_i_1_n_0\
    );
\rx_num_counter_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(7),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[7]_i_1_n_0\
    );
\rx_num_counter_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(8),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[8]_i_1_n_0\
    );
\rx_num_counter_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => in21(9),
      I1 => \rx_num_counter_reg1_inferred__2/i__carry__2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[4]\,
      O => \rx_num_counter_reg[9]_i_1_n_0\
    );
\rx_num_counter_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      R => i_reset
    );
\rx_num_counter_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[10]_i_1_n_0\,
      Q => \^q\(10),
      R => i_reset
    );
\rx_num_counter_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[11]_i_1_n_0\,
      Q => \^q\(11),
      R => i_reset
    );
\rx_num_counter_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[12]_i_1_n_0\,
      Q => \^q\(12),
      R => i_reset
    );
\rx_num_counter_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[8]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[12]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[12]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[12]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(12 downto 9),
      S(3 downto 0) => \^q\(12 downto 9)
    );
\rx_num_counter_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[13]_i_1_n_0\,
      Q => \^q\(13),
      R => i_reset
    );
\rx_num_counter_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[14]_i_1_n_0\,
      Q => \^q\(14),
      R => i_reset
    );
\rx_num_counter_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[15]_i_1_n_0\,
      Q => \^q\(15),
      R => i_reset
    );
\rx_num_counter_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[16]_i_1_n_0\,
      Q => \^q\(16),
      R => i_reset
    );
\rx_num_counter_reg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[12]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[16]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[16]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[16]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(16 downto 13),
      S(3 downto 0) => \^q\(16 downto 13)
    );
\rx_num_counter_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[17]_i_1_n_0\,
      Q => \^q\(17),
      R => i_reset
    );
\rx_num_counter_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[18]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[18]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[19]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[19]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[1]_i_1_n_0\,
      Q => \^q\(1),
      R => i_reset
    );
\rx_num_counter_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[20]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[20]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[16]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[20]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[20]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[20]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(20 downto 17),
      S(3) => \rx_num_counter_reg_reg_n_0_[20]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[19]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[18]\,
      S(0) => \^q\(17)
    );
\rx_num_counter_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[21]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[21]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[22]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[22]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[23]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[23]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[24]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[24]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[20]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[24]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[24]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[24]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(24 downto 21),
      S(3) => \rx_num_counter_reg_reg_n_0_[24]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[23]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[22]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[21]\
    );
\rx_num_counter_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[25]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[25]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[26]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[26]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[27]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[27]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[28]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[28]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[24]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[28]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[28]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[28]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(28 downto 25),
      S(3) => \rx_num_counter_reg_reg_n_0_[28]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[27]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[26]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[25]\
    );
\rx_num_counter_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[29]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[29]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[2]_i_1_n_0\,
      Q => \^q\(2),
      R => i_reset
    );
\rx_num_counter_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[30]_i_1_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[30]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[31]_i_2_n_0\,
      Q => \rx_num_counter_reg_reg_n_0_[31]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_rx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rx_num_counter_reg_reg[31]_i_3_n_2\,
      CO(0) => \rx_num_counter_reg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in21(31 downto 29),
      S(3) => '0',
      S(2) => \rx_num_counter_reg_reg_n_0_[31]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[30]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[29]\
    );
\rx_num_counter_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[3]_i_1_n_0\,
      Q => \^q\(3),
      R => i_reset
    );
\rx_num_counter_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[4]_i_1_n_0\,
      Q => \^q\(4),
      R => i_reset
    );
\rx_num_counter_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_num_counter_reg_reg[4]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[4]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[4]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(4 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\rx_num_counter_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[5]_i_1_n_0\,
      Q => \^q\(5),
      R => i_reset
    );
\rx_num_counter_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[6]_i_1_n_0\,
      Q => \^q\(6),
      R => i_reset
    );
\rx_num_counter_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[7]_i_1_n_0\,
      Q => \^q\(7),
      R => i_reset
    );
\rx_num_counter_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[8]_i_1_n_0\,
      Q => \^q\(8),
      R => i_reset
    );
\rx_num_counter_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[4]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[8]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[8]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[8]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in21(8 downto 5),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\rx_num_counter_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_num_counter_reg,
      D => \rx_num_counter_reg[9]_i_1_n_0\,
      Q => \^q\(9),
      R => i_reset
    );
\s_baud_counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222F"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter_reg_n_0_[0]\,
      I3 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[0]_i_1__1_n_0\
    );
\s_baud_counter[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222FF2"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[0]\,
      I4 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[1]_i_1__1_n_0\
    );
\s_baud_counter[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222FFFF222"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter_reg_n_0_[0]\,
      I3 => \s_baud_counter_reg_n_0_[1]\,
      I4 => \s_baud_counter_reg_n_0_[2]\,
      I5 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[2]_i_1__1_n_0\
    );
\s_baud_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[0]\,
      I1 => \s_baud_counter_reg_n_0_[1]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[3]\,
      I4 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[3]_i_1_n_0\
    );
\s_baud_counter[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter[7]_i_1_n_0\,
      O => \s_baud_counter[4]_i_1__1_n_0\
    );
\s_baud_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666600006660"
    )
        port map (
      I0 => \s_baud_counter[4]_i_3_n_0\,
      I1 => \s_baud_counter_reg_n_0_[4]\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      I4 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I5 => \FSM_onehot_Rx_UART_State_reg_n_0_[1]\,
      O => \s_baud_counter[4]_i_2_n_0\
    );
\s_baud_counter[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[3]\,
      I1 => \s_baud_counter_reg_n_0_[2]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[0]\,
      O => \s_baud_counter[4]_i_3_n_0\
    );
\s_baud_counter[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222FF2"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter[5]_i_2_n_0\,
      I3 => \s_baud_counter_reg_n_0_[5]\,
      I4 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[5]_i_1__1_n_0\
    );
\s_baud_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[4]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[2]\,
      I4 => \s_baud_counter_reg_n_0_[3]\,
      O => \s_baud_counter[5]_i_2_n_0\
    );
\s_baud_counter[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222FF2"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter[7]_i_4_n_0\,
      I3 => \s_baud_counter_reg_n_0_[6]\,
      I4 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[6]_i_1__1_n_0\
    );
\s_baud_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554545554"
    )
        port map (
      I0 => i_reset,
      I1 => \FSM_onehot_Rx_UART_State[1]_i_2_n_0\,
      I2 => \s_baud_counter[7]_i_3_n_0\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[1]\,
      I4 => s_data_in_rx,
      I5 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      O => \s_baud_counter[7]_i_1_n_0\
    );
\s_baud_counter[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222FFFF222"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_UART_State[2]_i_2_n_0\,
      I2 => \s_baud_counter_reg_n_0_[6]\,
      I3 => \s_baud_counter[7]_i_4_n_0\,
      I4 => \s_baud_counter_reg_n_0_[7]\,
      I5 => \s_baud_counter[7]_i_5_n_0\,
      O => \s_baud_counter[7]_i_2__1_n_0\
    );
\s_baud_counter[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      I1 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      O => \s_baud_counter[7]_i_3_n_0\
    );
\s_baud_counter[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[5]\,
      I1 => \s_baud_counter_reg_n_0_[3]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[1]\,
      I4 => \s_baud_counter_reg_n_0_[0]\,
      I5 => \s_baud_counter_reg_n_0_[4]\,
      O => \s_baud_counter[7]_i_4_n_0\
    );
\s_baud_counter[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State[1]_i_2_n_0\,
      I1 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[3]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      O => \s_baud_counter[7]_i_5_n_0\
    );
\s_baud_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[0]_i_1__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[0]\,
      S => '0'
    );
\s_baud_counter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[1]_i_1__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[1]\,
      S => '0'
    );
\s_baud_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[2]_i_1__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[2]\,
      S => '0'
    );
\s_baud_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[3]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[3]\,
      S => \s_baud_counter[4]_i_1__1_n_0\
    );
\s_baud_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[4]_i_2_n_0\,
      Q => \s_baud_counter_reg_n_0_[4]\,
      S => \s_baud_counter[4]_i_1__1_n_0\
    );
\s_baud_counter_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[5]_i_1__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[5]\,
      S => '0'
    );
\s_baud_counter_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[6]_i_1__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[6]\,
      S => '0'
    );
\s_baud_counter_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_1_n_0\,
      D => \s_baud_counter[7]_i_2__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[7]\,
      S => '0'
    );
s_data_in_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => rx_image_in_reg,
      Q => s_data_in_reg,
      R => '0'
    );
s_data_in_rx_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => s_data_in_reg,
      Q => s_data_in_rx,
      R => '0'
    );
\s_data_out_byte_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_data_out_byte_rx[3]_i_2_n_0\,
      I4 => \^d\(0),
      O => \s_data_out_byte_rx[0]_i_1_n_0\
    );
\s_data_out_byte_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_data_out_byte_rx[3]_i_2_n_0\,
      I4 => \^d\(1),
      O => \s_data_out_byte_rx[1]_i_1_n_0\
    );
\s_data_out_byte_rx[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[0]\,
      I2 => \s_rx_bit_counter_reg_n_0_[1]\,
      I3 => \s_data_out_byte_rx[3]_i_2_n_0\,
      I4 => \^d\(2),
      O => \s_data_out_byte_rx[2]_i_1_n_0\
    );
\s_data_out_byte_rx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_data_out_byte_rx[3]_i_2_n_0\,
      I4 => \^d\(3),
      O => \s_data_out_byte_rx[3]_i_1_n_0\
    );
\s_data_out_byte_rx[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[2]\,
      I1 => i_reset,
      I2 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      O => \s_data_out_byte_rx[3]_i_2_n_0\
    );
\s_data_out_byte_rx[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_data_out_byte_rx[6]_i_2_n_0\,
      I4 => \^d\(4),
      O => \s_data_out_byte_rx[4]_i_1_n_0\
    );
\s_data_out_byte_rx[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_data_out_byte_rx[6]_i_2_n_0\,
      I4 => \^d\(5),
      O => \s_data_out_byte_rx[5]_i_1_n_0\
    );
\s_data_out_byte_rx[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_rx_bit_counter_reg_n_0_[0]\,
      I2 => \s_rx_bit_counter_reg_n_0_[1]\,
      I3 => \s_data_out_byte_rx[6]_i_2_n_0\,
      I4 => \^d\(6),
      O => \s_data_out_byte_rx[6]_i_1_n_0\
    );
\s_data_out_byte_rx[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[2]\,
      I1 => i_reset,
      I2 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      O => \s_data_out_byte_rx[6]_i_2_n_0\
    );
\s_data_out_byte_rx[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \s_data_out_byte_rx[7]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_rx_bit_counter_reg_n_0_[1]\,
      I4 => \s_rx_bit_counter_reg_n_0_[2]\,
      I5 => \^d\(7),
      O => \s_data_out_byte_rx[7]_i_1_n_0\
    );
\s_data_out_byte_rx[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      I1 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I2 => i_reset,
      O => \s_data_out_byte_rx[7]_i_2_n_0\
    );
\s_data_out_byte_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[0]_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\s_data_out_byte_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[1]_i_1_n_0\,
      Q => \^d\(1),
      R => '0'
    );
\s_data_out_byte_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[2]_i_1_n_0\,
      Q => \^d\(2),
      R => '0'
    );
\s_data_out_byte_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[3]_i_1_n_0\,
      Q => \^d\(3),
      R => '0'
    );
\s_data_out_byte_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[4]_i_1_n_0\,
      Q => \^d\(4),
      R => '0'
    );
\s_data_out_byte_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[5]_i_1_n_0\,
      Q => \^d\(5),
      R => '0'
    );
\s_data_out_byte_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[6]_i_1_n_0\,
      Q => \^d\(6),
      R => '0'
    );
\s_data_out_byte_rx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[7]_i_1_n_0\,
      Q => \^d\(7),
      R => '0'
    );
\s_rx_bit_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABF5040"
    )
        port map (
      I0 => i_reset,
      I1 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      I4 => \s_rx_bit_counter_reg_n_0_[0]\,
      O => \s_rx_bit_counter[0]_i_1_n_0\
    );
\s_rx_bit_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDFFF22002000"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[0]\,
      I1 => i_reset,
      I2 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      I4 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      I5 => \s_rx_bit_counter_reg_n_0_[1]\,
      O => \s_rx_bit_counter[1]_i_1_n_0\
    );
\s_rx_bit_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      I1 => \s_rx_bit_counter_reg_n_0_[0]\,
      I2 => \s_rx_bit_counter_reg_n_0_[1]\,
      I3 => \s_rx_bit_counter[2]_i_2__0_n_0\,
      I4 => \s_rx_bit_counter_reg_n_0_[2]\,
      O => \s_rx_bit_counter[2]_i_1_n_0\
    );
\s_rx_bit_counter[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => i_reset,
      I1 => \FSM_onehot_Rx_UART_State[4]_i_2_n_0\,
      I2 => \FSM_onehot_Rx_UART_State_reg_n_0_[2]\,
      I3 => \FSM_onehot_Rx_UART_State_reg_n_0_[0]\,
      O => \s_rx_bit_counter[2]_i_2__0_n_0\
    );
\s_rx_bit_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_rx_bit_counter[0]_i_1_n_0\,
      Q => \s_rx_bit_counter_reg_n_0_[0]\,
      R => '0'
    );
\s_rx_bit_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_rx_bit_counter[1]_i_1_n_0\,
      Q => \s_rx_bit_counter_reg_n_0_[1]\,
      R => '0'
    );
\s_rx_bit_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_rx_bit_counter[2]_i_1_n_0\,
      Q => \s_rx_bit_counter_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_uart_rx_for_fsm is
  port (
    write_enable_input_bram_0 : out STD_LOGIC;
    start_drive_mode_0 : out STD_LOGIC;
    servo_enable : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_drive_mode_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_drive_mode_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_byte_rx_instruction_reg_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_byte_rx_instruction_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_byte_rx_instruction_reg_reg[15]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_instruction_in_reg : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    rx_instruction_active : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    start_filtering_reg : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    \duty_cycle_value_reg_reg[0]\ : in STD_LOGIC;
    \servo_position_reg_reg[0]\ : in STD_LOGIC;
    \threshold_value_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_uart_rx_for_fsm : entity is "uart_rx_for_fsm";
end telemetry_bot_top_level_controller_0_0_uart_rx_for_fsm;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_uart_rx_for_fsm is
  signal \FSM_onehot_Rx_Instruction_UART_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_byte_rx_instruction_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_byte_rx_instruction_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^o_led\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \o_led[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_led[3]_i_1_n_0\ : STD_LOGIC;
  signal o_rx_instruction_done_i_1_n_0 : STD_LOGIC;
  signal rx_instruction_done : STD_LOGIC;
  signal rx_instruction_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rx_num_counter_reg0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg0_carry__2_n_3\ : STD_LOGIC;
  signal rx_num_counter_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_i_4_n_0 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_i_5_n_0 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_n_0 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_n_1 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_n_2 : STD_LOGIC;
  signal rx_num_counter_reg0_carry_n_3 : STD_LOGIC;
  signal \rx_num_counter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_num_counter_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_baud_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal s_data_in_reg : STD_LOGIC;
  signal s_data_in_rx : STD_LOGIC;
  signal \s_data_out_byte_rx[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_data_out_byte_rx_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_rx_bit_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_rx_bit_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_rx_bit_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_rx_bit_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal NLW_rx_num_counter_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_num_counter_reg_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_Instruction_UART_State[2]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_Instruction_UART_State[2]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_Instruction_UART_State[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FSM_onehot_Rx_Instruction_UART_State[4]_i_3\ : label is "soft_lutpair42";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[0]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[1]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[2]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[3]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[4]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[5]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_Rx_Instruction_UART_State_reg[6]\ : label is "rx_update_byte_count:0100000,rx_start_bit:0000010,rx_data:0000100,rx_byte_fully_received:0010000,rx_stop_bit:0001000,rx_instruction_done:1000000,idle:0000001";
  attribute SOFT_HLUTNM of \PWM_enable_reg[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PWM_enable_reg[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PWM_enable_reg[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PWM_enable_reg[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_out_byte_rx_instruction_reg[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_out_byte_rx_instruction_reg[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \duty_cycle_value_reg[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \filter_select[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \motor_direction_reg[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \motor_direction_reg[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \motor_direction_reg[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \motor_direction_reg[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \motor_direction_reg[3]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \o_led[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \o_led[3]_i_1\ : label is "soft_lutpair51";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of rx_num_counter_reg0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_num_counter_reg0_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_num_counter_reg_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \s_baud_counter[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_baud_counter[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_baud_counter[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_baud_counter[3]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_baud_counter[4]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_baud_counter[5]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_baud_counter[6]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_baud_counter[7]_i_3__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_baud_counter[7]_i_4__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_baud_counter[7]_i_6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[4]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[5]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[6]_i_2__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[7]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_data_out_byte_rx[7]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_rx_bit_counter[0]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_rx_bit_counter[1]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_rx_bit_counter[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of servo_enable_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \servo_position_reg[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \servo_position_reg[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \servo_position_reg[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \servo_position_reg[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \servo_position_reg[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \servo_position_reg[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \servo_position_reg[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \servo_position_reg[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of start_drive_mode_i_1 : label is "soft_lutpair44";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  o_led(1 downto 0) <= \^o_led\(1 downto 0);
\FSM_onehot_Rx_Instruction_UART_State[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFC0C0"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I1 => \rx_num_counter_reg0_carry__2_n_0\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5]\,
      I3 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0\,
      I4 => s_data_in_rx,
      O => \FSM_onehot_Rx_Instruction_UART_State[0]_i_1_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0\,
      I1 => s_data_in_rx,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[1]_i_1_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0\,
      I2 => \s_baud_counter_reg_n_0_[3]\,
      I3 => \s_baud_counter_reg_n_0_[4]\,
      I4 => \s_baud_counter_reg_n_0_[7]\,
      I5 => \s_baud_counter_reg_n_0_[5]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F007F00FFFF"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0\,
      I5 => s_data_in_rx,
      O => \FSM_onehot_Rx_Instruction_UART_State[2]_i_1_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[0]\,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0\,
      I2 => \s_baud_counter_reg_n_0_[3]\,
      I3 => \s_baud_counter_reg_n_0_[4]\,
      I4 => \s_baud_counter_reg_n_0_[7]\,
      I5 => \s_baud_counter_reg_n_0_[5]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[1]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[6]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[2]_i_4_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000AAAA0000AAAA"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\,
      I1 => \s_rx_bit_counter_reg_n_0_[2]\,
      I2 => \s_rx_bit_counter_reg_n_0_[1]\,
      I3 => \s_rx_bit_counter_reg_n_0_[0]\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      I5 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[3]_i_1_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      O => \FSM_onehot_Rx_Instruction_UART_State[4]_i_1_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAA2AAA2"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[7]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_3_n_0\,
      I2 => \s_baud_counter_reg_n_0_[6]\,
      I3 => \s_baud_counter_reg_n_0_[5]\,
      I4 => \s_baud_counter_reg_n_0_[2]\,
      I5 => \s_baud_counter_reg_n_0_[1]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[4]\,
      I1 => \s_baud_counter_reg_n_0_[3]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[4]_i_3_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6]\,
      I1 => \rx_num_counter_reg0_carry__2_n_0\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5]\,
      O => \FSM_onehot_Rx_Instruction_UART_State[6]_i_1_n_0\
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State[0]_i_1_n_0\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      S => i_reset
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State[1]_i_1_n_0\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1]\,
      R => i_reset
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State[2]_i_1_n_0\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      R => i_reset
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State[3]_i_1_n_0\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\,
      R => i_reset
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State[4]_i_1_n_0\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[4]\,
      R => i_reset
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[4]\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5]\,
      R => i_reset
    );
\FSM_onehot_Rx_Instruction_UART_State_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => rx_instruction_active,
      D => \FSM_onehot_Rx_Instruction_UART_State[6]_i_1_n_0\,
      Q => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6]\,
      R => i_reset
    );
\PWM_enable_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(8),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[19]_0\(0)
    );
\PWM_enable_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(9),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[19]_0\(1)
    );
\PWM_enable_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(10),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[19]_0\(2)
    );
\PWM_enable_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(11),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[19]_0\(3)
    );
\data_out_byte_rx_instruction_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[0]\,
      I1 => \data_out_byte_rx_instruction_reg[15]_i_2_n_0\,
      I2 => \s_data_out_byte_rx_reg_n_0_[0]\,
      I3 => rx_instruction_reg(0),
      O => \data_out_byte_rx_instruction_reg[0]_i_1_n_0\
    );
\data_out_byte_rx_instruction_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[0]\,
      I1 => \data_out_byte_rx_instruction_reg[15]_i_2_n_0\,
      O => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\
    );
\data_out_byte_rx_instruction_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => rx_instruction_active,
      I1 => \rx_num_counter_reg0_carry__2_n_0\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5]\,
      I3 => \rx_num_counter_reg_reg_n_0_[1]\,
      I4 => \data_out_byte_rx_instruction_reg[23]_i_3_n_0\,
      I5 => \data_out_byte_rx_instruction_reg[23]_i_2_n_0\,
      O => \data_out_byte_rx_instruction_reg[15]_i_2_n_0\
    );
\data_out_byte_rx_instruction_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[0]\,
      I1 => \data_out_byte_rx_instruction_reg[15]_i_2_n_0\,
      I2 => \s_data_out_byte_rx_reg_n_0_[1]\,
      I3 => rx_instruction_reg(1),
      O => \data_out_byte_rx_instruction_reg[1]_i_1_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \data_out_byte_rx_instruction_reg[23]_i_2_n_0\,
      I1 => \rx_num_counter_reg[0]_i_1__0_n_0\,
      I2 => \rx_num_counter_reg_reg_n_0_[0]\,
      I3 => \rx_num_counter_reg_reg_n_0_[1]\,
      I4 => \data_out_byte_rx_instruction_reg[23]_i_3_n_0\,
      O => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \data_out_byte_rx_instruction_reg[23]_i_4_n_0\,
      I1 => \data_out_byte_rx_instruction_reg[23]_i_5_n_0\,
      I2 => \rx_num_counter_reg_reg_n_0_[8]\,
      I3 => \rx_num_counter_reg_reg_n_0_[9]\,
      I4 => \rx_num_counter_reg_reg_n_0_[10]\,
      I5 => \rx_num_counter_reg_reg_n_0_[11]\,
      O => \data_out_byte_rx_instruction_reg[23]_i_2_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[4]\,
      I1 => \rx_num_counter_reg_reg_n_0_[5]\,
      I2 => \rx_num_counter_reg_reg_n_0_[7]\,
      I3 => \rx_num_counter_reg_reg_n_0_[6]\,
      I4 => \rx_num_counter_reg_reg_n_0_[3]\,
      I5 => \rx_num_counter_reg_reg_n_0_[2]\,
      O => \data_out_byte_rx_instruction_reg[23]_i_3_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data_out_byte_rx_instruction_reg[23]_i_6_n_0\,
      I1 => \rx_num_counter_reg_reg_n_0_[26]\,
      I2 => \rx_num_counter_reg_reg_n_0_[27]\,
      I3 => \rx_num_counter_reg_reg_n_0_[28]\,
      I4 => \rx_num_counter_reg_reg_n_0_[29]\,
      I5 => \data_out_byte_rx_instruction_reg[23]_i_7_n_0\,
      O => \data_out_byte_rx_instruction_reg[23]_i_4_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[12]\,
      I1 => \rx_num_counter_reg_reg_n_0_[13]\,
      I2 => \rx_num_counter_reg_reg_n_0_[14]\,
      I3 => \rx_num_counter_reg_reg_n_0_[15]\,
      O => \data_out_byte_rx_instruction_reg[23]_i_5_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[24]\,
      I1 => \rx_num_counter_reg_reg_n_0_[25]\,
      I2 => \rx_num_counter_reg_reg_n_0_[30]\,
      I3 => \rx_num_counter_reg_reg_n_0_[31]\,
      O => \data_out_byte_rx_instruction_reg[23]_i_6_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[19]\,
      I1 => \rx_num_counter_reg_reg_n_0_[18]\,
      I2 => \rx_num_counter_reg_reg_n_0_[17]\,
      I3 => \rx_num_counter_reg_reg_n_0_[16]\,
      I4 => \data_out_byte_rx_instruction_reg[23]_i_8_n_0\,
      O => \data_out_byte_rx_instruction_reg[23]_i_7_n_0\
    );
\data_out_byte_rx_instruction_reg[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[20]\,
      I1 => \rx_num_counter_reg_reg_n_0_[21]\,
      I2 => \rx_num_counter_reg_reg_n_0_[22]\,
      I3 => \rx_num_counter_reg_reg_n_0_[23]\,
      O => \data_out_byte_rx_instruction_reg[23]_i_8_n_0\
    );
\data_out_byte_rx_instruction_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[0]\,
      I1 => \data_out_byte_rx_instruction_reg[15]_i_2_n_0\,
      I2 => \s_data_out_byte_rx_reg_n_0_[2]\,
      I3 => rx_instruction_reg(2),
      O => \data_out_byte_rx_instruction_reg[2]_i_1_n_0\
    );
\data_out_byte_rx_instruction_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \data_out_byte_rx_instruction_reg[0]_i_1_n_0\,
      Q => rx_instruction_reg(0),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[2]\,
      Q => \^q\(2),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[3]\,
      Q => \^q\(3),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[4]\,
      Q => \^q\(4),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[5]\,
      Q => \^q\(5),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[6]\,
      Q => \^q\(6),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[7]\,
      Q => \^q\(7),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[0]\,
      Q => \^q\(8),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[1]\,
      Q => \^q\(9),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[2]\,
      Q => \^q\(10),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[3]\,
      Q => \^q\(11),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \data_out_byte_rx_instruction_reg[1]_i_1_n_0\,
      Q => rx_instruction_reg(1),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[4]\,
      Q => \^q\(12),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[5]\,
      Q => \^q\(13),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[6]\,
      Q => \^q\(14),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[23]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[7]\,
      Q => \^q\(15),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \data_out_byte_rx_instruction_reg[2]_i_1_n_0\,
      Q => rx_instruction_reg(2),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[0]\,
      Q => \^q\(0),
      R => i_reset
    );
\data_out_byte_rx_instruction_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \data_out_byte_rx_instruction_reg[15]_i_1_n_0\,
      D => \s_data_out_byte_rx_reg_n_0_[1]\,
      Q => \^q\(1),
      R => i_reset
    );
\duty_cycle_value_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(0)
    );
\duty_cycle_value_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(1)
    );
\duty_cycle_value_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(2)
    );
\duty_cycle_value_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(3)
    );
\duty_cycle_value_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(4),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(4)
    );
\duty_cycle_value_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(5)
    );
\duty_cycle_value_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(6),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(6)
    );
\duty_cycle_value_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(7),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => \data_out_byte_rx_instruction_reg_reg[15]_0\(7)
    );
\filter_select[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \duty_cycle_value_reg_reg[0]\,
      I1 => \servo_position_reg_reg[0]\,
      I2 => \threshold_value_reg[0]\,
      I3 => rx_instruction_done,
      O => start_drive_mode_reg_0(0)
    );
\motor_direction_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(12),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => D(0)
    );
\motor_direction_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(13),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => D(1)
    );
\motor_direction_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(14),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => D(2)
    );
\motor_direction_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \duty_cycle_value_reg_reg[0]\,
      I1 => rx_instruction_done,
      I2 => \threshold_value_reg[0]\,
      I3 => \servo_position_reg_reg[0]\,
      O => start_drive_mode_reg(0)
    );
\motor_direction_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(15),
      I1 => rx_instruction_done,
      I2 => \duty_cycle_value_reg_reg[0]\,
      O => D(3)
    );
\o_led[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => rx_instruction_active,
      I1 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6]\,
      I3 => \^o_led\(0),
      O => \o_led[0]_i_1_n_0\
    );
\o_led[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7A0"
    )
        port map (
      I0 => rx_instruction_active,
      I1 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6]\,
      I3 => \^o_led\(1),
      O => \o_led[3]_i_1_n_0\
    );
\o_led_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_led[0]_i_1_n_0\,
      Q => \^o_led\(0),
      R => i_reset
    );
\o_led_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_led[3]_i_1_n_0\,
      Q => \^o_led\(1),
      R => i_reset
    );
o_rx_instruction_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4400"
    )
        port map (
      I0 => i_reset,
      I1 => rx_instruction_active,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I3 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[6]\,
      I4 => rx_instruction_done,
      O => o_rx_instruction_done_i_1_n_0
    );
o_rx_instruction_done_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_rx_instruction_done_i_1_n_0,
      Q => rx_instruction_done,
      R => '0'
    );
rx_num_counter_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_num_counter_reg0_carry_n_0,
      CO(2) => rx_num_counter_reg0_carry_n_1,
      CO(1) => rx_num_counter_reg0_carry_n_2,
      CO(0) => rx_num_counter_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rx_num_counter_reg0_carry_i_1_n_0,
      O(3 downto 0) => NLW_rx_num_counter_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rx_num_counter_reg0_carry_i_2_n_0,
      S(2) => rx_num_counter_reg0_carry_i_3_n_0,
      S(1) => rx_num_counter_reg0_carry_i_4_n_0,
      S(0) => rx_num_counter_reg0_carry_i_5_n_0
    );
\rx_num_counter_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_num_counter_reg0_carry_n_0,
      CO(3) => \rx_num_counter_reg0_carry__0_n_0\,
      CO(2) => \rx_num_counter_reg0_carry__0_n_1\,
      CO(1) => \rx_num_counter_reg0_carry__0_n_2\,
      CO(0) => \rx_num_counter_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_num_counter_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \rx_num_counter_reg0_carry__0_i_1_n_0\,
      S(2) => \rx_num_counter_reg0_carry__0_i_2_n_0\,
      S(1) => \rx_num_counter_reg0_carry__0_i_3_n_0\,
      S(0) => \rx_num_counter_reg0_carry__0_i_4_n_0\
    );
\rx_num_counter_reg0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[15]\,
      I1 => \rx_num_counter_reg_reg_n_0_[14]\,
      O => \rx_num_counter_reg0_carry__0_i_1_n_0\
    );
\rx_num_counter_reg0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[13]\,
      I1 => \rx_num_counter_reg_reg_n_0_[12]\,
      O => \rx_num_counter_reg0_carry__0_i_2_n_0\
    );
\rx_num_counter_reg0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[11]\,
      I1 => \rx_num_counter_reg_reg_n_0_[10]\,
      O => \rx_num_counter_reg0_carry__0_i_3_n_0\
    );
\rx_num_counter_reg0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[9]\,
      I1 => \rx_num_counter_reg_reg_n_0_[8]\,
      O => \rx_num_counter_reg0_carry__0_i_4_n_0\
    );
\rx_num_counter_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg0_carry__0_n_0\,
      CO(3) => \rx_num_counter_reg0_carry__1_n_0\,
      CO(2) => \rx_num_counter_reg0_carry__1_n_1\,
      CO(1) => \rx_num_counter_reg0_carry__1_n_2\,
      CO(0) => \rx_num_counter_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_rx_num_counter_reg0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \rx_num_counter_reg0_carry__1_i_1_n_0\,
      S(2) => \rx_num_counter_reg0_carry__1_i_2_n_0\,
      S(1) => \rx_num_counter_reg0_carry__1_i_3_n_0\,
      S(0) => \rx_num_counter_reg0_carry__1_i_4_n_0\
    );
\rx_num_counter_reg0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[23]\,
      I1 => \rx_num_counter_reg_reg_n_0_[22]\,
      O => \rx_num_counter_reg0_carry__1_i_1_n_0\
    );
\rx_num_counter_reg0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[21]\,
      I1 => \rx_num_counter_reg_reg_n_0_[20]\,
      O => \rx_num_counter_reg0_carry__1_i_2_n_0\
    );
\rx_num_counter_reg0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[19]\,
      I1 => \rx_num_counter_reg_reg_n_0_[18]\,
      O => \rx_num_counter_reg0_carry__1_i_3_n_0\
    );
\rx_num_counter_reg0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[17]\,
      I1 => \rx_num_counter_reg_reg_n_0_[16]\,
      O => \rx_num_counter_reg0_carry__1_i_4_n_0\
    );
\rx_num_counter_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg0_carry__1_n_0\,
      CO(3) => \rx_num_counter_reg0_carry__2_n_0\,
      CO(2) => \rx_num_counter_reg0_carry__2_n_1\,
      CO(1) => \rx_num_counter_reg0_carry__2_n_2\,
      CO(0) => \rx_num_counter_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \rx_num_counter_reg_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_rx_num_counter_reg0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \rx_num_counter_reg0_carry__2_i_1_n_0\,
      S(2) => \rx_num_counter_reg0_carry__2_i_2_n_0\,
      S(1) => \rx_num_counter_reg0_carry__2_i_3_n_0\,
      S(0) => \rx_num_counter_reg0_carry__2_i_4_n_0\
    );
\rx_num_counter_reg0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[31]\,
      I1 => \rx_num_counter_reg_reg_n_0_[30]\,
      O => \rx_num_counter_reg0_carry__2_i_1_n_0\
    );
\rx_num_counter_reg0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[29]\,
      I1 => \rx_num_counter_reg_reg_n_0_[28]\,
      O => \rx_num_counter_reg0_carry__2_i_2_n_0\
    );
\rx_num_counter_reg0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[27]\,
      I1 => \rx_num_counter_reg_reg_n_0_[26]\,
      O => \rx_num_counter_reg0_carry__2_i_3_n_0\
    );
\rx_num_counter_reg0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[25]\,
      I1 => \rx_num_counter_reg_reg_n_0_[24]\,
      O => \rx_num_counter_reg0_carry__2_i_4_n_0\
    );
rx_num_counter_reg0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[0]\,
      I1 => \rx_num_counter_reg_reg_n_0_[1]\,
      O => rx_num_counter_reg0_carry_i_1_n_0
    );
rx_num_counter_reg0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[7]\,
      I1 => \rx_num_counter_reg_reg_n_0_[6]\,
      O => rx_num_counter_reg0_carry_i_2_n_0
    );
rx_num_counter_reg0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[5]\,
      I1 => \rx_num_counter_reg_reg_n_0_[4]\,
      O => rx_num_counter_reg0_carry_i_3_n_0
    );
rx_num_counter_reg0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[3]\,
      I1 => \rx_num_counter_reg_reg_n_0_[2]\,
      O => rx_num_counter_reg0_carry_i_4_n_0
    );
rx_num_counter_reg0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[1]\,
      I1 => \rx_num_counter_reg_reg_n_0_[0]\,
      O => rx_num_counter_reg0_carry_i_5_n_0
    );
\rx_num_counter_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[5]\,
      I1 => \rx_num_counter_reg0_carry__2_n_0\,
      I2 => rx_instruction_active,
      O => \rx_num_counter_reg[0]_i_1__0_n_0\
    );
\rx_num_counter_reg[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_num_counter_reg_reg_n_0_[0]\,
      O => \rx_num_counter_reg[0]_i_3_n_0\
    );
\rx_num_counter_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[0]_i_2_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[0]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_num_counter_reg_reg[0]_i_2_n_0\,
      CO(2) => \rx_num_counter_reg_reg[0]_i_2_n_1\,
      CO(1) => \rx_num_counter_reg_reg[0]_i_2_n_2\,
      CO(0) => \rx_num_counter_reg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rx_num_counter_reg_reg[0]_i_2_n_4\,
      O(2) => \rx_num_counter_reg_reg[0]_i_2_n_5\,
      O(1) => \rx_num_counter_reg_reg[0]_i_2_n_6\,
      O(0) => \rx_num_counter_reg_reg[0]_i_2_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[3]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[2]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[1]\,
      S(0) => \rx_num_counter_reg[0]_i_3_n_0\
    );
\rx_num_counter_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[8]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[10]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[8]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[11]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[12]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[12]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[8]_i_1_n_0\,
      CO(3) => \rx_num_counter_reg_reg[12]_i_1_n_0\,
      CO(2) => \rx_num_counter_reg_reg[12]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[12]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[12]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[12]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[12]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[12]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[15]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[14]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[13]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[12]\
    );
\rx_num_counter_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[12]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[13]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[12]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[14]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[12]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[15]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[16]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[16]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[12]_i_1_n_0\,
      CO(3) => \rx_num_counter_reg_reg[16]_i_1_n_0\,
      CO(2) => \rx_num_counter_reg_reg[16]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[16]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[16]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[16]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[16]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[16]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[19]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[18]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[17]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[16]\
    );
\rx_num_counter_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[16]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[17]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[16]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[18]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[16]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[19]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[0]_i_2_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[1]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[20]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[20]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[16]_i_1_n_0\,
      CO(3) => \rx_num_counter_reg_reg[20]_i_1_n_0\,
      CO(2) => \rx_num_counter_reg_reg[20]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[20]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[20]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[20]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[20]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[20]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[23]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[22]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[21]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[20]\
    );
\rx_num_counter_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[20]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[21]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[20]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[22]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[20]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[23]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[24]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[24]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[20]_i_1_n_0\,
      CO(3) => \rx_num_counter_reg_reg[24]_i_1_n_0\,
      CO(2) => \rx_num_counter_reg_reg[24]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[24]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[24]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[24]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[24]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[24]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[27]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[26]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[25]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[24]\
    );
\rx_num_counter_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[24]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[25]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[24]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[26]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[24]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[27]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[28]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[28]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[24]_i_1_n_0\,
      CO(3) => \NLW_rx_num_counter_reg_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rx_num_counter_reg_reg[28]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[28]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[28]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[28]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[28]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[28]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[31]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[30]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[29]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[28]\
    );
\rx_num_counter_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[28]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[29]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[0]_i_2_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[2]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[28]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[30]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[28]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[31]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[0]_i_2_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[3]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[4]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[4]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[0]_i_2_n_0\,
      CO(3) => \rx_num_counter_reg_reg[4]_i_1_n_0\,
      CO(2) => \rx_num_counter_reg_reg[4]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[4]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[4]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[4]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[4]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[4]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[7]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[6]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[5]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[4]\
    );
\rx_num_counter_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[4]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[5]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[4]_i_1_n_5\,
      Q => \rx_num_counter_reg_reg_n_0_[6]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[4]_i_1_n_4\,
      Q => \rx_num_counter_reg_reg_n_0_[7]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[8]_i_1_n_7\,
      Q => \rx_num_counter_reg_reg_n_0_[8]\,
      R => i_reset
    );
\rx_num_counter_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_num_counter_reg_reg[4]_i_1_n_0\,
      CO(3) => \rx_num_counter_reg_reg[8]_i_1_n_0\,
      CO(2) => \rx_num_counter_reg_reg[8]_i_1_n_1\,
      CO(1) => \rx_num_counter_reg_reg[8]_i_1_n_2\,
      CO(0) => \rx_num_counter_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_num_counter_reg_reg[8]_i_1_n_4\,
      O(2) => \rx_num_counter_reg_reg[8]_i_1_n_5\,
      O(1) => \rx_num_counter_reg_reg[8]_i_1_n_6\,
      O(0) => \rx_num_counter_reg_reg[8]_i_1_n_7\,
      S(3) => \rx_num_counter_reg_reg_n_0_[11]\,
      S(2) => \rx_num_counter_reg_reg_n_0_[10]\,
      S(1) => \rx_num_counter_reg_reg_n_0_[9]\,
      S(0) => \rx_num_counter_reg_reg_n_0_[8]\
    );
\rx_num_counter_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \rx_num_counter_reg[0]_i_1__0_n_0\,
      D => \rx_num_counter_reg_reg[8]_i_1_n_6\,
      Q => \rx_num_counter_reg_reg_n_0_[9]\,
      R => i_reset
    );
\s_baud_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[0]\,
      I1 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[0]_i_1_n_0\
    );
\s_baud_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[1]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      I2 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[1]_i_1_n_0\
    );
\s_baud_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[0]\,
      I1 => \s_baud_counter_reg_n_0_[1]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[2]_i_1_n_0\
    );
\s_baud_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[0]\,
      I1 => \s_baud_counter_reg_n_0_[1]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[3]\,
      I4 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[3]_i_1__0_n_0\
    );
\s_baud_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666600660060"
    )
        port map (
      I0 => \s_baud_counter[4]_i_2__0_n_0\,
      I1 => \s_baud_counter_reg_n_0_[4]\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\,
      I3 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I5 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1]\,
      O => \s_baud_counter[4]_i_1_n_0\
    );
\s_baud_counter[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[3]\,
      I1 => \s_baud_counter_reg_n_0_[2]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[0]\,
      O => \s_baud_counter[4]_i_2__0_n_0\
    );
\s_baud_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \s_baud_counter[5]_i_2__0_n_0\,
      I1 => \s_baud_counter_reg_n_0_[5]\,
      I2 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[5]_i_1_n_0\
    );
\s_baud_counter[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[4]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[2]\,
      I4 => \s_baud_counter_reg_n_0_[3]\,
      O => \s_baud_counter[5]_i_2__0_n_0\
    );
\s_baud_counter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \s_baud_counter[7]_i_5__0_n_0\,
      I1 => \s_baud_counter_reg_n_0_[6]\,
      I2 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[6]_i_1__0_n_0\
    );
\s_baud_counter[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000002000200"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_3_n_0\,
      I2 => i_reset,
      I3 => rx_instruction_active,
      I4 => \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0\,
      I5 => \s_baud_counter[7]_i_4__0_n_0\,
      O => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => i_reset,
      I1 => rx_instruction_active,
      I2 => \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0\,
      I3 => \s_baud_counter[7]_i_4__0_n_0\,
      O => \s_baud_counter[7]_i_2_n_0\
    );
\s_baud_counter[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[6]\,
      I1 => \s_baud_counter[7]_i_5__0_n_0\,
      I2 => \s_baud_counter_reg_n_0_[7]\,
      I3 => \s_baud_counter[7]_i_6_n_0\,
      O => \s_baud_counter[7]_i_3__0_n_0\
    );
\s_baud_counter[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I3 => s_data_in_rx,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[1]\,
      O => \s_baud_counter[7]_i_4__0_n_0\
    );
\s_baud_counter[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[5]\,
      I1 => \s_baud_counter_reg_n_0_[3]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[1]\,
      I4 => \s_baud_counter_reg_n_0_[0]\,
      I5 => \s_baud_counter_reg_n_0_[4]\,
      O => \s_baud_counter[7]_i_5__0_n_0\
    );
\s_baud_counter[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5051"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State[1]_i_2_n_0\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[3]\,
      O => \s_baud_counter[7]_i_6_n_0\
    );
\s_baud_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[0]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[0]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[1]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[1]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[2]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[2]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[3]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[3]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[4]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[4]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[5]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[5]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[6]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[6]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
\s_baud_counter_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2_n_0\,
      D => \s_baud_counter[7]_i_3__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[7]\,
      S => \s_baud_counter[7]_i_1__1_n_0\
    );
s_data_in_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => rx_instruction_in_reg,
      Q => s_data_in_reg,
      R => '0'
    );
s_data_in_rx_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => s_data_in_reg,
      Q => s_data_in_rx,
      R => '0'
    );
\s_data_out_byte_rx[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFB88880008"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \s_data_out_byte_rx[4]_i_2_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[0]\,
      O => \s_data_out_byte_rx[0]_i_1__0_n_0\
    );
\s_data_out_byte_rx[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFB88880008"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \s_data_out_byte_rx[5]_i_2_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[1]\,
      O => \s_data_out_byte_rx[1]_i_1__0_n_0\
    );
\s_data_out_byte_rx[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFB88880008"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \s_data_out_byte_rx[6]_i_2__0_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[2]\,
      O => \s_data_out_byte_rx[2]_i_1__0_n_0\
    );
\s_data_out_byte_rx[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \FSM_onehot_Rx_Instruction_UART_State[2]_i_2_n_0\,
      I3 => \s_rx_bit_counter_reg_n_0_[2]\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[3]\,
      O => \s_data_out_byte_rx[3]_i_1__0_n_0\
    );
\s_data_out_byte_rx[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \s_data_out_byte_rx[4]_i_2_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[4]\,
      O => \s_data_out_byte_rx[4]_i_1__0_n_0\
    );
\s_data_out_byte_rx[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[0]\,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      O => \s_data_out_byte_rx[4]_i_2_n_0\
    );
\s_data_out_byte_rx[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \s_data_out_byte_rx[5]_i_2_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[5]\,
      O => \s_data_out_byte_rx[5]_i_1__0_n_0\
    );
\s_data_out_byte_rx[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[1]\,
      I1 => \s_rx_bit_counter_reg_n_0_[0]\,
      O => \s_data_out_byte_rx[5]_i_2_n_0\
    );
\s_data_out_byte_rx[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFBF88880080"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[2]\,
      I3 => \s_data_out_byte_rx[6]_i_2__0_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[6]\,
      O => \s_data_out_byte_rx[6]_i_1__0_n_0\
    );
\s_data_out_byte_rx[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[0]\,
      I1 => \s_rx_bit_counter_reg_n_0_[1]\,
      O => \s_data_out_byte_rx[6]_i_2__0_n_0\
    );
\s_data_out_byte_rx[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \s_data_out_byte_rx[7]_i_2__0_n_0\,
      I1 => i_reset,
      I2 => rx_instruction_active,
      I3 => \s_data_out_byte_rx[7]_i_3_n_0\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      I5 => \s_data_out_byte_rx_reg_n_0_[7]\,
      O => \s_data_out_byte_rx[7]_i_1__0_n_0\
    );
\s_data_out_byte_rx[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_data_in_rx,
      I1 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      O => \s_data_out_byte_rx[7]_i_2__0_n_0\
    );
\s_data_out_byte_rx[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      I3 => \s_rx_bit_counter_reg_n_0_[1]\,
      I4 => \s_rx_bit_counter_reg_n_0_[2]\,
      O => \s_data_out_byte_rx[7]_i_3_n_0\
    );
\s_data_out_byte_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[0]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[0]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[1]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[1]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[2]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[2]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[3]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[3]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[4]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[4]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[5]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[5]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[6]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[6]\,
      R => '0'
    );
\s_data_out_byte_rx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_data_out_byte_rx[7]_i_1__0_n_0\,
      Q => \s_data_out_byte_rx_reg_n_0_[7]\,
      R => '0'
    );
\s_rx_bit_counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I1 => \s_rx_bit_counter[2]_i_2_n_0\,
      I2 => \s_rx_bit_counter_reg_n_0_[0]\,
      O => \s_rx_bit_counter[0]_i_1__0_n_0\
    );
\s_rx_bit_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F80"
    )
        port map (
      I0 => \s_rx_bit_counter_reg_n_0_[0]\,
      I1 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I2 => \s_rx_bit_counter[2]_i_2_n_0\,
      I3 => \s_rx_bit_counter_reg_n_0_[1]\,
      O => \s_rx_bit_counter[1]_i_1__0_n_0\
    );
\s_rx_bit_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I1 => \s_rx_bit_counter_reg_n_0_[0]\,
      I2 => \s_rx_bit_counter_reg_n_0_[1]\,
      I3 => \s_rx_bit_counter[2]_i_2_n_0\,
      I4 => \s_rx_bit_counter_reg_n_0_[2]\,
      O => \s_rx_bit_counter[2]_i_1__0_n_0\
    );
\s_rx_bit_counter[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => i_reset,
      I1 => rx_instruction_active,
      I2 => \FSM_onehot_Rx_Instruction_UART_State[4]_i_2_n_0\,
      I3 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[2]\,
      I4 => \FSM_onehot_Rx_Instruction_UART_State_reg_n_0_[0]\,
      O => \s_rx_bit_counter[2]_i_2_n_0\
    );
\s_rx_bit_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_rx_bit_counter[0]_i_1__0_n_0\,
      Q => \s_rx_bit_counter_reg_n_0_[0]\,
      R => '0'
    );
\s_rx_bit_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_rx_bit_counter[1]_i_1__0_n_0\,
      Q => \s_rx_bit_counter_reg_n_0_[1]\,
      R => '0'
    );
\s_rx_bit_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_rx_bit_counter[2]_i_1__0_n_0\,
      Q => \s_rx_bit_counter_reg_n_0_[2]\,
      R => '0'
    );
servo_enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_instruction_done,
      I1 => rx_instruction_reg(2),
      O => servo_enable
    );
\servo_position_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(0)
    );
\servo_position_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(1)
    );
\servo_position_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(2)
    );
\servo_position_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(3)
    );
\servo_position_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(4)
    );
\servo_position_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(5)
    );
\servo_position_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(6)
    );
\servo_position_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => \duty_cycle_value_reg_reg[0]\,
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      I3 => \threshold_value_reg[0]\,
      O => E(0)
    );
\servo_position_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(7),
      I1 => \servo_position_reg_reg[0]\,
      I2 => rx_instruction_done,
      O => \data_out_byte_rx_instruction_reg_reg[15]_1\(7)
    );
start_drive_mode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_instruction_done,
      I1 => rx_instruction_reg(0),
      O => start_drive_mode_0
    );
start_filtering_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE0000000000"
    )
        port map (
      I0 => start_filtering_reg,
      I1 => write_enable_input_bram,
      I2 => read_enable_input_bram,
      I3 => rx_instruction_reg(1),
      I4 => i_reset,
      I5 => rx_instruction_done,
      O => write_enable_input_bram_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_uart_tx is
  port (
    o_tx_serial_data : out STD_LOGIC;
    bram_output_addr : out STD_LOGIC;
    bram_input_addr0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    write_enable_output_bram : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    rx_tx_dv_flag : in STD_LOGIC;
    \s_data_byte_tx_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_uart_tx : entity is "uart_tx";
end telemetry_bot_top_level_controller_0_0_uart_tx;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_uart_tx is
  signal \FSM_sequential_Tx_UART_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Tx_UART_State[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Tx_UART_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Tx_UART_State[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Tx_UART_State[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Tx_UART_State[2]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal Tx_UART_State : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \Tx_UART_State__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bram_input_addr0\ : STD_LOGIC;
  signal \^bram_output_addr\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \^o_tx_serial_data\ : STD_LOGIC;
  signal o_tx_serial_data_i_1_n_0 : STD_LOGIC;
  signal o_tx_serial_data_i_3_n_0 : STD_LOGIC;
  signal o_tx_serial_data_i_4_n_0 : STD_LOGIC;
  signal o_tx_serial_data_reg_i_2_n_0 : STD_LOGIC;
  signal \s_baud_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_baud_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_data_byte_tx[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_data_byte_tx_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_tx_bit_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_tx_bit_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_tx_bit_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_tx_bit_counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_tx_bit_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_tx_bit_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_tx_bit_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal tx_num_counter_reg0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tx_num_counter_reg10_in : STD_LOGIC;
  signal \tx_num_counter_reg1__15\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__0_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__1_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_carry__2_n_3\ : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_1_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_2_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_3_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_4_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_5_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_6_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_7_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_i_8_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_n_0 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_n_1 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_n_2 : STD_LOGIC;
  signal tx_num_counter_reg1_carry_n_3 : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \tx_num_counter_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal NLW_tx_num_counter_reg1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_Tx_UART_State[2]_i_3\ : label is "soft_lutpair108";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Tx_UART_State_reg[0]\ : label is "idle:000,tx_start_bit:001,tx_serial_data:010,tx_done:100,tx_stop_bit:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Tx_UART_State_reg[1]\ : label is "idle:000,tx_start_bit:001,tx_serial_data:010,tx_done:100,tx_stop_bit:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Tx_UART_State_reg[2]\ : label is "idle:000,tx_start_bit:001,tx_serial_data:010,tx_done:100,tx_stop_bit:011";
  attribute SOFT_HLUTNM of \s_baud_counter[0]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_baud_counter[1]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_baud_counter[2]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_baud_counter[3]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_baud_counter[4]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_baud_counter[6]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_tx_bit_counter[2]_i_2\ : label is "soft_lutpair91";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of tx_num_counter_reg1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_num_counter_reg1_inferred__0/i__carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \tx_num_counter_reg[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[10]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[12]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[13]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[14]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[15]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[16]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[17]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[18]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[19]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[20]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[21]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[22]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[23]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[24]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[25]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[26]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[27]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[28]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[29]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[30]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[31]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tx_num_counter_reg[9]_i_1\ : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tx_num_counter_reg_reg[8]_i_2\ : label is 35;
begin
  Q(17 downto 0) <= \^q\(17 downto 0);
  bram_input_addr0 <= \^bram_input_addr0\;
  bram_output_addr <= \^bram_output_addr\;
  o_tx_serial_data <= \^o_tx_serial_data\;
\FSM_sequential_Tx_UART_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECECECCAAAAAAAA"
    )
        port map (
      I0 => \Tx_UART_State__0\(0),
      I1 => Tx_UART_State(0),
      I2 => Tx_UART_State(1),
      I3 => \^bram_output_addr\,
      I4 => \^bram_input_addr0\,
      I5 => Tx_UART_State(2),
      O => \FSM_sequential_Tx_UART_State[0]_i_1_n_0\
    );
\FSM_sequential_Tx_UART_State[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E4FF44"
    )
        port map (
      I0 => Tx_UART_State(1),
      I1 => rx_tx_dv_flag,
      I2 => \FSM_sequential_Tx_UART_State[0]_i_3_n_0\,
      I3 => Tx_UART_State(0),
      I4 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      I5 => Tx_UART_State(2),
      O => \Tx_UART_State__0\(0)
    );
\FSM_sequential_Tx_UART_State[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \s_tx_bit_counter_reg_n_0_[1]\,
      I1 => \s_tx_bit_counter_reg_n_0_[0]\,
      I2 => \s_tx_bit_counter_reg_n_0_[2]\,
      O => \FSM_sequential_Tx_UART_State[0]_i_3_n_0\
    );
\FSM_sequential_Tx_UART_State[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F078"
    )
        port map (
      I0 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      I1 => Tx_UART_State(0),
      I2 => Tx_UART_State(1),
      I3 => Tx_UART_State(2),
      O => \FSM_sequential_Tx_UART_State[1]_i_1_n_0\
    );
\FSM_sequential_Tx_UART_State[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFF80808080"
    )
        port map (
      I0 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      I1 => Tx_UART_State(0),
      I2 => Tx_UART_State(1),
      I3 => \^bram_output_addr\,
      I4 => \^bram_input_addr0\,
      I5 => Tx_UART_State(2),
      O => \FSM_sequential_Tx_UART_State[2]_i_1_n_0\
    );
\FSM_sequential_Tx_UART_State[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[7]\,
      I1 => \s_baud_counter_reg_n_0_[3]\,
      I2 => \s_baud_counter_reg_n_0_[4]\,
      I3 => \s_baud_counter_reg_n_0_[5]\,
      I4 => \s_baud_counter_reg_n_0_[6]\,
      I5 => \FSM_sequential_Tx_UART_State[2]_i_3_n_0\,
      O => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\
    );
\FSM_sequential_Tx_UART_State[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[2]\,
      I1 => \s_baud_counter_reg_n_0_[1]\,
      O => \FSM_sequential_Tx_UART_State[2]_i_3_n_0\
    );
\FSM_sequential_Tx_UART_State_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_sequential_Tx_UART_State[0]_i_1_n_0\,
      Q => Tx_UART_State(0),
      R => i_reset
    );
\FSM_sequential_Tx_UART_State_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_sequential_Tx_UART_State[1]_i_1_n_0\,
      Q => Tx_UART_State(1),
      R => i_reset
    );
\FSM_sequential_Tx_UART_State_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_sequential_Tx_UART_State[2]_i_1_n_0\,
      Q => Tx_UART_State(2),
      R => i_reset
    );
\bram_input_addr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => write_enable_output_bram,
      I1 => read_enable_output_bram,
      I2 => read_enable_input_bram,
      I3 => write_enable_input_bram,
      O => \^bram_input_addr0\
    );
\bram_output_addr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => read_enable_input_bram,
      I1 => write_enable_input_bram,
      I2 => read_enable_output_bram,
      I3 => write_enable_output_bram,
      O => \^bram_output_addr\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(13),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[23]\,
      I1 => \tx_num_counter_reg_reg_n_0_[22]\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[21]\,
      I1 => \tx_num_counter_reg_reg_n_0_[20]\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[19]\,
      I1 => \tx_num_counter_reg_reg_n_0_[18]\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(16),
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[31]\,
      I1 => \tx_num_counter_reg_reg_n_0_[30]\,
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[29]\,
      I1 => \tx_num_counter_reg_reg_n_0_[28]\,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[27]\,
      I1 => \tx_num_counter_reg_reg_n_0_[26]\,
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[25]\,
      I1 => \tx_num_counter_reg_reg_n_0_[24]\,
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \i__carry_i_7__2_n_0\
    );
o_tx_serial_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCB000000CB"
    )
        port map (
      I0 => o_tx_serial_data_reg_i_2_n_0,
      I1 => Tx_UART_State(1),
      I2 => Tx_UART_State(0),
      I3 => Tx_UART_State(2),
      I4 => i_reset,
      I5 => \^o_tx_serial_data\,
      O => o_tx_serial_data_i_1_n_0
    );
o_tx_serial_data_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_data_byte_tx_reg_n_0_[3]\,
      I1 => \s_data_byte_tx_reg_n_0_[2]\,
      I2 => \s_tx_bit_counter_reg_n_0_[1]\,
      I3 => \s_data_byte_tx_reg_n_0_[1]\,
      I4 => \s_tx_bit_counter_reg_n_0_[0]\,
      I5 => \s_data_byte_tx_reg_n_0_[0]\,
      O => o_tx_serial_data_i_3_n_0
    );
o_tx_serial_data_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \s_data_byte_tx_reg_n_0_[7]\,
      I1 => \s_data_byte_tx_reg_n_0_[6]\,
      I2 => \s_tx_bit_counter_reg_n_0_[1]\,
      I3 => \s_data_byte_tx_reg_n_0_[5]\,
      I4 => \s_tx_bit_counter_reg_n_0_[0]\,
      I5 => \s_data_byte_tx_reg_n_0_[4]\,
      O => o_tx_serial_data_i_4_n_0
    );
o_tx_serial_data_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_tx_serial_data_i_1_n_0,
      Q => \^o_tx_serial_data\,
      R => '0'
    );
o_tx_serial_data_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => o_tx_serial_data_i_3_n_0,
      I1 => o_tx_serial_data_i_4_n_0,
      O => o_tx_serial_data_reg_i_2_n_0,
      S => \s_tx_bit_counter_reg_n_0_[2]\
    );
\s_baud_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[0]\,
      O => \s_baud_counter[0]_i_1__0_n_0\
    );
\s_baud_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[1]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      O => \s_baud_counter[1]_i_1__0_n_0\
    );
\s_baud_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[2]\,
      I1 => \s_baud_counter_reg_n_0_[0]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      O => \s_baud_counter[2]_i_1__0_n_0\
    );
\s_baud_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[3]\,
      I1 => \s_baud_counter_reg_n_0_[2]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[0]\,
      O => \s_baud_counter[3]_i_1__1_n_0\
    );
\s_baud_counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[4]\,
      I1 => \s_baud_counter_reg_n_0_[3]\,
      I2 => \s_baud_counter_reg_n_0_[0]\,
      I3 => \s_baud_counter_reg_n_0_[1]\,
      I4 => \s_baud_counter_reg_n_0_[2]\,
      O => \s_baud_counter[4]_i_1__0_n_0\
    );
\s_baud_counter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[5]\,
      I1 => \s_baud_counter_reg_n_0_[4]\,
      I2 => \s_baud_counter_reg_n_0_[2]\,
      I3 => \s_baud_counter_reg_n_0_[1]\,
      I4 => \s_baud_counter_reg_n_0_[0]\,
      I5 => \s_baud_counter_reg_n_0_[3]\,
      O => \s_baud_counter[5]_i_1__0_n_0\
    );
\s_baud_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20008"
    )
        port map (
      I0 => \s_baud_counter[6]_i_2_n_0\,
      I1 => \s_baud_counter[7]_i_4__1_n_0\,
      I2 => Tx_UART_State(2),
      I3 => i_reset,
      I4 => \s_baud_counter_reg_n_0_[6]\,
      O => \s_baud_counter[6]_i_1_n_0\
    );
\s_baud_counter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      I1 => Tx_UART_State(0),
      I2 => Tx_UART_State(1),
      I3 => Tx_UART_State(2),
      O => \s_baud_counter[6]_i_2_n_0\
    );
\s_baud_counter[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110001"
    )
        port map (
      I0 => i_reset,
      I1 => Tx_UART_State(2),
      I2 => Tx_UART_State(1),
      I3 => Tx_UART_State(0),
      I4 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      O => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_UART_State(2),
      I1 => i_reset,
      O => \s_baud_counter[7]_i_2__0_n_0\
    );
\s_baud_counter[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[7]\,
      I1 => \s_baud_counter[7]_i_4__1_n_0\,
      I2 => \s_baud_counter_reg_n_0_[6]\,
      O => \s_baud_counter[7]_i_3__1_n_0\
    );
\s_baud_counter[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \s_baud_counter_reg_n_0_[4]\,
      I1 => \s_baud_counter_reg_n_0_[2]\,
      I2 => \s_baud_counter_reg_n_0_[1]\,
      I3 => \s_baud_counter_reg_n_0_[0]\,
      I4 => \s_baud_counter_reg_n_0_[3]\,
      I5 => \s_baud_counter_reg_n_0_[5]\,
      O => \s_baud_counter[7]_i_4__1_n_0\
    );
\s_baud_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[0]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[0]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[1]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[1]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[2]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[2]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[3]_i_1__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[3]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[4]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[4]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[5]_i_1__0_n_0\,
      Q => \s_baud_counter_reg_n_0_[5]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_baud_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_baud_counter[6]_i_1_n_0\,
      Q => \s_baud_counter_reg_n_0_[6]\,
      R => '0'
    );
\s_baud_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_baud_counter[7]_i_2__0_n_0\,
      D => \s_baud_counter[7]_i_3__1_n_0\,
      Q => \s_baud_counter_reg_n_0_[7]\,
      R => \s_baud_counter[7]_i_1__0_n_0\
    );
\s_data_byte_tx[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Tx_UART_State(0),
      I1 => Tx_UART_State(2),
      I2 => i_reset,
      I3 => Tx_UART_State(1),
      I4 => rx_tx_dv_flag,
      O => \s_data_byte_tx[7]_i_1_n_0\
    );
\s_data_byte_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(0),
      Q => \s_data_byte_tx_reg_n_0_[0]\,
      R => '0'
    );
\s_data_byte_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(1),
      Q => \s_data_byte_tx_reg_n_0_[1]\,
      R => '0'
    );
\s_data_byte_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(2),
      Q => \s_data_byte_tx_reg_n_0_[2]\,
      R => '0'
    );
\s_data_byte_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(3),
      Q => \s_data_byte_tx_reg_n_0_[3]\,
      R => '0'
    );
\s_data_byte_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(4),
      Q => \s_data_byte_tx_reg_n_0_[4]\,
      R => '0'
    );
\s_data_byte_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(5),
      Q => \s_data_byte_tx_reg_n_0_[5]\,
      R => '0'
    );
\s_data_byte_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(6),
      Q => \s_data_byte_tx_reg_n_0_[6]\,
      R => '0'
    );
\s_data_byte_tx_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \s_data_byte_tx[7]_i_1_n_0\,
      D => \s_data_byte_tx_reg[7]_0\(7),
      Q => \s_data_byte_tx_reg_n_0_[7]\,
      R => '0'
    );
\s_tx_bit_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE01000000"
    )
        port map (
      I0 => Tx_UART_State(0),
      I1 => Tx_UART_State(2),
      I2 => i_reset,
      I3 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      I4 => Tx_UART_State(1),
      I5 => \s_tx_bit_counter_reg_n_0_[0]\,
      O => \s_tx_bit_counter[0]_i_1_n_0\
    );
\s_tx_bit_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF4000"
    )
        port map (
      I0 => Tx_UART_State(2),
      I1 => \s_tx_bit_counter_reg_n_0_[0]\,
      I2 => Tx_UART_State(1),
      I3 => \s_tx_bit_counter[2]_i_2_n_0\,
      I4 => \s_tx_bit_counter_reg_n_0_[1]\,
      O => \s_tx_bit_counter[1]_i_1_n_0\
    );
\s_tx_bit_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFF20000000"
    )
        port map (
      I0 => Tx_UART_State(1),
      I1 => Tx_UART_State(2),
      I2 => \s_tx_bit_counter_reg_n_0_[1]\,
      I3 => \s_tx_bit_counter_reg_n_0_[0]\,
      I4 => \s_tx_bit_counter[2]_i_2_n_0\,
      I5 => \s_tx_bit_counter_reg_n_0_[2]\,
      O => \s_tx_bit_counter[2]_i_1_n_0\
    );
\s_tx_bit_counter[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => Tx_UART_State(0),
      I1 => Tx_UART_State(2),
      I2 => i_reset,
      I3 => \FSM_sequential_Tx_UART_State[2]_i_2_n_0\,
      I4 => Tx_UART_State(1),
      O => \s_tx_bit_counter[2]_i_2_n_0\
    );
\s_tx_bit_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_tx_bit_counter[0]_i_1_n_0\,
      Q => \s_tx_bit_counter_reg_n_0_[0]\,
      R => '0'
    );
\s_tx_bit_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_tx_bit_counter[1]_i_1_n_0\,
      Q => \s_tx_bit_counter_reg_n_0_[1]\,
      R => '0'
    );
\s_tx_bit_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_tx_bit_counter[2]_i_1_n_0\,
      Q => \s_tx_bit_counter_reg_n_0_[2]\,
      R => '0'
    );
tx_num_counter_reg1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tx_num_counter_reg1_carry_n_0,
      CO(2) => tx_num_counter_reg1_carry_n_1,
      CO(1) => tx_num_counter_reg1_carry_n_2,
      CO(0) => tx_num_counter_reg1_carry_n_3,
      CYINIT => '0',
      DI(3) => tx_num_counter_reg1_carry_i_1_n_0,
      DI(2) => tx_num_counter_reg1_carry_i_2_n_0,
      DI(1) => tx_num_counter_reg1_carry_i_3_n_0,
      DI(0) => tx_num_counter_reg1_carry_i_4_n_0,
      O(3 downto 0) => NLW_tx_num_counter_reg1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tx_num_counter_reg1_carry_i_5_n_0,
      S(2) => tx_num_counter_reg1_carry_i_6_n_0,
      S(1) => tx_num_counter_reg1_carry_i_7_n_0,
      S(0) => tx_num_counter_reg1_carry_i_8_n_0
    );
\tx_num_counter_reg1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tx_num_counter_reg1_carry_n_0,
      CO(3) => \tx_num_counter_reg1_carry__0_n_0\,
      CO(2) => \tx_num_counter_reg1_carry__0_n_1\,
      CO(1) => \tx_num_counter_reg1_carry__0_n_2\,
      CO(0) => \tx_num_counter_reg1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \tx_num_counter_reg1_carry__0_i_1_n_0\,
      DI(2) => \tx_num_counter_reg1_carry__0_i_2_n_0\,
      DI(1) => \tx_num_counter_reg1_carry__0_i_3_n_0\,
      DI(0) => \tx_num_counter_reg1_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_tx_num_counter_reg1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tx_num_counter_reg1_carry__0_i_5_n_0\,
      S(2) => \tx_num_counter_reg1_carry__0_i_6_n_0\,
      S(1) => \tx_num_counter_reg1_carry__0_i_7_n_0\,
      S(0) => \tx_num_counter_reg1_carry__0_i_8_n_0\
    );
\tx_num_counter_reg1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \tx_num_counter_reg1_carry__0_i_1_n_0\
    );
\tx_num_counter_reg1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \tx_num_counter_reg1_carry__0_i_2_n_0\
    );
\tx_num_counter_reg1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \tx_num_counter_reg1_carry__0_i_3_n_0\
    );
\tx_num_counter_reg1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \tx_num_counter_reg1_carry__0_i_4_n_0\
    );
\tx_num_counter_reg1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(14),
      O => \tx_num_counter_reg1_carry__0_i_5_n_0\
    );
\tx_num_counter_reg1_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(12),
      O => \tx_num_counter_reg1_carry__0_i_6_n_0\
    );
\tx_num_counter_reg1_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      O => \tx_num_counter_reg1_carry__0_i_7_n_0\
    );
\tx_num_counter_reg1_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \tx_num_counter_reg1_carry__0_i_8_n_0\
    );
\tx_num_counter_reg1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg1_carry__0_n_0\,
      CO(3) => \tx_num_counter_reg1_carry__1_n_0\,
      CO(2) => \tx_num_counter_reg1_carry__1_n_1\,
      CO(1) => \tx_num_counter_reg1_carry__1_n_2\,
      CO(0) => \tx_num_counter_reg1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tx_num_counter_reg1_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_tx_num_counter_reg1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tx_num_counter_reg1_carry__1_i_2_n_0\,
      S(2) => \tx_num_counter_reg1_carry__1_i_3_n_0\,
      S(1) => \tx_num_counter_reg1_carry__1_i_4_n_0\,
      S(0) => \tx_num_counter_reg1_carry__1_i_5_n_0\
    );
\tx_num_counter_reg1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      O => \tx_num_counter_reg1_carry__1_i_1_n_0\
    );
\tx_num_counter_reg1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[23]\,
      I1 => \tx_num_counter_reg_reg_n_0_[22]\,
      O => \tx_num_counter_reg1_carry__1_i_2_n_0\
    );
\tx_num_counter_reg1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[21]\,
      I1 => \tx_num_counter_reg_reg_n_0_[20]\,
      O => \tx_num_counter_reg1_carry__1_i_3_n_0\
    );
\tx_num_counter_reg1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[19]\,
      I1 => \tx_num_counter_reg_reg_n_0_[18]\,
      O => \tx_num_counter_reg1_carry__1_i_4_n_0\
    );
\tx_num_counter_reg1_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(16),
      O => \tx_num_counter_reg1_carry__1_i_5_n_0\
    );
\tx_num_counter_reg1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg1_carry__1_n_0\,
      CO(3) => \tx_num_counter_reg1__15\,
      CO(2) => \tx_num_counter_reg1_carry__2_n_1\,
      CO(1) => \tx_num_counter_reg1_carry__2_n_2\,
      CO(0) => \tx_num_counter_reg1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tx_num_counter_reg_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tx_num_counter_reg1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tx_num_counter_reg1_carry__2_i_1_n_0\,
      S(2) => \tx_num_counter_reg1_carry__2_i_2_n_0\,
      S(1) => \tx_num_counter_reg1_carry__2_i_3_n_0\,
      S(0) => \tx_num_counter_reg1_carry__2_i_4_n_0\
    );
\tx_num_counter_reg1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[31]\,
      I1 => \tx_num_counter_reg_reg_n_0_[30]\,
      O => \tx_num_counter_reg1_carry__2_i_1_n_0\
    );
\tx_num_counter_reg1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[29]\,
      I1 => \tx_num_counter_reg_reg_n_0_[28]\,
      O => \tx_num_counter_reg1_carry__2_i_2_n_0\
    );
\tx_num_counter_reg1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[27]\,
      I1 => \tx_num_counter_reg_reg_n_0_[26]\,
      O => \tx_num_counter_reg1_carry__2_i_3_n_0\
    );
\tx_num_counter_reg1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_num_counter_reg_reg_n_0_[25]\,
      I1 => \tx_num_counter_reg_reg_n_0_[24]\,
      O => \tx_num_counter_reg1_carry__2_i_4_n_0\
    );
tx_num_counter_reg1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => tx_num_counter_reg1_carry_i_1_n_0
    );
tx_num_counter_reg1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => tx_num_counter_reg1_carry_i_2_n_0
    );
tx_num_counter_reg1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => tx_num_counter_reg1_carry_i_3_n_0
    );
tx_num_counter_reg1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => tx_num_counter_reg1_carry_i_4_n_0
    );
tx_num_counter_reg1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => tx_num_counter_reg1_carry_i_5_n_0
    );
tx_num_counter_reg1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => tx_num_counter_reg1_carry_i_6_n_0
    );
tx_num_counter_reg1_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => tx_num_counter_reg1_carry_i_7_n_0
    );
tx_num_counter_reg1_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => tx_num_counter_reg1_carry_i_8_n_0
    );
\tx_num_counter_reg1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_num_counter_reg1_inferred__0/i__carry_n_0\,
      CO(2) => \tx_num_counter_reg1_inferred__0/i__carry_n_1\,
      CO(1) => \tx_num_counter_reg1_inferred__0/i__carry_n_2\,
      CO(0) => \tx_num_counter_reg1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__2_n_0\,
      DI(2) => \i__carry_i_2__1_n_0\,
      DI(1) => '0',
      DI(0) => \i__carry_i_3__1_n_0\,
      O(3 downto 0) => \NLW_tx_num_counter_reg1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_4__1_n_0\,
      S(2) => \i__carry_i_5__0_n_0\,
      S(1) => \i__carry_i_6__2_n_0\,
      S(0) => \i__carry_i_7__2_n_0\
    );
\tx_num_counter_reg1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg1_inferred__0/i__carry_n_0\,
      CO(3) => \tx_num_counter_reg1_inferred__0/i__carry__0_n_0\,
      CO(2) => \tx_num_counter_reg1_inferred__0/i__carry__0_n_1\,
      CO(1) => \tx_num_counter_reg1_inferred__0/i__carry__0_n_2\,
      CO(0) => \tx_num_counter_reg1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__1_n_0\,
      DI(2) => \i__carry__0_i_2__1_n_0\,
      DI(1) => '0',
      DI(0) => \i__carry__0_i_3__1_n_0\,
      O(3 downto 0) => \NLW_tx_num_counter_reg1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_4__1_n_0\,
      S(2) => \i__carry__0_i_5__0_n_0\,
      S(1) => \i__carry__0_i_6__1_n_0\,
      S(0) => \i__carry__0_i_7__1_n_0\
    );
\tx_num_counter_reg1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg1_inferred__0/i__carry__0_n_0\,
      CO(3) => \tx_num_counter_reg1_inferred__0/i__carry__1_n_0\,
      CO(2) => \tx_num_counter_reg1_inferred__0/i__carry__1_n_1\,
      CO(1) => \tx_num_counter_reg1_inferred__0/i__carry__1_n_2\,
      CO(0) => \tx_num_counter_reg1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry__1_i_1__1_n_0\,
      O(3 downto 0) => \NLW_tx_num_counter_reg1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_2__1_n_0\,
      S(2) => \i__carry__1_i_3__1_n_0\,
      S(1) => \i__carry__1_i_4__1_n_0\,
      S(0) => \i__carry__1_i_5__0_n_0\
    );
\tx_num_counter_reg1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg1_inferred__0/i__carry__1_n_0\,
      CO(3) => tx_num_counter_reg10_in,
      CO(2) => \tx_num_counter_reg1_inferred__0/i__carry__2_n_1\,
      CO(1) => \tx_num_counter_reg1_inferred__0/i__carry__2_n_2\,
      CO(0) => \tx_num_counter_reg1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \tx_num_counter_reg_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tx_num_counter_reg1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1__1_n_0\,
      S(2) => \i__carry__2_i_2__1_n_0\,
      S(1) => \i__carry__2_i_3__1_n_0\,
      S(0) => \i__carry__2_i_4__1_n_0\
    );
\tx_num_counter_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[0]_i_1_n_0\
    );
\tx_num_counter_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(10),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[10]_i_1_n_0\
    );
\tx_num_counter_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(11),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[11]_i_1_n_0\
    );
\tx_num_counter_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(12),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[12]_i_1_n_0\
    );
\tx_num_counter_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(13),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[13]_i_1_n_0\
    );
\tx_num_counter_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(14),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[14]_i_1_n_0\
    );
\tx_num_counter_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(15),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[15]_i_1_n_0\
    );
\tx_num_counter_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(16),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[16]_i_1_n_0\
    );
\tx_num_counter_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(17),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[17]_i_1_n_0\
    );
\tx_num_counter_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(18),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[18]_i_1_n_0\
    );
\tx_num_counter_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(19),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[19]_i_1_n_0\
    );
\tx_num_counter_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(1),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[1]_i_1_n_0\
    );
\tx_num_counter_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(20),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[20]_i_1_n_0\
    );
\tx_num_counter_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(21),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[21]_i_1_n_0\
    );
\tx_num_counter_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(22),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[22]_i_1_n_0\
    );
\tx_num_counter_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(23),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[23]_i_1_n_0\
    );
\tx_num_counter_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(24),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[24]_i_1_n_0\
    );
\tx_num_counter_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(25),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[25]_i_1_n_0\
    );
\tx_num_counter_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(26),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[26]_i_1_n_0\
    );
\tx_num_counter_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(27),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[27]_i_1_n_0\
    );
\tx_num_counter_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(28),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[28]_i_1_n_0\
    );
\tx_num_counter_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(29),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[29]_i_1_n_0\
    );
\tx_num_counter_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(2),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[2]_i_1_n_0\
    );
\tx_num_counter_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(30),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[30]_i_1_n_0\
    );
\tx_num_counter_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => Tx_UART_State(0),
      I1 => Tx_UART_State(1),
      I2 => \^bram_output_addr\,
      I3 => \^bram_input_addr0\,
      I4 => Tx_UART_State(2),
      O => \tx_num_counter_reg[31]_i_1_n_0\
    );
\tx_num_counter_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(31),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[31]_i_2_n_0\
    );
\tx_num_counter_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(3),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[3]_i_1_n_0\
    );
\tx_num_counter_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(4),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[4]_i_1_n_0\
    );
\tx_num_counter_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(5),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[5]_i_1_n_0\
    );
\tx_num_counter_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(6),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[6]_i_1_n_0\
    );
\tx_num_counter_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(7),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[7]_i_1_n_0\
    );
\tx_num_counter_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(8),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[8]_i_1_n_0\
    );
\tx_num_counter_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => tx_num_counter_reg0(9),
      I1 => \tx_num_counter_reg1__15\,
      I2 => \^bram_input_addr0\,
      I3 => tx_num_counter_reg10_in,
      O => \tx_num_counter_reg[9]_i_1_n_0\
    );
\tx_num_counter_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      R => i_reset
    );
\tx_num_counter_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[10]_i_1_n_0\,
      Q => \^q\(10),
      R => i_reset
    );
\tx_num_counter_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[11]_i_1_n_0\,
      Q => \^q\(11),
      R => i_reset
    );
\tx_num_counter_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[12]_i_1_n_0\,
      Q => \^q\(12),
      R => i_reset
    );
\tx_num_counter_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[8]_i_2_n_0\,
      CO(3) => \tx_num_counter_reg_reg[12]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[12]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[12]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(12 downto 9),
      S(3 downto 0) => \^q\(12 downto 9)
    );
\tx_num_counter_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[13]_i_1_n_0\,
      Q => \^q\(13),
      R => i_reset
    );
\tx_num_counter_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[14]_i_1_n_0\,
      Q => \^q\(14),
      R => i_reset
    );
\tx_num_counter_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[15]_i_1_n_0\,
      Q => \^q\(15),
      R => i_reset
    );
\tx_num_counter_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[16]_i_1_n_0\,
      Q => \^q\(16),
      R => i_reset
    );
\tx_num_counter_reg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[12]_i_2_n_0\,
      CO(3) => \tx_num_counter_reg_reg[16]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[16]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[16]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(16 downto 13),
      S(3 downto 0) => \^q\(16 downto 13)
    );
\tx_num_counter_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[17]_i_1_n_0\,
      Q => \^q\(17),
      R => i_reset
    );
\tx_num_counter_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[18]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[18]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[19]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[19]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[1]_i_1_n_0\,
      Q => \^q\(1),
      R => i_reset
    );
\tx_num_counter_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[20]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[20]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[16]_i_2_n_0\,
      CO(3) => \tx_num_counter_reg_reg[20]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[20]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[20]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(20 downto 17),
      S(3) => \tx_num_counter_reg_reg_n_0_[20]\,
      S(2) => \tx_num_counter_reg_reg_n_0_[19]\,
      S(1) => \tx_num_counter_reg_reg_n_0_[18]\,
      S(0) => \^q\(17)
    );
\tx_num_counter_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[21]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[21]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[22]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[22]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[23]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[23]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[24]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[24]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[20]_i_2_n_0\,
      CO(3) => \tx_num_counter_reg_reg[24]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[24]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[24]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(24 downto 21),
      S(3) => \tx_num_counter_reg_reg_n_0_[24]\,
      S(2) => \tx_num_counter_reg_reg_n_0_[23]\,
      S(1) => \tx_num_counter_reg_reg_n_0_[22]\,
      S(0) => \tx_num_counter_reg_reg_n_0_[21]\
    );
\tx_num_counter_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[25]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[25]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[26]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[26]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[27]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[27]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[28]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[28]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[24]_i_2_n_0\,
      CO(3) => \tx_num_counter_reg_reg[28]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[28]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[28]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(28 downto 25),
      S(3) => \tx_num_counter_reg_reg_n_0_[28]\,
      S(2) => \tx_num_counter_reg_reg_n_0_[27]\,
      S(1) => \tx_num_counter_reg_reg_n_0_[26]\,
      S(0) => \tx_num_counter_reg_reg_n_0_[25]\
    );
\tx_num_counter_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[29]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[29]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[2]_i_1_n_0\,
      Q => \^q\(2),
      R => i_reset
    );
\tx_num_counter_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[30]_i_1_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[30]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[31]_i_2_n_0\,
      Q => \tx_num_counter_reg_reg_n_0_[31]\,
      R => i_reset
    );
\tx_num_counter_reg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_tx_num_counter_reg_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tx_num_counter_reg_reg[31]_i_3_n_2\,
      CO(0) => \tx_num_counter_reg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tx_num_counter_reg_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => tx_num_counter_reg0(31 downto 29),
      S(3) => '0',
      S(2) => \tx_num_counter_reg_reg_n_0_[31]\,
      S(1) => \tx_num_counter_reg_reg_n_0_[30]\,
      S(0) => \tx_num_counter_reg_reg_n_0_[29]\
    );
\tx_num_counter_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[3]_i_1_n_0\,
      Q => \^q\(3),
      R => i_reset
    );
\tx_num_counter_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[4]_i_1_n_0\,
      Q => \^q\(4),
      R => i_reset
    );
\tx_num_counter_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tx_num_counter_reg_reg[4]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[4]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[4]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(4 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\tx_num_counter_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[5]_i_1_n_0\,
      Q => \^q\(5),
      R => i_reset
    );
\tx_num_counter_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[6]_i_1_n_0\,
      Q => \^q\(6),
      R => i_reset
    );
\tx_num_counter_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[7]_i_1_n_0\,
      Q => \^q\(7),
      R => i_reset
    );
\tx_num_counter_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[8]_i_1_n_0\,
      Q => \^q\(8),
      R => i_reset
    );
\tx_num_counter_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tx_num_counter_reg_reg[4]_i_2_n_0\,
      CO(3) => \tx_num_counter_reg_reg[8]_i_2_n_0\,
      CO(2) => \tx_num_counter_reg_reg[8]_i_2_n_1\,
      CO(1) => \tx_num_counter_reg_reg[8]_i_2_n_2\,
      CO(0) => \tx_num_counter_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tx_num_counter_reg0(8 downto 5),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\tx_num_counter_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => \tx_num_counter_reg[31]_i_1_n_0\,
      D => \tx_num_counter_reg[9]_i_1_n_0\,
      Q => \^q\(9),
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_maxsonar_sensor is
  port (
    o_ssd_cat : out STD_LOGIC;
    o_ssd : out STD_LOGIC_VECTOR ( 6 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    sensor_pulse : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_maxsonar_sensor : entity is "maxsonar_sensor";
end telemetry_bot_top_level_controller_0_0_maxsonar_sensor;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_maxsonar_sensor is
  signal clear : STD_LOGIC;
  signal clock_divider_instance_n_1 : STD_LOGIC;
  signal clock_divider_instance_n_4 : STD_LOGIC;
  signal delay_2Hz : STD_LOGIC;
  signal \distance_nibble__3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inch_counter0_in : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal o_ssd_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \read_sensor_proc.inch_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.inch_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sensor_distance_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sensor_distance_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal sensor_pulse_previous : STD_LOGIC;
  signal sensor_pulse_previous_reg_n_0 : STD_LOGIC;
  signal ssd_cat_signal : STD_LOGIC;
  signal ssd_cat_signal_i_1_n_0 : STD_LOGIC;
  signal ssd_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ssd_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \ssd_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal ssd_counter_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ssd_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ssd_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal ssd_pulse : STD_LOGIC;
  signal sub_inch_counter : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sub_inch_counter1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \NLW_read_sensor_proc.inch_counter_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_read_sensor_proc.sub_inch_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ssd_counter_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ssd_counter_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_inch_counter1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_inch_counter1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_inch_counter1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_inch_counter1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_ssd[4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \o_ssd[6]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \o_ssd[6]_i_4\ : label is "soft_lutpair114";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.inch_counter_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.inch_counter_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[12]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[16]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[20]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[24]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[28]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[4]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \read_sensor_proc.sub_inch_counter_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \read_sensor_proc.sub_inch_counter_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sensor_distance_reg[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sensor_distance_reg[7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of ssd_cat_signal_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ssd_counter[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ssd_counter[31]_i_4\ : label is "soft_lutpair113";
  attribute ADDER_THRESHOLD of \ssd_counter_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ssd_counter_reg[8]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \sub_inch_counter1_inferred__0/i__carry\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sub_inch_counter1_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sub_inch_counter1_inferred__0/i__carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sub_inch_counter1_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sub_inch_counter1_inferred__0/i__carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sub_inch_counter1_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \sub_inch_counter1_inferred__0/i__carry__2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \sub_inch_counter1_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
clock_divider_instance: entity work.telemetry_bot_top_level_controller_0_0_clock_divider
     port map (
      E(0) => clock_divider_instance_n_1,
      delay_2Hz => delay_2Hz,
      i_clk => i_clk,
      i_reset => i_reset,
      sensor_pulse => sensor_pulse,
      sensor_pulse_0 => clock_divider_instance_n_4,
      sensor_pulse_previous => sensor_pulse_previous,
      sensor_pulse_previous_reg => sensor_pulse_previous_reg_n_0,
      sub_inch_counter => sub_inch_counter
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(14),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(15),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(10),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(11),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(9),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(8),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(14),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(15),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(13),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(12),
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(10),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(11),
      O => \i__carry__0_i_6__2_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(8),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(9),
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(23),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(22),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(21),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(20),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(19),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(18),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(17),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(16),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(31),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(30),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(29),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(28),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(27),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(26),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(25),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(24),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(7),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(6),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(2),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(3),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(0),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(6),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(7),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(5),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(4),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(2),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(3),
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(1),
      I1 => \read_sensor_proc.sub_inch_counter_reg\(0),
      O => \i__carry_i_7__1_n_0\
    );
\o_ssd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFFD5DAAAA"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \sensor_distance_reg_reg_n_0_[0]\,
      I2 => ssd_cat_signal,
      I3 => \sensor_distance_reg_reg_n_0_[4]\,
      I4 => \distance_nibble__3\(2),
      I5 => \distance_nibble__3\(1),
      O => o_ssd_0(0)
    );
\o_ssd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE6FAEAEAE6F6F6F"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \distance_nibble__3\(2),
      I2 => \distance_nibble__3\(0),
      I3 => \sensor_distance_reg_reg_n_0_[5]\,
      I4 => ssd_cat_signal,
      I5 => \sensor_distance_reg_reg_n_0_[1]\,
      O => o_ssd_0(1)
    );
\o_ssd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A80EFEAFFFF"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \sensor_distance_reg_reg_n_0_[5]\,
      I2 => ssd_cat_signal,
      I3 => \sensor_distance_reg_reg_n_0_[1]\,
      I4 => \distance_nibble__3\(2),
      I5 => \distance_nibble__3\(0),
      O => o_ssd_0(2)
    );
\o_ssd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333CCC3CDDDBBBDB"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \distance_nibble__3\(2),
      I2 => \sensor_distance_reg_reg_n_0_[1]\,
      I3 => ssd_cat_signal,
      I4 => \sensor_distance_reg_reg_n_0_[5]\,
      I5 => \distance_nibble__3\(0),
      O => o_ssd_0(3)
    );
\o_ssd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F677F7F7F676767"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \distance_nibble__3\(2),
      I2 => \distance_nibble__3\(1),
      I3 => \sensor_distance_reg_reg_n_0_[4]\,
      I4 => ssd_cat_signal,
      I5 => \sensor_distance_reg_reg_n_0_[0]\,
      O => o_ssd_0(4)
    );
\o_ssd[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sensor_distance_reg_reg_n_0_[5]\,
      I1 => ssd_cat_signal,
      I2 => \sensor_distance_reg_reg_n_0_[1]\,
      O => \distance_nibble__3\(1)
    );
\o_ssd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"494449997F777FFF"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \distance_nibble__3\(0),
      I2 => \sensor_distance_reg_reg_n_0_[5]\,
      I3 => ssd_cat_signal,
      I4 => \sensor_distance_reg_reg_n_0_[1]\,
      I5 => \distance_nibble__3\(2),
      O => o_ssd_0(5)
    );
\o_ssd[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD666D6FFFBBBFB"
    )
        port map (
      I0 => \distance_nibble__3\(3),
      I1 => \distance_nibble__3\(2),
      I2 => \sensor_distance_reg_reg_n_0_[1]\,
      I3 => ssd_cat_signal,
      I4 => \sensor_distance_reg_reg_n_0_[5]\,
      I5 => \distance_nibble__3\(0),
      O => o_ssd_0(6)
    );
\o_ssd[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sensor_distance_reg_reg_n_0_[7]\,
      I1 => ssd_cat_signal,
      I2 => \sensor_distance_reg_reg_n_0_[3]\,
      O => \distance_nibble__3\(3)
    );
\o_ssd[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sensor_distance_reg_reg_n_0_[6]\,
      I1 => ssd_cat_signal,
      I2 => \sensor_distance_reg_reg_n_0_[2]\,
      O => \distance_nibble__3\(2)
    );
\o_ssd[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sensor_distance_reg_reg_n_0_[4]\,
      I1 => ssd_cat_signal,
      I2 => \sensor_distance_reg_reg_n_0_[0]\,
      O => \distance_nibble__3\(0)
    );
o_ssd_cat_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => ssd_cat_signal,
      Q => o_ssd_cat,
      R => '0'
    );
\o_ssd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(0),
      Q => o_ssd(0),
      R => '0'
    );
\o_ssd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(1),
      Q => o_ssd(1),
      R => '0'
    );
\o_ssd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(2),
      Q => o_ssd(2),
      R => '0'
    );
\o_ssd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(3),
      Q => o_ssd(3),
      R => '0'
    );
\o_ssd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(4),
      Q => o_ssd(4),
      R => '0'
    );
\o_ssd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(5),
      Q => o_ssd(5),
      R => '0'
    );
\o_ssd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_ssd_0(6),
      Q => o_ssd(6),
      R => '0'
    );
\read_sensor_proc.inch_counter[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sensor_pulse,
      I1 => \sub_inch_counter1_inferred__0/i__carry__2_n_0\,
      O => \read_sensor_proc.inch_counter[0]_i_3_n_0\
    );
\read_sensor_proc.inch_counter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \sub_inch_counter1_inferred__0/i__carry__2_n_0\,
      I1 => sensor_pulse,
      I2 => \read_sensor_proc.inch_counter_reg\(0),
      O => \read_sensor_proc.inch_counter[0]_i_4_n_0\
    );
\read_sensor_proc.inch_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[0]_i_2_n_7\,
      Q => \read_sensor_proc.inch_counter_reg\(0),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_0\,
      CO(2) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_1\,
      CO(1) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_2\,
      CO(0) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \read_sensor_proc.inch_counter[0]_i_3_n_0\,
      O(3) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_4\,
      O(2) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_5\,
      O(1) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_6\,
      O(0) => \read_sensor_proc.inch_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => \read_sensor_proc.inch_counter_reg\(3 downto 1),
      S(0) => \read_sensor_proc.inch_counter[0]_i_4_n_0\
    );
\read_sensor_proc.inch_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[0]_i_2_n_6\,
      Q => \read_sensor_proc.inch_counter_reg\(1),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[0]_i_2_n_5\,
      Q => \read_sensor_proc.inch_counter_reg\(2),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[0]_i_2_n_4\,
      Q => \read_sensor_proc.inch_counter_reg\(3),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[4]_i_1_n_7\,
      Q => \read_sensor_proc.inch_counter_reg\(4),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.inch_counter_reg[0]_i_2_n_0\,
      CO(3) => \NLW_read_sensor_proc.inch_counter_reg[4]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_1\,
      CO(1) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_2\,
      CO(0) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_4\,
      O(2) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_5\,
      O(1) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_6\,
      O(0) => \read_sensor_proc.inch_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.inch_counter_reg\(7 downto 4)
    );
\read_sensor_proc.inch_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[4]_i_1_n_6\,
      Q => \read_sensor_proc.inch_counter_reg\(5),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[4]_i_1_n_5\,
      Q => \read_sensor_proc.inch_counter_reg\(6),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.inch_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sensor_pulse_previous,
      D => \read_sensor_proc.inch_counter_reg[4]_i_1_n_4\,
      Q => \read_sensor_proc.inch_counter_reg\(7),
      R => clock_divider_instance_n_1
    );
\read_sensor_proc.sub_inch_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBAAAAA"
    )
        port map (
      I0 => i_reset,
      I1 => \sub_inch_counter1_inferred__0/i__carry__2_n_0\,
      I2 => sensor_pulse,
      I3 => sensor_pulse_previous_reg_n_0,
      I4 => delay_2Hz,
      O => clear
    );
\read_sensor_proc.sub_inch_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_sensor_proc.sub_inch_counter_reg\(0),
      O => \read_sensor_proc.sub_inch_counter[0]_i_4_n_0\
    );
\read_sensor_proc.sub_inch_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(0),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_7\,
      S(3 downto 1) => \read_sensor_proc.sub_inch_counter_reg\(3 downto 1),
      S(0) => \read_sensor_proc.sub_inch_counter[0]_i_4_n_0\
    );
\read_sensor_proc.sub_inch_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(10),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(11),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(12),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_0\,
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(15 downto 12)
    );
\read_sensor_proc.sub_inch_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(13),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(14),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(15),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(16),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[12]_i_1_n_0\,
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(19 downto 16)
    );
\read_sensor_proc.sub_inch_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(17),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(18),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(19),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(1),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(20),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[16]_i_1_n_0\,
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(23 downto 20)
    );
\read_sensor_proc.sub_inch_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(21),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(22),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(23),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(24),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[20]_i_1_n_0\,
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(27 downto 24)
    );
\read_sensor_proc.sub_inch_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(25),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(26),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(27),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(28),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_read_sensor_proc.sub_inch_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(31 downto 28)
    );
\read_sensor_proc.sub_inch_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(29),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(2),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(30),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[28]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(31),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(3),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(4),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[0]_i_3_n_0\,
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(7 downto 4)
    );
\read_sensor_proc.sub_inch_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(5),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_5\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(6),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_4\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(7),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_7\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(8),
      R => clear
    );
\read_sensor_proc.sub_inch_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_sensor_proc.sub_inch_counter_reg[4]_i_1_n_0\,
      CO(3) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_0\,
      CO(2) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_1\,
      CO(1) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_2\,
      CO(0) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_4\,
      O(2) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_5\,
      O(1) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_6\,
      O(0) => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \read_sensor_proc.sub_inch_counter_reg\(11 downto 8)
    );
\read_sensor_proc.sub_inch_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => sub_inch_counter,
      D => \read_sensor_proc.sub_inch_counter_reg[8]_i_1_n_6\,
      Q => \read_sensor_proc.sub_inch_counter_reg\(9),
      R => clear
    );
\sensor_distance_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \read_sensor_proc.inch_counter_reg\(4),
      I1 => \read_sensor_proc.inch_counter_reg\(2),
      I2 => \read_sensor_proc.inch_counter_reg\(0),
      I3 => \in\(0),
      I4 => \read_sensor_proc.inch_counter_reg\(1),
      I5 => \read_sensor_proc.inch_counter_reg\(3),
      O => inch_counter0_in(4)
    );
\sensor_distance_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sensor_pulse,
      I1 => \sub_inch_counter1_inferred__0/i__carry__2_n_0\,
      O => \in\(0)
    );
\sensor_distance_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \read_sensor_proc.inch_counter_reg\(5),
      I1 => \sensor_distance_reg[7]_i_3_n_0\,
      I2 => \read_sensor_proc.inch_counter_reg\(4),
      O => inch_counter0_in(5)
    );
\sensor_distance_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \read_sensor_proc.inch_counter_reg\(6),
      I1 => \read_sensor_proc.inch_counter_reg\(4),
      I2 => \sensor_distance_reg[7]_i_3_n_0\,
      I3 => \read_sensor_proc.inch_counter_reg\(5),
      O => inch_counter0_in(6)
    );
\sensor_distance_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \read_sensor_proc.inch_counter_reg\(7),
      I1 => \read_sensor_proc.inch_counter_reg\(5),
      I2 => \sensor_distance_reg[7]_i_3_n_0\,
      I3 => \read_sensor_proc.inch_counter_reg\(4),
      I4 => \read_sensor_proc.inch_counter_reg\(6),
      O => inch_counter0_in(7)
    );
\sensor_distance_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \read_sensor_proc.inch_counter_reg\(3),
      I1 => \read_sensor_proc.inch_counter_reg\(1),
      I2 => sensor_pulse,
      I3 => \sub_inch_counter1_inferred__0/i__carry__2_n_0\,
      I4 => \read_sensor_proc.inch_counter_reg\(0),
      I5 => \read_sensor_proc.inch_counter_reg\(2),
      O => \sensor_distance_reg[7]_i_3_n_0\
    );
\sensor_distance_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => \read_sensor_proc.inch_counter_reg\(0),
      Q => \sensor_distance_reg_reg_n_0_[0]\,
      R => '0'
    );
\sensor_distance_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => \read_sensor_proc.inch_counter_reg\(1),
      Q => \sensor_distance_reg_reg_n_0_[1]\,
      R => '0'
    );
\sensor_distance_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => \read_sensor_proc.inch_counter_reg\(2),
      Q => \sensor_distance_reg_reg_n_0_[2]\,
      R => '0'
    );
\sensor_distance_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => \read_sensor_proc.inch_counter_reg\(3),
      Q => \sensor_distance_reg_reg_n_0_[3]\,
      R => '0'
    );
\sensor_distance_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => inch_counter0_in(4),
      Q => \sensor_distance_reg_reg_n_0_[4]\,
      R => '0'
    );
\sensor_distance_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => inch_counter0_in(5),
      Q => \sensor_distance_reg_reg_n_0_[5]\,
      R => '0'
    );
\sensor_distance_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => inch_counter0_in(6),
      Q => \sensor_distance_reg_reg_n_0_[6]\,
      R => '0'
    );
\sensor_distance_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => clock_divider_instance_n_1,
      D => inch_counter0_in(7),
      Q => \sensor_distance_reg_reg_n_0_[7]\,
      R => '0'
    );
sensor_pulse_previous_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => clock_divider_instance_n_4,
      Q => sensor_pulse_previous_reg_n_0,
      R => '0'
    );
ssd_cat_signal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ssd_pulse,
      I1 => ssd_cat_signal,
      O => ssd_cat_signal_i_1_n_0
    );
ssd_cat_signal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => ssd_cat_signal_i_1_n_0,
      Q => ssd_cat_signal,
      R => '0'
    );
\ssd_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ssd_counter(0),
      O => ssd_counter_1(0)
    );
\ssd_counter[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ssd_counter[31]_i_3_n_0\,
      I1 => \ssd_counter[31]_i_4_n_0\,
      I2 => \ssd_counter[31]_i_5_n_0\,
      I3 => \ssd_counter[31]_i_6_n_0\,
      O => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ssd_counter(21),
      I1 => ssd_counter(20),
      I2 => ssd_counter(23),
      I3 => ssd_counter(22),
      O => \ssd_counter[31]_i_10_n_0\
    );
\ssd_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => ssd_counter(11),
      I1 => ssd_counter(10),
      I2 => ssd_counter(8),
      I3 => ssd_counter(9),
      I4 => \ssd_counter[31]_i_7_n_0\,
      O => \ssd_counter[31]_i_3_n_0\
    );
\ssd_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => ssd_counter(2),
      I1 => ssd_counter(3),
      I2 => ssd_counter(0),
      I3 => ssd_counter(1),
      I4 => \ssd_counter[31]_i_8_n_0\,
      O => \ssd_counter[31]_i_4_n_0\
    );
\ssd_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ssd_counter(26),
      I1 => ssd_counter(27),
      I2 => ssd_counter(24),
      I3 => ssd_counter(25),
      I4 => \ssd_counter[31]_i_9_n_0\,
      O => \ssd_counter[31]_i_5_n_0\
    );
\ssd_counter[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => ssd_counter(18),
      I1 => ssd_counter(19),
      I2 => ssd_counter(17),
      I3 => ssd_counter(16),
      I4 => \ssd_counter[31]_i_10_n_0\,
      O => \ssd_counter[31]_i_6_n_0\
    );
\ssd_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => ssd_counter(13),
      I1 => ssd_counter(12),
      I2 => ssd_counter(15),
      I3 => ssd_counter(14),
      O => \ssd_counter[31]_i_7_n_0\
    );
\ssd_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ssd_counter(4),
      I1 => ssd_counter(5),
      I2 => ssd_counter(7),
      I3 => ssd_counter(6),
      O => \ssd_counter[31]_i_8_n_0\
    );
\ssd_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ssd_counter(29),
      I1 => ssd_counter(28),
      I2 => ssd_counter(31),
      I3 => ssd_counter(30),
      O => \ssd_counter[31]_i_9_n_0\
    );
\ssd_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => ssd_counter_1(0),
      Q => ssd_counter(0),
      R => '0'
    );
\ssd_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[12]_i_1_n_6\,
      Q => ssd_counter(10),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[12]_i_1_n_5\,
      Q => ssd_counter(11),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[12]_i_1_n_4\,
      Q => ssd_counter(12),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[8]_i_1_n_0\,
      CO(3) => \ssd_counter_reg[12]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[12]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[12]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[12]_i_1_n_4\,
      O(2) => \ssd_counter_reg[12]_i_1_n_5\,
      O(1) => \ssd_counter_reg[12]_i_1_n_6\,
      O(0) => \ssd_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(12 downto 9)
    );
\ssd_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[16]_i_1_n_7\,
      Q => ssd_counter(13),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[16]_i_1_n_6\,
      Q => ssd_counter(14),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[16]_i_1_n_5\,
      Q => ssd_counter(15),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[16]_i_1_n_4\,
      Q => ssd_counter(16),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[12]_i_1_n_0\,
      CO(3) => \ssd_counter_reg[16]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[16]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[16]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[16]_i_1_n_4\,
      O(2) => \ssd_counter_reg[16]_i_1_n_5\,
      O(1) => \ssd_counter_reg[16]_i_1_n_6\,
      O(0) => \ssd_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(16 downto 13)
    );
\ssd_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[20]_i_1_n_7\,
      Q => ssd_counter(17),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[20]_i_1_n_6\,
      Q => ssd_counter(18),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[20]_i_1_n_5\,
      Q => ssd_counter(19),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[4]_i_1_n_7\,
      Q => ssd_counter(1),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[20]_i_1_n_4\,
      Q => ssd_counter(20),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[16]_i_1_n_0\,
      CO(3) => \ssd_counter_reg[20]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[20]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[20]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[20]_i_1_n_4\,
      O(2) => \ssd_counter_reg[20]_i_1_n_5\,
      O(1) => \ssd_counter_reg[20]_i_1_n_6\,
      O(0) => \ssd_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(20 downto 17)
    );
\ssd_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[24]_i_1_n_7\,
      Q => ssd_counter(21),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[24]_i_1_n_6\,
      Q => ssd_counter(22),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[24]_i_1_n_5\,
      Q => ssd_counter(23),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[24]_i_1_n_4\,
      Q => ssd_counter(24),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[20]_i_1_n_0\,
      CO(3) => \ssd_counter_reg[24]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[24]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[24]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[24]_i_1_n_4\,
      O(2) => \ssd_counter_reg[24]_i_1_n_5\,
      O(1) => \ssd_counter_reg[24]_i_1_n_6\,
      O(0) => \ssd_counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(24 downto 21)
    );
\ssd_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[28]_i_1_n_7\,
      Q => ssd_counter(25),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[28]_i_1_n_6\,
      Q => ssd_counter(26),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[28]_i_1_n_5\,
      Q => ssd_counter(27),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[28]_i_1_n_4\,
      Q => ssd_counter(28),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[24]_i_1_n_0\,
      CO(3) => \ssd_counter_reg[28]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[28]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[28]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[28]_i_1_n_4\,
      O(2) => \ssd_counter_reg[28]_i_1_n_5\,
      O(1) => \ssd_counter_reg[28]_i_1_n_6\,
      O(0) => \ssd_counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(28 downto 25)
    );
\ssd_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[31]_i_2_n_7\,
      Q => ssd_counter(29),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[4]_i_1_n_6\,
      Q => ssd_counter(2),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[31]_i_2_n_6\,
      Q => ssd_counter(30),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[31]_i_2_n_5\,
      Q => ssd_counter(31),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_ssd_counter_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ssd_counter_reg[31]_i_2_n_2\,
      CO(0) => \ssd_counter_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ssd_counter_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => \ssd_counter_reg[31]_i_2_n_5\,
      O(1) => \ssd_counter_reg[31]_i_2_n_6\,
      O(0) => \ssd_counter_reg[31]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => ssd_counter(31 downto 29)
    );
\ssd_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[4]_i_1_n_5\,
      Q => ssd_counter(3),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[4]_i_1_n_4\,
      Q => ssd_counter(4),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ssd_counter_reg[4]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[4]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[4]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[4]_i_1_n_3\,
      CYINIT => ssd_counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[4]_i_1_n_4\,
      O(2) => \ssd_counter_reg[4]_i_1_n_5\,
      O(1) => \ssd_counter_reg[4]_i_1_n_6\,
      O(0) => \ssd_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(4 downto 1)
    );
\ssd_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[8]_i_1_n_7\,
      Q => ssd_counter(5),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[8]_i_1_n_6\,
      Q => ssd_counter(6),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[8]_i_1_n_5\,
      Q => ssd_counter(7),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[8]_i_1_n_4\,
      Q => ssd_counter(8),
      R => \ssd_counter[31]_i_1_n_0\
    );
\ssd_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ssd_counter_reg[4]_i_1_n_0\,
      CO(3) => \ssd_counter_reg[8]_i_1_n_0\,
      CO(2) => \ssd_counter_reg[8]_i_1_n_1\,
      CO(1) => \ssd_counter_reg[8]_i_1_n_2\,
      CO(0) => \ssd_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ssd_counter_reg[8]_i_1_n_4\,
      O(2) => \ssd_counter_reg[8]_i_1_n_5\,
      O(1) => \ssd_counter_reg[8]_i_1_n_6\,
      O(0) => \ssd_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => ssd_counter(8 downto 5)
    );
\ssd_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter_reg[12]_i_1_n_7\,
      Q => ssd_counter(9),
      R => \ssd_counter[31]_i_1_n_0\
    );
ssd_pulse_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \ssd_counter[31]_i_1_n_0\,
      Q => ssd_pulse,
      R => '0'
    );
\sub_inch_counter1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_inch_counter1_inferred__0/i__carry_n_0\,
      CO(2) => \sub_inch_counter1_inferred__0/i__carry_n_1\,
      CO(1) => \sub_inch_counter1_inferred__0/i__carry_n_2\,
      CO(0) => \sub_inch_counter1_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry_i_1__0_n_0\,
      DI(2) => '0',
      DI(1) => \i__carry_i_2__2_n_0\,
      DI(0) => \i__carry_i_3__0_n_0\,
      O(3 downto 0) => \NLW_sub_inch_counter1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_4_n_0\,
      S(2) => \i__carry_i_5__1_n_0\,
      S(1) => \i__carry_i_6__3_n_0\,
      S(0) => \i__carry_i_7__1_n_0\
    );
\sub_inch_counter1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_inch_counter1_inferred__0/i__carry_n_0\,
      CO(3) => \sub_inch_counter1_inferred__0/i__carry__0_n_0\,
      CO(2) => \sub_inch_counter1_inferred__0/i__carry__0_n_1\,
      CO(1) => \sub_inch_counter1_inferred__0/i__carry__0_n_2\,
      CO(0) => \sub_inch_counter1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => '0',
      DI(1) => \i__carry__0_i_2__2_n_0\,
      DI(0) => \i__carry__0_i_3__0_n_0\,
      O(3 downto 0) => \NLW_sub_inch_counter1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_4_n_0\,
      S(2) => \i__carry__0_i_5__1_n_0\,
      S(1) => \i__carry__0_i_6__2_n_0\,
      S(0) => \i__carry__0_i_7__0_n_0\
    );
\sub_inch_counter1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_inch_counter1_inferred__0/i__carry__0_n_0\,
      CO(3) => \sub_inch_counter1_inferred__0/i__carry__1_n_0\,
      CO(2) => \sub_inch_counter1_inferred__0/i__carry__1_n_1\,
      CO(1) => \sub_inch_counter1_inferred__0/i__carry__1_n_2\,
      CO(0) => \sub_inch_counter1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sub_inch_counter1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\sub_inch_counter1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_inch_counter1_inferred__0/i__carry__1_n_0\,
      CO(3) => \sub_inch_counter1_inferred__0/i__carry__2_n_0\,
      CO(2) => \sub_inch_counter1_inferred__0/i__carry__2_n_1\,
      CO(1) => \sub_inch_counter1_inferred__0/i__carry__2_n_2\,
      CO(0) => \sub_inch_counter1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \read_sensor_proc.sub_inch_counter_reg\(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_sub_inch_counter1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_top_level_filter_fsm is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    i_reset : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    output_d1_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_f_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \start_filtering_reg__0\ : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    write_enable_output_bram : in STD_LOGIC;
    \bram2_d_mux_reg[7]_i_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bram1_a_mux_reg[17]_i_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \bram2_a_mux_reg[17]_i_1\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_top_level_filter_fsm : entity is "top_level_filter_fsm";
end telemetry_bot_top_level_controller_0_0_top_level_filter_fsm;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_top_level_filter_fsm is
  signal AVE_FILTER_n_8 : STD_LOGIC;
  signal BRAM1_n_0 : STD_LOGIC;
  signal BRAM1_n_11 : STD_LOGIC;
  signal BRAM1_n_12 : STD_LOGIC;
  signal BRAM1_n_13 : STD_LOGIC;
  signal BRAM1_n_14 : STD_LOGIC;
  signal BRAM1_n_15 : STD_LOGIC;
  signal BRAM1_n_16 : STD_LOGIC;
  signal BRAM1_n_17 : STD_LOGIC;
  signal BRAM1_n_18 : STD_LOGIC;
  signal BRAM1_n_27 : STD_LOGIC;
  signal BRAM1_n_28 : STD_LOGIC;
  signal BRAM1_n_29 : STD_LOGIC;
  signal BRAM1_n_30 : STD_LOGIC;
  signal BRAM1_n_31 : STD_LOGIC;
  signal BRAM1_n_32 : STD_LOGIC;
  signal BRAM1_n_33 : STD_LOGIC;
  signal BRAM1_n_34 : STD_LOGIC;
  signal BRAM1_n_35 : STD_LOGIC;
  signal BRAM1_n_36 : STD_LOGIC;
  signal BRAM1_n_37 : STD_LOGIC;
  signal BRAM1_n_38 : STD_LOGIC;
  signal BRAM1_n_39 : STD_LOGIC;
  signal BRAM1_n_40 : STD_LOGIC;
  signal BRAM1_n_41 : STD_LOGIC;
  signal BRAM1_n_42 : STD_LOGIC;
  signal \FSM_onehot_f_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_f_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_f_state_reg_n_0_[5]\ : STD_LOGIC;
  signal INV_FILTER_n_1 : STD_LOGIC;
  signal INV_FILTER_n_10 : STD_LOGIC;
  signal INV_FILTER_n_100 : STD_LOGIC;
  signal INV_FILTER_n_101 : STD_LOGIC;
  signal INV_FILTER_n_102 : STD_LOGIC;
  signal INV_FILTER_n_103 : STD_LOGIC;
  signal INV_FILTER_n_104 : STD_LOGIC;
  signal INV_FILTER_n_105 : STD_LOGIC;
  signal INV_FILTER_n_106 : STD_LOGIC;
  signal INV_FILTER_n_107 : STD_LOGIC;
  signal INV_FILTER_n_108 : STD_LOGIC;
  signal INV_FILTER_n_11 : STD_LOGIC;
  signal INV_FILTER_n_12 : STD_LOGIC;
  signal INV_FILTER_n_13 : STD_LOGIC;
  signal INV_FILTER_n_14 : STD_LOGIC;
  signal INV_FILTER_n_15 : STD_LOGIC;
  signal INV_FILTER_n_16 : STD_LOGIC;
  signal INV_FILTER_n_17 : STD_LOGIC;
  signal INV_FILTER_n_18 : STD_LOGIC;
  signal INV_FILTER_n_19 : STD_LOGIC;
  signal INV_FILTER_n_2 : STD_LOGIC;
  signal INV_FILTER_n_20 : STD_LOGIC;
  signal INV_FILTER_n_21 : STD_LOGIC;
  signal INV_FILTER_n_22 : STD_LOGIC;
  signal INV_FILTER_n_23 : STD_LOGIC;
  signal INV_FILTER_n_24 : STD_LOGIC;
  signal INV_FILTER_n_25 : STD_LOGIC;
  signal INV_FILTER_n_26 : STD_LOGIC;
  signal INV_FILTER_n_27 : STD_LOGIC;
  signal INV_FILTER_n_28 : STD_LOGIC;
  signal INV_FILTER_n_29 : STD_LOGIC;
  signal INV_FILTER_n_3 : STD_LOGIC;
  signal INV_FILTER_n_30 : STD_LOGIC;
  signal INV_FILTER_n_31 : STD_LOGIC;
  signal INV_FILTER_n_32 : STD_LOGIC;
  signal INV_FILTER_n_33 : STD_LOGIC;
  signal INV_FILTER_n_34 : STD_LOGIC;
  signal INV_FILTER_n_35 : STD_LOGIC;
  signal INV_FILTER_n_36 : STD_LOGIC;
  signal INV_FILTER_n_37 : STD_LOGIC;
  signal INV_FILTER_n_38 : STD_LOGIC;
  signal INV_FILTER_n_39 : STD_LOGIC;
  signal INV_FILTER_n_4 : STD_LOGIC;
  signal INV_FILTER_n_40 : STD_LOGIC;
  signal INV_FILTER_n_41 : STD_LOGIC;
  signal INV_FILTER_n_42 : STD_LOGIC;
  signal INV_FILTER_n_43 : STD_LOGIC;
  signal INV_FILTER_n_44 : STD_LOGIC;
  signal INV_FILTER_n_45 : STD_LOGIC;
  signal INV_FILTER_n_46 : STD_LOGIC;
  signal INV_FILTER_n_47 : STD_LOGIC;
  signal INV_FILTER_n_48 : STD_LOGIC;
  signal INV_FILTER_n_49 : STD_LOGIC;
  signal INV_FILTER_n_5 : STD_LOGIC;
  signal INV_FILTER_n_50 : STD_LOGIC;
  signal INV_FILTER_n_51 : STD_LOGIC;
  signal INV_FILTER_n_52 : STD_LOGIC;
  signal INV_FILTER_n_53 : STD_LOGIC;
  signal INV_FILTER_n_54 : STD_LOGIC;
  signal INV_FILTER_n_55 : STD_LOGIC;
  signal INV_FILTER_n_56 : STD_LOGIC;
  signal INV_FILTER_n_57 : STD_LOGIC;
  signal INV_FILTER_n_58 : STD_LOGIC;
  signal INV_FILTER_n_59 : STD_LOGIC;
  signal INV_FILTER_n_6 : STD_LOGIC;
  signal INV_FILTER_n_60 : STD_LOGIC;
  signal INV_FILTER_n_61 : STD_LOGIC;
  signal INV_FILTER_n_62 : STD_LOGIC;
  signal INV_FILTER_n_63 : STD_LOGIC;
  signal INV_FILTER_n_64 : STD_LOGIC;
  signal INV_FILTER_n_65 : STD_LOGIC;
  signal INV_FILTER_n_66 : STD_LOGIC;
  signal INV_FILTER_n_67 : STD_LOGIC;
  signal INV_FILTER_n_68 : STD_LOGIC;
  signal INV_FILTER_n_69 : STD_LOGIC;
  signal INV_FILTER_n_7 : STD_LOGIC;
  signal INV_FILTER_n_70 : STD_LOGIC;
  signal INV_FILTER_n_71 : STD_LOGIC;
  signal INV_FILTER_n_72 : STD_LOGIC;
  signal INV_FILTER_n_73 : STD_LOGIC;
  signal INV_FILTER_n_74 : STD_LOGIC;
  signal INV_FILTER_n_75 : STD_LOGIC;
  signal INV_FILTER_n_76 : STD_LOGIC;
  signal INV_FILTER_n_77 : STD_LOGIC;
  signal INV_FILTER_n_78 : STD_LOGIC;
  signal INV_FILTER_n_79 : STD_LOGIC;
  signal INV_FILTER_n_8 : STD_LOGIC;
  signal INV_FILTER_n_80 : STD_LOGIC;
  signal INV_FILTER_n_81 : STD_LOGIC;
  signal INV_FILTER_n_82 : STD_LOGIC;
  signal INV_FILTER_n_83 : STD_LOGIC;
  signal INV_FILTER_n_84 : STD_LOGIC;
  signal INV_FILTER_n_85 : STD_LOGIC;
  signal INV_FILTER_n_86 : STD_LOGIC;
  signal INV_FILTER_n_87 : STD_LOGIC;
  signal INV_FILTER_n_88 : STD_LOGIC;
  signal INV_FILTER_n_89 : STD_LOGIC;
  signal INV_FILTER_n_9 : STD_LOGIC;
  signal INV_FILTER_n_90 : STD_LOGIC;
  signal INV_FILTER_n_91 : STD_LOGIC;
  signal INV_FILTER_n_92 : STD_LOGIC;
  signal INV_FILTER_n_93 : STD_LOGIC;
  signal INV_FILTER_n_94 : STD_LOGIC;
  signal INV_FILTER_n_95 : STD_LOGIC;
  signal INV_FILTER_n_96 : STD_LOGIC;
  signal INV_FILTER_n_97 : STD_LOGIC;
  signal INV_FILTER_n_98 : STD_LOGIC;
  signal INV_FILTER_n_99 : STD_LOGIC;
  signal LAP_FILTER_n_0 : STD_LOGIC;
  signal LAP_FILTER_n_1 : STD_LOGIC;
  signal LAP_FILTER_n_10 : STD_LOGIC;
  signal LAP_FILTER_n_11 : STD_LOGIC;
  signal LAP_FILTER_n_12 : STD_LOGIC;
  signal LAP_FILTER_n_13 : STD_LOGIC;
  signal LAP_FILTER_n_14 : STD_LOGIC;
  signal LAP_FILTER_n_15 : STD_LOGIC;
  signal LAP_FILTER_n_16 : STD_LOGIC;
  signal LAP_FILTER_n_17 : STD_LOGIC;
  signal LAP_FILTER_n_18 : STD_LOGIC;
  signal LAP_FILTER_n_19 : STD_LOGIC;
  signal LAP_FILTER_n_20 : STD_LOGIC;
  signal LAP_FILTER_n_21 : STD_LOGIC;
  signal LAP_FILTER_n_22 : STD_LOGIC;
  signal LAP_FILTER_n_23 : STD_LOGIC;
  signal LAP_FILTER_n_24 : STD_LOGIC;
  signal LAP_FILTER_n_25 : STD_LOGIC;
  signal LAP_FILTER_n_26 : STD_LOGIC;
  signal LAP_FILTER_n_27 : STD_LOGIC;
  signal LAP_FILTER_n_28 : STD_LOGIC;
  signal LAP_FILTER_n_29 : STD_LOGIC;
  signal LAP_FILTER_n_30 : STD_LOGIC;
  signal LAP_FILTER_n_31 : STD_LOGIC;
  signal LAP_FILTER_n_32 : STD_LOGIC;
  signal LAP_FILTER_n_33 : STD_LOGIC;
  signal LAP_FILTER_n_34 : STD_LOGIC;
  signal LAP_FILTER_n_35 : STD_LOGIC;
  signal LAP_FILTER_n_36 : STD_LOGIC;
  signal LAP_FILTER_n_37 : STD_LOGIC;
  signal LAP_FILTER_n_38 : STD_LOGIC;
  signal LAP_FILTER_n_39 : STD_LOGIC;
  signal LAP_FILTER_n_40 : STD_LOGIC;
  signal LAP_FILTER_n_41 : STD_LOGIC;
  signal LAP_FILTER_n_42 : STD_LOGIC;
  signal LAP_FILTER_n_43 : STD_LOGIC;
  signal LAP_FILTER_n_44 : STD_LOGIC;
  signal LAP_FILTER_n_45 : STD_LOGIC;
  signal LAP_FILTER_n_46 : STD_LOGIC;
  signal LAP_FILTER_n_47 : STD_LOGIC;
  signal LAP_FILTER_n_48 : STD_LOGIC;
  signal LAP_FILTER_n_49 : STD_LOGIC;
  signal LAP_FILTER_n_50 : STD_LOGIC;
  signal LAP_FILTER_n_51 : STD_LOGIC;
  signal LAP_FILTER_n_52 : STD_LOGIC;
  signal LAP_FILTER_n_8 : STD_LOGIC;
  signal LAP_FILTER_n_9 : STD_LOGIC;
  signal RESIZE : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal THR_FILTER_n_0 : STD_LOGIC;
  signal THR_FILTER_n_1 : STD_LOGIC;
  signal THR_FILTER_n_10 : STD_LOGIC;
  signal THR_FILTER_n_11 : STD_LOGIC;
  signal THR_FILTER_n_12 : STD_LOGIC;
  signal THR_FILTER_n_13 : STD_LOGIC;
  signal THR_FILTER_n_14 : STD_LOGIC;
  signal THR_FILTER_n_15 : STD_LOGIC;
  signal THR_FILTER_n_16 : STD_LOGIC;
  signal THR_FILTER_n_17 : STD_LOGIC;
  signal THR_FILTER_n_18 : STD_LOGIC;
  signal THR_FILTER_n_19 : STD_LOGIC;
  signal THR_FILTER_n_2 : STD_LOGIC;
  signal THR_FILTER_n_20 : STD_LOGIC;
  signal THR_FILTER_n_21 : STD_LOGIC;
  signal THR_FILTER_n_22 : STD_LOGIC;
  signal THR_FILTER_n_23 : STD_LOGIC;
  signal THR_FILTER_n_24 : STD_LOGIC;
  signal THR_FILTER_n_25 : STD_LOGIC;
  signal THR_FILTER_n_26 : STD_LOGIC;
  signal THR_FILTER_n_27 : STD_LOGIC;
  signal THR_FILTER_n_28 : STD_LOGIC;
  signal THR_FILTER_n_29 : STD_LOGIC;
  signal THR_FILTER_n_3 : STD_LOGIC;
  signal THR_FILTER_n_30 : STD_LOGIC;
  signal THR_FILTER_n_31 : STD_LOGIC;
  signal THR_FILTER_n_32 : STD_LOGIC;
  signal THR_FILTER_n_33 : STD_LOGIC;
  signal THR_FILTER_n_34 : STD_LOGIC;
  signal THR_FILTER_n_35 : STD_LOGIC;
  signal THR_FILTER_n_36 : STD_LOGIC;
  signal THR_FILTER_n_37 : STD_LOGIC;
  signal THR_FILTER_n_4 : STD_LOGIC;
  signal THR_FILTER_n_5 : STD_LOGIC;
  signal THR_FILTER_n_6 : STD_LOGIC;
  signal THR_FILTER_n_7 : STD_LOGIC;
  signal THR_FILTER_n_8 : STD_LOGIC;
  signal THR_FILTER_n_9 : STD_LOGIC;
  signal accu_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal avg_ena : STD_LOGIC;
  signal avg_ena_i_1_n_0 : STD_LOGIC;
  signal bram1_a_mux : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \bram1_a_mux_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \bram1_a_mux_reg[9]_rep_n_0\ : STD_LOGIC;
  signal bram1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bram2_a_mux : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \bram2_a_mux_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \bram2_a_mux_reg[9]_rep_n_0\ : STD_LOGIC;
  signal bram2_d_mux : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bram2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ena : STD_LOGIC;
  signal inv_done : STD_LOGIC;
  signal inv_ena : STD_LOGIC;
  signal inv_ena_i_1_n_0 : STD_LOGIC;
  signal inv_ena_reg_n_0 : STD_LOGIC;
  signal lap_done : STD_LOGIC;
  signal lap_ena : STD_LOGIC;
  signal lap_ena_i_1_n_0 : STD_LOGIC;
  signal lap_ena_reg_n_0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \p_1_in__0__0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \p_1_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixel_result0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rea1_fsm_i_1_n_0 : STD_LOGIC;
  signal \sel_bram1_a[0]_i_1_n_0\ : STD_LOGIC;
  signal \sel_bram1_a[1]_i_1_n_0\ : STD_LOGIC;
  signal \sel_bram1_a[2]_i_1_n_0\ : STD_LOGIC;
  signal \sel_bram1_a[2]_i_2_n_0\ : STD_LOGIC;
  signal \sel_bram1_a_reg_n_0_[0]\ : STD_LOGIC;
  signal \sel_bram1_a_reg_n_0_[1]\ : STD_LOGIC;
  signal \sel_bram1_a_reg_n_0_[2]\ : STD_LOGIC;
  signal thr_ena : STD_LOGIC;
  signal thr_ena_i_1_n_0 : STD_LOGIC;
  signal thr_ena_reg_n_0 : STD_LOGIC;
  signal wea2_fsm : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_f_state[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_f_state[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_f_state[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_onehot_f_state[4]_i_1\ : label is "soft_lutpair35";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_f_state_reg[0]\ : label is "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_f_state_reg[1]\ : label is "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_f_state_reg[2]\ : label is "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_f_state_reg[3]\ : label is "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_f_state_reg[4]\ : label is "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_f_state_reg[5]\ : label is "a_inv_f:000010,a_thr_f:000100,a_ave_f:010000,a_lap_f:001000,f_done:100000,idle:000001";
  attribute SOFT_HLUTNM of avg_ena_i_1 : label is "soft_lutpair37";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[0]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[0]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[10]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[10]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[11]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[11]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[12]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[12]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[13]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[13]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[14]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[14]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[15]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[15]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[1]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[1]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[2]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[2]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[3]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[3]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[4]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[4]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[5]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[5]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[6]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[6]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[7]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[7]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[8]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[8]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[9]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram1_a_mux_reg[9]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[0]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[0]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[10]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[10]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[10]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[11]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[11]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[11]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[12]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[12]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[12]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[13]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[13]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[13]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[14]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[14]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[14]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[15]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[15]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[15]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[16]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[17]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[1]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[1]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[2]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[2]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[3]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[3]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[4]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[4]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[5]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[5]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[6]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[6]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[7]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[7]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[7]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[8]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[8]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[8]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[9]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[9]_rep\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_a_mux_reg[9]_rep__0\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[2]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[4]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[5]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[6]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \bram2_d_mux_reg[7]\ : label is "LD";
  attribute SOFT_HLUTNM of inv_ena_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of lap_ena_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of thr_ena_i_1 : label is "soft_lutpair38";
begin
AVE_FILTER: entity work.telemetry_bot_top_level_controller_0_0_average_filter
     port map (
      CO(0) => BRAM1_n_31,
      E(0) => AVE_FILTER_n_8,
      \FSM_onehot_f_state_reg[0]\ => THR_FILTER_n_1,
      \FSM_onehot_f_state_reg[0]_0\ => \FSM_onehot_f_state[5]_i_4_n_0\,
      O(3) => BRAM1_n_27,
      O(2) => BRAM1_n_28,
      O(1) => BRAM1_n_29,
      O(0) => BRAM1_n_30,
      Q(1) => \FSM_onehot_f_state_reg_n_0_[5]\,
      Q(0) => avg_ena,
      \accu_reg[7]_0\(7 downto 0) => accu_reg(7 downto 0),
      \accu_reg[7]_1\(3) => BRAM1_n_32,
      \accu_reg[7]_1\(2) => BRAM1_n_33,
      \accu_reg[7]_1\(1) => BRAM1_n_34,
      \accu_reg[7]_1\(0) => BRAM1_n_35,
      \bram1_a_mux_reg[17]_i_1\(17 downto 0) => \bram1_a_mux_reg[17]_i_1\(17 downto 0),
      \bram1_a_mux_reg[17]_i_1_0\(17) => THR_FILTER_n_2,
      \bram1_a_mux_reg[17]_i_1_0\(16) => THR_FILTER_n_3,
      \bram1_a_mux_reg[17]_i_1_0\(15) => THR_FILTER_n_4,
      \bram1_a_mux_reg[17]_i_1_0\(14) => THR_FILTER_n_5,
      \bram1_a_mux_reg[17]_i_1_0\(13) => THR_FILTER_n_6,
      \bram1_a_mux_reg[17]_i_1_0\(12) => THR_FILTER_n_7,
      \bram1_a_mux_reg[17]_i_1_0\(11) => THR_FILTER_n_8,
      \bram1_a_mux_reg[17]_i_1_0\(10) => THR_FILTER_n_9,
      \bram1_a_mux_reg[17]_i_1_0\(9) => THR_FILTER_n_10,
      \bram1_a_mux_reg[17]_i_1_0\(8) => THR_FILTER_n_11,
      \bram1_a_mux_reg[17]_i_1_0\(7) => THR_FILTER_n_12,
      \bram1_a_mux_reg[17]_i_1_0\(6) => THR_FILTER_n_13,
      \bram1_a_mux_reg[17]_i_1_0\(5) => THR_FILTER_n_14,
      \bram1_a_mux_reg[17]_i_1_0\(4) => THR_FILTER_n_15,
      \bram1_a_mux_reg[17]_i_1_0\(3) => THR_FILTER_n_16,
      \bram1_a_mux_reg[17]_i_1_0\(2) => THR_FILTER_n_17,
      \bram1_a_mux_reg[17]_i_1_0\(1) => THR_FILTER_n_18,
      \bram1_a_mux_reg[17]_i_1_0\(0) => THR_FILTER_n_19,
      \bram1_a_mux_reg[17]_i_1_1\(17) => LAP_FILTER_n_9,
      \bram1_a_mux_reg[17]_i_1_1\(16) => LAP_FILTER_n_10,
      \bram1_a_mux_reg[17]_i_1_1\(15) => LAP_FILTER_n_11,
      \bram1_a_mux_reg[17]_i_1_1\(14) => LAP_FILTER_n_12,
      \bram1_a_mux_reg[17]_i_1_1\(13) => LAP_FILTER_n_13,
      \bram1_a_mux_reg[17]_i_1_1\(12) => LAP_FILTER_n_14,
      \bram1_a_mux_reg[17]_i_1_1\(11) => LAP_FILTER_n_15,
      \bram1_a_mux_reg[17]_i_1_1\(10) => LAP_FILTER_n_16,
      \bram1_a_mux_reg[17]_i_1_1\(9) => LAP_FILTER_n_17,
      \bram1_a_mux_reg[17]_i_1_1\(8) => LAP_FILTER_n_18,
      \bram1_a_mux_reg[17]_i_1_1\(7) => LAP_FILTER_n_19,
      \bram1_a_mux_reg[17]_i_1_1\(6) => LAP_FILTER_n_20,
      \bram1_a_mux_reg[17]_i_1_1\(5) => LAP_FILTER_n_21,
      \bram1_a_mux_reg[17]_i_1_1\(4) => LAP_FILTER_n_22,
      \bram1_a_mux_reg[17]_i_1_1\(3) => LAP_FILTER_n_23,
      \bram1_a_mux_reg[17]_i_1_1\(2) => LAP_FILTER_n_24,
      \bram1_a_mux_reg[17]_i_1_1\(1) => LAP_FILTER_n_25,
      \bram1_a_mux_reg[17]_i_1_1\(0) => LAP_FILTER_n_26,
      \bram2_a_mux_reg[0]_rep__0_i_1\ => \sel_bram1_a_reg_n_0_[1]\,
      \bram2_a_mux_reg[0]_rep__0_i_1_0\ => \sel_bram1_a_reg_n_0_[0]\,
      \bram2_a_mux_reg[17]_i_1\(17 downto 0) => \bram2_a_mux_reg[17]_i_1\(17 downto 0),
      \bram2_a_mux_reg[17]_i_1_0\(17) => THR_FILTER_n_20,
      \bram2_a_mux_reg[17]_i_1_0\(16) => THR_FILTER_n_21,
      \bram2_a_mux_reg[17]_i_1_0\(15) => THR_FILTER_n_22,
      \bram2_a_mux_reg[17]_i_1_0\(14) => THR_FILTER_n_23,
      \bram2_a_mux_reg[17]_i_1_0\(13) => THR_FILTER_n_24,
      \bram2_a_mux_reg[17]_i_1_0\(12) => THR_FILTER_n_25,
      \bram2_a_mux_reg[17]_i_1_0\(11) => THR_FILTER_n_26,
      \bram2_a_mux_reg[17]_i_1_0\(10) => THR_FILTER_n_27,
      \bram2_a_mux_reg[17]_i_1_0\(9) => THR_FILTER_n_28,
      \bram2_a_mux_reg[17]_i_1_0\(8) => THR_FILTER_n_29,
      \bram2_a_mux_reg[17]_i_1_0\(7) => THR_FILTER_n_30,
      \bram2_a_mux_reg[17]_i_1_0\(6) => THR_FILTER_n_31,
      \bram2_a_mux_reg[17]_i_1_0\(5) => THR_FILTER_n_32,
      \bram2_a_mux_reg[17]_i_1_0\(4) => THR_FILTER_n_33,
      \bram2_a_mux_reg[17]_i_1_0\(3) => THR_FILTER_n_34,
      \bram2_a_mux_reg[17]_i_1_0\(2) => THR_FILTER_n_35,
      \bram2_a_mux_reg[17]_i_1_0\(1) => THR_FILTER_n_36,
      \bram2_a_mux_reg[17]_i_1_0\(0) => THR_FILTER_n_37,
      \bram2_a_mux_reg[17]_i_1_1\(17) => LAP_FILTER_n_27,
      \bram2_a_mux_reg[17]_i_1_1\(16) => LAP_FILTER_n_28,
      \bram2_a_mux_reg[17]_i_1_1\(15) => LAP_FILTER_n_29,
      \bram2_a_mux_reg[17]_i_1_1\(14) => LAP_FILTER_n_30,
      \bram2_a_mux_reg[17]_i_1_1\(13) => LAP_FILTER_n_31,
      \bram2_a_mux_reg[17]_i_1_1\(12) => LAP_FILTER_n_32,
      \bram2_a_mux_reg[17]_i_1_1\(11) => LAP_FILTER_n_33,
      \bram2_a_mux_reg[17]_i_1_1\(10) => LAP_FILTER_n_34,
      \bram2_a_mux_reg[17]_i_1_1\(9) => LAP_FILTER_n_35,
      \bram2_a_mux_reg[17]_i_1_1\(8) => LAP_FILTER_n_36,
      \bram2_a_mux_reg[17]_i_1_1\(7) => LAP_FILTER_n_37,
      \bram2_a_mux_reg[17]_i_1_1\(6) => LAP_FILTER_n_38,
      \bram2_a_mux_reg[17]_i_1_1\(5) => LAP_FILTER_n_39,
      \bram2_a_mux_reg[17]_i_1_1\(4) => LAP_FILTER_n_40,
      \bram2_a_mux_reg[17]_i_1_1\(3) => LAP_FILTER_n_41,
      \bram2_a_mux_reg[17]_i_1_1\(2) => LAP_FILTER_n_42,
      \bram2_a_mux_reg[17]_i_1_1\(1) => LAP_FILTER_n_43,
      \bram2_a_mux_reg[17]_i_1_1\(0) => LAP_FILTER_n_44,
      \bram2_d_mux_reg[0]_i_1\ => THR_FILTER_n_0,
      \bram2_d_mux_reg[7]_i_1\(7 downto 0) => \bram2_d_mux_reg[7]_i_1\(7 downto 0),
      \bram2_d_mux_reg[7]_i_1_0\(7) => LAP_FILTER_n_45,
      \bram2_d_mux_reg[7]_i_1_0\(6) => LAP_FILTER_n_46,
      \bram2_d_mux_reg[7]_i_1_0\(5) => LAP_FILTER_n_47,
      \bram2_d_mux_reg[7]_i_1_0\(4) => LAP_FILTER_n_48,
      \bram2_d_mux_reg[7]_i_1_0\(3) => LAP_FILTER_n_49,
      \bram2_d_mux_reg[7]_i_1_0\(2) => LAP_FILTER_n_50,
      \bram2_d_mux_reg[7]_i_1_0\(1) => LAP_FILTER_n_51,
      \bram2_d_mux_reg[7]_i_1_0\(0) => LAP_FILTER_n_52,
      ena => ena,
      i_clk => i_clk,
      i_reset => i_reset,
      \p_1_in__0\(17 downto 0) => \p_1_in__0\(17 downto 0),
      \p_1_in__0__0\(17 downto 0) => \p_1_in__0__0\(17 downto 0),
      \p_1_in__1\(7 downto 0) => \p_1_in__1\(7 downto 0),
      \start_filtering_reg__0\ => \start_filtering_reg__0\
    );
BRAM1: entity work.telemetry_bot_top_level_controller_0_0_inferred_bram_for_image
     port map (
      ADDRARDADDR(15) => \bram1_a_mux_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \bram1_a_mux_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \bram1_a_mux_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \bram1_a_mux_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \bram1_a_mux_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \bram1_a_mux_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \bram1_a_mux_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \bram1_a_mux_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \bram1_a_mux_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \bram1_a_mux_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \bram1_a_mux_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \bram1_a_mux_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \bram1_a_mux_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \bram1_a_mux_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \bram1_a_mux_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \bram1_a_mux_reg[0]_rep_n_0\,
      CO(0) => BRAM1_n_31,
      D(7) => BRAM1_n_0,
      D(6 downto 0) => pixel_result0(6 downto 0),
      DI(3) => BRAM1_n_15,
      DI(2) => BRAM1_n_16,
      DI(1) => BRAM1_n_17,
      DI(0) => BRAM1_n_18,
      O(3) => BRAM1_n_27,
      O(2) => BRAM1_n_28,
      O(1) => BRAM1_n_29,
      O(0) => BRAM1_n_30,
      Q(17 downto 0) => bram1_a_mux(17 downto 0),
      S(3) => BRAM1_n_11,
      S(2) => BRAM1_n_12,
      S(1) => BRAM1_n_13,
      S(0) => BRAM1_n_14,
      \accu_reg[11]\(6) => LAP_FILTER_n_0,
      \accu_reg[11]\(5) => LAP_FILTER_n_1,
      \accu_reg[11]\(4 downto 0) => RESIZE(6 downto 2),
      \accu_reg[3]\ => LAP_FILTER_n_8,
      \accu_reg[7]\(7 downto 0) => accu_reg(7 downto 0),
      \data_out_from_bram_reg_reg[7]\(7 downto 0) => bram2_dout(7 downto 0),
      \data_out_reg[3]_0\(1) => BRAM1_n_36,
      \data_out_reg[3]_0\(0) => BRAM1_n_37,
      \data_out_reg[7]_0\(2) => bram1_dout(7),
      \data_out_reg[7]_0\(1 downto 0) => bram1_dout(1 downto 0),
      \data_out_reg[7]_1\(7 downto 0) => D(7 downto 0),
      \data_out_reg[7]_2\(3) => BRAM1_n_32,
      \data_out_reg[7]_2\(2) => BRAM1_n_33,
      \data_out_reg[7]_2\(1) => BRAM1_n_34,
      \data_out_reg[7]_2\(0) => BRAM1_n_35,
      \data_out_reg[7]_3\(3) => BRAM1_n_38,
      \data_out_reg[7]_3\(2) => BRAM1_n_39,
      \data_out_reg[7]_3\(1) => BRAM1_n_40,
      \data_out_reg[7]_3\(0) => BRAM1_n_41,
      \data_out_reg[7]_4\(0) => BRAM1_n_42,
      i_clk => i_clk,
      output_d1_carry(7 downto 0) => output_d1_carry(7 downto 0),
      read_enable_input_bram => read_enable_input_bram,
      read_enable_output_bram => read_enable_output_bram,
      single_port_bram_reg_0_7_0(7 downto 0) => Q(7 downto 0),
      single_port_bram_reg_6_6_0(15) => \bram1_a_mux_reg[15]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(14) => \bram1_a_mux_reg[14]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(13) => \bram1_a_mux_reg[13]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(12) => \bram1_a_mux_reg[12]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(11) => \bram1_a_mux_reg[11]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(10) => \bram1_a_mux_reg[10]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(9) => \bram1_a_mux_reg[9]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(8) => \bram1_a_mux_reg[8]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(7) => \bram1_a_mux_reg[7]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(6) => \bram1_a_mux_reg[6]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(5) => \bram1_a_mux_reg[5]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(4) => \bram1_a_mux_reg[4]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(3) => \bram1_a_mux_reg[3]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(2) => \bram1_a_mux_reg[2]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(1) => \bram1_a_mux_reg[1]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(0) => \bram1_a_mux_reg[0]_rep__0_n_0\,
      wea2_fsm => wea2_fsm,
      write_enable_input_bram => write_enable_input_bram
    );
BRAM2: entity work.\telemetry_bot_top_level_controller_0_0_inferred_bram_for_image__parameterized1\
     port map (
      ADDRARDADDR(15) => \bram2_a_mux_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \bram2_a_mux_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \bram2_a_mux_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \bram2_a_mux_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \bram2_a_mux_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \bram2_a_mux_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \bram2_a_mux_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \bram2_a_mux_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \bram2_a_mux_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \bram2_a_mux_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \bram2_a_mux_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \bram2_a_mux_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \bram2_a_mux_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \bram2_a_mux_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \bram2_a_mux_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \bram2_a_mux_reg[0]_rep_n_0\,
      Q(17 downto 0) => bram2_a_mux(17 downto 0),
      \data_out_reg[7]_0\(7 downto 0) => bram2_dout(7 downto 0),
      i_clk => i_clk,
      read_enable_output_bram => read_enable_output_bram,
      single_port_bram_reg_6_6_0(15) => \bram2_a_mux_reg[15]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(14) => \bram2_a_mux_reg[14]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(13) => \bram2_a_mux_reg[13]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(12) => \bram2_a_mux_reg[12]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(11) => \bram2_a_mux_reg[11]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(10) => \bram2_a_mux_reg[10]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(9) => \bram2_a_mux_reg[9]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(8) => \bram2_a_mux_reg[8]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(7) => \bram2_a_mux_reg[7]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(6) => \bram2_a_mux_reg[6]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(5) => \bram2_a_mux_reg[5]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(4) => \bram2_a_mux_reg[4]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(3) => \bram2_a_mux_reg[3]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(2) => \bram2_a_mux_reg[2]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(1) => \bram2_a_mux_reg[1]_rep__0_n_0\,
      single_port_bram_reg_6_6_0(0) => \bram2_a_mux_reg[0]_rep__0_n_0\,
      single_port_bram_reg_7_7_0(7 downto 0) => bram2_d_mux(7 downto 0),
      wea2_fsm => wea2_fsm,
      write_enable_output_bram => write_enable_output_bram
    );
\FSM_onehot_f_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => \FSM_onehot_f_state_reg_n_0_[5]\,
      O => \FSM_onehot_f_state[0]_i_1_n_0\
    );
\FSM_onehot_f_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg[2]_0\(1),
      I1 => \FSM_onehot_f_state_reg[2]_0\(0),
      I2 => \FSM_onehot_f_state[4]_i_2_n_0\,
      I3 => \FSM_onehot_f_state_reg_n_0_[0]\,
      O => \FSM_onehot_f_state[1]_i_1_n_0\
    );
\FSM_onehot_f_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \FSM_onehot_f_state[4]_i_2_n_0\,
      I1 => \FSM_onehot_f_state_reg[2]_0\(1),
      I2 => \FSM_onehot_f_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_f_state_reg[2]_0\(0),
      O => \FSM_onehot_f_state[2]_i_1_n_0\
    );
\FSM_onehot_f_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg[2]_0\(1),
      I1 => \FSM_onehot_f_state_reg[2]_0\(0),
      I2 => \FSM_onehot_f_state[4]_i_2_n_0\,
      I3 => \FSM_onehot_f_state_reg_n_0_[0]\,
      O => \FSM_onehot_f_state[3]_i_1_n_0\
    );
\FSM_onehot_f_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC04"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg[2]_0\(0),
      I1 => \FSM_onehot_f_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_f_state_reg[2]_0\(1),
      I3 => \FSM_onehot_f_state[4]_i_2_n_0\,
      O => \FSM_onehot_f_state[4]_i_1_n_0\
    );
\FSM_onehot_f_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg[2]_0\(6),
      I1 => \FSM_onehot_f_state_reg[2]_0\(7),
      I2 => \FSM_onehot_f_state_reg[2]_0\(4),
      I3 => \FSM_onehot_f_state_reg[2]_0\(5),
      I4 => \FSM_onehot_f_state_reg[2]_0\(2),
      I5 => \FSM_onehot_f_state_reg[2]_0\(3),
      O => \FSM_onehot_f_state[4]_i_2_n_0\
    );
\FSM_onehot_f_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I1 => thr_ena,
      I2 => lap_ena,
      I3 => inv_ena,
      I4 => avg_ena,
      I5 => write_enable_input_bram,
      O => \FSM_onehot_f_state[5]_i_2_n_0\
    );
\FSM_onehot_f_state[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_onehot_f_state[4]_i_2_n_0\,
      I1 => \FSM_onehot_f_state_reg_n_0_[0]\,
      O => \FSM_onehot_f_state[5]_i_4_n_0\
    );
\FSM_onehot_f_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => AVE_FILTER_n_8,
      D => \FSM_onehot_f_state[0]_i_1_n_0\,
      Q => \FSM_onehot_f_state_reg_n_0_[0]\,
      S => i_reset
    );
\FSM_onehot_f_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => AVE_FILTER_n_8,
      D => \FSM_onehot_f_state[1]_i_1_n_0\,
      Q => inv_ena,
      R => i_reset
    );
\FSM_onehot_f_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => AVE_FILTER_n_8,
      D => \FSM_onehot_f_state[2]_i_1_n_0\,
      Q => thr_ena,
      R => i_reset
    );
\FSM_onehot_f_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => AVE_FILTER_n_8,
      D => \FSM_onehot_f_state[3]_i_1_n_0\,
      Q => lap_ena,
      R => i_reset
    );
\FSM_onehot_f_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => AVE_FILTER_n_8,
      D => \FSM_onehot_f_state[4]_i_1_n_0\,
      Q => avg_ena,
      R => i_reset
    );
\FSM_onehot_f_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => AVE_FILTER_n_8,
      D => \FSM_onehot_f_state[5]_i_2_n_0\,
      Q => \FSM_onehot_f_state_reg_n_0_[5]\,
      R => i_reset
    );
INV_FILTER: entity work.telemetry_bot_top_level_controller_0_0_inversion_filter
     port map (
      D(7) => INV_FILTER_n_1,
      D(6) => INV_FILTER_n_2,
      D(5) => INV_FILTER_n_3,
      D(4) => INV_FILTER_n_4,
      D(3) => INV_FILTER_n_5,
      D(2) => INV_FILTER_n_6,
      D(1) => INV_FILTER_n_7,
      D(0) => INV_FILTER_n_8,
      \addr0_reg[0]_0\ => INV_FILTER_n_75,
      \addr0_reg[0]_1\ => INV_FILTER_n_76,
      \addr0_reg[10]_0\ => INV_FILTER_n_55,
      \addr0_reg[10]_1\ => INV_FILTER_n_56,
      \addr0_reg[11]_0\ => INV_FILTER_n_53,
      \addr0_reg[11]_1\ => INV_FILTER_n_54,
      \addr0_reg[12]_0\ => INV_FILTER_n_51,
      \addr0_reg[12]_1\ => INV_FILTER_n_52,
      \addr0_reg[13]_0\ => INV_FILTER_n_49,
      \addr0_reg[13]_1\ => INV_FILTER_n_50,
      \addr0_reg[14]_0\ => INV_FILTER_n_47,
      \addr0_reg[14]_1\ => INV_FILTER_n_48,
      \addr0_reg[15]_0\ => INV_FILTER_n_45,
      \addr0_reg[15]_1\ => INV_FILTER_n_46,
      \addr0_reg[17]_0\(17) => INV_FILTER_n_9,
      \addr0_reg[17]_0\(16) => INV_FILTER_n_10,
      \addr0_reg[17]_0\(15) => INV_FILTER_n_11,
      \addr0_reg[17]_0\(14) => INV_FILTER_n_12,
      \addr0_reg[17]_0\(13) => INV_FILTER_n_13,
      \addr0_reg[17]_0\(12) => INV_FILTER_n_14,
      \addr0_reg[17]_0\(11) => INV_FILTER_n_15,
      \addr0_reg[17]_0\(10) => INV_FILTER_n_16,
      \addr0_reg[17]_0\(9) => INV_FILTER_n_17,
      \addr0_reg[17]_0\(8) => INV_FILTER_n_18,
      \addr0_reg[17]_0\(7) => INV_FILTER_n_19,
      \addr0_reg[17]_0\(6) => INV_FILTER_n_20,
      \addr0_reg[17]_0\(5) => INV_FILTER_n_21,
      \addr0_reg[17]_0\(4) => INV_FILTER_n_22,
      \addr0_reg[17]_0\(3) => INV_FILTER_n_23,
      \addr0_reg[17]_0\(2) => INV_FILTER_n_24,
      \addr0_reg[17]_0\(1) => INV_FILTER_n_25,
      \addr0_reg[17]_0\(0) => INV_FILTER_n_26,
      \addr0_reg[1]_0\ => INV_FILTER_n_73,
      \addr0_reg[1]_1\ => INV_FILTER_n_74,
      \addr0_reg[2]_0\ => INV_FILTER_n_71,
      \addr0_reg[2]_1\ => INV_FILTER_n_72,
      \addr0_reg[3]_0\ => INV_FILTER_n_69,
      \addr0_reg[3]_1\ => INV_FILTER_n_70,
      \addr0_reg[4]_0\ => INV_FILTER_n_67,
      \addr0_reg[4]_1\ => INV_FILTER_n_68,
      \addr0_reg[5]_0\ => INV_FILTER_n_65,
      \addr0_reg[5]_1\ => INV_FILTER_n_66,
      \addr0_reg[6]_0\ => INV_FILTER_n_63,
      \addr0_reg[6]_1\ => INV_FILTER_n_64,
      \addr0_reg[7]_0\ => INV_FILTER_n_61,
      \addr0_reg[7]_1\ => INV_FILTER_n_62,
      \addr0_reg[8]_0\ => INV_FILTER_n_59,
      \addr0_reg[8]_1\ => INV_FILTER_n_60,
      \addr0_reg[9]_0\ => INV_FILTER_n_57,
      \addr0_reg[9]_1\ => INV_FILTER_n_58,
      \countH_reg[0]_0\ => inv_ena_reg_n_0,
      i_clk => i_clk,
      i_reset => i_reset,
      inv_done => inv_done,
      \output_a_reg[0]_0\ => INV_FILTER_n_107,
      \output_a_reg[0]_1\ => INV_FILTER_n_108,
      \output_a_reg[10]_0\ => INV_FILTER_n_87,
      \output_a_reg[10]_1\ => INV_FILTER_n_88,
      \output_a_reg[11]_0\ => INV_FILTER_n_85,
      \output_a_reg[11]_1\ => INV_FILTER_n_86,
      \output_a_reg[12]_0\ => INV_FILTER_n_83,
      \output_a_reg[12]_1\ => INV_FILTER_n_84,
      \output_a_reg[13]_0\ => INV_FILTER_n_81,
      \output_a_reg[13]_1\ => INV_FILTER_n_82,
      \output_a_reg[14]_0\ => INV_FILTER_n_79,
      \output_a_reg[14]_1\ => INV_FILTER_n_80,
      \output_a_reg[15]_0\ => INV_FILTER_n_77,
      \output_a_reg[15]_1\ => INV_FILTER_n_78,
      \output_a_reg[17]_0\(17) => INV_FILTER_n_27,
      \output_a_reg[17]_0\(16) => INV_FILTER_n_28,
      \output_a_reg[17]_0\(15) => INV_FILTER_n_29,
      \output_a_reg[17]_0\(14) => INV_FILTER_n_30,
      \output_a_reg[17]_0\(13) => INV_FILTER_n_31,
      \output_a_reg[17]_0\(12) => INV_FILTER_n_32,
      \output_a_reg[17]_0\(11) => INV_FILTER_n_33,
      \output_a_reg[17]_0\(10) => INV_FILTER_n_34,
      \output_a_reg[17]_0\(9) => INV_FILTER_n_35,
      \output_a_reg[17]_0\(8) => INV_FILTER_n_36,
      \output_a_reg[17]_0\(7) => INV_FILTER_n_37,
      \output_a_reg[17]_0\(6) => INV_FILTER_n_38,
      \output_a_reg[17]_0\(5) => INV_FILTER_n_39,
      \output_a_reg[17]_0\(4) => INV_FILTER_n_40,
      \output_a_reg[17]_0\(3) => INV_FILTER_n_41,
      \output_a_reg[17]_0\(2) => INV_FILTER_n_42,
      \output_a_reg[17]_0\(1) => INV_FILTER_n_43,
      \output_a_reg[17]_0\(0) => INV_FILTER_n_44,
      \output_a_reg[1]_0\ => INV_FILTER_n_105,
      \output_a_reg[1]_1\ => INV_FILTER_n_106,
      \output_a_reg[2]_0\ => INV_FILTER_n_103,
      \output_a_reg[2]_1\ => INV_FILTER_n_104,
      \output_a_reg[3]_0\ => INV_FILTER_n_101,
      \output_a_reg[3]_1\ => INV_FILTER_n_102,
      \output_a_reg[4]_0\ => INV_FILTER_n_99,
      \output_a_reg[4]_1\ => INV_FILTER_n_100,
      \output_a_reg[5]_0\ => INV_FILTER_n_97,
      \output_a_reg[5]_1\ => INV_FILTER_n_98,
      \output_a_reg[6]_0\ => INV_FILTER_n_95,
      \output_a_reg[6]_1\ => INV_FILTER_n_96,
      \output_a_reg[7]_0\ => INV_FILTER_n_93,
      \output_a_reg[7]_1\ => INV_FILTER_n_94,
      \output_a_reg[8]_0\ => INV_FILTER_n_91,
      \output_a_reg[8]_1\ => INV_FILTER_n_92,
      \output_a_reg[9]_0\ => INV_FILTER_n_89,
      \output_a_reg[9]_1\ => INV_FILTER_n_90,
      \p_1_in__0\(17 downto 0) => \p_1_in__0\(17 downto 0),
      \p_1_in__0__0\(17 downto 0) => \p_1_in__0__0\(17 downto 0),
      \p_1_in__1\(7 downto 0) => \p_1_in__1\(7 downto 0),
      \pixel_result_reg[7]_0\(7) => BRAM1_n_0,
      \pixel_result_reg[7]_0\(6 downto 0) => pixel_result0(6 downto 0),
      single_port_bram_reg_7_7 => \sel_bram1_a_reg_n_0_[2]\
    );
LAP_FILTER: entity work.telemetry_bot_top_level_controller_0_0_lapacian_filter
     port map (
      Q(6) => LAP_FILTER_n_0,
      Q(5) => LAP_FILTER_n_1,
      Q(4 downto 0) => RESIZE(6 downto 2),
      \accu_reg[11]_0\(0) => BRAM1_n_42,
      \accu_reg[11]_1\(2) => bram1_dout(7),
      \accu_reg[11]_1\(1 downto 0) => bram1_dout(1 downto 0),
      \accu_reg[3]_0\(1) => BRAM1_n_36,
      \accu_reg[3]_0\(0) => BRAM1_n_37,
      \accu_reg[7]_0\(3) => BRAM1_n_38,
      \accu_reg[7]_0\(2) => BRAM1_n_39,
      \accu_reg[7]_0\(1) => BRAM1_n_40,
      \accu_reg[7]_0\(0) => BRAM1_n_41,
      \addr0_reg[17]_0\(17) => LAP_FILTER_n_9,
      \addr0_reg[17]_0\(16) => LAP_FILTER_n_10,
      \addr0_reg[17]_0\(15) => LAP_FILTER_n_11,
      \addr0_reg[17]_0\(14) => LAP_FILTER_n_12,
      \addr0_reg[17]_0\(13) => LAP_FILTER_n_13,
      \addr0_reg[17]_0\(12) => LAP_FILTER_n_14,
      \addr0_reg[17]_0\(11) => LAP_FILTER_n_15,
      \addr0_reg[17]_0\(10) => LAP_FILTER_n_16,
      \addr0_reg[17]_0\(9) => LAP_FILTER_n_17,
      \addr0_reg[17]_0\(8) => LAP_FILTER_n_18,
      \addr0_reg[17]_0\(7) => LAP_FILTER_n_19,
      \addr0_reg[17]_0\(6) => LAP_FILTER_n_20,
      \addr0_reg[17]_0\(5) => LAP_FILTER_n_21,
      \addr0_reg[17]_0\(4) => LAP_FILTER_n_22,
      \addr0_reg[17]_0\(3) => LAP_FILTER_n_23,
      \addr0_reg[17]_0\(2) => LAP_FILTER_n_24,
      \addr0_reg[17]_0\(1) => LAP_FILTER_n_25,
      \addr0_reg[17]_0\(0) => LAP_FILTER_n_26,
      \countH_reg[0]_0\ => lap_ena_reg_n_0,
      \countV_reg[11]_0\ => LAP_FILTER_n_8,
      i_clk => i_clk,
      i_reset => i_reset,
      lap_done => lap_done,
      \output_a_reg[17]_0\(17) => LAP_FILTER_n_27,
      \output_a_reg[17]_0\(16) => LAP_FILTER_n_28,
      \output_a_reg[17]_0\(15) => LAP_FILTER_n_29,
      \output_a_reg[17]_0\(14) => LAP_FILTER_n_30,
      \output_a_reg[17]_0\(13) => LAP_FILTER_n_31,
      \output_a_reg[17]_0\(12) => LAP_FILTER_n_32,
      \output_a_reg[17]_0\(11) => LAP_FILTER_n_33,
      \output_a_reg[17]_0\(10) => LAP_FILTER_n_34,
      \output_a_reg[17]_0\(9) => LAP_FILTER_n_35,
      \output_a_reg[17]_0\(8) => LAP_FILTER_n_36,
      \output_a_reg[17]_0\(7) => LAP_FILTER_n_37,
      \output_a_reg[17]_0\(6) => LAP_FILTER_n_38,
      \output_a_reg[17]_0\(5) => LAP_FILTER_n_39,
      \output_a_reg[17]_0\(4) => LAP_FILTER_n_40,
      \output_a_reg[17]_0\(3) => LAP_FILTER_n_41,
      \output_a_reg[17]_0\(2) => LAP_FILTER_n_42,
      \output_a_reg[17]_0\(1) => LAP_FILTER_n_43,
      \output_a_reg[17]_0\(0) => LAP_FILTER_n_44,
      \output_d_reg[7]_0\(7) => LAP_FILTER_n_45,
      \output_d_reg[7]_0\(6) => LAP_FILTER_n_46,
      \output_d_reg[7]_0\(5) => LAP_FILTER_n_47,
      \output_d_reg[7]_0\(4) => LAP_FILTER_n_48,
      \output_d_reg[7]_0\(3) => LAP_FILTER_n_49,
      \output_d_reg[7]_0\(2) => LAP_FILTER_n_50,
      \output_d_reg[7]_0\(1) => LAP_FILTER_n_51,
      \output_d_reg[7]_0\(0) => LAP_FILTER_n_52
    );
THR_FILTER: entity work.telemetry_bot_top_level_controller_0_0_threshold_filter
     port map (
      DI(3) => BRAM1_n_15,
      DI(2) => BRAM1_n_16,
      DI(1) => BRAM1_n_17,
      DI(0) => BRAM1_n_18,
      Q(2) => lap_ena,
      Q(1) => thr_ena,
      Q(0) => inv_ena,
      S(3) => BRAM1_n_11,
      S(2) => BRAM1_n_12,
      S(1) => BRAM1_n_13,
      S(0) => BRAM1_n_14,
      \addr0_reg[17]_0\(17) => THR_FILTER_n_2,
      \addr0_reg[17]_0\(16) => THR_FILTER_n_3,
      \addr0_reg[17]_0\(15) => THR_FILTER_n_4,
      \addr0_reg[17]_0\(14) => THR_FILTER_n_5,
      \addr0_reg[17]_0\(13) => THR_FILTER_n_6,
      \addr0_reg[17]_0\(12) => THR_FILTER_n_7,
      \addr0_reg[17]_0\(11) => THR_FILTER_n_8,
      \addr0_reg[17]_0\(10) => THR_FILTER_n_9,
      \addr0_reg[17]_0\(9) => THR_FILTER_n_10,
      \addr0_reg[17]_0\(8) => THR_FILTER_n_11,
      \addr0_reg[17]_0\(7) => THR_FILTER_n_12,
      \addr0_reg[17]_0\(6) => THR_FILTER_n_13,
      \addr0_reg[17]_0\(5) => THR_FILTER_n_14,
      \addr0_reg[17]_0\(4) => THR_FILTER_n_15,
      \addr0_reg[17]_0\(3) => THR_FILTER_n_16,
      \addr0_reg[17]_0\(2) => THR_FILTER_n_17,
      \addr0_reg[17]_0\(1) => THR_FILTER_n_18,
      \addr0_reg[17]_0\(0) => THR_FILTER_n_19,
      \countH_reg[0]_0\ => thr_ena_reg_n_0,
      done_reg_0 => THR_FILTER_n_1,
      i_clk => i_clk,
      i_reset => i_reset,
      inv_done => inv_done,
      lap_done => lap_done,
      \output_a_reg[17]_0\(17) => THR_FILTER_n_20,
      \output_a_reg[17]_0\(16) => THR_FILTER_n_21,
      \output_a_reg[17]_0\(15) => THR_FILTER_n_22,
      \output_a_reg[17]_0\(14) => THR_FILTER_n_23,
      \output_a_reg[17]_0\(13) => THR_FILTER_n_24,
      \output_a_reg[17]_0\(12) => THR_FILTER_n_25,
      \output_a_reg[17]_0\(11) => THR_FILTER_n_26,
      \output_a_reg[17]_0\(10) => THR_FILTER_n_27,
      \output_a_reg[17]_0\(9) => THR_FILTER_n_28,
      \output_a_reg[17]_0\(8) => THR_FILTER_n_29,
      \output_a_reg[17]_0\(7) => THR_FILTER_n_30,
      \output_a_reg[17]_0\(6) => THR_FILTER_n_31,
      \output_a_reg[17]_0\(5) => THR_FILTER_n_32,
      \output_a_reg[17]_0\(4) => THR_FILTER_n_33,
      \output_a_reg[17]_0\(3) => THR_FILTER_n_34,
      \output_a_reg[17]_0\(2) => THR_FILTER_n_35,
      \output_a_reg[17]_0\(1) => THR_FILTER_n_36,
      \output_a_reg[17]_0\(0) => THR_FILTER_n_37,
      \output_d_reg[0]_0\ => THR_FILTER_n_0
    );
avg_ena_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I1 => avg_ena,
      I2 => ena,
      O => avg_ena_i_1_n_0
    );
avg_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => avg_ena_i_1_n_0,
      Q => ena,
      R => i_reset
    );
\bram1_a_mux_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_26,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(0)
    );
\bram1_a_mux_reg[0]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_75,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[0]_rep_n_0\
    );
\bram1_a_mux_reg[0]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_76,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[0]_rep__0_n_0\
    );
\bram1_a_mux_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_16,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(10)
    );
\bram1_a_mux_reg[10]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_55,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[10]_rep_n_0\
    );
\bram1_a_mux_reg[10]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_56,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[10]_rep__0_n_0\
    );
\bram1_a_mux_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_15,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(11)
    );
\bram1_a_mux_reg[11]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_53,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[11]_rep_n_0\
    );
\bram1_a_mux_reg[11]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_54,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[11]_rep__0_n_0\
    );
\bram1_a_mux_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_14,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(12)
    );
\bram1_a_mux_reg[12]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_51,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[12]_rep_n_0\
    );
\bram1_a_mux_reg[12]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_52,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[12]_rep__0_n_0\
    );
\bram1_a_mux_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_13,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(13)
    );
\bram1_a_mux_reg[13]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_49,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[13]_rep_n_0\
    );
\bram1_a_mux_reg[13]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_50,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[13]_rep__0_n_0\
    );
\bram1_a_mux_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_12,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(14)
    );
\bram1_a_mux_reg[14]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_47,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[14]_rep_n_0\
    );
\bram1_a_mux_reg[14]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_48,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[14]_rep__0_n_0\
    );
\bram1_a_mux_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_11,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(15)
    );
\bram1_a_mux_reg[15]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_45,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[15]_rep_n_0\
    );
\bram1_a_mux_reg[15]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_46,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[15]_rep__0_n_0\
    );
\bram1_a_mux_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_10,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(16)
    );
\bram1_a_mux_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_9,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(17)
    );
\bram1_a_mux_reg[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => \sel_bram1_a_reg_n_0_[1]\,
      I1 => \sel_bram1_a_reg_n_0_[2]\,
      I2 => \sel_bram1_a_reg_n_0_[0]\,
      O => \bram1_a_mux_reg[17]_i_2_n_0\
    );
\bram1_a_mux_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_25,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(1)
    );
\bram1_a_mux_reg[1]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_73,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[1]_rep_n_0\
    );
\bram1_a_mux_reg[1]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_74,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[1]_rep__0_n_0\
    );
\bram1_a_mux_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_24,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(2)
    );
\bram1_a_mux_reg[2]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_71,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[2]_rep_n_0\
    );
\bram1_a_mux_reg[2]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_72,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[2]_rep__0_n_0\
    );
\bram1_a_mux_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_23,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(3)
    );
\bram1_a_mux_reg[3]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_69,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[3]_rep_n_0\
    );
\bram1_a_mux_reg[3]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_70,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[3]_rep__0_n_0\
    );
\bram1_a_mux_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_22,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(4)
    );
\bram1_a_mux_reg[4]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_67,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[4]_rep_n_0\
    );
\bram1_a_mux_reg[4]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_68,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[4]_rep__0_n_0\
    );
\bram1_a_mux_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_21,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(5)
    );
\bram1_a_mux_reg[5]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_65,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[5]_rep_n_0\
    );
\bram1_a_mux_reg[5]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_66,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[5]_rep__0_n_0\
    );
\bram1_a_mux_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_20,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(6)
    );
\bram1_a_mux_reg[6]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_63,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[6]_rep_n_0\
    );
\bram1_a_mux_reg[6]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_64,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[6]_rep__0_n_0\
    );
\bram1_a_mux_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_19,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(7)
    );
\bram1_a_mux_reg[7]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_61,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[7]_rep_n_0\
    );
\bram1_a_mux_reg[7]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_62,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[7]_rep__0_n_0\
    );
\bram1_a_mux_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_18,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(8)
    );
\bram1_a_mux_reg[8]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_59,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[8]_rep_n_0\
    );
\bram1_a_mux_reg[8]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_60,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[8]_rep__0_n_0\
    );
\bram1_a_mux_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_17,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram1_a_mux(9)
    );
\bram1_a_mux_reg[9]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_57,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[9]_rep_n_0\
    );
\bram1_a_mux_reg[9]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_58,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram1_a_mux_reg[9]_rep__0_n_0\
    );
\bram2_a_mux_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_44,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(0)
    );
\bram2_a_mux_reg[0]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_107,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[0]_rep_n_0\
    );
\bram2_a_mux_reg[0]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_108,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[0]_rep__0_n_0\
    );
\bram2_a_mux_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_34,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(10)
    );
\bram2_a_mux_reg[10]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_87,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[10]_rep_n_0\
    );
\bram2_a_mux_reg[10]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_88,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[10]_rep__0_n_0\
    );
\bram2_a_mux_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_33,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(11)
    );
\bram2_a_mux_reg[11]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_85,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[11]_rep_n_0\
    );
\bram2_a_mux_reg[11]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_86,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[11]_rep__0_n_0\
    );
\bram2_a_mux_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_32,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(12)
    );
\bram2_a_mux_reg[12]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_83,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[12]_rep_n_0\
    );
\bram2_a_mux_reg[12]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_84,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[12]_rep__0_n_0\
    );
\bram2_a_mux_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_31,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(13)
    );
\bram2_a_mux_reg[13]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_81,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[13]_rep_n_0\
    );
\bram2_a_mux_reg[13]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_82,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[13]_rep__0_n_0\
    );
\bram2_a_mux_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_30,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(14)
    );
\bram2_a_mux_reg[14]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_79,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[14]_rep_n_0\
    );
\bram2_a_mux_reg[14]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_80,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[14]_rep__0_n_0\
    );
\bram2_a_mux_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_29,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(15)
    );
\bram2_a_mux_reg[15]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_77,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[15]_rep_n_0\
    );
\bram2_a_mux_reg[15]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_78,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[15]_rep__0_n_0\
    );
\bram2_a_mux_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_28,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(16)
    );
\bram2_a_mux_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_27,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(17)
    );
\bram2_a_mux_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_43,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(1)
    );
\bram2_a_mux_reg[1]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_105,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[1]_rep_n_0\
    );
\bram2_a_mux_reg[1]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_106,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[1]_rep__0_n_0\
    );
\bram2_a_mux_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_42,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(2)
    );
\bram2_a_mux_reg[2]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_103,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[2]_rep_n_0\
    );
\bram2_a_mux_reg[2]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_104,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[2]_rep__0_n_0\
    );
\bram2_a_mux_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_41,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(3)
    );
\bram2_a_mux_reg[3]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_101,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[3]_rep_n_0\
    );
\bram2_a_mux_reg[3]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_102,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[3]_rep__0_n_0\
    );
\bram2_a_mux_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_40,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(4)
    );
\bram2_a_mux_reg[4]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_99,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[4]_rep_n_0\
    );
\bram2_a_mux_reg[4]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_100,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[4]_rep__0_n_0\
    );
\bram2_a_mux_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_39,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(5)
    );
\bram2_a_mux_reg[5]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_97,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[5]_rep_n_0\
    );
\bram2_a_mux_reg[5]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_98,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[5]_rep__0_n_0\
    );
\bram2_a_mux_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_38,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(6)
    );
\bram2_a_mux_reg[6]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_95,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[6]_rep_n_0\
    );
\bram2_a_mux_reg[6]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_96,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[6]_rep__0_n_0\
    );
\bram2_a_mux_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_37,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(7)
    );
\bram2_a_mux_reg[7]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_93,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[7]_rep_n_0\
    );
\bram2_a_mux_reg[7]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_94,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[7]_rep__0_n_0\
    );
\bram2_a_mux_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_36,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(8)
    );
\bram2_a_mux_reg[8]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_91,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[8]_rep_n_0\
    );
\bram2_a_mux_reg[8]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_92,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[8]_rep__0_n_0\
    );
\bram2_a_mux_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_35,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_a_mux(9)
    );
\bram2_a_mux_reg[9]_rep\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_89,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[9]_rep_n_0\
    );
\bram2_a_mux_reg[9]_rep__0\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_90,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => \bram2_a_mux_reg[9]_rep__0_n_0\
    );
\bram2_d_mux_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_8,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(0)
    );
\bram2_d_mux_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_7,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(1)
    );
\bram2_d_mux_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_6,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(2)
    );
\bram2_d_mux_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_5,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(3)
    );
\bram2_d_mux_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_4,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(4)
    );
\bram2_d_mux_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_3,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(5)
    );
\bram2_d_mux_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_2,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(6)
    );
\bram2_d_mux_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => INV_FILTER_n_1,
      G => \bram1_a_mux_reg[17]_i_2_n_0\,
      GE => '1',
      Q => bram2_d_mux(7)
    );
inv_ena_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I1 => inv_ena,
      I2 => inv_ena_reg_n_0,
      O => inv_ena_i_1_n_0
    );
inv_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => inv_ena_i_1_n_0,
      Q => inv_ena_reg_n_0,
      R => i_reset
    );
lap_ena_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I1 => lap_ena,
      I2 => lap_ena_reg_n_0,
      O => lap_ena_i_1_n_0
    );
lap_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => lap_ena_i_1_n_0,
      Q => lap_ena_reg_n_0,
      R => i_reset
    );
rea1_fsm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFC"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I1 => avg_ena,
      I2 => inv_ena,
      I3 => lap_ena,
      I4 => thr_ena,
      I5 => wea2_fsm,
      O => rea1_fsm_i_1_n_0
    );
rea1_fsm_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => rea1_fsm_i_1_n_0,
      Q => wea2_fsm,
      R => i_reset
    );
\sel_bram1_a[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => avg_ena,
      I1 => thr_ena,
      I2 => \sel_bram1_a[2]_i_2_n_0\,
      I3 => \sel_bram1_a_reg_n_0_[0]\,
      O => \sel_bram1_a[0]_i_1_n_0\
    );
\sel_bram1_a[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => lap_ena,
      I1 => thr_ena,
      I2 => \sel_bram1_a[2]_i_2_n_0\,
      I3 => \sel_bram1_a_reg_n_0_[1]\,
      O => \sel_bram1_a[1]_i_1_n_0\
    );
\sel_bram1_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => inv_ena,
      I1 => \sel_bram1_a[2]_i_2_n_0\,
      I2 => \sel_bram1_a_reg_n_0_[2]\,
      O => \sel_bram1_a[2]_i_1_n_0\
    );
\sel_bram1_a[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => thr_ena,
      I1 => lap_ena,
      I2 => inv_ena,
      I3 => avg_ena,
      I4 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I5 => i_reset,
      O => \sel_bram1_a[2]_i_2_n_0\
    );
\sel_bram1_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \sel_bram1_a[0]_i_1_n_0\,
      Q => \sel_bram1_a_reg_n_0_[0]\,
      R => '0'
    );
\sel_bram1_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \sel_bram1_a[1]_i_1_n_0\,
      Q => \sel_bram1_a_reg_n_0_[1]\,
      R => '0'
    );
\sel_bram1_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \sel_bram1_a[2]_i_1_n_0\,
      Q => \sel_bram1_a_reg_n_0_[2]\,
      R => '0'
    );
thr_ena_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_f_state_reg_n_0_[5]\,
      I1 => thr_ena,
      I2 => thr_ena_reg_n_0,
      O => thr_ena_i_1_n_0
    );
thr_ena_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => thr_ena_i_1_n_0,
      Q => thr_ena_reg_n_0,
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_image_rx_tx_with_filter is
  port (
    o_tx_serial_data : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    write_enable_input_bram_0 : out STD_LOGIC;
    start_drive_mode_0 : out STD_LOGIC;
    servo_enable : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_drive_mode_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_drive_mode_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_byte_rx_instruction_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_byte_rx_instruction_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_byte_rx_instruction_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_image_in_reg : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    rx_instruction_in_reg : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    rx_instruction_active : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC;
    write_enable_output_bram : in STD_LOGIC;
    start_filtering_reg : in STD_LOGIC;
    output_d1_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \duty_cycle_value_reg_reg[0]\ : in STD_LOGIC;
    \servo_position_reg_reg[0]\ : in STD_LOGIC;
    \threshold_value_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_f_state_reg[2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \start_filtering_reg__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_image_rx_tx_with_filter : entity is "image_rx_tx_with_filter";
end telemetry_bot_top_level_controller_0_0_image_rx_tx_with_filter;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_image_rx_tx_with_filter is
  signal bram_input_addr : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal bram_input_addr0 : STD_LOGIC;
  signal bram_input_data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bram_output_addr : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \bram_output_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal bram_output_data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out_byte_from_rx_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out_from_bram_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_out_from_bram_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_num_counter : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rx_tx_dv_flag : STD_LOGIC;
  signal tx_num_counter : STD_LOGIC_VECTOR ( 17 downto 0 );
begin
\bram_input_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(0),
      Q => bram_input_addr(0),
      R => '0'
    );
\bram_input_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(10),
      Q => bram_input_addr(10),
      R => '0'
    );
\bram_input_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(11),
      Q => bram_input_addr(11),
      R => '0'
    );
\bram_input_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(12),
      Q => bram_input_addr(12),
      R => '0'
    );
\bram_input_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(13),
      Q => bram_input_addr(13),
      R => '0'
    );
\bram_input_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(14),
      Q => bram_input_addr(14),
      R => '0'
    );
\bram_input_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(15),
      Q => bram_input_addr(15),
      R => '0'
    );
\bram_input_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(16),
      Q => bram_input_addr(16),
      R => '0'
    );
\bram_input_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(17),
      Q => bram_input_addr(17),
      R => '0'
    );
\bram_input_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(1),
      Q => bram_input_addr(1),
      R => '0'
    );
\bram_input_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(2),
      Q => bram_input_addr(2),
      R => '0'
    );
\bram_input_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(3),
      Q => bram_input_addr(3),
      R => '0'
    );
\bram_input_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(4),
      Q => bram_input_addr(4),
      R => '0'
    );
\bram_input_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(5),
      Q => bram_input_addr(5),
      R => '0'
    );
\bram_input_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(6),
      Q => bram_input_addr(6),
      R => '0'
    );
\bram_input_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(7),
      Q => bram_input_addr(7),
      R => '0'
    );
\bram_input_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(8),
      Q => bram_input_addr(8),
      R => '0'
    );
\bram_input_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => rx_num_counter(9),
      Q => bram_input_addr(9),
      R => '0'
    );
\bram_input_data_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(0),
      Q => bram_input_data_in(0),
      R => '0'
    );
\bram_input_data_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(1),
      Q => bram_input_data_in(1),
      R => '0'
    );
\bram_input_data_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(2),
      Q => bram_input_data_in(2),
      R => '0'
    );
\bram_input_data_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(3),
      Q => bram_input_data_in(3),
      R => '0'
    );
\bram_input_data_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(4),
      Q => bram_input_data_in(4),
      R => '0'
    );
\bram_input_data_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(5),
      Q => bram_input_data_in(5),
      R => '0'
    );
\bram_input_data_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(6),
      Q => bram_input_data_in(6),
      R => '0'
    );
\bram_input_data_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_input_addr0,
      D => data_out_byte_from_rx_reg(7),
      Q => bram_input_data_in(7),
      R => '0'
    );
\bram_output_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(0),
      Q => \bram_output_addr_reg_n_0_[0]\,
      R => '0'
    );
\bram_output_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(10),
      Q => \bram_output_addr_reg_n_0_[10]\,
      R => '0'
    );
\bram_output_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(11),
      Q => \bram_output_addr_reg_n_0_[11]\,
      R => '0'
    );
\bram_output_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(12),
      Q => \bram_output_addr_reg_n_0_[12]\,
      R => '0'
    );
\bram_output_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(13),
      Q => \bram_output_addr_reg_n_0_[13]\,
      R => '0'
    );
\bram_output_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(14),
      Q => \bram_output_addr_reg_n_0_[14]\,
      R => '0'
    );
\bram_output_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(15),
      Q => \bram_output_addr_reg_n_0_[15]\,
      R => '0'
    );
\bram_output_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(16),
      Q => \bram_output_addr_reg_n_0_[16]\,
      R => '0'
    );
\bram_output_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(17),
      Q => \bram_output_addr_reg_n_0_[17]\,
      R => '0'
    );
\bram_output_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(1),
      Q => \bram_output_addr_reg_n_0_[1]\,
      R => '0'
    );
\bram_output_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(2),
      Q => \bram_output_addr_reg_n_0_[2]\,
      R => '0'
    );
\bram_output_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(3),
      Q => \bram_output_addr_reg_n_0_[3]\,
      R => '0'
    );
\bram_output_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(4),
      Q => \bram_output_addr_reg_n_0_[4]\,
      R => '0'
    );
\bram_output_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(5),
      Q => \bram_output_addr_reg_n_0_[5]\,
      R => '0'
    );
\bram_output_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(6),
      Q => \bram_output_addr_reg_n_0_[6]\,
      R => '0'
    );
\bram_output_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(7),
      Q => \bram_output_addr_reg_n_0_[7]\,
      R => '0'
    );
\bram_output_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(8),
      Q => \bram_output_addr_reg_n_0_[8]\,
      R => '0'
    );
\bram_output_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => tx_num_counter(9),
      Q => \bram_output_addr_reg_n_0_[9]\,
      R => '0'
    );
\bram_output_data_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(0),
      Q => bram_output_data_in(0),
      R => '0'
    );
\bram_output_data_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(1),
      Q => bram_output_data_in(1),
      R => '0'
    );
\bram_output_data_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(2),
      Q => bram_output_data_in(2),
      R => '0'
    );
\bram_output_data_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(3),
      Q => bram_output_data_in(3),
      R => '0'
    );
\bram_output_data_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(4),
      Q => bram_output_data_in(4),
      R => '0'
    );
\bram_output_data_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(5),
      Q => bram_output_data_in(5),
      R => '0'
    );
\bram_output_data_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(6),
      Q => bram_output_data_in(6),
      R => '0'
    );
\bram_output_data_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => bram_output_addr,
      D => data_out_byte_from_rx_reg(7),
      Q => bram_output_data_in(7),
      R => '0'
    );
\data_out_from_bram_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0018"
    )
        port map (
      I0 => write_enable_input_bram,
      I1 => read_enable_input_bram,
      I2 => read_enable_output_bram,
      I3 => write_enable_output_bram,
      O => \data_out_from_bram_reg[7]_i_1_n_0\
    );
\data_out_from_bram_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(0),
      Q => data_out_from_bram_reg(0),
      R => '0'
    );
\data_out_from_bram_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(1),
      Q => data_out_from_bram_reg(1),
      R => '0'
    );
\data_out_from_bram_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => data_out_from_bram_reg(2),
      R => '0'
    );
\data_out_from_bram_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(3),
      Q => data_out_from_bram_reg(3),
      R => '0'
    );
\data_out_from_bram_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(4),
      Q => data_out_from_bram_reg(4),
      R => '0'
    );
\data_out_from_bram_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(5),
      Q => data_out_from_bram_reg(5),
      R => '0'
    );
\data_out_from_bram_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(6),
      Q => data_out_from_bram_reg(6),
      R => '0'
    );
\data_out_from_bram_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \data_out_from_bram_reg[7]_i_1_n_0\,
      D => p_1_in(7),
      Q => data_out_from_bram_reg(7),
      R => '0'
    );
top_level_filter_fsm_instance: entity work.telemetry_bot_top_level_controller_0_0_top_level_filter_fsm
     port map (
      D(7 downto 0) => p_1_in(7 downto 0),
      \FSM_onehot_f_state_reg[2]_0\(7 downto 0) => \FSM_onehot_f_state_reg[2]\(7 downto 0),
      Q(7 downto 0) => bram_input_data_in(7 downto 0),
      \bram1_a_mux_reg[17]_i_1\(17 downto 0) => bram_input_addr(17 downto 0),
      \bram2_a_mux_reg[17]_i_1\(17) => \bram_output_addr_reg_n_0_[17]\,
      \bram2_a_mux_reg[17]_i_1\(16) => \bram_output_addr_reg_n_0_[16]\,
      \bram2_a_mux_reg[17]_i_1\(15) => \bram_output_addr_reg_n_0_[15]\,
      \bram2_a_mux_reg[17]_i_1\(14) => \bram_output_addr_reg_n_0_[14]\,
      \bram2_a_mux_reg[17]_i_1\(13) => \bram_output_addr_reg_n_0_[13]\,
      \bram2_a_mux_reg[17]_i_1\(12) => \bram_output_addr_reg_n_0_[12]\,
      \bram2_a_mux_reg[17]_i_1\(11) => \bram_output_addr_reg_n_0_[11]\,
      \bram2_a_mux_reg[17]_i_1\(10) => \bram_output_addr_reg_n_0_[10]\,
      \bram2_a_mux_reg[17]_i_1\(9) => \bram_output_addr_reg_n_0_[9]\,
      \bram2_a_mux_reg[17]_i_1\(8) => \bram_output_addr_reg_n_0_[8]\,
      \bram2_a_mux_reg[17]_i_1\(7) => \bram_output_addr_reg_n_0_[7]\,
      \bram2_a_mux_reg[17]_i_1\(6) => \bram_output_addr_reg_n_0_[6]\,
      \bram2_a_mux_reg[17]_i_1\(5) => \bram_output_addr_reg_n_0_[5]\,
      \bram2_a_mux_reg[17]_i_1\(4) => \bram_output_addr_reg_n_0_[4]\,
      \bram2_a_mux_reg[17]_i_1\(3) => \bram_output_addr_reg_n_0_[3]\,
      \bram2_a_mux_reg[17]_i_1\(2) => \bram_output_addr_reg_n_0_[2]\,
      \bram2_a_mux_reg[17]_i_1\(1) => \bram_output_addr_reg_n_0_[1]\,
      \bram2_a_mux_reg[17]_i_1\(0) => \bram_output_addr_reg_n_0_[0]\,
      \bram2_d_mux_reg[7]_i_1\(7 downto 0) => bram_output_data_in(7 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      output_d1_carry(7 downto 0) => output_d1_carry(7 downto 0),
      read_enable_input_bram => read_enable_input_bram,
      read_enable_output_bram => read_enable_output_bram,
      \start_filtering_reg__0\ => \start_filtering_reg__0\,
      write_enable_input_bram => write_enable_input_bram,
      write_enable_output_bram => write_enable_output_bram
    );
uart_rx_for_fsm_instance: entity work.telemetry_bot_top_level_controller_0_0_uart_rx_for_fsm
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => Q(15 downto 0),
      \data_out_byte_rx_instruction_reg_reg[15]_0\(7 downto 0) => \data_out_byte_rx_instruction_reg_reg[15]\(7 downto 0),
      \data_out_byte_rx_instruction_reg_reg[15]_1\(7 downto 0) => \data_out_byte_rx_instruction_reg_reg[15]_0\(7 downto 0),
      \data_out_byte_rx_instruction_reg_reg[19]_0\(3 downto 0) => \data_out_byte_rx_instruction_reg_reg[19]\(3 downto 0),
      \duty_cycle_value_reg_reg[0]\ => \duty_cycle_value_reg_reg[0]\,
      i_clk => i_clk,
      i_reset => i_reset,
      o_led(1 downto 0) => o_led(1 downto 0),
      read_enable_input_bram => read_enable_input_bram,
      rx_instruction_active => rx_instruction_active,
      rx_instruction_in_reg => rx_instruction_in_reg,
      servo_enable => servo_enable,
      \servo_position_reg_reg[0]\ => \servo_position_reg_reg[0]\,
      start_drive_mode_0 => start_drive_mode_0,
      start_drive_mode_reg(0) => start_drive_mode_reg(0),
      start_drive_mode_reg_0(0) => start_drive_mode_reg_0(0),
      start_filtering_reg => start_filtering_reg,
      \threshold_value_reg[0]\ => \threshold_value_reg[0]\,
      write_enable_input_bram => write_enable_input_bram,
      write_enable_input_bram_0 => write_enable_input_bram_0
    );
uart_rx_instance: entity work.telemetry_bot_top_level_controller_0_0_uart_rx
     port map (
      D(7 downto 0) => data_out_byte_from_rx_reg(7 downto 0),
      Q(17 downto 0) => rx_num_counter(17 downto 0),
      bram_input_addr0 => bram_input_addr0,
      bram_output_addr => bram_output_addr,
      i_clk => i_clk,
      i_reset => i_reset,
      read_enable_input_bram => read_enable_input_bram,
      read_enable_output_bram => read_enable_output_bram,
      rx_image_in_reg => rx_image_in_reg,
      rx_tx_dv_flag => rx_tx_dv_flag,
      write_enable_input_bram => write_enable_input_bram,
      write_enable_output_bram => write_enable_output_bram
    );
uart_tx_instance: entity work.telemetry_bot_top_level_controller_0_0_uart_tx
     port map (
      Q(17 downto 0) => tx_num_counter(17 downto 0),
      bram_input_addr0 => bram_input_addr0,
      bram_output_addr => bram_output_addr,
      i_clk => i_clk,
      i_reset => i_reset,
      o_tx_serial_data => o_tx_serial_data,
      read_enable_input_bram => read_enable_input_bram,
      read_enable_output_bram => read_enable_output_bram,
      rx_tx_dv_flag => rx_tx_dv_flag,
      \s_data_byte_tx_reg[7]_0\(7 downto 0) => data_out_from_bram_reg(7 downto 0),
      write_enable_input_bram => write_enable_input_bram,
      write_enable_output_bram => write_enable_output_bram
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_motor_controller is
  port (
    o_ssd_cat : out STD_LOGIC;
    o_PWM_1 : out STD_LOGIC;
    o_PWM_2 : out STD_LOGIC;
    o_PWM_3 : out STD_LOGIC;
    o_PWM_4 : out STD_LOGIC;
    o_PWM_5 : out STD_LOGIC;
    o_PWM_6 : out STD_LOGIC;
    o_PWM_7 : out STD_LOGIC;
    o_PWM_8 : out STD_LOGIC;
    o_ssd : out STD_LOGIC_VECTOR ( 6 downto 0 );
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    sensor_pulse : in STD_LOGIC;
    start_drive_mode : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_motor_direction_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_enable_PWM_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_motor_controller : entity is "motor_controller";
end telemetry_bot_top_level_controller_0_0_motor_controller;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_motor_controller is
  signal i_enable : STD_LOGIC;
  signal i_set_direction : STD_LOGIC;
  signal s_duty_cycle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_duty_cycle[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[1]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[2]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[5]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[6]_i_1_n_0\ : STD_LOGIC;
  signal \s_duty_cycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_enable_PWM_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_enable_PWM_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_enable_PWM_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_motor_direction[3]_i_1_n_0\ : STD_LOGIC;
  signal \s_motor_direction_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_motor_direction_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_motor_direction_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_duty_cycle[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \s_duty_cycle[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \s_duty_cycle[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \s_duty_cycle[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \s_duty_cycle[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \s_duty_cycle[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \s_duty_cycle[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \s_duty_cycle[7]_i_1\ : label is "soft_lutpair128";
begin
maxsonar_sensor_instance: entity work.telemetry_bot_top_level_controller_0_0_maxsonar_sensor
     port map (
      i_clk => i_clk,
      i_reset => i_reset,
      o_ssd(6 downto 0) => o_ssd(6 downto 0),
      o_ssd_cat => o_ssd_cat,
      sensor_pulse => sensor_pulse
    );
pwm_generator_instance_1: entity work.telemetry_bot_top_level_controller_0_0_pwm_generator
     port map (
      Q(7 downto 0) => s_duty_cycle(7 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      i_set_direction_reg_reg_0 => \s_motor_direction_reg_n_0_[0]\,
      o_PWM_1 => o_PWM_1,
      o_PWM_1_reg_0 => \s_enable_PWM_reg_n_0_[0]\,
      o_PWM_2 => o_PWM_2
    );
pwm_generator_instance_2: entity work.telemetry_bot_top_level_controller_0_0_pwm_generator_0
     port map (
      Q(7 downto 0) => s_duty_cycle(7 downto 0),
      i_clk => i_clk,
      i_enable => i_enable,
      i_reset => i_reset,
      i_set_direction => i_set_direction,
      o_PWM_3 => o_PWM_3,
      o_PWM_4 => o_PWM_4
    );
pwm_generator_instance_3: entity work.telemetry_bot_top_level_controller_0_0_pwm_generator_1
     port map (
      Q(7 downto 0) => s_duty_cycle(7 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      i_set_direction_reg_reg_0 => \s_motor_direction_reg_n_0_[2]\,
      o_PWM_1_reg_0 => \s_enable_PWM_reg_n_0_[2]\,
      o_PWM_5 => o_PWM_5,
      o_PWM_6 => o_PWM_6
    );
pwm_generator_instance_4: entity work.telemetry_bot_top_level_controller_0_0_pwm_generator_2
     port map (
      Q(7 downto 0) => s_duty_cycle(7 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      i_set_direction_reg_reg_0 => \s_motor_direction_reg_n_0_[3]\,
      o_PWM_1_reg_0 => \s_enable_PWM_reg_n_0_[3]\,
      o_PWM_7 => o_PWM_7,
      o_PWM_8 => o_PWM_8
    );
\s_duty_cycle[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(0),
      O => \s_duty_cycle[0]_i_1_n_0\
    );
\s_duty_cycle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(1),
      O => \s_duty_cycle[1]_i_1_n_0\
    );
\s_duty_cycle[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(2),
      O => \s_duty_cycle[2]_i_1_n_0\
    );
\s_duty_cycle[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(3),
      O => \s_duty_cycle[3]_i_1_n_0\
    );
\s_duty_cycle[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(4),
      O => \s_duty_cycle[4]_i_1_n_0\
    );
\s_duty_cycle[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(5),
      O => \s_duty_cycle[5]_i_1_n_0\
    );
\s_duty_cycle[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(6),
      O => \s_duty_cycle[6]_i_1_n_0\
    );
\s_duty_cycle[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_drive_mode,
      I1 => Q(7),
      O => \s_duty_cycle[7]_i_1_n_0\
    );
\s_duty_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[0]_i_1_n_0\,
      Q => s_duty_cycle(0),
      R => i_reset
    );
\s_duty_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[1]_i_1_n_0\,
      Q => s_duty_cycle(1),
      R => i_reset
    );
\s_duty_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[2]_i_1_n_0\,
      Q => s_duty_cycle(2),
      R => i_reset
    );
\s_duty_cycle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[3]_i_1_n_0\,
      Q => s_duty_cycle(3),
      R => i_reset
    );
\s_duty_cycle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[4]_i_1_n_0\,
      Q => s_duty_cycle(4),
      R => i_reset
    );
\s_duty_cycle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[5]_i_1_n_0\,
      Q => s_duty_cycle(5),
      R => i_reset
    );
\s_duty_cycle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[6]_i_1_n_0\,
      Q => s_duty_cycle(6),
      R => i_reset
    );
\s_duty_cycle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_duty_cycle[7]_i_1_n_0\,
      Q => s_duty_cycle(7),
      R => i_reset
    );
\s_enable_PWM_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_enable_PWM_reg[3]_0\(0),
      Q => \s_enable_PWM_reg_n_0_[0]\,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_enable_PWM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_enable_PWM_reg[3]_0\(1),
      Q => i_enable,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_enable_PWM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_enable_PWM_reg[3]_0\(2),
      Q => \s_enable_PWM_reg_n_0_[2]\,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_enable_PWM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_enable_PWM_reg[3]_0\(3),
      Q => \s_enable_PWM_reg_n_0_[3]\,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_motor_direction[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_reset,
      I1 => start_drive_mode,
      O => \s_motor_direction[3]_i_1_n_0\
    );
\s_motor_direction_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_motor_direction_reg[3]_0\(0),
      Q => \s_motor_direction_reg_n_0_[0]\,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_motor_direction_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_motor_direction_reg[3]_0\(1),
      Q => i_set_direction,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_motor_direction_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_motor_direction_reg[3]_0\(2),
      Q => \s_motor_direction_reg_n_0_[2]\,
      R => \s_motor_direction[3]_i_1_n_0\
    );
\s_motor_direction_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \s_motor_direction_reg[3]_0\(3),
      Q => \s_motor_direction_reg_n_0_[3]\,
      R => \s_motor_direction[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0_top_level_controller is
  port (
    o_led : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_ssd : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_ssd_cat : out STD_LOGIC;
    servo_PWM : out STD_LOGIC;
    o_PWM_1 : out STD_LOGIC;
    o_PWM_2 : out STD_LOGIC;
    o_PWM_3 : out STD_LOGIC;
    o_PWM_4 : out STD_LOGIC;
    o_PWM_5 : out STD_LOGIC;
    o_PWM_6 : out STD_LOGIC;
    o_PWM_7 : out STD_LOGIC;
    o_PWM_8 : out STD_LOGIC;
    o_tx_serial_data : out STD_LOGIC;
    i_reset : in STD_LOGIC;
    rx_instruction_active : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    write_enable_output_bram : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC;
    sensor_pulse : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    i_data_in_rx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of telemetry_bot_top_level_controller_0_0_top_level_controller : entity is "top_level_controller";
end telemetry_bot_top_level_controller_0_0_top_level_controller;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0_top_level_controller is
  signal \PWM_enable_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PWM_enable_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PWM_enable_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PWM_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal duty_cycle_value_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal filter_select : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_rx_tx_with_filter_instance_n_17 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_20 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_23 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_24 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_25 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_26 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_27 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_28 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_29 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_30 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_31 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_32 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_33 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_34 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_35 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_36 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_37 : STD_LOGIC;
  signal image_rx_tx_with_filter_instance_n_38 : STD_LOGIC;
  signal motor_direction_reg : STD_LOGIC;
  signal \motor_direction_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \motor_direction_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \motor_direction_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \motor_direction_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_image_in_reg : STD_LOGIC;
  signal rx_image_in_reg_i_1_n_0 : STD_LOGIC;
  signal rx_instruction_in_reg : STD_LOGIC;
  signal rx_instruction_in_reg_i_1_n_0 : STD_LOGIC;
  signal rx_instruction_reg : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal servo_enable : STD_LOGIC;
  signal servo_enable_reg_n_0 : STD_LOGIC;
  signal servo_position_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_drive_mode : STD_LOGIC;
  signal start_drive_mode_0 : STD_LOGIC;
  signal start_drive_mode_reg_n_0 : STD_LOGIC;
  signal start_filtering_i_2_n_0 : STD_LOGIC;
  signal \start_filtering_reg__0\ : STD_LOGIC;
  signal start_filtering_reg_n_0 : STD_LOGIC;
  signal threshold_value : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal threshold_value0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_image_in_reg_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of rx_instruction_in_reg_i_1 : label is "soft_lutpair134";
begin
\PWM_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_30,
      Q => \PWM_enable_reg_reg_n_0_[0]\,
      R => i_reset
    );
\PWM_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_29,
      Q => \PWM_enable_reg_reg_n_0_[1]\,
      R => i_reset
    );
\PWM_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_28,
      Q => \PWM_enable_reg_reg_n_0_[2]\,
      R => i_reset
    );
\PWM_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_27,
      Q => \PWM_enable_reg_reg_n_0_[3]\,
      R => i_reset
    );
\duty_cycle_value_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_38,
      Q => duty_cycle_value_reg(0),
      R => i_reset
    );
\duty_cycle_value_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_37,
      Q => duty_cycle_value_reg(1),
      R => i_reset
    );
\duty_cycle_value_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_36,
      Q => duty_cycle_value_reg(2),
      R => i_reset
    );
\duty_cycle_value_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_35,
      Q => duty_cycle_value_reg(3),
      R => i_reset
    );
\duty_cycle_value_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_34,
      Q => duty_cycle_value_reg(4),
      R => i_reset
    );
\duty_cycle_value_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_33,
      Q => duty_cycle_value_reg(5),
      R => i_reset
    );
\duty_cycle_value_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_32,
      Q => duty_cycle_value_reg(6),
      R => i_reset
    );
\duty_cycle_value_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_31,
      Q => duty_cycle_value_reg(7),
      R => i_reset
    );
\filter_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(8),
      Q => filter_select(0),
      R => i_reset
    );
\filter_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(9),
      Q => filter_select(1),
      R => i_reset
    );
\filter_select_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(10),
      Q => filter_select(2),
      R => i_reset
    );
\filter_select_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(11),
      Q => filter_select(3),
      R => i_reset
    );
\filter_select_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(12),
      Q => filter_select(4),
      R => i_reset
    );
\filter_select_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(13),
      Q => filter_select(5),
      R => i_reset
    );
\filter_select_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(14),
      Q => filter_select(6),
      R => i_reset
    );
\filter_select_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(15),
      Q => filter_select(7),
      R => i_reset
    );
image_rx_tx_with_filter_instance: entity work.telemetry_bot_top_level_controller_0_0_image_rx_tx_with_filter
     port map (
      D(3) => image_rx_tx_with_filter_instance_n_23,
      D(2) => image_rx_tx_with_filter_instance_n_24,
      D(1) => image_rx_tx_with_filter_instance_n_25,
      D(0) => image_rx_tx_with_filter_instance_n_26,
      E(0) => image_rx_tx_with_filter_instance_n_20,
      \FSM_onehot_f_state_reg[2]\(7 downto 0) => filter_select(7 downto 0),
      Q(15 downto 0) => rx_instruction_reg(23 downto 8),
      \data_out_byte_rx_instruction_reg_reg[15]\(7) => image_rx_tx_with_filter_instance_n_31,
      \data_out_byte_rx_instruction_reg_reg[15]\(6) => image_rx_tx_with_filter_instance_n_32,
      \data_out_byte_rx_instruction_reg_reg[15]\(5) => image_rx_tx_with_filter_instance_n_33,
      \data_out_byte_rx_instruction_reg_reg[15]\(4) => image_rx_tx_with_filter_instance_n_34,
      \data_out_byte_rx_instruction_reg_reg[15]\(3) => image_rx_tx_with_filter_instance_n_35,
      \data_out_byte_rx_instruction_reg_reg[15]\(2) => image_rx_tx_with_filter_instance_n_36,
      \data_out_byte_rx_instruction_reg_reg[15]\(1) => image_rx_tx_with_filter_instance_n_37,
      \data_out_byte_rx_instruction_reg_reg[15]\(0) => image_rx_tx_with_filter_instance_n_38,
      \data_out_byte_rx_instruction_reg_reg[15]_0\(7 downto 0) => p_1_in(7 downto 0),
      \data_out_byte_rx_instruction_reg_reg[19]\(3) => image_rx_tx_with_filter_instance_n_27,
      \data_out_byte_rx_instruction_reg_reg[19]\(2) => image_rx_tx_with_filter_instance_n_28,
      \data_out_byte_rx_instruction_reg_reg[19]\(1) => image_rx_tx_with_filter_instance_n_29,
      \data_out_byte_rx_instruction_reg_reg[19]\(0) => image_rx_tx_with_filter_instance_n_30,
      \duty_cycle_value_reg_reg[0]\ => start_drive_mode_reg_n_0,
      i_clk => i_clk,
      i_reset => i_reset,
      o_led(1 downto 0) => o_led(1 downto 0),
      o_tx_serial_data => o_tx_serial_data,
      output_d1_carry(7 downto 0) => threshold_value(7 downto 0),
      read_enable_input_bram => read_enable_input_bram,
      read_enable_output_bram => read_enable_output_bram,
      rx_image_in_reg => rx_image_in_reg,
      rx_instruction_active => rx_instruction_active,
      rx_instruction_in_reg => rx_instruction_in_reg,
      servo_enable => servo_enable,
      \servo_position_reg_reg[0]\ => servo_enable_reg_n_0,
      start_drive_mode_0 => start_drive_mode_0,
      start_drive_mode_reg(0) => motor_direction_reg,
      start_drive_mode_reg_0(0) => threshold_value0,
      start_filtering_reg => start_filtering_i_2_n_0,
      \start_filtering_reg__0\ => \start_filtering_reg__0\,
      \threshold_value_reg[0]\ => start_filtering_reg_n_0,
      write_enable_input_bram => write_enable_input_bram,
      write_enable_input_bram_0 => image_rx_tx_with_filter_instance_n_17,
      write_enable_output_bram => write_enable_output_bram
    );
motor_controller_instance: entity work.telemetry_bot_top_level_controller_0_0_motor_controller
     port map (
      Q(7 downto 0) => duty_cycle_value_reg(7 downto 0),
      i_clk => i_clk,
      i_reset => i_reset,
      o_PWM_1 => o_PWM_1,
      o_PWM_2 => o_PWM_2,
      o_PWM_3 => o_PWM_3,
      o_PWM_4 => o_PWM_4,
      o_PWM_5 => o_PWM_5,
      o_PWM_6 => o_PWM_6,
      o_PWM_7 => o_PWM_7,
      o_PWM_8 => o_PWM_8,
      o_ssd(6 downto 0) => o_ssd(6 downto 0),
      o_ssd_cat => o_ssd_cat,
      \s_enable_PWM_reg[3]_0\(3) => \PWM_enable_reg_reg_n_0_[3]\,
      \s_enable_PWM_reg[3]_0\(2) => \PWM_enable_reg_reg_n_0_[2]\,
      \s_enable_PWM_reg[3]_0\(1) => \PWM_enable_reg_reg_n_0_[1]\,
      \s_enable_PWM_reg[3]_0\(0) => \PWM_enable_reg_reg_n_0_[0]\,
      \s_motor_direction_reg[3]_0\(3) => \motor_direction_reg_reg_n_0_[3]\,
      \s_motor_direction_reg[3]_0\(2) => \motor_direction_reg_reg_n_0_[2]\,
      \s_motor_direction_reg[3]_0\(1) => \motor_direction_reg_reg_n_0_[1]\,
      \s_motor_direction_reg[3]_0\(0) => \motor_direction_reg_reg_n_0_[0]\,
      sensor_pulse => sensor_pulse,
      start_drive_mode => start_drive_mode
    );
\motor_direction_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_26,
      Q => \motor_direction_reg_reg_n_0_[0]\,
      R => i_reset
    );
\motor_direction_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_25,
      Q => \motor_direction_reg_reg_n_0_[1]\,
      R => i_reset
    );
\motor_direction_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_24,
      Q => \motor_direction_reg_reg_n_0_[2]\,
      R => i_reset
    );
\motor_direction_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => motor_direction_reg,
      D => image_rx_tx_with_filter_instance_n_23,
      Q => \motor_direction_reg_reg_n_0_[3]\,
      R => i_reset
    );
rx_image_in_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_image_in_reg,
      I1 => rx_instruction_active,
      I2 => i_data_in_rx,
      O => rx_image_in_reg_i_1_n_0
    );
rx_image_in_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => rx_image_in_reg_i_1_n_0,
      Q => rx_image_in_reg,
      R => '0'
    );
rx_instruction_in_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_data_in_rx,
      I1 => rx_instruction_active,
      I2 => rx_instruction_in_reg,
      O => rx_instruction_in_reg_i_1_n_0
    );
rx_instruction_in_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => rx_instruction_in_reg_i_1_n_0,
      Q => rx_instruction_in_reg,
      R => '0'
    );
servo_controller_instance: entity work.telemetry_bot_top_level_controller_0_0_servo_controller
     port map (
      Q(7 downto 0) => servo_position_reg(7 downto 0),
      \counter_reg[0]_0\ => servo_enable_reg_n_0,
      i_clk => i_clk,
      i_reset => i_reset,
      servo_PWM => servo_PWM
    );
servo_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => servo_enable,
      Q => servo_enable_reg_n_0,
      R => i_reset
    );
\servo_position_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(0),
      Q => servo_position_reg(0),
      R => i_reset
    );
\servo_position_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(1),
      Q => servo_position_reg(1),
      R => i_reset
    );
\servo_position_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(2),
      Q => servo_position_reg(2),
      R => i_reset
    );
\servo_position_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(3),
      Q => servo_position_reg(3),
      R => i_reset
    );
\servo_position_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(4),
      Q => servo_position_reg(4),
      R => i_reset
    );
\servo_position_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(5),
      Q => servo_position_reg(5),
      R => i_reset
    );
\servo_position_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(6),
      Q => servo_position_reg(6),
      R => i_reset
    );
\servo_position_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => image_rx_tx_with_filter_instance_n_20,
      D => p_1_in(7),
      Q => servo_position_reg(7),
      R => i_reset
    );
start_drive_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => start_drive_mode_0,
      Q => start_drive_mode_reg_n_0,
      R => i_reset
    );
start_drive_mode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => start_drive_mode_reg_n_0,
      Q => start_drive_mode,
      R => '0'
    );
start_filtering_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => read_enable_output_bram,
      I1 => write_enable_output_bram,
      O => start_filtering_i_2_n_0
    );
start_filtering_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => image_rx_tx_with_filter_instance_n_17,
      Q => start_filtering_reg_n_0,
      R => '0'
    );
start_filtering_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => start_filtering_reg_n_0,
      Q => \start_filtering_reg__0\,
      R => '0'
    );
\threshold_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(16),
      Q => threshold_value(0),
      R => i_reset
    );
\threshold_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(17),
      Q => threshold_value(1),
      R => i_reset
    );
\threshold_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(18),
      Q => threshold_value(2),
      R => i_reset
    );
\threshold_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(19),
      Q => threshold_value(3),
      R => i_reset
    );
\threshold_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(20),
      Q => threshold_value(4),
      R => i_reset
    );
\threshold_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(21),
      Q => threshold_value(5),
      R => i_reset
    );
\threshold_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(22),
      Q => threshold_value(6),
      R => i_reset
    );
\threshold_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => threshold_value0,
      D => rx_instruction_reg(23),
      Q => threshold_value(7),
      R => i_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity telemetry_bot_top_level_controller_0_0 is
  port (
    i_clk : in STD_LOGIC;
    i_reset : in STD_LOGIC;
    i_data_in_rx : in STD_LOGIC;
    write_enable_input_bram : in STD_LOGIC;
    read_enable_input_bram : in STD_LOGIC;
    write_enable_output_bram : in STD_LOGIC;
    read_enable_output_bram : in STD_LOGIC;
    rx_instruction_active : in STD_LOGIC;
    sensor_pulse : in STD_LOGIC;
    sensor_enable : out STD_LOGIC;
    o_tx_serial_data : out STD_LOGIC;
    o_PWM_1 : out STD_LOGIC;
    o_PWM_2 : out STD_LOGIC;
    o_PWM_3 : out STD_LOGIC;
    o_PWM_4 : out STD_LOGIC;
    o_PWM_5 : out STD_LOGIC;
    o_PWM_6 : out STD_LOGIC;
    o_PWM_7 : out STD_LOGIC;
    o_PWM_8 : out STD_LOGIC;
    servo_PWM : out STD_LOGIC;
    o_ssd : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_ssd_cat : out STD_LOGIC;
    o_led : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of telemetry_bot_top_level_controller_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of telemetry_bot_top_level_controller_0_0 : entity is "telemetry_bot_top_level_controller_0_0,top_level_controller,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of telemetry_bot_top_level_controller_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of telemetry_bot_top_level_controller_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of telemetry_bot_top_level_controller_0_0 : entity is "top_level_controller,Vivado 2020.2";
end telemetry_bot_top_level_controller_0_0;

architecture STRUCTURE of telemetry_bot_top_level_controller_0_0 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o_led\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_reset, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN telemetry_bot_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of i_reset : signal is "xilinx.com:signal:reset:1.0 i_reset RST";
  attribute x_interface_parameter of i_reset : signal is "XIL_INTERFACENAME i_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  o_led(3) <= \^o_led\(2);
  o_led(2) <= \^o_led\(2);
  o_led(1) <= \^o_led\(2);
  o_led(0) <= \^o_led\(0);
  sensor_enable <= \<const1>\;
U0: entity work.telemetry_bot_top_level_controller_0_0_top_level_controller
     port map (
      i_clk => i_clk,
      i_data_in_rx => i_data_in_rx,
      i_reset => i_reset,
      o_PWM_1 => o_PWM_1,
      o_PWM_2 => o_PWM_2,
      o_PWM_3 => o_PWM_3,
      o_PWM_4 => o_PWM_4,
      o_PWM_5 => o_PWM_5,
      o_PWM_6 => o_PWM_6,
      o_PWM_7 => o_PWM_7,
      o_PWM_8 => o_PWM_8,
      o_led(1) => \^o_led\(2),
      o_led(0) => \^o_led\(0),
      o_ssd(6 downto 0) => o_ssd(6 downto 0),
      o_ssd_cat => o_ssd_cat,
      o_tx_serial_data => o_tx_serial_data,
      read_enable_input_bram => read_enable_input_bram,
      read_enable_output_bram => read_enable_output_bram,
      rx_instruction_active => rx_instruction_active,
      sensor_pulse => sensor_pulse,
      servo_PWM => servo_PWM,
      write_enable_input_bram => write_enable_input_bram,
      write_enable_output_bram => write_enable_output_bram
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
