Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 15 21:43:40 2019
| Host         : DESKTOP-SP15L6C running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 75
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 49         |
| TIMING-18 | Warning          | Missing input or output delay | 15         |
| TIMING-20 | Warning          | Non-clocked latch             | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/b0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/b1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/b2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/b3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/pressed0_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/pressed1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/pressed2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/BTNS_0/inst/pressed3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/LFSR_FINAL_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/LFSR_FINAL_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/LFSR_FINAL_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/LFSR_FINAL_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/LFSR_FINAL_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/LFSR_FINAL_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED0_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED0_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED0_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED0_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/SEED3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN0_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN0_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN0_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN0_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/USER_IN3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/dgt_sel_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/dgt_sel_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/MAIN_LOGIC_0/inst/state_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO0_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO10_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO11_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO12_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO13_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO1_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO2_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO3_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO4_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO5_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ARDUINO_IO6_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on PL_LED_G_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on PL_LED_R_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on PMOD1_D1_P_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on PMOD1_D3_N_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD1_D0_N_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD1_D0_N_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD1_D0_P_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD1_D0_P_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD1_D1_N_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD1_D1_N_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD2_D0_N_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD2_D0_N_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD2_D0_P_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD2_D0_P_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD2_D1_N_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD2_D1_N_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/PMOD2_D1_P_reg cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/PMOD2_D1_P_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/val2_reg[0] cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/val2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/val2_reg[1] cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/val2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/val2_reg[2] cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/val2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/VAL_0/inst/val2_reg[3] cannot be properly analyzed as its control pin design_1_i/VAL_0/inst/val2_reg[3]/G is not reached by a timing clock
Related violations: <none>


