Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 17 16:39:38 2020
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 271 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.875        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.875        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 2.247ns (43.894%)  route 2.872ns (56.106%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.851    clk_gen/count20_carry__5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.185 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.185    clk_gen/count20_carry__6_n_6
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.062    15.061    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.152ns (42.833%)  route 2.872ns (57.167%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.851    clk_gen/count20_carry__5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.090 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.090    clk_gen/count20_carry__6_n_5
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.062    15.061    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.136ns (42.650%)  route 2.872ns (57.350%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.851 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.851    clk_gen/count20_carry__5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.074 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.074    clk_gen/count20_carry__6_n_7
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.433    14.774    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.062    15.061    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.133ns (42.616%)  route 2.872ns (57.384%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.071 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.071    clk_gen/count20_carry__5_n_6
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 2.112ns (42.374%)  route 2.872ns (57.626%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.050 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.050    clk_gen/count20_carry__5_n_4
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.038ns (41.506%)  route 2.872ns (58.494%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.976 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.976    clk_gen/count20_carry__5_n_5
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.022ns (41.314%)  route 2.872ns (58.686%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.737    clk_gen/count20_carry__4_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.960 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.960    clk_gen/count20_carry__5_n_7
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.431    14.772    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.062    15.059    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.019ns (41.278%)  route 2.872ns (58.722%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.957 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.957    clk_gen/count20_carry__4_n_6
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.771    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.998ns (41.025%)  route 2.872ns (58.975%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.936 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.936    clk_gen/count20_carry__4_n_4
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.771    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.924ns (40.115%)  route 2.872ns (59.885%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.545     5.066    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  clk_gen/count2_reg[14]/Q
                         net (fo=2, routed)           1.056     6.579    clk_gen/count2[14]
    SLICE_X36Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.667     7.370    clk_gen/count20_carry_i_7_n_0
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.140     8.633    clk_gen/count20_carry_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.757    clk_gen/count2[4]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.158 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.158    clk_gen/count20_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    clk_gen/count20_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    clk_gen/count20_carry__1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.009     9.509    clk_gen/count20_carry__2_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.623    clk_gen/count20_carry__3_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.862 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.862    clk_gen/count20_carry__4_n_5
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.771    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.062    15.058    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.694    clk_gen/count2[28]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_gen/count20_carry__5_n_4
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.694    clk_gen/count2[12]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_gen/count20_carry__1_n_4
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.119     1.693    clk_gen/count2[16]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.801    clk_gen/count20_carry__2_n_4
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.816     1.943    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.695    clk_gen/count2[24]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.803    clk_gen/count20_carry__4_n_4
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.694    clk_gen/count2[20]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.802    clk_gen/count20_carry__3_n_4
    SLICE_X37Y25         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.816     1.943    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.693    clk_gen/count2[25]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.808    clk_gen/count20_carry__5_n_7
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.691    clk_gen/count2[17]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.806    clk_gen/count20_carry__3_n_7
    SLICE_X37Y25         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.816     1.943    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.117     1.694    clk_gen/count2[5]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.809    clk_gen/count20_carry__0_n_7
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.694    clk_gen/count2[29]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.809    clk_gen/count20_carry__6_n_7
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.820     1.947    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           0.117     1.692    clk_gen/count2[21]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.807    clk_gen/count20_carry__4_n_7
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y22   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y24   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y23   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y23   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y23   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y24   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y24   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y22   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   clk_gen/count2_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   clk_gen/count2_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   clk_gen/count2_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   clk_gen/count2_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   clk_gen/count2_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   reg_hex_reg[0]/C



