{
  "nl": null,
  "pnl": null,
  "pnl-sdf-friendly": null,
  "pnl-npc": null,
  "def": null,
  "lef": null,
  "openroad-lef": null,
  "odb": null,
  "sdc": null,
  "sdf": null,
  "spef": null,
  "lib": null,
  "spice": null,
  "mag": null,
  "gds": null,
  "mag_gds": null,
  "klayout_gds": null,
  "json_h": null,
  "vh": null,
  "metrics": {
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 456,
    "design__inferred_latch__count": 0,
    "design__instance__count": 15090,
    "design__instance__area": 147036,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 43,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 226,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 18,
    "power__internal__total": 0.01933610998094082,
    "power__switching__total": 0.011278938502073288,
    "power__leakage__total": 1.323009541920328e-7,
    "power__total": 0.030615180730819702,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.094584,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.094584,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.321622,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.517827,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.321622,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.263735,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 317,
    "design__max_fanout_violation__count": 226,
    "design__max_cap_violation__count": 33,
    "clock__skew__worst_hold": 0.164179,
    "clock__skew__worst_setup": -0.148922,
    "timing__hold__ws": 0.111374,
    "timing__setup__ws": -2.488937,
    "timing__hold__tns": 0,
    "timing__setup__tns": -63.550327,
    "timing__hold__wns": 0,
    "timing__setup__wns": -2.488937,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.111374,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 96,
    "timing__setup_r2r__ws": 2.671732,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 431.065 441.785",
    "design__core__bbox": "5.52 10.88 425.5 429.76",
    "design__io": 78,
    "design__die__area": 190438,
    "design__core__area": 175921,
    "design__instance__count__stdcell": 15090,
    "design__instance__area__stdcell": 147036,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.835806,
    "design__instance__utilization__stdcell": 0.835806,
    "floorplan__design__io": 76,
    "design__io__hpwl": 10386848,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 354203,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 1,
    "design__instance__count__hold_buffer": 2319,
    "antenna__violating__nets": 26,
    "antenna__violating__pins": 32,
    "route__antenna_violation__count": 26,
    "route__net": 12634,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 11857,
    "route__wirelength__iter:1": 444498,
    "route__drc_errors__iter:2": 4557,
    "route__wirelength__iter:2": 439735,
    "route__drc_errors__iter:3": 4367,
    "route__wirelength__iter:3": 438269,
    "route__drc_errors__iter:4": 744,
    "route__wirelength__iter:4": 437585,
    "route__drc_errors__iter:5": 142,
    "route__wirelength__iter:5": 437404,
    "route__drc_errors__iter:6": 22,
    "route__wirelength__iter:6": 437369,
    "route__drc_errors__iter:7": 0,
    "route__wirelength__iter:7": 437332,
    "route__drc_errors": 0,
    "route__wirelength": 437332,
    "route__vias": 88904,
    "route__vias__singlecut": 88904,
    "route__vias__multicut": 0,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 298,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 226,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 19,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.148922,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.148922,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.341634,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -2.126191,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -52.279804,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -2.126191,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.910304,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.844212,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 3,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 226,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 18,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.074236,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.074236,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.113991,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.292344,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113991,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.496478,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 14,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 226,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 6,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.084759,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.084759,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.317942,
    "timing__setup__ws__corner:min_tt_025C_1v80": 2.732152,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.317942,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.371528,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 226,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.139412,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.139412,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.440739,
    "timing__setup__ws__corner:min_ss_100C_1v60": -1.735912,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -39.93848,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -1.735912,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.90325,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.021982,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 226,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.06142,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.06142,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.111374,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 4.474051,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111374,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.646242,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 116,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 226,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 29,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.119498,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.119498,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.326354,
    "timing__setup__ws__corner:max_tt_025C_1v80": 2.268973,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.326354,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.055352,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 317,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 226,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 33,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.164179,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.164179,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.260506,
    "timing__setup__ws__corner:max_ss_100C_1v60": -2.488937,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -63.550327,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -2.488937,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.919672,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 32,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.671732,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 11,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 226,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 29,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.096724,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.096724,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.117254,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 4.123342,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117254,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.35876,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 12,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7981,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000400543,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00189641,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00189457,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000387471,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00189457,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000401,
    "ir__drop__worst": 0.0019,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
  }
}
