///////////////////////////////////////////////////////////////////////////
//NOTE: This file has been automatically generated by Vivado.
///////////////////////////////////////////////////////////////////////////
`timescale 1ps/1ps
package AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_pkg;
import axi_vip_pkg::*;
///////////////////////////////////////////////////////////////////////////
// These parameters are named after the component for use in your verification 
// environment.
///////////////////////////////////////////////////////////////////////////
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_PROTOCOL           = 2;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_READ_WRITE_MODE    = "READ_WRITE";
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_INTERFACE_MODE     = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ADDR_WIDTH         = 32;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_DATA_WIDTH         = 32;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ID_WIDTH           = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_AWUSER_WIDTH       = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ARUSER_WIDTH       = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_RUSER_WIDTH        = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_WUSER_WIDTH        = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_BUSER_WIDTH        = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_SUPPORTS_NARROW    = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_BURST          = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_LOCK           = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_CACHE          = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_REGION         = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_QOS            = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_PROT           = 1;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_WSTRB          = 1;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_BRESP          = 1;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_RRESP          = 1;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_ACLKEN         = 0;
      parameter AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_ARESETN        = 1;
///////////////////////////////////////////////////////////////////////////
typedef axi_mst_agent #(AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_PROTOCOL, 
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ADDR_WIDTH,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_DATA_WIDTH,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_DATA_WIDTH,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ID_WIDTH,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ID_WIDTH,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_AWUSER_WIDTH, 
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_WUSER_WIDTH, 
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_BUSER_WIDTH, 
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_ARUSER_WIDTH,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_RUSER_WIDTH, 
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_SUPPORTS_NARROW, 
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_BURST,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_LOCK,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_CACHE,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_REGION,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_PROT,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_QOS,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_WSTRB,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_BRESP,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_RRESP,
                        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_VIP_HAS_ARESETN) AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_mst_t;
      
///////////////////////////////////////////////////////////////////////////
// How to start the verification component
///////////////////////////////////////////////////////////////////////////
//      AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_mst_t  AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_mst;
//      initial begin : START_AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_MASTER
//        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_mst = new("AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_mst", `AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_PATH_TO_INTERFACE);
//        AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_mst.start_master();
//      end



endpackage : AXI_DMA_Data_Gen_v1_0_bfm_1_master_0_0_pkg
