# ğŸ“– UVM 1.2 â†’ 1800.2 è¿ç§»æŒ‡å—

## è¿ç§»æ¦‚è§ˆ

```mermaid
graph LR
    A[UVM 1.2] --> B[åˆ†æä»£ç ]
    B --> C[æ›´æ–°å®ä½¿ç”¨]
    C --> D[é‡æ„å·¥å‚è°ƒç”¨]
    D --> E[æµ‹è¯•éªŒè¯]
    E --> F[UVM 1800.2]
```

## è¿ç§»æ£€æŸ¥æ¸…å•

- [ ] è¯†åˆ«æ‰€æœ‰ `uvm_*_utils` å®ä½¿ç”¨
- [ ] æ›´æ–°å·¥å‚è°ƒç”¨æ–¹å¼
- [ ] æ£€æŸ¥ç›¸ä½æ§åˆ¶ä»£ç 
- [ ] éªŒè¯èµ„æºç®¡ç†
- [ ] æµ‹è¯•è¦†ç›–ç‡

## 1. å®è¿ç§»

### `uvm_component_utils

```systemverilog
// âŒ UVM 1.2 - æ—§æ–¹å¼
class my_driver extends uvm_driver#(bus_trans);
    `uvm_component_utils(my_driver)
endclass

// âœ… UVM 1800.2 - æ–°æ–¹å¼
class my_driver extends uvm_driver#(bus_trans);
    `uvm_component_registry(my_driver, "my_driver")
    
    // å¯é€‰ï¼šè¦†ç›– get_type()
    static function uvm_object_registry#(my_driver) get_type();
        return uvm_object_registry#(my_driver)::get();
    endfunction
endclass
```

### `uvm_object_utils

```systemverilog
// âŒ UVM 1.2
class my_sequence extends uvm_sequence#(bus_trans);
    `uvm_object_utils(my_sequence)
endclass

// âœ… UVM 1800.2
class my_sequence extends uvm_sequence#(bus_trans);
    `uvm_object_registry(my_sequence, "my_sequence")
endclass
```

### è‡ªåŠ¨åŒ–è¿ç§»è„šæœ¬

```python
#!/usr/bin/env python3
"""UVM å®è¿ç§»è„šæœ¬"""

import re

MIGRATION_MAP = {
    '`uvm_component_utils(': '`uvm_component_registry(',
    '`uvm_object_utils(': '`uvm_object_registry(',
    '`uvm_field_utils(': '`uvm_field_int(',
}

def migrate_file(filename):
    with open(filename, 'r') as f:
        content = f.read()
    
    for old, new in MIGRATION_MAP.items():
        content = content.replace(old, new)
    
    with open(filename, 'w') as f:
        f.write(content)
```

## 2. å·¥å‚è°ƒç”¨è¿ç§»

### type_id::create

```systemverilog
// âŒ UVM 1.2
class my_test extends uvm_test;
    virtual function void build_phase(uvm_phase phase);
        driver = my_driver::type_id::create("driver", this);
    endfunction
endclass

// âœ… UVM 1800.2
class my_test extends uvm_test;
    uvm_factory factory;
    
    virtual function void build_phase(uvm_phase phase);
        uvm_coreservice_t cs = uvm_coreservice_t::get();
        factory = cs.get_factory();
        
        driver = factory.create_component(
            "my_driver",
            this,
            "driver"
        );
    endfunction
endclass
```

### set_type_override

```systemverilog
// âŒ UVM 1.2
initial begin
    my_driver::type_id::set_inst_override(
        my_new_driver::get_type(),
        "*.agent.drv"
    );
end

// âœ… UVM 1800.2
initial begin
    uvm_factory factory = uvm_factory::get();
    factory.set_inst_override(
        my_new_driver::get_type(),
        "*.agent.drv"
    );
end
```

## 3. ç›¸ä½è¿ç§»

### è‡ªå®šä¹‰ä»»åŠ¡ç›¸ä½

```systemverilog
// âŒ UVM 1.2
class my_phase extends uvm_task_phase;
    virtual task body(uvm_phase phase);
        // æ—§æ–¹å¼
    endtask
endclass

// âœ… UVM 1800.2
class my_phase extends uvm_task_phase;
    virtual task body(uvm_phase phase);
        // æ–°æ–¹å¼ï¼šæ›´å¥½çš„å¼‚å¸¸å¤„ç†
        fork
            begin
                // å¼‚æ­¥æ“ä½œ
            end
        join_none
        
        // ç­‰å¾…æ‰€æœ‰å­ä»»åŠ¡å®Œæˆ
        phase.wait_for(UVM_ALL_DROPPED);
    endtask
endclass
```

### åŒæ­¥ç‚¹

```systemverilog
// UVM 1800.2 - æ›´æ¸…æ™°çš„åŒæ­¥
class my_env extends uvm_env;
    uvm_barrier sync_barrier;
    
    function void build_phase(uvm_phase phase);
        sync_barrier = new("sync", 2);  // 2 ä¸ªå‚ä¸è€…
    endfunction
    
    task run_phase(uvm_phase phase);
        // Agent 1
        fork
            begin
                #100;
                sync_barrier.wait_for();
            end
        join_none
        
        // Agent 2
        fork
            begin
                #200;
                sync_barrier.wait_for();
            end
        join_none
    endtask
endclass
```

## 4. é…ç½®è¿ç§»

### uvm_config_db

```systemverilog
// âŒ UVM 1.2
class my_agent extends uvm_agent;
    virtual bus_if vif;
    
    virtual function void build_phase(uvm_phase phase);
        if (!uvm_config_db#(virtual bus_if)::get(
            this, "", "vif", vif)) begin
            `uvm_fatal("CFG", "Cannot get vif")
        end
    endfunction
endclass

// âœ… UVM 1800.2 - æ›´å¥½çš„é”™è¯¯å¤„ç†
class my_agent extends uvm_agent;
    virtual bus_if vif;
    
    virtual function void build_phase(uvm_phase phase);
        uvm_resource_db#(virtual bus_if)::read_by_name(
            get_full_name(), "vif", vif,
            function void input #(virtual bus_if arg);
                vif = arg;
            endfunction
        );
        
        if (vif == null)
            `uvm_fatal("CFG", "Cannot get vif")
    endfunction
endclass
```

## 5. å®Œæ•´è¿ç§»ç¤ºä¾‹

### Before (UVM 1.2)

```systemverilog
`include "uvm_macros.svh"

class bus_driver extends uvm_driver#(bus_trans);
    `uvm_component_utils(bus_driver)
    
    virtual bus_if vif;
    
    function void build_phase(uvm_phase phase);
        if (!uvm_config_db#(virtual bus_if)::get(
            this, "", "vif", vif))
            `uvm_fatal("CFG", "Cannot get vif")
    endfunction
    
    task run_phase(uvm_phase phase);
        forever begin
            seq_item_port.get_next_item(req);
            drive(req);
            seq_item_port.item_done();
        end
    endtask
endclass
```

### After (UVM 1800.2)

```systemverilog
`include "uvm_macros.svh"

class bus_driver extends uvm_driver#(bus_trans);
    `uvm_component_registry(bus_driver, "bus_driver")
    
    virtual bus_if vif;
    uvm_factory factory;
    
    function void build_phase(uvm_phase phase);
        uvm_coreservice_t cs = uvm_coreservice_t::get();
        factory = cs.get_factory();
        
        if (!uvm_config_db#(virtual bus_if)::get(
            this, "", "vif", vif))
            `uvm_fatal("CFG", "Cannot get vif")
    endfunction
    
    task run_phase(uvm_phase phase);
        forever begin
            seq_item_port.get_next_item(req);
            drive(req);
            seq_item_port.item_done();
        end
    endtask
endclass
```

## è¿ç§»å·¥å…·

```bash
# ä½¿ç”¨ Python è„šæœ¬è¿ç§»
python3 scripts/migrate_uvm.py --src ./tb --dst ./tb_migrated
```

## éªŒè¯è¿ç§»

```systemverilog
// è¿ç§»åéªŒè¯ä»£ç 
initial begin
    uvm_factory factory = uvm_factory::get();
    
    // æ£€æŸ¥æ‰€æœ‰æ³¨å†Œç±»å‹
    factory.print();
    
    // éªŒè¯å·¥å‚è¦†ç›–
    factory.set_type_override("my_driver", "my_new_driver");
end
```

## å¸¸è§é—®é¢˜

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| å®ä¸è¯†åˆ« | ç¡®ä¿åŒ…å«æ­£ç¡®çš„å¤´æ–‡ä»¶ |
| å·¥å‚ä¸ºç©º | æ£€æŸ¥æ ¸å¿ƒæœåŠ¡åˆå§‹åŒ– |
| ç›¸ä½å¡ä½ | ä½¿ç”¨æ›´å¥½çš„åŒæ­¥æœºåˆ¶ |
| é…ç½®ä¸ç”Ÿæ•ˆ | ä½¿ç”¨èµ„æºæ•°æ®åº“æ›¿ä»£ |

## è¿›é˜¶é˜…è¯»

- [æ–°ç‰¹æ€§è¯¦è§£](../02-new-features/)
- [ç‰ˆæœ¬å¯¹æ¯”](../04-version-comparison/)
