// Seed: 3927824434
module module_0 (
    output wire id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output wand id_7,
    output supply1 id_8,
    input tri id_9,
    input wand id_10,
    input wand id_11,
    input tri0 id_12,
    input wire id_13,
    input wor id_14,
    output wand id_15,
    input tri id_16,
    input uwire id_17,
    output wor id_18
    , id_24,
    output supply1 id_19,
    input wor id_20,
    input wire id_21,
    input supply1 id_22
);
  wire id_25;
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    input wor id_2,
    input logic id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    input tri1 id_7
    , id_12,
    input supply0 id_8,
    input wand id_9,
    output wand id_10
);
  always @(posedge id_8 or posedge id_12++) id_0 <= id_3;
  assign id_12 = 1;
  assign id_10 = id_7;
  module_0(
      id_10,
      id_4,
      id_10,
      id_1,
      id_6,
      id_5,
      id_10,
      id_10,
      id_1,
      id_8,
      id_9,
      id_6,
      id_5,
      id_7,
      id_5,
      id_10,
      id_5,
      id_8,
      id_10,
      id_10,
      id_2,
      id_7,
      id_2
  );
  assign id_0 = id_3 - id_6;
endmodule
