$date
	Fri Nov 17 11:42:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module universal_shift_register_testbench $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 2 $ mode [1:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 2 & mode [1:0] $end
$var wire 1 % reset $end
$var reg 4 ' data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5
0%
1"
#10
0"
1#
#15
b1 !
b1 '
1"
#20
0"
b1 $
b1 &
#25
b1000 !
b1000 '
1"
#30
0"
0#
#35
b100 !
b100 '
1"
#40
0"
b10 $
b10 &
#45
b0 !
b0 '
1"
#50
0"
1#
#55
b1 !
b1 '
1"
#60
0"
b11 $
b11 &
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
