// Seed: 3886855226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  wire [1 : -1] id_6;
  wire id_7;
  wire \id_8 ;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_8 = 32'd87,
    parameter id_9 = 32'd88
) (
    output wand id_0,
    input  tri0 id_1,
    input  wire _id_2,
    output wor  id_3,
    output wand id_4
);
  parameter id_6 = -1;
  tri [-1 : id_2] id_7 = (1);
  wire _id_8 = id_2;
  logic _id_9;
  logic id_10;
  parameter id_11 = id_6[id_9==-1'd0 :-1==id_8];
  wand id_12 = -1 & id_10;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_12,
      id_7,
      id_11
  );
endmodule
