Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado.qsys --block-symbol-file --output-directory=D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading TesteSubtrator/SistemaEmbarcado.qsys
Progress: Reading input file
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding Conduit_Img_1 [Conduit_Pixel 1.0]
Progress: Parameterizing module Conduit_Img_1
Progress: Adding Conduit_Img_2 [Conduit_Pixel 1.0]
Progress: Parameterizing module Conduit_Img_2
Progress: Adding Medidor [Medidor 1.0]
Progress: Parameterizing module Medidor
Progress: Adding MemoriaImg1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaImg1
Progress: Adding MemoriaImg2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaImg2
Progress: Adding MemoriaPrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaPrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding Subtrator [Subtrator 1.0]
Progress: Parameterizing module Subtrator
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcado.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado.qsys --synthesis=VERILOG --output-directory=D:\Documents\quartusIIdata\TesteSubtrator\SistemaEmbarcado\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading TesteSubtrator/SistemaEmbarcado.qsys
Progress: Reading input file
Progress: Adding Clock [clock_source 18.1]
Progress: Parameterizing module Clock
Progress: Adding Conduit_Img_1 [Conduit_Pixel 1.0]
Progress: Parameterizing module Conduit_Img_1
Progress: Adding Conduit_Img_2 [Conduit_Pixel 1.0]
Progress: Parameterizing module Conduit_Img_2
Progress: Adding Medidor [Medidor 1.0]
Progress: Parameterizing module Medidor
Progress: Adding MemoriaImg1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaImg1
Progress: Adding MemoriaImg2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaImg2
Progress: Adding MemoriaPrograma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MemoriaPrograma
Progress: Adding Processador [altera_nios2_gen2 18.1]
Progress: Parameterizing module Processador
Progress: Adding Subtrator [Subtrator 1.0]
Progress: Parameterizing module Subtrator
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SistemaEmbarcado.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SistemaEmbarcado: Generating SistemaEmbarcado "SistemaEmbarcado" for QUARTUS_SYNTH
Info: Conduit_Img_1: "SistemaEmbarcado" instantiated Conduit_Pixel "Conduit_Img_1"
Info: Medidor: "SistemaEmbarcado" instantiated Medidor "Medidor"
Info: MemoriaImg1: Starting RTL generation for module 'SistemaEmbarcado_MemoriaImg1'
Info: MemoriaImg1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcado_MemoriaImg1 --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0041_MemoriaImg1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0041_MemoriaImg1_gen//SistemaEmbarcado_MemoriaImg1_component_configuration.pl  --do_build_sim=0  ]
Info: MemoriaImg1: Done RTL generation for module 'SistemaEmbarcado_MemoriaImg1'
Info: MemoriaImg1: "SistemaEmbarcado" instantiated altera_avalon_onchip_memory2 "MemoriaImg1"
Info: MemoriaImg2: Starting RTL generation for module 'SistemaEmbarcado_MemoriaImg2'
Info: MemoriaImg2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcado_MemoriaImg2 --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0042_MemoriaImg2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0042_MemoriaImg2_gen//SistemaEmbarcado_MemoriaImg2_component_configuration.pl  --do_build_sim=0  ]
Info: MemoriaImg2: Done RTL generation for module 'SistemaEmbarcado_MemoriaImg2'
Info: MemoriaImg2: "SistemaEmbarcado" instantiated altera_avalon_onchip_memory2 "MemoriaImg2"
Info: MemoriaPrograma: Starting RTL generation for module 'SistemaEmbarcado_MemoriaPrograma'
Info: MemoriaPrograma:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SistemaEmbarcado_MemoriaPrograma --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0043_MemoriaPrograma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0043_MemoriaPrograma_gen//SistemaEmbarcado_MemoriaPrograma_component_configuration.pl  --do_build_sim=0  ]
Info: MemoriaPrograma: Done RTL generation for module 'SistemaEmbarcado_MemoriaPrograma'
Info: MemoriaPrograma: "SistemaEmbarcado" instantiated altera_avalon_onchip_memory2 "MemoriaPrograma"
Info: Processador: "SistemaEmbarcado" instantiated altera_nios2_gen2 "Processador"
Info: Subtrator: "SistemaEmbarcado" instantiated Subtrator "Subtrator"
Info: jtag_uart_0: Starting RTL generation for module 'SistemaEmbarcado_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SistemaEmbarcado_jtag_uart_0 --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0045_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0045_jtag_uart_0_gen//SistemaEmbarcado_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SistemaEmbarcado_jtag_uart_0'
Info: jtag_uart_0: "SistemaEmbarcado" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SistemaEmbarcado" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SistemaEmbarcado" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SistemaEmbarcado" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SistemaEmbarcado_Processador_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SistemaEmbarcado_Processador_cpu --dir=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0048_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/felip/AppData/Local/Temp/alt9176_7466512019136939515.dir/0048_cpu_gen//SistemaEmbarcado_Processador_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.07.03 00:57:22 (*) Starting Nios II generation
Info: cpu: # 2022.07.03 00:57:22 (*)   Checking for plaintext license.
Info: cpu: # 2022.07.03 00:57:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.07.03 00:57:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.07.03 00:57:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.07.03 00:57:23 (*)   Plaintext license not found.
Info: cpu: # 2022.07.03 00:57:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.07.03 00:57:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.07.03 00:57:23 (*)   Creating all objects for CPU
Info: cpu: # 2022.07.03 00:57:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.07.03 00:57:26 (*)   Creating plain-text RTL
Info: cpu: # 2022.07.03 00:57:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SistemaEmbarcado_Processador_cpu'
Info: cpu: "Processador" instantiated altera_nios2_gen2_unit "cpu"
Info: Processador_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processador_data_master_translator"
Info: Medidor_Escrita_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Medidor_Escrita_translator"
Info: Processador_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processador_data_master_agent"
Info: Medidor_Escrita_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Medidor_Escrita_agent"
Info: Medidor_Escrita_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Medidor_Escrita_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: MemoriaImg1_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "MemoriaImg1_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/synthesis/submodules/altera_merlin_arbitrator.sv
Info: MemoriaImg1_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "MemoriaImg1_s1_rsp_width_adapter"
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Documents/quartusIIdata/TesteSubtrator/SistemaEmbarcado/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_010: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_010"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_010" instantiated error_adapter "error_adapter_0"
Info: SistemaEmbarcado: Done "SistemaEmbarcado" with 36 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
