<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="warning_message">Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected</li><li class="info_message">Info (119006): Selected device 10M50DAF484C7G for design &quot;clocked_cnt&quot;</li><li class="info_message">Info (21077): Low junction temperature is 0 degrees C</li><li class="info_message">Info (21077): High junction temperature is 85 degrees C</li><li class="info_message">Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time</li><li class="warning_message">Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.</li><li class="info_message">Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices<ul><li class="info_message">Info (176445): Device 10M08DAF484I7G is compatible</li><li class="info_message">Info (176445): Device 10M08DAF484I7P is compatible</li><li class="info_message">Info (176445): Device 10M16DAF484A7G is compatible</li><li class="info_message">Info (176445): Device 10M16DAF484C7G is compatible</li><li class="info_message">Info (176445): Device 10M16DAF484I7G is compatible</li><li class="info_message">Info (176445): Device 10M16DAF484I7P is compatible</li><li class="info_message">Info (176445): Device 10M25DAF484A7G is compatible</li><li class="info_message">Info (176445): Device 10M25DAF484C7G is compatible</li><li class="info_message">Info (176445): Device 10M25DAF484I7G is compatible</li><li class="info_message">Info (176445): Device 10M50DAF484I7G is compatible</li><li class="info_message">Info (176445): Device 10M50DAF484I7P is compatible</li><li class="info_message">Info (176445): Device 10M40DAF484C7G is compatible</li><li class="info_message">Info (176445): Device 10M40DAF484I7G is compatible</li></ul></li><li class="info_message">Info (169124): Fitter converted 8 user pins into dedicated programming pins<ul><li class="info_message">Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2</li><li class="info_message">Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2</li><li class="info_message">Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4</li><li class="info_message">Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5</li><li class="info_message">Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10</li><li class="info_message">Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9</li><li class="info_message">Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9</li><li class="info_message">Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8</li></ul></li><li class="info_message">Info (169141): DATA[0] dual-purpose pin not reserved</li><li class="info_message">Info (12825): Data[1]/ASDO dual-purpose pin not reserved</li><li class="info_message">Info (12825): nCSO dual-purpose pin not reserved</li><li class="info_message">Info (12825): DCLK dual-purpose pin not reserved</li><li class="warning_message">Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details</li><li class="critical_warning_message">Critical Warning (332012): Synopsys Design Constraints File file not found: &apos;clocked_cnt.sdc&apos;. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.</li><li class="info_message">Info (332144): No user constrained base clocks found in the design</li><li class="info_message">Info (332143): No user constrained clock uncertainty found in the design. Calling &quot;derive_clock_uncertainty&quot;</li><li class="info_message">Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.</li><li class="info_message">Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.</li><li class="info_message">Info (176353): Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 13<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19</li></ul></li><li class="info_message">Info (176353): Automatically promoted node CLOCK_DIVIDER:clk_div|clk_out  File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clock_divider.vhdl Line: 11<ul><li class="info_message">Info (176355): Automatically promoted destinations to use location or clock signal Global Clock</li><li class="info_message">Info (176356): Following destination nodes may be non-global or may not use global or regional clocks<ul><li class="info_message">Info (176357): Destination node CLOCK_DIVIDER:clk_div|clk_out~12 File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clock_divider.vhdl Line: 11</li></ul></li></ul></li><li class="info_message">Info (176233): Starting register packing</li><li class="info_message">Info (176235): Finished register packing<ul><li class="extra_info_message">Extra Info (176219): No registers were packed into other blocks</li></ul></li><li class="info_message">Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.</li><li class="info_message">Info (170189): Fitter placement preparation operations beginning</li><li class="info_message">Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00</li><li class="info_message">Info (170191): Fitter placement operations beginning</li><li class="info_message">Info (170137): Fitter placement was successful</li><li class="info_message">Info (170192): Fitter placement operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (170193): Fitter routing operations beginning</li><li class="info_message">Info (170195): Router estimated average interconnect usage is 0% of the available device resources<ul><li class="info_message">Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54</li></ul></li><li class="info_message">Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.<ul><li class="info_message">Info (170201): Optimizations that may affect the design&apos;s routability were skipped</li></ul></li><li class="info_message">Info (170194): Fitter routing operations ending: elapsed time is 00:00:01</li><li class="info_message">Info (11888): Total time spent on timing analysis during the Fitter is 0.15 seconds.</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (334003): Started post-fitting delay annotation</li><li class="info_message">Info (334004): Delay annotation completed successfully</li><li class="info_message">Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01</li><li class="warning_message">Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.</li><li class="warning_message">Warning (169177): 3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.<ul><li class="info_message">Info (169178): Pin en uses I/O standard 3.3-V LVTTL at C10 File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 11</li><li class="info_message">Info (169178): Pin rst uses I/O standard 3.3-V LVTTL at C11 File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 12</li><li class="info_message">Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at P11 File: /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/clocked_cnt.vhdl Line: 13</li></ul></li><li class="info_message">Info (144001): Generated suppressed messages file /home/edocit/Documents/GitHub/FPGA-tutorials/HexDisplayCounter/03-clocked_cnt/output_files/clocked_cnt.fit.smsg</li><li class="info_message">Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings<ul><li class="info_message">Info: Peak virtual memory: 1088 megabytes</li><li class="info_message">Info: Processing ended: Sat Dec 24 00:44:24 2022</li><li class="info_message">Info: Elapsed time: 00:00:08</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:11</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
