{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-581,-206",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 4 -x 1400 -y 1150 -defaultsOSRD -right
preplace port qsfp0_tx -pg 1 -lvl 4 -x 1400 -y 1370 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 4 -x 1400 -y 1390 -defaultsOSRD -right
preplace port qsfp1_tx -pg 1 -lvl 4 -x 1400 -y 280 -defaultsOSRD
preplace port qsfp1_rx -pg 1 -lvl 4 -x 1400 -y 300 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 4 -x 1400 -y 60 -defaultsOSRD -right
preplace port ROW_REQ_STREAM -pg 1 -lvl 4 -x 1400 -y 1210 -defaultsOSRD
preplace port QSFP_TX_STREAM -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port AXI_QSFP_STATUS -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port AXI4_RESPONSE -pg 1 -lvl 4 -x 1400 -y 120 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD
preplace port port-id_qsfp0_channel_up -pg 1 -lvl 4 -x 1400 -y 1130 -defaultsOSRD
preplace port port-id_qsfp1_channel_up -pg 1 -lvl 4 -x 1400 -y 260 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace inst aurora_core_0 -pg 1 -lvl 2 -x 630 -y 870 -swap {0 1 2 3 7 5 6 4 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 34 33 35 32 36 37 38 42 39 40 41} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 0L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 340R -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 280R -pinDir CORE_STATUS right -pinY CORE_STATUS 360R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 380R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 400R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 420R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 440R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 460R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 480R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 20L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 500R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 520R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 540R -pinDir reset_pb left -pinY reset_pb 40L -pinDir pma_init left -pinY pma_init 60L -pinDir tx_out_clk right -pinY tx_out_clk 580R -pinDir init_clk left -pinY init_clk 80L -pinDir link_reset_out right -pinY link_reset_out 600R -pinDir user_clk_out right -pinY user_clk_out 560R -pinDir sync_clk_out right -pinY sync_clk_out 620R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 640R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 660R -pinDir sys_reset_out right -pinY sys_reset_out 740R -pinDir gt_reset_out right -pinY gt_reset_out 680R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 700R -pinBusDir gt_powergood right -pinBusY gt_powergood 720R
preplace inst reset_inverter_0 -pg 1 -lvl 2 -x 630 -y 1710 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst reset_manager -pg 1 -lvl 1 -x 210 -y 870 -defaultsOSRD -pinDir clock left -pinY clock 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir reset_pb_out right -pinY reset_pb_out 0R -pinDir pma_init_out right -pinY pma_init_out 20R
preplace inst aurora_core_1 -pg 1 -lvl 2 -x 630 -y 60 -swap {0 1 2 3 7 5 6 4 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 34 33 35 32 36 37 38 42 39 40 41} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 380L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 60R -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 0R -pinDir CORE_STATUS right -pinY CORE_STATUS 80R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 100R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 120R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 140R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 160R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 180R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 200R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 400L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 220R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 240R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 260R -pinDir reset_pb left -pinY reset_pb 420L -pinDir pma_init left -pinY pma_init 440L -pinDir tx_out_clk right -pinY tx_out_clk 300R -pinDir init_clk left -pinY init_clk 460L -pinDir link_reset_out right -pinY link_reset_out 320R -pinDir user_clk_out right -pinY user_clk_out 280R -pinDir sync_clk_out right -pinY sync_clk_out 340R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 360R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 380R -pinDir sys_reset_out right -pinY sys_reset_out 460R -pinDir gt_reset_out right -pinY gt_reset_out 400R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 420R -pinBusDir gt_powergood right -pinBusY gt_powergood 440R
preplace inst aurora_tx -pg 1 -lvl 1 -x 210 -y 440 -swap {4 1 2 3 0 5 6 7 8 9 10 11 14 15 12 13} -defaultsOSRD -pinDir QSFP0_TX right -pinY QSFP0_TX 240R -pinDir QSF1_TX right -pinY QSF1_TX 0R -pinDir S_AXIS left -pinY S_AXIS 240L -pinDir qsfp1_user_clk right -pinY qsfp1_user_clk 280R -pinDir data_clock left -pinY data_clock 280L -pinDir qsfp0_user_clk right -pinY qsfp0_user_clk 260R -pinDir data_aresetn left -pinY data_aresetn 260L
preplace inst axis_rx_data_fifo -pg 1 -lvl 3 -x 1210 -y 1210 -swap {0 1 2 3 4 5 6 7 10 9 8} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 100L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk left -pinY m_axis_aclk 20L
preplace inst qsfp_status -pg 1 -lvl 3 -x 1210 -y 790 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 27 26 28 29 30 31 32 33 20 21 22 23 24 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 160L -pinDir resetn left -pinY resetn 140L -pinDir ss0_channel_up left -pinY ss0_channel_up 180L -pinDir ss0_gt_pll_lock left -pinY ss0_gt_pll_lock 200L -pinDir ss0_hard_err left -pinY ss0_hard_err 220L -pinBusDir ss0_lane_up left -pinBusY ss0_lane_up 240L -pinDir ss0_mcmm_not_locked_out left -pinY ss0_mcmm_not_locked_out 260L -pinDir ss0_soft_err left -pinY ss0_soft_err 280L -pinDir ss1_channel_up left -pinY ss1_channel_up 20L -pinDir ss1_gt_pll_lock left -pinY ss1_gt_pll_lock 40L -pinDir ss1_hard_err left -pinY ss1_hard_err 60L -pinBusDir ss1_lane_up left -pinBusY ss1_lane_up 80L -pinDir ss1_mcmm_not_locked_out left -pinY ss1_mcmm_not_locked_out 100L -pinDir ss1_soft_err left -pinY ss1_soft_err 120L
preplace inst axi_response_clock_converter -pg 1 -lvl 3 -x 1210 -y 120 -swap {0 1 2 3 4 5 6 7 9 10 8 11} -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 40L -pinDir m_axis_aresetn left -pinY m_axis_aresetn 60L -pinDir s_axis_aclk left -pinY s_axis_aclk 20L -pinDir m_axis_aclk left -pinY m_axis_aclk 80L
preplace inst reset_inverter_1 -pg 1 -lvl 2 -x 630 -y 620 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace netloc aclk_1 1 0 3 40 810 NJ 810 940
preplace netloc aresetn_1 1 0 3 60 770 NJ 770 1060
preplace netloc aurora_64b66b_0_channel_up 1 2 2 840 1130 NJ
preplace netloc aurora_64b66b_0_sys_reset_out 1 1 2 420 1770 940
preplace netloc aurora_64b66b_0_user_clk_out 1 1 2 NJ 700 860
preplace netloc aurora_core_0_gt_pll_lock 1 2 1 880 990n
preplace netloc aurora_core_0_hard_err 1 2 1 900 1010n
preplace netloc aurora_core_0_lane_up 1 2 1 920 1030n
preplace netloc aurora_core_0_mmcm_not_locked_out 1 2 1 960 1050n
preplace netloc aurora_core_0_soft_err 1 2 1 1000 1070n
preplace netloc aurora_core_1_channel_up 1 2 2 980 260 NJ
preplace netloc aurora_core_1_gt_pll_lock 1 2 1 960 180n
preplace netloc aurora_core_1_hard_err 1 2 1 900 200n
preplace netloc aurora_core_1_lane_up 1 2 1 1040 220n
preplace netloc aurora_core_1_mmcm_not_locked_out 1 2 1 1020 240n
preplace netloc aurora_core_1_soft_err 1 2 1 920 260n
preplace netloc aurora_core_1_sys_reset_out 1 1 2 420 680 860
preplace netloc aurora_core_1_user_clk_out 1 1 2 NJ 720 880
preplace netloc clock_1 1 0 2 60 950 400
preplace netloc reset_in_1 1 0 1 NJ 890
preplace netloc reset_inverter_0_Res 1 2 1 1060J 1310n
preplace netloc reset_inverter_1_Res 1 2 1 1000J 160n
preplace netloc reset_manager_pma_init_out 1 1 1 380 500n
preplace netloc reset_manager_reset_pb_out 1 1 1 340 480n
preplace netloc Conn1 1 3 1 NJ 1210
preplace netloc Conn2 1 0 1 NJ 680
preplace netloc Conn3 1 2 2 NJ 280 NJ
preplace netloc Conn4 1 2 2 NJ 300 NJ
preplace netloc Conn5 1 2 2 NJ 60 NJ
preplace netloc Conn6 1 0 3 NJ 790 NJ 790 NJ
preplace netloc Conn7 1 3 1 NJ 120
preplace netloc GT_DIFF_REFCLK1_0_1 1 2 2 NJ 1150 NJ
preplace netloc GT_SERIAL_RX_0_1 1 2 2 NJ 1390 NJ
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 2 NJ 1370 NJ
preplace netloc aurora_core_0_USER_DATA_M_AXIS_RX 1 2 1 N 1210
preplace netloc aurora_core_1_USER_DATA_M_AXIS_RX 1 2 1 N 120
preplace netloc aurora_tx_M_AXIS 1 1 1 360 680n
preplace netloc aurora_tx_M_AXIS1 1 1 1 N 440
levelinfo -pg 1 0 210 630 1210 1400
pagesize -pg 1 -db -bbox -sgen -180 0 1590 1780
",
   "No Loops_ScaleFactor":"0.524441",
   "No Loops_TopLeft":"-589,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x -360 -y 150 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 3 -x 470 -y 100 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 0 -x -360 -y 190 -defaultsOSRD
preplace port port-id_clock -pg 1 -lvl 0 -x -360 -y -60 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x -360 -y -40 -defaultsOSRD
preplace inst aurora_64b66b_0 -pg 1 -lvl 2 -x 240 -y 190 -defaultsOSRD
preplace inst reset_manager -pg 1 -lvl 1 -x -210 -y -40 -defaultsOSRD
preplace netloc clock_1 1 0 1 -340J -60n
preplace netloc reset_in_1 1 0 1 -340J -40n
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 150 N
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 1 N 100
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 190 N
levelinfo -pg 1 -360 -210 240 470
pagesize -pg 1 -db -bbox -sgen -480 -120 580 380
"
}
0
