verilog xil_defaultlib --include "../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/ec67/hdl" --include "../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/8c62/hdl" --include "../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0" --include "../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ipshared/c923" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_processing_system7_0_0/sim/DD_TEST_OV_processing_system7_0_0.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xbar_0/sim/DD_TEST_OV_xbar_0.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2_clk_wiz.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_clk_wiz_0_2/DD_TEST_OV_clk_wiz_0_2.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_0/sim/DD_TEST_OV_xlconstant_0_0.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_0_1/sim/DD_TEST_OV_xlconstant_0_1.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_1_0/sim/DD_TEST_OV_xlconstant_1_0.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_xlconstant_2_0/sim/DD_TEST_OV_xlconstant_2_0.v" \
"../../../../DD_TEST_OV.srcs/sources_1/bd/DD_TEST_OV/ip/DD_TEST_OV_auto_pc_0/sim/DD_TEST_OV_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
