// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Wed Mar 13 05:29:25 2024
// Host        : KVL-TUF running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_threshold_accel_0_0_sim_netlist.v
// Design      : design_1_threshold_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_threshold_accel_0_0,threshold_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "threshold_accel,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_BRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WID,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BID,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RID,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WID,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BID,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RID,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR" *) input [5:0]s_axi_control_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID" *) input s_axi_control_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY" *) output s_axi_control_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA" *) input [31:0]s_axi_control_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB" *) input [3:0]s_axi_control_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID" *) input s_axi_control_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY" *) output s_axi_control_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP" *) output [1:0]s_axi_control_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID" *) output s_axi_control_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY" *) input s_axi_control_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR" *) input [5:0]s_axi_control_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID" *) input s_axi_control_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY" *) output s_axi_control_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA" *) output [31:0]s_axi_control_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP" *) output [1:0]s_axi_control_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID" *) output s_axi_control_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID" *) output [0:0]m_axi_gmem1_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID" *) output [0:0]m_axi_gmem1_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID" *) input [0:0]m_axi_gmem1_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID" *) output [0:0]m_axi_gmem1_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID" *) input [0:0]m_axi_gmem1_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWID" *) output [0:0]m_axi_gmem2_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [63:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WID" *) output [0:0]m_axi_gmem2_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BID" *) input [0:0]m_axi_gmem2_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARID" *) output [0:0]m_axi_gmem2_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [63:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RID" *) input [0:0]m_axi_gmem2_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem2, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem2_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_RRESP_UNCONNECTED;

  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .m_axi_gmem2_ARADDR(NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem2_ARBURST(NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARCACHE(NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem2_ARLOCK(NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARPROT(NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARQOS(NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARREADY(1'b0),
        .m_axi_gmem2_ARREGION(NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARSIZE(NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED),
        .m_axi_gmem2_AWADDR({\^m_axi_gmem2_AWADDR ,NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_AWBURST(NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWCACHE(NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN({NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem2_AWLEN }),
        .m_axi_gmem2_AWLOCK(NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWPROT(NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWQOS(NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWSIZE(NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP({1'b0,1'b0}),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(1'b0),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP({1'b0,1'b0}),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARREADY(s_axi_control_r_ARREADY),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWREADY(s_axi_control_r_AWREADY),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BRESP(NLW_inst_s_axi_control_r_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RRESP(NLW_inst_s_axi_control_r_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WREADY(s_axi_control_r_WREADY),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_r_AWVALID;
  output s_axi_control_r_AWREADY;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  output s_axi_control_r_WREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input s_axi_control_r_ARVALID;
  output s_axi_control_r_ARREADY;
  input [5:0]s_axi_control_r_ARADDR;
  output s_axi_control_r_RVALID;
  input s_axi_control_r_RREADY;
  output [31:0]s_axi_control_r_RDATA;
  output [1:0]s_axi_control_r_RRESP;
  output s_axi_control_r_BVALID;
  input s_axi_control_r_BREADY;
  output [1:0]s_axi_control_r_BRESP;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [63:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [63:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;

  wire \<const0> ;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire [7:0]Array2xfMat_8_0_1080_1920_1_2_U0_in_mat_data_din;
  wire [63:0]Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARADDR;
  wire [21:0]Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARLEN;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_n_0;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_n_1;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_n_29;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_n_5;
  wire Block_entry1_proc_U0_ap_done;
  wire [15:0]Block_entry1_proc_U0_ap_return_0;
  wire [31:0]Block_entry1_proc_U0_ap_return_1;
  wire [31:0]Block_entry1_proc_U0_ap_return_2;
  wire [31:0]Block_entry1_proc_U0_ap_return_3;
  wire Block_entry1_proc_U0_ap_start;
  wire [7:0]\SRL_SIG_reg[0]_6 ;
  wire [7:0]\SRL_SIG_reg[1]_7 ;
  wire Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_0;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_10;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_11;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_4;
  wire Threshold_0_0_1080_1920_1_2_2_U0_n_8;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_13;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_in_mat_cols_c10_channel;
  wire ap_sync_channel_write_in_mat_rows_c9_channel;
  wire ap_sync_channel_write_out_mat_cols_channel;
  wire ap_sync_channel_write_out_mat_rows_channel;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_in_mat_cols_c10_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c9_channel;
  wire ap_sync_reg_channel_write_out_mat_cols_channel;
  wire ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0;
  wire ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0;
  wire [31:0]cols;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_6;
  wire entry_proc5_U0_n_3;
  wire entry_proc5_U0_n_4;
  wire entry_proc5_U0_n_7;
  wire full_n;
  wire gmem1_ARREADY;
  wire [7:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_m_axi_U_n_7;
  wire \grp_Axi2Mat_fu_84/Axi2AxiStream_U0/ap_CS_fsm_state4 ;
  wire \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state2 ;
  wire \grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state9 ;
  wire \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1301_reg_437 ;
  wire \grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1315_reg_446 ;
  wire icmp_ln64_fu_109_p2;
  wire [63:0]img_out;
  wire [63:0]img_out_c_dout;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire in_mat_cols_c10_channel_U_n_34;
  wire [31:0]in_mat_cols_c10_channel_dout;
  wire in_mat_cols_c10_channel_empty_n;
  wire in_mat_cols_c10_channel_full_n;
  wire [15:0]in_mat_cols_c_dout;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_U_n_24;
  wire [7:1]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c9_channel_U_n_34;
  wire in_mat_rows_c9_channel_U_n_36;
  wire in_mat_rows_c9_channel_U_n_37;
  wire [31:0]in_mat_rows_c9_channel_dout;
  wire in_mat_rows_c9_channel_empty_n;
  wire in_mat_rows_c9_channel_full_n;
  wire [15:0]in_mat_rows_c_dout;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire interrupt;
  wire \load_unit/fifo_rreq/pop ;
  wire \load_unit/fifo_rreq/push ;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0__0;
  wire mOutPtr0__0_11;
  wire mOutPtr16_out;
  wire mOutPtr16_out_12;
  wire mOutPtr16_out_3;
  wire mOutPtr16_out_5;
  wire mOutPtr16_out_9;
  wire [0:0]mOutPtr_10;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [7:0]maxval;
  wire [7:0]maxval_c_dout;
  wire maxval_c_empty_n;
  wire maxval_c_full_n;
  wire [7:0]maxval_read_reg_132;
  wire out_mat_cols_channel_U_n_2;
  wire [31:0]out_mat_cols_channel_dout;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_cols_channel_full_n;
  wire out_mat_data_U_n_10;
  wire out_mat_data_U_n_3;
  wire out_mat_data_U_n_4;
  wire out_mat_data_U_n_5;
  wire out_mat_data_U_n_6;
  wire out_mat_data_U_n_7;
  wire out_mat_data_U_n_8;
  wire out_mat_data_U_n_9;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire [15:0]out_mat_rows_channel_dout;
  wire out_mat_rows_channel_empty_n;
  wire out_mat_rows_channel_full_n;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_4;
  wire push_8;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire [7:0]thresh;
  wire [7:0]thresh_c_dout;
  wire thresh_c_empty_n;
  wire thresh_c_full_n;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read;
  wire [63:0]xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWADDR;
  wire [21:0]xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWLEN;
  wire [7:0]xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_WDATA;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_1;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_10;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_11;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_12;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_13;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_n_8;

  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Array2xfMat_8_0_1080_1920_1_2_s Array2xfMat_8_0_1080_1920_1_2_U0
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .D(in_mat_rows_c9_channel_dout),
        .E(Array2xfMat_8_0_1080_1920_1_2_U0_n_1),
        .Q(\grp_Axi2Mat_fu_84/Axi2AxiStream_U0/ap_CS_fsm_state4 ),
        .\SRL_SIG_reg[0][31] (in_mat_cols_c10_channel_dout),
        .\ap_CS_fsm_reg[0]_0 (Array2xfMat_8_0_1080_1920_1_2_U0_n_5),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] (Array2xfMat_8_0_1080_1920_1_2_U0_in_mat_data_din),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg(Array2xfMat_8_0_1080_1920_1_2_U0_n_29),
        .\bus_wide_gen.data_valid_reg (Array2xfMat_8_0_1080_1920_1_2_U0_n_0),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\gmem1_addr_read_reg_131_reg[7] (gmem1_RDATA),
        .in(Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARLEN),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .pop(\load_unit/fifo_rreq/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .push_0(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_entry1_proc Block_entry1_proc_U0
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(Block_entry1_proc_U0_ap_return_2),
        .E(push_1),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry1_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(Block_entry1_proc_U0_ap_return_3),
        .ap_done_reg_reg_2(push_0),
        .ap_done_reg_reg_3(control_s_axi_U_n_6),
        .\ap_return_1_preg_reg[31]_0 (cols),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_cols_c10_channel(ap_sync_channel_write_in_mat_cols_c10_channel),
        .ap_sync_channel_write_out_mat_cols_channel(ap_sync_channel_write_out_mat_cols_channel),
        .ap_sync_channel_write_out_mat_rows_channel(ap_sync_channel_write_out_mat_rows_channel),
        .ap_sync_reg_channel_write_in_mat_cols_c10_channel(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c9_channel(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .ap_sync_reg_channel_write_out_mat_cols_channel(ap_sync_reg_channel_write_out_mat_cols_channel),
        .ap_sync_reg_channel_write_out_mat_rows_channel_reg(ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0),
        .in(Block_entry1_proc_U0_ap_return_0),
        .in_mat_cols_c10_channel_full_n(in_mat_cols_c10_channel_full_n),
        .in_mat_rows_c9_channel_full_n(in_mat_rows_c9_channel_full_n),
        .out_mat_cols_channel_full_n(out_mat_cols_channel_full_n),
        .out_mat_rows_channel_full_n(out_mat_rows_channel_full_n));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_1080_1920_1_2_2_s Threshold_0_0_1080_1920_1_2_2_U0
       (.CO(icmp_ln64_fu_109_p2),
        .Q({ap_CS_fsm_state2,Threshold_0_0_1080_1920_1_2_2_U0_n_8}),
        .Threshold_0_0_1080_1920_1_2_2_U0_ap_start(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_4),
        .\ap_CS_fsm_reg[1]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_10),
        .\ap_CS_fsm_reg[2]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_0),
        .\ap_CS_fsm_reg[2]_1 (Threshold_0_0_1080_1920_1_2_2_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(entry_proc5_U0_n_3),
        .full_n(full_n),
        .\icmp_ln89_reg_139[0]_i_7 (\SRL_SIG_reg[1]_7 ),
        .\icmp_ln89_reg_139[0]_i_7_0 (\SRL_SIG_reg[0]_6 ),
        .\icmp_ln89_reg_139_reg[0]_i_2 (in_mat_data_U_n_24),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_data_dout({in_mat_data_dout[7],in_mat_data_dout[5],in_mat_data_dout[3],in_mat_data_dout[1]}),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .mOutPtr0(mOutPtr0),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .maxval_c_empty_n(maxval_c_empty_n),
        .\maxval_read_reg_132_reg[7]_0 (maxval_read_reg_132),
        .\maxval_read_reg_132_reg[7]_1 (maxval_c_dout),
        .out(thresh_c_dout),
        .out_mat_data_full_n(out_mat_data_full_n),
        .p_src_mat_cols_dout(in_mat_cols_c_dout),
        .p_src_mat_rows_dout(in_mat_rows_c_dout),
        .push(push_2),
        .push_0(push),
        .push_1(push_8),
        .start_once_reg(start_once_reg),
        .thresh_c_empty_n(thresh_c_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Array2xfMat_8_0_1080_1920_1_2_U0_n_29),
        .Q(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_5),
        .Q(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_cols_c10_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_cols_c10_channel),
        .Q(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .R(in_mat_rows_c9_channel_U_n_37));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_in_mat_rows_c9_channel),
        .Q(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .R(in_mat_rows_c9_channel_U_n_37));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_out_mat_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_out_mat_cols_channel),
        .Q(ap_sync_reg_channel_write_out_mat_cols_channel),
        .R(in_mat_rows_c9_channel_U_n_37));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_out_mat_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_out_mat_rows_channel),
        .Q(ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0),
        .R(in_mat_rows_c9_channel_U_n_37));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc5_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(entry_proc5_U0_n_7),
        .Q(ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_r_s_axi control_r_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_r_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_r_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_r_WREADY),
        .Q(\grp_Axi2Mat_fu_84/Axi2AxiStream_U0/ap_CS_fsm_state4 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem1_ARREADY(gmem1_ARREADY),
        .img_out(img_out),
        .in(Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARADDR),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi control_s_axi_U
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .Block_entry1_proc_U0_ap_done(Block_entry1_proc_U0_ap_done),
        .Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(Threshold_0_0_1080_1920_1_2_2_U0_n_8),
        .Threshold_0_0_1080_1920_1_2_2_U0_ap_start(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(control_s_axi_U_n_5),
        .ap_done_reg_reg_0(in_mat_rows_c9_channel_U_n_34),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_6),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc5_U0_ap_ready_reg(control_s_axi_U_n_4),
        .cols(cols),
        .in_mat_cols_c10_channel_empty_n(in_mat_cols_c10_channel_empty_n),
        .in_mat_rows_c9_channel_empty_n(in_mat_rows_c9_channel_empty_n),
        .int_ap_idle_reg_0(in_mat_rows_c9_channel_U_n_36),
        .int_ap_idle_reg_1(ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0),
        .int_ap_idle_reg_2(Array2xfMat_8_0_1080_1920_1_2_U0_n_5),
        .interrupt(interrupt),
        .maxval(maxval),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .thresh(thresh),
        .xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_entry_proc5 entry_proc5_U0
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(icmp_ln64_fu_109_p2),
        .E(entry_proc5_U0_n_4),
        .Q(ap_CS_fsm_state2),
        .Threshold_0_0_1080_1920_1_2_2_U0_ap_start(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc5_U0_ap_ready_reg(entry_proc5_U0_n_7),
        .ap_sync_reg_entry_proc5_U0_ap_ready_reg_0(ap_sync_reg_entry_proc5_U0_ap_ready_reg_n_0),
        .img_out_c_empty_n(img_out_c_empty_n),
        .img_out_c_full_n(img_out_c_full_n),
        .mOutPtr16_out(mOutPtr16_out_5),
        .mOutPtr16_out_0(mOutPtr16_out_3),
        .\mOutPtr_reg[3] (xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7),
        .maxval_c_full_n(maxval_c_full_n),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .push(push_4),
        .start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(entry_proc5_U0_n_3),
        .thresh_c_full_n(thresh_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi gmem1_m_axi_U
       (.D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .E(Array2xfMat_8_0_1080_1920_1_2_U0_n_1),
        .Q(gmem1_RDATA),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[31] (Array2xfMat_8_0_1080_1920_1_2_U0_n_0),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem1_ARVALID),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in({Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARLEN,Array2xfMat_8_0_1080_1920_1_2_U0_m_axi_gmem1_ARADDR}),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARLEN(\^m_axi_gmem1_ARLEN ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .pop(\load_unit/fifo_rreq/pop ),
        .push(\load_unit/fifo_rreq/push ),
        .s_ready_t_reg(m_axi_gmem1_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi gmem2_m_axi_U
       (.Q({\grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state9 ,\grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state2 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67] ({\^m_axi_gmem2_AWLEN ,\^m_axi_gmem2_AWADDR }),
        .\dout_reg[36] ({m_axi_gmem2_WLAST,m_axi_gmem2_WSTRB,m_axi_gmem2_WDATA}),
        .dout_vld_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_12),
        .empty_n_reg(gmem2_m_axi_U_n_7),
        .full_n_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_1),
        .full_n_reg_0(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_11),
        .full_n_reg_1(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_10),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .in({xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWADDR}),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state3,ap_CS_fsm_state2_13}),
        .\mOutPtr_reg[1] (xfMat2Array_8_0_1080_1920_1_2_1_U0_n_8),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .mem_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_WDATA),
        .pop(\store_unit/buff_wdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .s_ready_t_reg(m_axi_gmem2_BREADY),
        .s_ready_t_reg_0(m_axi_gmem2_RREADY),
        .we(\store_unit/buff_wdata/push ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d5_S img_out_c_U
       (.E(entry_proc5_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(out_mat_cols_channel_U_n_2),
        .img_out_c_empty_n(img_out_c_empty_n),
        .img_out_c_full_n(img_out_c_full_n),
        .in(img_out),
        .mOutPtr16_out(mOutPtr16_out_3),
        .out(img_out_c_dout),
        .push(push_4),
        .xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read(xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x in_mat_cols_c10_channel_U
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .Block_entry1_proc_U0_ap_done(Block_entry1_proc_U0_ap_done),
        .Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(Block_entry1_proc_U0_ap_return_3),
        .E(push_0),
        .\SRL_SIG_reg[0][31] (in_mat_cols_c10_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_i_2(ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_in_mat_cols_c10_channel(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .full_n_reg_0(in_mat_cols_c10_channel_U_n_34),
        .in_mat_cols_c10_channel_empty_n(in_mat_cols_c10_channel_empty_n),
        .in_mat_cols_c10_channel_full_n(in_mat_cols_c10_channel_full_n),
        .out_mat_rows_channel_full_n(out_mat_rows_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_0 in_mat_cols_c_U
       (.D(in_mat_cols_c10_channel_dout[15:0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .mOutPtr0(mOutPtr0),
        .mOutPtr16_out(mOutPtr16_out_9),
        .\mOutPtr_reg[1]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_4),
        .p_src_mat_cols_dout(in_mat_cols_c_dout),
        .push(push_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0 in_mat_data_U
       (.D(Array2xfMat_8_0_1080_1920_1_2_U0_in_mat_data_din),
        .E(push),
        .Q(\SRL_SIG_reg[1]_7 ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0]_6 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in_mat_data_dout({in_mat_data_dout[7],in_mat_data_dout[5],in_mat_data_dout[3],in_mat_data_dout[1]}),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[0]_0 (in_mat_data_U_n_24),
        .\mOutPtr_reg[0]_1 (Threshold_0_0_1080_1920_1_2_2_U0_n_0),
        .\mOutPtr_reg[2]_0 ({mOutPtr[2],mOutPtr[0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_1 in_mat_rows_c9_channel_U
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .Block_entry1_proc_U0_ap_done(Block_entry1_proc_U0_ap_done),
        .Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(in_mat_rows_c9_channel_dout),
        .E(push_1),
        .Q(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7),
        .\SRL_SIG_reg[0][31] (Block_entry1_proc_U0_ap_return_2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(in_mat_rows_c9_channel_U_n_37),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_in_mat_rows_c9_channel(ap_sync_channel_write_in_mat_rows_c9_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c9_channel(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg(in_mat_rows_c9_channel_U_n_34),
        .ap_sync_reg_channel_write_out_mat_cols_channel(ap_sync_reg_channel_write_out_mat_cols_channel),
        .ap_sync_reg_channel_write_out_mat_cols_channel_reg(in_mat_cols_c10_channel_U_n_34),
        .empty_n_reg_0(in_mat_rows_c9_channel_U_n_36),
        .in_mat_cols_c10_channel_empty_n(in_mat_cols_c10_channel_empty_n),
        .in_mat_rows_c9_channel_empty_n(in_mat_rows_c9_channel_empty_n),
        .in_mat_rows_c9_channel_full_n(in_mat_rows_c9_channel_full_n),
        .out_mat_cols_channel_full_n(out_mat_cols_channel_full_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_2 in_mat_rows_c_U
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .\SRL_SIG_reg[1][0] (Array2xfMat_8_0_1080_1920_1_2_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(in_mat_rows_c9_channel_dout[15:0]),
        .in_mat_cols_c_empty_n(in_mat_cols_c_empty_n),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_rows_c_empty_n(in_mat_rows_c_empty_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .mOutPtr16_out(mOutPtr16_out_9),
        .\mOutPtr_reg[1]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_4),
        .p_src_mat_rows_dout(in_mat_rows_c_dout),
        .push(push_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S maxval_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(Threshold_0_0_1080_1920_1_2_2_U0_n_4),
        .in(maxval),
        .maxval_c_empty_n(maxval_c_empty_n),
        .maxval_c_full_n(maxval_c_full_n),
        .out(maxval_c_dout),
        .push(push_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S out_mat_cols_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .Q(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_out_mat_cols_channel(ap_sync_reg_channel_write_out_mat_cols_channel),
        .empty_n_reg_0(out_mat_cols_channel_U_n_2),
        .img_out_c_empty_n(img_out_c_empty_n),
        .in(Block_entry1_proc_U0_ap_return_1),
        .out(out_mat_cols_channel_dout),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_cols_channel_full_n(out_mat_cols_channel_full_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0_3 out_mat_data_U
       (.\SRL_SIG_reg[0][7] (Threshold_0_0_1080_1920_1_2_2_U0_n_11),
        .\SRL_SIG_reg[0][7]_0 (maxval_read_reg_132),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln1301_reg_437(\grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1301_reg_437 ),
        .icmp_ln1315_reg_446(\grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1315_reg_446 ),
        .\icmp_ln1315_reg_446_reg[0] (out_mat_data_U_n_3),
        .\icmp_ln1315_reg_446_reg[0]_0 (out_mat_data_U_n_4),
        .\icmp_ln1315_reg_446_reg[0]_1 (out_mat_data_U_n_5),
        .\icmp_ln1315_reg_446_reg[0]_2 (out_mat_data_U_n_6),
        .\icmp_ln1315_reg_446_reg[0]_3 (out_mat_data_U_n_7),
        .\icmp_ln1315_reg_446_reg[0]_4 (out_mat_data_U_n_8),
        .\icmp_ln1315_reg_446_reg[0]_5 (out_mat_data_U_n_9),
        .\icmp_ln1315_reg_446_reg[0]_6 (out_mat_data_U_n_10),
        .mOutPtr0__0(mOutPtr0__0_11),
        .mOutPtr16_out(mOutPtr16_out_12),
        .\mOutPtr_reg[0]_0 (mOutPtr_10),
        .\mOutPtr_reg[0]_1 (xfMat2Array_8_0_1080_1920_1_2_1_U0_n_13),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_data_full_n(out_mat_data_full_n),
        .push(push_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4 out_mat_rows_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .buff0_reg(ap_sync_reg_channel_write_out_mat_rows_channel_reg_n_0),
        .in(Block_entry1_proc_U0_ap_return_0),
        .out(out_mat_rows_channel_dout),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .out_mat_rows_channel_full_n(out_mat_rows_channel_full_n),
        .xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_1080_1920_1_2_2_U0 start_for_Threshold_0_0_1080_1920_1_2_2_U0_U
       (.CO(icmp_ln64_fu_109_p2),
        .Q(ap_CS_fsm_state2),
        .Threshold_0_0_1080_1920_1_2_2_U0_ap_start(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n(full_n),
        .mOutPtr16_out(mOutPtr16_out_5),
        .\mOutPtr_reg[0]_0 (entry_proc5_U0_n_3),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_4),
        .\mOutPtr_reg[2]_0 (Threshold_0_0_1080_1920_1_2_2_U0_n_10),
        .start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S_5 thresh_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(Threshold_0_0_1080_1920_1_2_2_U0_n_4),
        .in(thresh),
        .out(thresh_c_dout),
        .push(push_4),
        .thresh_c_empty_n(thresh_c_empty_n),
        .thresh_c_full_n(thresh_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2Array_8_0_1080_1920_1_2_1_s xfMat2Array_8_0_1080_1920_1_2_1_U0
       (.E(xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read),
        .Q({\grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state9 ,\grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ap_CS_fsm_state2 }),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state3,ap_CS_fsm_state2_13,xfMat2Array_8_0_1080_1920_1_2_1_U0_n_7}),
        .\ap_CS_fsm_reg[2]_1 (xfMat2Array_8_0_1080_1920_1_2_1_U0_n_8),
        .\ap_CS_fsm_reg[2]_2 (xfMat2Array_8_0_1080_1920_1_2_1_U0_n_10),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] (out_mat_data_U_n_10),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] (out_mat_data_U_n_9),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] (out_mat_data_U_n_8),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] (out_mat_data_U_n_7),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] (out_mat_data_U_n_6),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] (out_mat_data_U_n_5),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] (out_mat_data_U_n_4),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] (out_mat_data_U_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_vld_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_11),
        .dout_vld_reg_0(gmem2_m_axi_U_n_7),
        .dstPtr_dout(img_out_c_dout),
        .empty_n_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_12),
        .full_n_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_n_1),
        .full_n_reg_0({xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_AWADDR}),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .icmp_ln1301_reg_437(\grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1301_reg_437 ),
        .icmp_ln1315_reg_446(\grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79/icmp_ln1315_reg_446 ),
        .img_out_c_empty_n(img_out_c_empty_n),
        .in(out_mat_cols_channel_dout),
        .mOutPtr0__0(mOutPtr0__0_11),
        .mOutPtr16_out(mOutPtr16_out_12),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[0] (xfMat2Array_8_0_1080_1920_1_2_1_U0_n_13),
        .\mOutPtr_reg[0]_0 (mOutPtr_10),
        .m_axi_gmem2_WDATA(xfMat2Array_8_0_1080_1920_1_2_1_U0_m_axi_gmem2_WDATA),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .p_read(out_mat_rows_channel_dout),
        .pop(\store_unit/buff_wdata/pop ),
        .push(\store_unit/fifo_wreq/push ),
        .push_0(push_2),
        .we(\store_unit/buff_wdata/push ),
        .xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Array2xfMat_8_0_1080_1920_1_2_s
   (\bus_wide_gen.data_valid_reg ,
    E,
    Q,
    push,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    in,
    push_0,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    gmem1_RVALID,
    pop,
    gmem1_ARREADY,
    ap_rst_n,
    in_mat_data_full_n,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    \gmem1_addr_read_reg_131_reg[7] );
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]E;
  output [0:0]Q;
  output push;
  output Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [21:0]in;
  output push_0;
  output ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  output [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  input ap_clk;
  input [31:0]D;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input gmem1_RVALID;
  input pop;
  input gmem1_ARREADY;
  input ap_rst_n;
  input in_mat_data_full_n;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input [7:0]\gmem1_addr_read_reg_131_reg[7] ;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_n_0;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [7:0]\gmem1_addr_read_reg_131_reg[7] ;
  wire grp_Axi2Mat_fu_84_ap_start_reg;
  wire grp_Axi2Mat_fu_84_n_29;
  wire grp_Axi2Mat_fu_84_n_32;
  wire grp_Axi2Mat_fu_84_n_33;
  wire [21:0]in;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire pop;
  wire push;
  wire push_0;

  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(in_mat_rows_c_full_n),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(in_mat_cols_c_full_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_84_n_32),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_84_n_33),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Axi2Mat grp_Axi2Mat_fu_84
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[1] ({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[2] (grp_Axi2Mat_fu_84_n_29),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] (\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg(grp_Axi2Mat_fu_84_n_32),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg(grp_Axi2Mat_fu_84_n_33),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\gmem1_addr_read_reg_131_reg[7] (\gmem1_addr_read_reg_131_reg[7] ),
        .grp_Axi2Mat_fu_84_ap_start_reg(grp_Axi2Mat_fu_84_ap_start_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_n_0),
        .in(in),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_Axi2Mat_fu_84_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_84_n_29),
        .Q(grp_Axi2Mat_fu_84_ap_start_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Axi2AxiStream
   (push_0,
    start_once_reg,
    \bus_wide_gen.data_valid_reg ,
    E,
    Q,
    push,
    push_1,
    grp_Axi2Mat_fu_84_ap_ready,
    start_once_reg_reg_0,
    in,
    \ap_CS_fsm_reg[2]_0 ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
    \gmem1_addr_read_reg_131_reg[7] ,
    ap_clk,
    D,
    mul_ln1021_reg_179_reg_0,
    ap_rst_n_inv,
    gmem1_RVALID,
    \bus_wide_gen.data_buf_reg[31] ,
    pop,
    gmem1_ARREADY,
    grp_Axi2Mat_fu_84_ap_start_reg_reg,
    ap_rst_n,
    ldata_full_n,
    push_2,
    start_for_AxiStream2Mat_U0_full_n,
    grp_Axi2Mat_fu_84_ap_start_reg,
    rows_c_full_n,
    cols_c_full_n,
    grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0,
    \gmem1_addr_read_reg_131_reg[7]_0 );
  output push_0;
  output start_once_reg;
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]E;
  output [0:0]Q;
  output push;
  output push_1;
  output grp_Axi2Mat_fu_84_ap_ready;
  output [0:0]start_once_reg_reg_0;
  output [21:0]in;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  output [7:0]\gmem1_addr_read_reg_131_reg[7] ;
  input ap_clk;
  input [15:0]D;
  input [15:0]mul_ln1021_reg_179_reg_0;
  input ap_rst_n_inv;
  input gmem1_RVALID;
  input \bus_wide_gen.data_buf_reg[31] ;
  input pop;
  input gmem1_ARREADY;
  input [1:0]grp_Axi2Mat_fu_84_ap_start_reg_reg;
  input ap_rst_n;
  input ldata_full_n;
  input push_2;
  input start_for_AxiStream2Mat_U0_full_n;
  input grp_Axi2Mat_fu_84_ap_start_reg;
  input rows_c_full_n;
  input cols_c_full_n;
  input grp_Axi2Mat_fu_84_ap_start_reg_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0;
  input [7:0]\gmem1_addr_read_reg_131_reg[7]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [12:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire cols_addrbound_reg_184_reg_n_100;
  wire cols_addrbound_reg_184_reg_n_101;
  wire cols_addrbound_reg_184_reg_n_102;
  wire cols_addrbound_reg_184_reg_n_103;
  wire cols_addrbound_reg_184_reg_n_104;
  wire cols_addrbound_reg_184_reg_n_105;
  wire cols_addrbound_reg_184_reg_n_84;
  wire cols_addrbound_reg_184_reg_n_85;
  wire cols_addrbound_reg_184_reg_n_86;
  wire cols_addrbound_reg_184_reg_n_87;
  wire cols_addrbound_reg_184_reg_n_88;
  wire cols_addrbound_reg_184_reg_n_89;
  wire cols_addrbound_reg_184_reg_n_90;
  wire cols_addrbound_reg_184_reg_n_91;
  wire cols_addrbound_reg_184_reg_n_92;
  wire cols_addrbound_reg_184_reg_n_93;
  wire cols_addrbound_reg_184_reg_n_94;
  wire cols_addrbound_reg_184_reg_n_95;
  wire cols_addrbound_reg_184_reg_n_96;
  wire cols_addrbound_reg_184_reg_n_97;
  wire cols_addrbound_reg_184_reg_n_98;
  wire cols_addrbound_reg_184_reg_n_99;
  wire cols_c_full_n;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [7:0]\gmem1_addr_read_reg_131_reg[7] ;
  wire [7:0]\gmem1_addr_read_reg_131_reg[7]_0 ;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_5;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_6;
  wire grp_Axi2Mat_fu_84_ap_ready;
  wire grp_Axi2Mat_fu_84_ap_start_reg;
  wire [1:0]grp_Axi2Mat_fu_84_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_84_ap_start_reg_reg_0;
  wire grp_fu_134_ce;
  wire [21:0]in;
  wire ldata_full_n;
  wire [15:0]mul_ln1021_reg_179_reg_0;
  wire mul_ln1021_reg_179_reg_n_100;
  wire mul_ln1021_reg_179_reg_n_101;
  wire mul_ln1021_reg_179_reg_n_102;
  wire mul_ln1021_reg_179_reg_n_103;
  wire mul_ln1021_reg_179_reg_n_104;
  wire mul_ln1021_reg_179_reg_n_105;
  wire mul_ln1021_reg_179_reg_n_84;
  wire mul_ln1021_reg_179_reg_n_85;
  wire mul_ln1021_reg_179_reg_n_86;
  wire mul_ln1021_reg_179_reg_n_87;
  wire mul_ln1021_reg_179_reg_n_88;
  wire mul_ln1021_reg_179_reg_n_89;
  wire mul_ln1021_reg_179_reg_n_90;
  wire mul_ln1021_reg_179_reg_n_91;
  wire mul_ln1021_reg_179_reg_n_92;
  wire mul_ln1021_reg_179_reg_n_93;
  wire mul_ln1021_reg_179_reg_n_94;
  wire mul_ln1021_reg_179_reg_n_95;
  wire mul_ln1021_reg_179_reg_n_96;
  wire mul_ln1021_reg_179_reg_n_97;
  wire mul_ln1021_reg_179_reg_n_98;
  wire mul_ln1021_reg_179_reg_n_99;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire rows_c_full_n;
  wire start_for_AxiStream2Mat_U0_full_n;
  wire start_once_reg;
  wire [0:0]start_once_reg_reg_0;
  wire NLW_cols_addrbound_reg_184_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_cols_addrbound_reg_184_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_cols_addrbound_reg_184_reg_OVERFLOW_UNCONNECTED;
  wire NLW_cols_addrbound_reg_184_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_cols_addrbound_reg_184_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_cols_addrbound_reg_184_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_cols_addrbound_reg_184_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_cols_addrbound_reg_184_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_cols_addrbound_reg_184_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_cols_addrbound_reg_184_reg_P_UNCONNECTED;
  wire [47:0]NLW_cols_addrbound_reg_184_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln1021_reg_179_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln1021_reg_179_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln1021_reg_179_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln1021_reg_179_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln1021_reg_179_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln1021_reg_179_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln1021_reg_179_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln1021_reg_179_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln1021_reg_179_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_mul_ln1021_reg_179_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln1021_reg_179_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(push_0),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg_n_0_[8] ),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[4] ),
        .I1(\ap_CS_fsm_reg_n_0_[10] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_0_[9] ),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .I3(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q),
        .I1(gmem1_ARREADY),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    cols_addrbound_reg_184_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln1021_reg_179_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_cols_addrbound_reg_184_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_cols_addrbound_reg_184_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_cols_addrbound_reg_184_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_cols_addrbound_reg_184_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_134_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_134_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_134_ce),
        .CEP(ap_CS_fsm_state3),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_cols_addrbound_reg_184_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_cols_addrbound_reg_184_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_cols_addrbound_reg_184_reg_P_UNCONNECTED[47:22],cols_addrbound_reg_184_reg_n_84,cols_addrbound_reg_184_reg_n_85,cols_addrbound_reg_184_reg_n_86,cols_addrbound_reg_184_reg_n_87,cols_addrbound_reg_184_reg_n_88,cols_addrbound_reg_184_reg_n_89,cols_addrbound_reg_184_reg_n_90,cols_addrbound_reg_184_reg_n_91,cols_addrbound_reg_184_reg_n_92,cols_addrbound_reg_184_reg_n_93,cols_addrbound_reg_184_reg_n_94,cols_addrbound_reg_184_reg_n_95,cols_addrbound_reg_184_reg_n_96,cols_addrbound_reg_184_reg_n_97,cols_addrbound_reg_184_reg_n_98,cols_addrbound_reg_184_reg_n_99,cols_addrbound_reg_184_reg_n_100,cols_addrbound_reg_184_reg_n_101,cols_addrbound_reg_184_reg_n_102,cols_addrbound_reg_184_reg_n_103,cols_addrbound_reg_184_reg_n_104,cols_addrbound_reg_184_reg_n_105}),
        .PATTERNBDETECT(NLW_cols_addrbound_reg_184_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_cols_addrbound_reg_184_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_cols_addrbound_reg_184_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_cols_addrbound_reg_184_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hFE)) 
    cols_addrbound_reg_184_reg_i_1
       (.I0(push_0),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state3),
        .O(grp_fu_134_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108
       (.D({ap_NS_fsm[12],ap_NS_fsm[0]}),
        .P({mul_ln1021_reg_179_reg_n_84,mul_ln1021_reg_179_reg_n_85,mul_ln1021_reg_179_reg_n_86,mul_ln1021_reg_179_reg_n_87,mul_ln1021_reg_179_reg_n_88,mul_ln1021_reg_179_reg_n_89,mul_ln1021_reg_179_reg_n_90,mul_ln1021_reg_179_reg_n_91,mul_ln1021_reg_179_reg_n_92,mul_ln1021_reg_179_reg_n_93,mul_ln1021_reg_179_reg_n_94,mul_ln1021_reg_179_reg_n_95,mul_ln1021_reg_179_reg_n_96,mul_ln1021_reg_179_reg_n_97,mul_ln1021_reg_179_reg_n_98,mul_ln1021_reg_179_reg_n_99,mul_ln1021_reg_179_reg_n_100,mul_ln1021_reg_179_reg_n_101,mul_ln1021_reg_179_reg_n_102,mul_ln1021_reg_179_reg_n_103,mul_ln1021_reg_179_reg_n_104,mul_ln1021_reg_179_reg_n_105}),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state12,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[0] (push_0),
        .\ap_CS_fsm_reg[11] (grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_5),
        .\ap_CS_fsm_reg[12] (grp_Axi2Mat_fu_84_ap_ready),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .gmem1_RVALID(gmem1_RVALID),
        .\gmem1_addr_read_reg_131_reg[7]_0 (\gmem1_addr_read_reg_131_reg[7] ),
        .\gmem1_addr_read_reg_131_reg[7]_1 (\gmem1_addr_read_reg_131_reg[7]_0 ),
        .grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg(grp_Axi2Mat_fu_84_ap_start_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg(grp_Axi2Mat_fu_84_ap_start_reg_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg_0(grp_Axi2Mat_fu_84_ap_start_reg_reg_0),
        .ldata_full_n(ldata_full_n),
        .push_1(push_1),
        .start_for_AxiStream2Mat_U0_full_n(start_for_AxiStream2Mat_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_6));
  FDRE #(
    .INIT(1'b0)) 
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_5),
        .Q(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__9 
       (.I0(push_0),
        .I1(push_2),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h6A6A6AAA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(pop),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .I3(grp_Axi2Mat_fu_84_ap_start_reg_reg[1]),
        .I4(grp_Axi2Mat_fu_84_ap_start_reg_reg[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(grp_Axi2Mat_fu_84_ap_start_reg_reg[0]),
        .I1(grp_Axi2Mat_fu_84_ap_start_reg_reg[1]),
        .I2(Q),
        .I3(gmem1_ARREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][64]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_105),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][65]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_104),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][66]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_103),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][67]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_102),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][68]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_101),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][69]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_100),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][70]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_99),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][71]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_98),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][72]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_97),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][73]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_96),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][74]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_95),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][75]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_94),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][76]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_93),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][77]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_92),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][78]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_91),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][79]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_90),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][80]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_89),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][81]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_88),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][82]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_87),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][83]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_86),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][84]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_85),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][85]_srl6_i_1 
       (.I0(cols_addrbound_reg_184_reg_n_84),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln1021_reg_179_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln1021_reg_179_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln1021_reg_179_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln1021_reg_179_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln1021_reg_179_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln1021_reg_179_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(push_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln1021_reg_179_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln1021_reg_179_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln1021_reg_179_reg_P_UNCONNECTED[47:22],mul_ln1021_reg_179_reg_n_84,mul_ln1021_reg_179_reg_n_85,mul_ln1021_reg_179_reg_n_86,mul_ln1021_reg_179_reg_n_87,mul_ln1021_reg_179_reg_n_88,mul_ln1021_reg_179_reg_n_89,mul_ln1021_reg_179_reg_n_90,mul_ln1021_reg_179_reg_n_91,mul_ln1021_reg_179_reg_n_92,mul_ln1021_reg_179_reg_n_93,mul_ln1021_reg_179_reg_n_94,mul_ln1021_reg_179_reg_n_95,mul_ln1021_reg_179_reg_n_96,mul_ln1021_reg_179_reg_n_97,mul_ln1021_reg_179_reg_n_98,mul_ln1021_reg_179_reg_n_99,mul_ln1021_reg_179_reg_n_100,mul_ln1021_reg_179_reg_n_101,mul_ln1021_reg_179_reg_n_102,mul_ln1021_reg_179_reg_n_103,mul_ln1021_reg_179_reg_n_104,mul_ln1021_reg_179_reg_n_105}),
        .PATTERNBDETECT(NLW_mul_ln1021_reg_179_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln1021_reg_179_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln1021_reg_179_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln1021_reg_179_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    mul_ln1021_reg_179_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_AxiStream2Mat_U0_full_n),
        .I2(grp_Axi2Mat_fu_84_ap_start_reg),
        .I3(rows_c_full_n),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(cols_c_full_n),
        .O(push_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_n_6),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
   (\bus_wide_gen.data_valid_reg ,
    push_1,
    D,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[11] ,
    start_once_reg_reg,
    \ap_CS_fsm_reg[2] ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
    \gmem1_addr_read_reg_131_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    gmem1_RVALID,
    \bus_wide_gen.data_buf_reg[31] ,
    Q,
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
    ap_rst_n,
    ldata_full_n,
    \ap_CS_fsm_reg[0] ,
    P,
    start_once_reg,
    start_for_AxiStream2Mat_U0_full_n,
    grp_Axi2Mat_fu_84_ap_start_reg,
    grp_Axi2Mat_fu_84_ap_start_reg_reg,
    grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0,
    \gmem1_addr_read_reg_131_reg[7]_1 );
  output \bus_wide_gen.data_valid_reg ;
  output push_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[11] ;
  output start_once_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  output [7:0]\gmem1_addr_read_reg_131_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem1_RVALID;
  input \bus_wide_gen.data_buf_reg[31] ;
  input [2:0]Q;
  input grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg;
  input ap_rst_n;
  input ldata_full_n;
  input \ap_CS_fsm_reg[0] ;
  input [21:0]P;
  input start_once_reg;
  input start_for_AxiStream2Mat_U0_full_n;
  input grp_Axi2Mat_fu_84_ap_start_reg;
  input [1:0]grp_Axi2Mat_fu_84_ap_start_reg_reg;
  input grp_Axi2Mat_fu_84_ap_start_reg_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0;
  input [7:0]\gmem1_addr_read_reg_131_reg[7]_1 ;

  wire [1:0]D;
  wire [21:0]P;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:0]ap_sig_allocacmp_c_1;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire [21:0]c_2_fu_98_p2;
  wire c_2_fu_98_p2_carry__0_n_0;
  wire c_2_fu_98_p2_carry__0_n_1;
  wire c_2_fu_98_p2_carry__0_n_2;
  wire c_2_fu_98_p2_carry__0_n_3;
  wire c_2_fu_98_p2_carry__1_n_0;
  wire c_2_fu_98_p2_carry__1_n_1;
  wire c_2_fu_98_p2_carry__1_n_2;
  wire c_2_fu_98_p2_carry__1_n_3;
  wire c_2_fu_98_p2_carry__2_n_0;
  wire c_2_fu_98_p2_carry__2_n_1;
  wire c_2_fu_98_p2_carry__2_n_2;
  wire c_2_fu_98_p2_carry__2_n_3;
  wire c_2_fu_98_p2_carry__3_n_0;
  wire c_2_fu_98_p2_carry__3_n_1;
  wire c_2_fu_98_p2_carry__3_n_2;
  wire c_2_fu_98_p2_carry__3_n_3;
  wire c_2_fu_98_p2_carry_n_0;
  wire c_2_fu_98_p2_carry_n_1;
  wire c_2_fu_98_p2_carry_n_2;
  wire c_2_fu_98_p2_carry_n_3;
  wire c_fu_56;
  wire \c_fu_56_reg_n_0_[0] ;
  wire \c_fu_56_reg_n_0_[10] ;
  wire \c_fu_56_reg_n_0_[11] ;
  wire \c_fu_56_reg_n_0_[12] ;
  wire \c_fu_56_reg_n_0_[13] ;
  wire \c_fu_56_reg_n_0_[14] ;
  wire \c_fu_56_reg_n_0_[15] ;
  wire \c_fu_56_reg_n_0_[16] ;
  wire \c_fu_56_reg_n_0_[17] ;
  wire \c_fu_56_reg_n_0_[18] ;
  wire \c_fu_56_reg_n_0_[19] ;
  wire \c_fu_56_reg_n_0_[1] ;
  wire \c_fu_56_reg_n_0_[20] ;
  wire \c_fu_56_reg_n_0_[21] ;
  wire \c_fu_56_reg_n_0_[2] ;
  wire \c_fu_56_reg_n_0_[3] ;
  wire \c_fu_56_reg_n_0_[4] ;
  wire \c_fu_56_reg_n_0_[5] ;
  wire \c_fu_56_reg_n_0_[6] ;
  wire \c_fu_56_reg_n_0_[7] ;
  wire \c_fu_56_reg_n_0_[8] ;
  wire \c_fu_56_reg_n_0_[9] ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem1_RVALID;
  wire [7:0]\gmem1_addr_read_reg_131_reg[7]_0 ;
  wire [7:0]\gmem1_addr_read_reg_131_reg[7]_1 ;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg;
  wire grp_Axi2Mat_fu_84_ap_start_reg;
  wire [1:0]grp_Axi2Mat_fu_84_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_84_ap_start_reg_reg_0;
  wire icmp_ln1021_fu_92_p2;
  wire icmp_ln1021_fu_92_p2_carry__0_n_1;
  wire icmp_ln1021_fu_92_p2_carry__0_n_2;
  wire icmp_ln1021_fu_92_p2_carry__0_n_3;
  wire icmp_ln1021_fu_92_p2_carry_n_0;
  wire icmp_ln1021_fu_92_p2_carry_n_1;
  wire icmp_ln1021_fu_92_p2_carry_n_2;
  wire icmp_ln1021_fu_92_p2_carry_n_3;
  wire ldata_full_n;
  wire push_1;
  wire start_for_AxiStream2Mat_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [3:0]NLW_c_2_fu_98_p2_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_c_2_fu_98_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1021_fu_92_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1021_fu_92_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(gmem1_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ldata_full_n),
        .O(push_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF2A2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ldata_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem1_RVALID),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2A2A2AA)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(gmem1_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(flow_control_loop_pipe_sequential_init_U_n_1),
        .O(\bus_wide_gen.data_valid_reg ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 c_2_fu_98_p2_carry
       (.CI(1'b0),
        .CO({c_2_fu_98_p2_carry_n_0,c_2_fu_98_p2_carry_n_1,c_2_fu_98_p2_carry_n_2,c_2_fu_98_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_c_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_2_fu_98_p2[4:1]),
        .S(ap_sig_allocacmp_c_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 c_2_fu_98_p2_carry__0
       (.CI(c_2_fu_98_p2_carry_n_0),
        .CO({c_2_fu_98_p2_carry__0_n_0,c_2_fu_98_p2_carry__0_n_1,c_2_fu_98_p2_carry__0_n_2,c_2_fu_98_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_2_fu_98_p2[8:5]),
        .S(ap_sig_allocacmp_c_1[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 c_2_fu_98_p2_carry__1
       (.CI(c_2_fu_98_p2_carry__0_n_0),
        .CO({c_2_fu_98_p2_carry__1_n_0,c_2_fu_98_p2_carry__1_n_1,c_2_fu_98_p2_carry__1_n_2,c_2_fu_98_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_2_fu_98_p2[12:9]),
        .S(ap_sig_allocacmp_c_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 c_2_fu_98_p2_carry__2
       (.CI(c_2_fu_98_p2_carry__1_n_0),
        .CO({c_2_fu_98_p2_carry__2_n_0,c_2_fu_98_p2_carry__2_n_1,c_2_fu_98_p2_carry__2_n_2,c_2_fu_98_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_2_fu_98_p2[16:13]),
        .S(ap_sig_allocacmp_c_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 c_2_fu_98_p2_carry__3
       (.CI(c_2_fu_98_p2_carry__2_n_0),
        .CO({c_2_fu_98_p2_carry__3_n_0,c_2_fu_98_p2_carry__3_n_1,c_2_fu_98_p2_carry__3_n_2,c_2_fu_98_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(c_2_fu_98_p2[20:17]),
        .S(ap_sig_allocacmp_c_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 c_2_fu_98_p2_carry__4
       (.CI(c_2_fu_98_p2_carry__3_n_0),
        .CO(NLW_c_2_fu_98_p2_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_c_2_fu_98_p2_carry__4_O_UNCONNECTED[3:1],c_2_fu_98_p2[21]}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_c_1[21]}));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[0]),
        .Q(\c_fu_56_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[10]),
        .Q(\c_fu_56_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[11]),
        .Q(\c_fu_56_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[12]),
        .Q(\c_fu_56_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[13]),
        .Q(\c_fu_56_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[14]),
        .Q(\c_fu_56_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[15]),
        .Q(\c_fu_56_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[16]),
        .Q(\c_fu_56_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[17]),
        .Q(\c_fu_56_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[18]),
        .Q(\c_fu_56_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[19]),
        .Q(\c_fu_56_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[1]),
        .Q(\c_fu_56_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[20]),
        .Q(\c_fu_56_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[21]),
        .Q(\c_fu_56_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[2]),
        .Q(\c_fu_56_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[3]),
        .Q(\c_fu_56_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[4]),
        .Q(\c_fu_56_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[5]),
        .Q(\c_fu_56_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[6]),
        .Q(\c_fu_56_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[7]),
        .Q(\c_fu_56_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[8]),
        .Q(\c_fu_56_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \c_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(c_fu_56),
        .D(c_2_fu_98_p2[9]),
        .Q(\c_fu_56_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1021_fu_92_p2),
        .D(D),
        .E(c_fu_56),
        .P(P),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_3),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(c_2_fu_98_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_c_1(ap_sig_allocacmp_c_1),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0),
        .\bus_wide_gen.data_valid_reg (flow_control_loop_pipe_sequential_init_U_n_1),
        .\c_fu_56_reg[21] ({\c_fu_56_reg_n_0_[21] ,\c_fu_56_reg_n_0_[20] ,\c_fu_56_reg_n_0_[19] ,\c_fu_56_reg_n_0_[18] ,\c_fu_56_reg_n_0_[17] ,\c_fu_56_reg_n_0_[16] ,\c_fu_56_reg_n_0_[15] ,\c_fu_56_reg_n_0_[14] ,\c_fu_56_reg_n_0_[13] ,\c_fu_56_reg_n_0_[12] ,\c_fu_56_reg_n_0_[11] ,\c_fu_56_reg_n_0_[10] ,\c_fu_56_reg_n_0_[9] ,\c_fu_56_reg_n_0_[8] ,\c_fu_56_reg_n_0_[7] ,\c_fu_56_reg_n_0_[6] ,\c_fu_56_reg_n_0_[5] ,\c_fu_56_reg_n_0_[4] ,\c_fu_56_reg_n_0_[3] ,\c_fu_56_reg_n_0_[2] ,\c_fu_56_reg_n_0_[1] ,\c_fu_56_reg_n_0_[0] }),
        .gmem1_RVALID(gmem1_RVALID),
        .grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready),
        .grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg(grp_Axi2Mat_fu_84_ap_start_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg(grp_Axi2Mat_fu_84_ap_start_reg_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg_0(grp_Axi2Mat_fu_84_ap_start_reg_reg_0),
        .ldata_full_n(ldata_full_n),
        .mul_ln1021_reg_179_reg({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .start_for_AxiStream2Mat_U0_full_n(start_for_AxiStream2Mat_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_once_reg_reg));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \gmem1_addr_read_reg_131[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ldata_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem1_RVALID),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \gmem1_addr_read_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [0]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [1]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [2]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [3]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [4]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [5]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [6]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem1_addr_read_reg_131_reg[7]_1 [7]),
        .Q(\gmem1_addr_read_reg_131_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 icmp_ln1021_fu_92_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1021_fu_92_p2_carry_n_0,icmp_ln1021_fu_92_p2_carry_n_1,icmp_ln1021_fu_92_p2_carry_n_2,icmp_ln1021_fu_92_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1021_fu_92_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11}));
  CARRY4 icmp_ln1021_fu_92_p2_carry__0
       (.CI(icmp_ln1021_fu_92_p2_carry_n_0),
        .CO({icmp_ln1021_fu_92_p2,icmp_ln1021_fu_92_p2_carry__0_n_1,icmp_ln1021_fu_92_p2_carry__0_n_2,icmp_ln1021_fu_92_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1021_fu_92_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Axi2Mat
   (\bus_wide_gen.data_valid_reg ,
    E,
    Q,
    push,
    ap_done_reg_reg,
    \ap_CS_fsm_reg[1] ,
    in,
    \ap_CS_fsm_reg[2] ,
    push_0,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ,
    ap_clk,
    D,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    gmem1_RVALID,
    \bus_wide_gen.data_buf_reg[31] ,
    pop,
    gmem1_ARREADY,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
    grp_Axi2Mat_fu_84_ap_start_reg_reg,
    grp_Axi2Mat_fu_84_ap_start_reg,
    in_mat_data_full_n,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    \gmem1_addr_read_reg_131_reg[7] );
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]E;
  output [0:0]Q;
  output push;
  output ap_done_reg_reg;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [21:0]in;
  output \ap_CS_fsm_reg[2] ;
  output push_0;
  output ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  output [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  input ap_clk;
  input [31:0]D;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input gmem1_RVALID;
  input \bus_wide_gen.data_buf_reg[31] ;
  input pop;
  input gmem1_ARREADY;
  input [2:0]\SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  input grp_Axi2Mat_fu_84_ap_start_reg_reg;
  input grp_Axi2Mat_fu_84_ap_start_reg;
  input in_mat_data_full_n;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input [7:0]\gmem1_addr_read_reg_131_reg[7] ;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire [7:0]Axi2AxiStream_U0_ldata_din;
  wire Axi2AxiStream_U0_n_8;
  wire AxiStream2Mat_U0_ap_start;
  wire AxiStream2Mat_U0_n_10;
  wire AxiStream2Mat_U0_n_4;
  wire AxiStream2Mat_U0_n_6;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [2:0]\SRL_SIG_reg[1][0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire [31:0]cols_c_dout;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [7:0]\gmem1_addr_read_reg_131_reg[7] ;
  wire grp_Axi2Mat_fu_84_ap_ready;
  wire grp_Axi2Mat_fu_84_ap_start_reg;
  wire grp_Axi2Mat_fu_84_ap_start_reg_reg;
  wire icmp_ln1071_reg_756;
  wire [21:0]in;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [7:0]ldata_dout;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire [0:0]mOutPtr;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire [31:0]rows_c_dout;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire [7:7]shl_ln1071_fu_467_p2;
  wire start_for_AxiStream2Mat_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Axi2AxiStream Axi2AxiStream_U0
       (.D(D[15:0]),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0(ap_done_reg_reg),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .cols_c_full_n(cols_c_full_n),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .\gmem1_addr_read_reg_131_reg[7] (Axi2AxiStream_U0_ldata_din),
        .\gmem1_addr_read_reg_131_reg[7]_0 (\gmem1_addr_read_reg_131_reg[7] ),
        .grp_Axi2Mat_fu_84_ap_ready(grp_Axi2Mat_fu_84_ap_ready),
        .grp_Axi2Mat_fu_84_ap_start_reg(grp_Axi2Mat_fu_84_ap_start_reg),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg(\SRL_SIG_reg[1][0] [2:1]),
        .grp_Axi2Mat_fu_84_ap_start_reg_reg_0(grp_Axi2Mat_fu_84_ap_start_reg_reg),
        .in(in),
        .ldata_full_n(ldata_full_n),
        .mul_ln1021_reg_179_reg_0(\SRL_SIG_reg[0][31] [15:0]),
        .pop(pop),
        .push(push),
        .push_0(push_2),
        .push_1(push_1),
        .push_2(push_3),
        .rows_c_full_n(rows_c_full_n),
        .start_for_AxiStream2Mat_U0_full_n(start_for_AxiStream2Mat_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Axi2AxiStream_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2Mat AxiStream2Mat_U0
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .D(ldata_dout),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0] (grp_Axi2Mat_fu_84_ap_start_reg_reg),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (AxiStream2Mat_U0_n_6),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_done_reg_reg),
        .\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] (\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg),
        .ap_sync_reg_entry_proc3_U0_ap_ready_reg_0(AxiStream2Mat_U0_n_4),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg),
        .cols_c_empty_n(cols_c_empty_n),
        .grp_Axi2Mat_fu_84_ap_ready(grp_Axi2Mat_fu_84_ap_ready),
        .icmp_ln1071_reg_756(icmp_ln1071_reg_756),
        .in(rows_c_dout),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .ldata_empty_n(ldata_empty_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (AxiStream2Mat_U0_n_10),
        .push(push_3),
        .push_0(push_0),
        .push_1(push_1),
        .rows_c_empty_n(rows_c_empty_n),
        .\shl_ln1071_reg_774_reg[7] (shl_ln1071_fu_467_p2),
        .tmp_product(cols_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S cols_c_U
       (.E(Axi2AxiStream_U0_n_8),
        .\SRL_SIG_reg[0][31] (cols_c_dout),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .push(push_2),
        .push_0(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S ldata_U
       (.D(ldata_dout),
        .\SRL_SIG_reg[0][0] (shl_ln1071_fu_467_p2),
        .\SRL_SIG_reg[0][7] (Axi2AxiStream_U0_ldata_din),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln1071_reg_756(icmp_ln1071_reg_756),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (AxiStream2Mat_U0_n_10),
        .\mOutPtr_reg[2]_0 (AxiStream2Mat_U0_n_6),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_19 rows_c_U
       (.D(D),
        .E(Axi2AxiStream_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .push(push_2),
        .push_0(push_3),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_AxiStream2Mat_U0 start_for_AxiStream2Mat_U0_U
       (.AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Axi2Mat_fu_84_ap_start_reg(grp_Axi2Mat_fu_84_ap_start_reg),
        .\mOutPtr_reg[1]_0 (AxiStream2Mat_U0_n_4),
        .start_for_AxiStream2Mat_U0_full_n(start_for_AxiStream2Mat_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2Axi
   (ap_loop_init_int,
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    mOutPtr18_out,
    full_n_reg,
    push,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    we,
    empty_n_reg,
    dout_vld_reg,
    empty_n_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg,
    D,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    AxiStream2Axi_U0_dout_read,
    \dout_1_reg_93_reg[63]_0 ,
    \i_fu_58_reg[2] ,
    \i_fu_58_reg[21] ,
    \i_fu_58_reg[5] ,
    \i_fu_58_reg[8] ,
    \i_fu_58_reg[11] ,
    \i_fu_58_reg[14] ,
    \i_fu_58_reg[17] ,
    \i_fu_58_reg[20] ,
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0,
    m_axi_gmem2_WDATA,
    ap_clk,
    S,
    \i_fu_58_reg[0] ,
    ap_rst_n_inv,
    pop,
    gmem2_AWREADY,
    dout_vld_reg_0,
    gmem2_WREADY,
    mem_reg,
    gmem2_BVALID,
    dout_vld_reg_1,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
    ap_rst_n,
    out_mat_rows_channel_empty_n,
    out_mat_cols_channel_empty_n,
    img_out_c_empty_n,
    grp_Mat2Axi_fu_62_ap_ready,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0,
    ldata_empty_n,
    AxiStream2Axi_U0_ap_start,
    dout_c_empty_n,
    icmp_ln1379_fu_96_p2_carry_i_4,
    icmp_ln1379_fu_96_p2_carry_i_4_0,
    icmp_ln1379_fu_96_p2_carry_i_3,
    icmp_ln1379_fu_96_p2_carry_i_3_0,
    icmp_ln1379_fu_96_p2_carry_i_2,
    icmp_ln1379_fu_96_p2_carry_i_2_0,
    icmp_ln1379_fu_96_p2_carry_i_1,
    icmp_ln1379_fu_96_p2_carry_i_1_0,
    icmp_ln1379_fu_96_p2_carry__0_i_4,
    icmp_ln1379_fu_96_p2_carry__0_i_4_0,
    icmp_ln1379_fu_96_p2_carry__0_i_3,
    icmp_ln1379_fu_96_p2_carry__0_i_3_0,
    icmp_ln1379_fu_96_p2_carry__0_i_2,
    icmp_ln1379_fu_96_p2_carry__0_i_2_0,
    \ldata_read_reg_135_reg[7] ,
    out);
  output ap_loop_init_int;
  output grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  output ap_enable_reg_pp0_iter1;
  output mOutPtr18_out;
  output full_n_reg;
  output push;
  output [2:0]Q;
  output \ap_CS_fsm_reg[2]_0 ;
  output we;
  output empty_n_reg;
  output dout_vld_reg;
  output empty_n_reg_0;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output AxiStream2Axi_U0_dout_read;
  output [63:0]\dout_1_reg_93_reg[63]_0 ;
  output \i_fu_58_reg[2] ;
  output [7:0]\i_fu_58_reg[21] ;
  output \i_fu_58_reg[5] ;
  output \i_fu_58_reg[8] ;
  output \i_fu_58_reg[11] ;
  output \i_fu_58_reg[14] ;
  output \i_fu_58_reg[17] ;
  output \i_fu_58_reg[20] ;
  output grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0;
  output [7:0]m_axi_gmem2_WDATA;
  input ap_clk;
  input [3:0]S;
  input [3:0]\i_fu_58_reg[0] ;
  input ap_rst_n_inv;
  input pop;
  input gmem2_AWREADY;
  input [2:0]dout_vld_reg_0;
  input gmem2_WREADY;
  input mem_reg;
  input gmem2_BVALID;
  input dout_vld_reg_1;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_done;
  input ap_rst_n;
  input out_mat_rows_channel_empty_n;
  input out_mat_cols_channel_empty_n;
  input img_out_c_empty_n;
  input grp_Mat2Axi_fu_62_ap_ready;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0;
  input ldata_empty_n;
  input AxiStream2Axi_U0_ap_start;
  input dout_c_empty_n;
  input icmp_ln1379_fu_96_p2_carry_i_4;
  input icmp_ln1379_fu_96_p2_carry_i_4_0;
  input icmp_ln1379_fu_96_p2_carry_i_3;
  input icmp_ln1379_fu_96_p2_carry_i_3_0;
  input icmp_ln1379_fu_96_p2_carry_i_2;
  input icmp_ln1379_fu_96_p2_carry_i_2_0;
  input icmp_ln1379_fu_96_p2_carry_i_1;
  input icmp_ln1379_fu_96_p2_carry_i_1_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_4;
  input icmp_ln1379_fu_96_p2_carry__0_i_4_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_3;
  input icmp_ln1379_fu_96_p2_carry__0_i_3_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_2;
  input icmp_ln1379_fu_96_p2_carry__0_i_2_0;
  input [7:0]\ldata_read_reg_135_reg[7] ;
  input [63:0]out;

  wire AxiStream2Axi_U0_ap_start;
  wire AxiStream2Axi_U0_dout_read;
  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state3;
  wire [8:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  wire [63:0]dout_1_reg_93;
  wire [63:0]\dout_1_reg_93_reg[63]_0 ;
  wire dout_c_empty_n;
  wire dout_vld_reg;
  wire [2:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire full_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_n_25;
  wire grp_Mat2Axi_fu_62_ap_ready;
  wire [3:0]\i_fu_58_reg[0] ;
  wire \i_fu_58_reg[11] ;
  wire \i_fu_58_reg[14] ;
  wire \i_fu_58_reg[17] ;
  wire \i_fu_58_reg[20] ;
  wire [7:0]\i_fu_58_reg[21] ;
  wire \i_fu_58_reg[2] ;
  wire \i_fu_58_reg[5] ;
  wire \i_fu_58_reg[8] ;
  wire icmp_ln1379_fu_96_p2_carry__0_i_2;
  wire icmp_ln1379_fu_96_p2_carry__0_i_2_0;
  wire icmp_ln1379_fu_96_p2_carry__0_i_3;
  wire icmp_ln1379_fu_96_p2_carry__0_i_3_0;
  wire icmp_ln1379_fu_96_p2_carry__0_i_4;
  wire icmp_ln1379_fu_96_p2_carry__0_i_4_0;
  wire icmp_ln1379_fu_96_p2_carry_i_1;
  wire icmp_ln1379_fu_96_p2_carry_i_1_0;
  wire icmp_ln1379_fu_96_p2_carry_i_2;
  wire icmp_ln1379_fu_96_p2_carry_i_2_0;
  wire icmp_ln1379_fu_96_p2_carry_i_3;
  wire icmp_ln1379_fu_96_p2_carry_i_3_0;
  wire icmp_ln1379_fu_96_p2_carry_i_4;
  wire icmp_ln1379_fu_96_p2_carry_i_4_0;
  wire img_out_c_empty_n;
  wire ldata_empty_n;
  wire [7:0]\ldata_read_reg_135_reg[7] ;
  wire mOutPtr18_out;
  wire [7:0]m_axi_gmem2_WDATA;
  wire mem_reg;
  wire [63:0]out;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_rows_channel_empty_n;
  wire pop;
  wire push;
  wire we;

  LUT6 #(
    .INIT(64'h000000002EEEEEEE)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .I1(dout_vld_reg_0[0]),
        .I2(out_mat_rows_channel_empty_n),
        .I3(out_mat_cols_channel_empty_n),
        .I4(img_out_c_empty_n),
        .I5(dout_vld_reg_0[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF8FFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(gmem2_BVALID),
        .I1(Q[2]),
        .I2(ap_done_reg),
        .I3(AxiStream2Axi_U0_ap_start),
        .I4(dout_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(AxiStream2Axi_U0_dout_read),
        .I1(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[5] ),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(gmem2_AWREADY),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .I4(Q[1]),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .I1(dout_vld_reg_0[1]),
        .I2(dout_vld_reg_0[0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[0]),
        .I1(gmem2_AWREADY),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[7] ),
        .I1(gmem2_BVALID),
        .I2(Q[2]),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h0000F800)) 
    ap_done_reg_i_1__1
       (.I0(Q[2]),
        .I1(gmem2_BVALID),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .O(ap_done_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FEEE0000)) 
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_i_1
       (.I0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done),
        .I1(ap_done_reg),
        .I2(gmem2_BVALID),
        .I3(Q[2]),
        .I4(ap_rst_n),
        .I5(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .O(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    \dout_1_reg_93[63]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(dout_c_empty_n),
        .I2(AxiStream2Axi_U0_ap_start),
        .I3(ap_done_reg),
        .O(AxiStream2Axi_U0_dout_read));
  FDRE \dout_1_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[0]),
        .Q(dout_1_reg_93[0]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[10]),
        .Q(dout_1_reg_93[10]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[11] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[11]),
        .Q(dout_1_reg_93[11]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[12] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[12]),
        .Q(dout_1_reg_93[12]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[13] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[13]),
        .Q(dout_1_reg_93[13]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[14] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[14]),
        .Q(dout_1_reg_93[14]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[15] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[15]),
        .Q(dout_1_reg_93[15]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[16] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[16]),
        .Q(dout_1_reg_93[16]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[17] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[17]),
        .Q(dout_1_reg_93[17]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[18] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[18]),
        .Q(dout_1_reg_93[18]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[19] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[19]),
        .Q(dout_1_reg_93[19]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[1]),
        .Q(dout_1_reg_93[1]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[20] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[20]),
        .Q(dout_1_reg_93[20]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[21] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[21]),
        .Q(dout_1_reg_93[21]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[22] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[22]),
        .Q(dout_1_reg_93[22]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[23] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[23]),
        .Q(dout_1_reg_93[23]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[24] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[24]),
        .Q(dout_1_reg_93[24]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[25] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[25]),
        .Q(dout_1_reg_93[25]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[26] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[26]),
        .Q(dout_1_reg_93[26]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[27] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[27]),
        .Q(dout_1_reg_93[27]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[28] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[28]),
        .Q(dout_1_reg_93[28]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[29] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[29]),
        .Q(dout_1_reg_93[29]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[2]),
        .Q(dout_1_reg_93[2]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[30] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[30]),
        .Q(dout_1_reg_93[30]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[31] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[31]),
        .Q(dout_1_reg_93[31]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[32] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[32]),
        .Q(dout_1_reg_93[32]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[33] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[33]),
        .Q(dout_1_reg_93[33]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[34] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[34]),
        .Q(dout_1_reg_93[34]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[35] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[35]),
        .Q(dout_1_reg_93[35]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[36] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[36]),
        .Q(dout_1_reg_93[36]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[37] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[37]),
        .Q(dout_1_reg_93[37]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[38] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[38]),
        .Q(dout_1_reg_93[38]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[39] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[39]),
        .Q(dout_1_reg_93[39]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[3]),
        .Q(dout_1_reg_93[3]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[40] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[40]),
        .Q(dout_1_reg_93[40]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[41] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[41]),
        .Q(dout_1_reg_93[41]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[42] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[42]),
        .Q(dout_1_reg_93[42]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[43] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[43]),
        .Q(dout_1_reg_93[43]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[44] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[44]),
        .Q(dout_1_reg_93[44]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[45] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[45]),
        .Q(dout_1_reg_93[45]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[46] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[46]),
        .Q(dout_1_reg_93[46]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[47] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[47]),
        .Q(dout_1_reg_93[47]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[48] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[48]),
        .Q(dout_1_reg_93[48]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[49] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[49]),
        .Q(dout_1_reg_93[49]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[4]),
        .Q(dout_1_reg_93[4]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[50] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[50]),
        .Q(dout_1_reg_93[50]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[51] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[51]),
        .Q(dout_1_reg_93[51]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[52] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[52]),
        .Q(dout_1_reg_93[52]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[53] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[53]),
        .Q(dout_1_reg_93[53]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[54] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[54]),
        .Q(dout_1_reg_93[54]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[55] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[55]),
        .Q(dout_1_reg_93[55]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[56] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[56]),
        .Q(dout_1_reg_93[56]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[57] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[57]),
        .Q(dout_1_reg_93[57]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[58] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[58]),
        .Q(dout_1_reg_93[58]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[59] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[59]),
        .Q(dout_1_reg_93[59]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[5]),
        .Q(dout_1_reg_93[5]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[60] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[60]),
        .Q(dout_1_reg_93[60]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[61] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[61]),
        .Q(dout_1_reg_93[61]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[62] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[62]),
        .Q(dout_1_reg_93[62]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[63] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[63]),
        .Q(dout_1_reg_93[63]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[6]),
        .Q(dout_1_reg_93[6]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[7]),
        .Q(dout_1_reg_93[7]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[8]),
        .Q(dout_1_reg_93[8]),
        .R(1'b0));
  FDRE \dout_1_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(AxiStream2Axi_U0_dout_read),
        .D(out[9]),
        .Q(dout_1_reg_93[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hABFFAAAA)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0[2]),
        .I2(dout_vld_reg_0[1]),
        .I3(Q[2]),
        .I4(gmem2_BVALID),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h222AFFFF)) 
    full_n_i_3__1
       (.I0(gmem2_BVALID),
        .I1(Q[2]),
        .I2(dout_vld_reg_0[1]),
        .I3(dout_vld_reg_0[2]),
        .I4(dout_vld_reg_1),
        .O(dout_vld_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67
       (.D(ap_NS_fsm[4:3]),
        .Q({Q[1],ap_CS_fsm_state3}),
        .S(S),
        .\ap_CS_fsm_reg[2] (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_n_25),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .gmem2_WREADY(gmem2_WREADY),
        .grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0),
        .\i_fu_58_reg[0]_0 (\i_fu_58_reg[0] ),
        .\i_fu_58_reg[11]_0 (\i_fu_58_reg[11] ),
        .\i_fu_58_reg[14]_0 (\i_fu_58_reg[14] ),
        .\i_fu_58_reg[17]_0 (\i_fu_58_reg[17] ),
        .\i_fu_58_reg[20]_0 (\i_fu_58_reg[20] ),
        .\i_fu_58_reg[21]_0 (\i_fu_58_reg[21] ),
        .\i_fu_58_reg[2]_0 (\i_fu_58_reg[2] ),
        .\i_fu_58_reg[5]_0 (\i_fu_58_reg[5] ),
        .\i_fu_58_reg[8]_0 (\i_fu_58_reg[8] ),
        .icmp_ln1379_fu_96_p2_carry__0_i_2(icmp_ln1379_fu_96_p2_carry__0_i_2),
        .icmp_ln1379_fu_96_p2_carry__0_i_2_0(icmp_ln1379_fu_96_p2_carry__0_i_2_0),
        .icmp_ln1379_fu_96_p2_carry__0_i_3(icmp_ln1379_fu_96_p2_carry__0_i_3),
        .icmp_ln1379_fu_96_p2_carry__0_i_3_0(icmp_ln1379_fu_96_p2_carry__0_i_3_0),
        .icmp_ln1379_fu_96_p2_carry__0_i_4(icmp_ln1379_fu_96_p2_carry__0_i_4),
        .icmp_ln1379_fu_96_p2_carry__0_i_4_0(icmp_ln1379_fu_96_p2_carry__0_i_4_0),
        .icmp_ln1379_fu_96_p2_carry_i_1(icmp_ln1379_fu_96_p2_carry_i_1),
        .icmp_ln1379_fu_96_p2_carry_i_1_0(icmp_ln1379_fu_96_p2_carry_i_1_0),
        .icmp_ln1379_fu_96_p2_carry_i_2(icmp_ln1379_fu_96_p2_carry_i_2),
        .icmp_ln1379_fu_96_p2_carry_i_2_0(icmp_ln1379_fu_96_p2_carry_i_2_0),
        .icmp_ln1379_fu_96_p2_carry_i_3(icmp_ln1379_fu_96_p2_carry_i_3),
        .icmp_ln1379_fu_96_p2_carry_i_3_0(icmp_ln1379_fu_96_p2_carry_i_3_0),
        .icmp_ln1379_fu_96_p2_carry_i_4(icmp_ln1379_fu_96_p2_carry_i_4),
        .icmp_ln1379_fu_96_p2_carry_i_4_0(icmp_ln1379_fu_96_p2_carry_i_4_0),
        .ldata_empty_n(ldata_empty_n),
        .\ldata_read_reg_135_reg[7]_0 (\ldata_read_reg_135_reg[7] ),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .mem_reg(mem_reg),
        .pop(pop),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_n_25),
        .Q(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    \int_isr[0]_i_3 
       (.I0(grp_Mat2Axi_fu_62_ap_ready),
        .I1(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0),
        .I2(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done),
        .I3(\ap_CS_fsm_reg[8]_0 ),
        .I4(ap_done_reg),
        .I5(dout_vld_reg_0[2]),
        .O(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \mOutPtr[1]_i_2 
       (.I0(dout_vld_reg_0[2]),
        .I1(dout_vld_reg_0[1]),
        .I2(Q[0]),
        .I3(gmem2_AWREADY),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[2]_i_2__8 
       (.I0(Q[2]),
        .I1(gmem2_BVALID),
        .O(\ap_CS_fsm_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \mem_reg[2][0]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q[0]),
        .I2(dout_vld_reg_0[1]),
        .I3(dout_vld_reg_0[2]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][0]_srl3_i_2 
       (.I0(dout_1_reg_93[0]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][10]_srl3_i_1 
       (.I0(dout_1_reg_93[10]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][11]_srl3_i_1 
       (.I0(dout_1_reg_93[11]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][12]_srl3_i_1 
       (.I0(dout_1_reg_93[12]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][13]_srl3_i_1 
       (.I0(dout_1_reg_93[13]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][14]_srl3_i_1 
       (.I0(dout_1_reg_93[14]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][15]_srl3_i_1 
       (.I0(dout_1_reg_93[15]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][16]_srl3_i_1 
       (.I0(dout_1_reg_93[16]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][17]_srl3_i_1 
       (.I0(dout_1_reg_93[17]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][18]_srl3_i_1 
       (.I0(dout_1_reg_93[18]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][19]_srl3_i_1 
       (.I0(dout_1_reg_93[19]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][1]_srl3_i_1 
       (.I0(dout_1_reg_93[1]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][20]_srl3_i_1 
       (.I0(dout_1_reg_93[20]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][21]_srl3_i_1 
       (.I0(dout_1_reg_93[21]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][22]_srl3_i_1 
       (.I0(dout_1_reg_93[22]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][23]_srl3_i_1 
       (.I0(dout_1_reg_93[23]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][24]_srl3_i_1 
       (.I0(dout_1_reg_93[24]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][25]_srl3_i_1 
       (.I0(dout_1_reg_93[25]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][26]_srl3_i_1 
       (.I0(dout_1_reg_93[26]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][27]_srl3_i_1 
       (.I0(dout_1_reg_93[27]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][28]_srl3_i_1 
       (.I0(dout_1_reg_93[28]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][29]_srl3_i_1 
       (.I0(dout_1_reg_93[29]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][2]_srl3_i_1 
       (.I0(dout_1_reg_93[2]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][30]_srl3_i_1 
       (.I0(dout_1_reg_93[30]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][31]_srl3_i_1 
       (.I0(dout_1_reg_93[31]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][32]_srl3_i_1 
       (.I0(dout_1_reg_93[32]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][33]_srl3_i_1 
       (.I0(dout_1_reg_93[33]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][34]_srl3_i_1 
       (.I0(dout_1_reg_93[34]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][35]_srl3_i_1 
       (.I0(dout_1_reg_93[35]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][36]_srl3_i_1 
       (.I0(dout_1_reg_93[36]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][37]_srl3_i_1 
       (.I0(dout_1_reg_93[37]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][38]_srl3_i_1 
       (.I0(dout_1_reg_93[38]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][39]_srl3_i_1 
       (.I0(dout_1_reg_93[39]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][3]_srl3_i_1 
       (.I0(dout_1_reg_93[3]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][40]_srl3_i_1 
       (.I0(dout_1_reg_93[40]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][41]_srl3_i_1 
       (.I0(dout_1_reg_93[41]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][42]_srl3_i_1 
       (.I0(dout_1_reg_93[42]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][43]_srl3_i_1 
       (.I0(dout_1_reg_93[43]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][44]_srl3_i_1 
       (.I0(dout_1_reg_93[44]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][45]_srl3_i_1 
       (.I0(dout_1_reg_93[45]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][46]_srl3_i_1 
       (.I0(dout_1_reg_93[46]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][47]_srl3_i_1 
       (.I0(dout_1_reg_93[47]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][48]_srl3_i_1 
       (.I0(dout_1_reg_93[48]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][49]_srl3_i_1 
       (.I0(dout_1_reg_93[49]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][4]_srl3_i_1 
       (.I0(dout_1_reg_93[4]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][50]_srl3_i_1 
       (.I0(dout_1_reg_93[50]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][51]_srl3_i_1 
       (.I0(dout_1_reg_93[51]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][52]_srl3_i_1 
       (.I0(dout_1_reg_93[52]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][53]_srl3_i_1 
       (.I0(dout_1_reg_93[53]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][54]_srl3_i_1 
       (.I0(dout_1_reg_93[54]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][55]_srl3_i_1 
       (.I0(dout_1_reg_93[55]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][56]_srl3_i_1 
       (.I0(dout_1_reg_93[56]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][57]_srl3_i_1 
       (.I0(dout_1_reg_93[57]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][58]_srl3_i_1 
       (.I0(dout_1_reg_93[58]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][59]_srl3_i_1 
       (.I0(dout_1_reg_93[59]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][5]_srl3_i_1 
       (.I0(dout_1_reg_93[5]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][60]_srl3_i_1 
       (.I0(dout_1_reg_93[60]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][61]_srl3_i_1 
       (.I0(dout_1_reg_93[61]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][62]_srl3_i_1 
       (.I0(dout_1_reg_93[62]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][63]_srl3_i_1 
       (.I0(dout_1_reg_93[63]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][6]_srl3_i_1 
       (.I0(dout_1_reg_93[6]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][7]_srl3_i_1 
       (.I0(dout_1_reg_93[7]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][8]_srl3_i_1 
       (.I0(dout_1_reg_93[8]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[2][9]_srl3_i_1 
       (.I0(dout_1_reg_93[9]),
        .I1(gmem2_AWREADY),
        .I2(Q[0]),
        .O(\dout_1_reg_93_reg[63]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2
   (ap_loop_init_int_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    mOutPtr18_out,
    full_n_reg,
    we,
    empty_n_reg,
    \ap_CS_fsm_reg[3] ,
    D,
    \i_fu_58_reg[2]_0 ,
    \i_fu_58_reg[21]_0 ,
    \i_fu_58_reg[5]_0 ,
    \i_fu_58_reg[8]_0 ,
    \i_fu_58_reg[11]_0 ,
    \i_fu_58_reg[14]_0 ,
    \i_fu_58_reg[17]_0 ,
    \i_fu_58_reg[20]_0 ,
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    m_axi_gmem2_WDATA,
    ap_clk,
    S,
    \i_fu_58_reg[0]_0 ,
    ap_rst_n_inv,
    pop,
    gmem2_WREADY,
    mem_reg,
    Q,
    ap_done_cache_reg,
    ap_rst_n,
    ldata_empty_n,
    icmp_ln1379_fu_96_p2_carry_i_4,
    icmp_ln1379_fu_96_p2_carry_i_4_0,
    icmp_ln1379_fu_96_p2_carry_i_3,
    icmp_ln1379_fu_96_p2_carry_i_3_0,
    icmp_ln1379_fu_96_p2_carry_i_2,
    icmp_ln1379_fu_96_p2_carry_i_2_0,
    icmp_ln1379_fu_96_p2_carry_i_1,
    icmp_ln1379_fu_96_p2_carry_i_1_0,
    icmp_ln1379_fu_96_p2_carry__0_i_4,
    icmp_ln1379_fu_96_p2_carry__0_i_4_0,
    icmp_ln1379_fu_96_p2_carry__0_i_3,
    icmp_ln1379_fu_96_p2_carry__0_i_3_0,
    icmp_ln1379_fu_96_p2_carry__0_i_2,
    icmp_ln1379_fu_96_p2_carry__0_i_2_0,
    \ldata_read_reg_135_reg[7]_0 );
  output ap_loop_init_int_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output mOutPtr18_out;
  output full_n_reg;
  output we;
  output empty_n_reg;
  output \ap_CS_fsm_reg[3] ;
  output [1:0]D;
  output \i_fu_58_reg[2]_0 ;
  output [7:0]\i_fu_58_reg[21]_0 ;
  output \i_fu_58_reg[5]_0 ;
  output \i_fu_58_reg[8]_0 ;
  output \i_fu_58_reg[11]_0 ;
  output \i_fu_58_reg[14]_0 ;
  output \i_fu_58_reg[17]_0 ;
  output \i_fu_58_reg[20]_0 ;
  output grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output [7:0]m_axi_gmem2_WDATA;
  input ap_clk;
  input [3:0]S;
  input [3:0]\i_fu_58_reg[0]_0 ;
  input ap_rst_n_inv;
  input pop;
  input gmem2_WREADY;
  input mem_reg;
  input [1:0]Q;
  input ap_done_cache_reg;
  input ap_rst_n;
  input ldata_empty_n;
  input icmp_ln1379_fu_96_p2_carry_i_4;
  input icmp_ln1379_fu_96_p2_carry_i_4_0;
  input icmp_ln1379_fu_96_p2_carry_i_3;
  input icmp_ln1379_fu_96_p2_carry_i_3_0;
  input icmp_ln1379_fu_96_p2_carry_i_2;
  input icmp_ln1379_fu_96_p2_carry_i_2_0;
  input icmp_ln1379_fu_96_p2_carry_i_1;
  input icmp_ln1379_fu_96_p2_carry_i_1_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_4;
  input icmp_ln1379_fu_96_p2_carry__0_i_4_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_3;
  input icmp_ln1379_fu_96_p2_carry__0_i_3_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_2;
  input icmp_ln1379_fu_96_p2_carry__0_i_2_0;
  input [7:0]\ldata_read_reg_135_reg[7]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [21:0]add_ln1379_fu_102_p2;
  wire add_ln1379_fu_102_p2_carry__0_n_0;
  wire add_ln1379_fu_102_p2_carry__0_n_1;
  wire add_ln1379_fu_102_p2_carry__0_n_2;
  wire add_ln1379_fu_102_p2_carry__0_n_3;
  wire add_ln1379_fu_102_p2_carry__1_n_0;
  wire add_ln1379_fu_102_p2_carry__1_n_1;
  wire add_ln1379_fu_102_p2_carry__1_n_2;
  wire add_ln1379_fu_102_p2_carry__1_n_3;
  wire add_ln1379_fu_102_p2_carry__2_n_0;
  wire add_ln1379_fu_102_p2_carry__2_n_1;
  wire add_ln1379_fu_102_p2_carry__2_n_2;
  wire add_ln1379_fu_102_p2_carry__2_n_3;
  wire add_ln1379_fu_102_p2_carry__3_n_0;
  wire add_ln1379_fu_102_p2_carry__3_n_1;
  wire add_ln1379_fu_102_p2_carry__3_n_2;
  wire add_ln1379_fu_102_p2_carry__3_n_3;
  wire add_ln1379_fu_102_p2_carry_n_0;
  wire add_ln1379_fu_102_p2_carry_n_1;
  wire add_ln1379_fu_102_p2_carry_n_2;
  wire add_ln1379_fu_102_p2_carry_n_3;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:0]ap_sig_allocacmp_i_1;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire full_n_reg;
  wire gmem2_WREADY;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_ready;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg;
  wire i_fu_58;
  wire [3:0]\i_fu_58_reg[0]_0 ;
  wire \i_fu_58_reg[11]_0 ;
  wire \i_fu_58_reg[14]_0 ;
  wire \i_fu_58_reg[17]_0 ;
  wire \i_fu_58_reg[20]_0 ;
  wire [7:0]\i_fu_58_reg[21]_0 ;
  wire \i_fu_58_reg[2]_0 ;
  wire \i_fu_58_reg[5]_0 ;
  wire \i_fu_58_reg[8]_0 ;
  wire \i_fu_58_reg_n_0_[10] ;
  wire \i_fu_58_reg_n_0_[11] ;
  wire \i_fu_58_reg_n_0_[13] ;
  wire \i_fu_58_reg_n_0_[14] ;
  wire \i_fu_58_reg_n_0_[16] ;
  wire \i_fu_58_reg_n_0_[17] ;
  wire \i_fu_58_reg_n_0_[19] ;
  wire \i_fu_58_reg_n_0_[1] ;
  wire \i_fu_58_reg_n_0_[20] ;
  wire \i_fu_58_reg_n_0_[2] ;
  wire \i_fu_58_reg_n_0_[4] ;
  wire \i_fu_58_reg_n_0_[5] ;
  wire \i_fu_58_reg_n_0_[7] ;
  wire \i_fu_58_reg_n_0_[8] ;
  wire icmp_ln1379_fu_96_p2;
  wire icmp_ln1379_fu_96_p2_carry__0_i_2;
  wire icmp_ln1379_fu_96_p2_carry__0_i_2_0;
  wire icmp_ln1379_fu_96_p2_carry__0_i_3;
  wire icmp_ln1379_fu_96_p2_carry__0_i_3_0;
  wire icmp_ln1379_fu_96_p2_carry__0_i_4;
  wire icmp_ln1379_fu_96_p2_carry__0_i_4_0;
  wire icmp_ln1379_fu_96_p2_carry__0_n_1;
  wire icmp_ln1379_fu_96_p2_carry__0_n_2;
  wire icmp_ln1379_fu_96_p2_carry__0_n_3;
  wire icmp_ln1379_fu_96_p2_carry_i_1;
  wire icmp_ln1379_fu_96_p2_carry_i_1_0;
  wire icmp_ln1379_fu_96_p2_carry_i_2;
  wire icmp_ln1379_fu_96_p2_carry_i_2_0;
  wire icmp_ln1379_fu_96_p2_carry_i_3;
  wire icmp_ln1379_fu_96_p2_carry_i_3_0;
  wire icmp_ln1379_fu_96_p2_carry_i_4;
  wire icmp_ln1379_fu_96_p2_carry_i_4_0;
  wire icmp_ln1379_fu_96_p2_carry_n_0;
  wire icmp_ln1379_fu_96_p2_carry_n_1;
  wire icmp_ln1379_fu_96_p2_carry_n_2;
  wire icmp_ln1379_fu_96_p2_carry_n_3;
  wire ldata_empty_n;
  wire [7:0]\ldata_read_reg_135_reg[7]_0 ;
  wire mOutPtr18_out;
  wire [7:0]m_axi_gmem2_WDATA;
  wire mem_reg;
  wire pop;
  wire we;
  wire [3:0]NLW_add_ln1379_fu_102_p2_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln1379_fu_102_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1379_fu_96_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1379_fu_96_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1379_fu_102_p2_carry
       (.CI(1'b0),
        .CO({add_ln1379_fu_102_p2_carry_n_0,add_ln1379_fu_102_p2_carry_n_1,add_ln1379_fu_102_p2_carry_n_2,add_ln1379_fu_102_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1379_fu_102_p2[4:1]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1379_fu_102_p2_carry__0
       (.CI(add_ln1379_fu_102_p2_carry_n_0),
        .CO({add_ln1379_fu_102_p2_carry__0_n_0,add_ln1379_fu_102_p2_carry__0_n_1,add_ln1379_fu_102_p2_carry__0_n_2,add_ln1379_fu_102_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1379_fu_102_p2[8:5]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1379_fu_102_p2_carry__1
       (.CI(add_ln1379_fu_102_p2_carry__0_n_0),
        .CO({add_ln1379_fu_102_p2_carry__1_n_0,add_ln1379_fu_102_p2_carry__1_n_1,add_ln1379_fu_102_p2_carry__1_n_2,add_ln1379_fu_102_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1379_fu_102_p2[12:9]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1379_fu_102_p2_carry__2
       (.CI(add_ln1379_fu_102_p2_carry__1_n_0),
        .CO({add_ln1379_fu_102_p2_carry__2_n_0,add_ln1379_fu_102_p2_carry__2_n_1,add_ln1379_fu_102_p2_carry__2_n_2,add_ln1379_fu_102_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1379_fu_102_p2[16:13]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1379_fu_102_p2_carry__3
       (.CI(add_ln1379_fu_102_p2_carry__2_n_0),
        .CO({add_ln1379_fu_102_p2_carry__3_n_0,add_ln1379_fu_102_p2_carry__3_n_1,add_ln1379_fu_102_p2_carry__3_n_2,add_ln1379_fu_102_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1379_fu_102_p2[20:17]),
        .S(ap_sig_allocacmp_i_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln1379_fu_102_p2_carry__4
       (.CI(add_ln1379_fu_102_p2_carry__3_n_0),
        .CO(NLW_add_ln1379_fu_102_p2_carry__4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln1379_fu_102_p2_carry__4_O_UNCONNECTED[3:1],add_ln1379_fu_102_p2[21]}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_i_1[21]}));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(icmp_ln1379_fu_96_p2),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(empty_n_reg),
        .I3(ap_done_cache_reg),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'hF2A2)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem2_WREADY),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ldata_empty_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(icmp_ln1379_fu_96_p2),
        .I1(ldata_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(gmem2_WREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_done_cache_reg),
        .O(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1379_fu_96_p2),
        .D(D),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(add_ln1379_fu_102_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .empty_n_reg(empty_n_reg),
        .gmem2_WREADY(gmem2_WREADY),
        .grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg),
        .\i_fu_58_reg[11] (\i_fu_58_reg[11]_0 ),
        .\i_fu_58_reg[14] (\i_fu_58_reg[14]_0 ),
        .\i_fu_58_reg[17] (\i_fu_58_reg[17]_0 ),
        .\i_fu_58_reg[20] (\i_fu_58_reg[20]_0 ),
        .\i_fu_58_reg[21] ({\i_fu_58_reg[21]_0 [7],\i_fu_58_reg_n_0_[20] ,\i_fu_58_reg_n_0_[19] ,\i_fu_58_reg[21]_0 [6],\i_fu_58_reg_n_0_[17] ,\i_fu_58_reg_n_0_[16] ,\i_fu_58_reg[21]_0 [5],\i_fu_58_reg_n_0_[14] ,\i_fu_58_reg_n_0_[13] ,\i_fu_58_reg[21]_0 [4],\i_fu_58_reg_n_0_[11] ,\i_fu_58_reg_n_0_[10] ,\i_fu_58_reg[21]_0 [3],\i_fu_58_reg_n_0_[8] ,\i_fu_58_reg_n_0_[7] ,\i_fu_58_reg[21]_0 [2],\i_fu_58_reg_n_0_[5] ,\i_fu_58_reg_n_0_[4] ,\i_fu_58_reg[21]_0 [1],\i_fu_58_reg_n_0_[2] ,\i_fu_58_reg_n_0_[1] ,\i_fu_58_reg[21]_0 [0]}),
        .\i_fu_58_reg[2] (\i_fu_58_reg[2]_0 ),
        .\i_fu_58_reg[5] (\i_fu_58_reg[5]_0 ),
        .\i_fu_58_reg[8] (\i_fu_58_reg[8]_0 ),
        .icmp_ln1379_fu_96_p2_carry__0_i_2(icmp_ln1379_fu_96_p2_carry__0_i_2),
        .icmp_ln1379_fu_96_p2_carry__0_i_2_0(icmp_ln1379_fu_96_p2_carry__0_i_2_0),
        .icmp_ln1379_fu_96_p2_carry__0_i_3(icmp_ln1379_fu_96_p2_carry__0_i_3),
        .icmp_ln1379_fu_96_p2_carry__0_i_3_0(icmp_ln1379_fu_96_p2_carry__0_i_3_0),
        .icmp_ln1379_fu_96_p2_carry__0_i_4(icmp_ln1379_fu_96_p2_carry__0_i_4),
        .icmp_ln1379_fu_96_p2_carry__0_i_4_0(icmp_ln1379_fu_96_p2_carry__0_i_4_0),
        .icmp_ln1379_fu_96_p2_carry_i_1(icmp_ln1379_fu_96_p2_carry_i_1),
        .icmp_ln1379_fu_96_p2_carry_i_1_0(icmp_ln1379_fu_96_p2_carry_i_1_0),
        .icmp_ln1379_fu_96_p2_carry_i_2(icmp_ln1379_fu_96_p2_carry_i_2),
        .icmp_ln1379_fu_96_p2_carry_i_2_0(icmp_ln1379_fu_96_p2_carry_i_2_0),
        .icmp_ln1379_fu_96_p2_carry_i_3(icmp_ln1379_fu_96_p2_carry_i_3),
        .icmp_ln1379_fu_96_p2_carry_i_3_0(icmp_ln1379_fu_96_p2_carry_i_3_0),
        .icmp_ln1379_fu_96_p2_carry_i_4(icmp_ln1379_fu_96_p2_carry_i_4),
        .icmp_ln1379_fu_96_p2_carry_i_4_0(icmp_ln1379_fu_96_p2_carry_i_4_0),
        .ldata_empty_n(ldata_empty_n));
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_done_cache_reg),
        .I2(empty_n_reg),
        .I3(icmp_ln1379_fu_96_p2),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \i_fu_58[21]_i_2 
       (.I0(ldata_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(gmem2_WREADY),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_done_cache_reg),
        .I5(icmp_ln1379_fu_96_p2),
        .O(i_fu_58));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[0]),
        .Q(\i_fu_58_reg[21]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[10]),
        .Q(\i_fu_58_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[11]),
        .Q(\i_fu_58_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[12]),
        .Q(\i_fu_58_reg[21]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[13]),
        .Q(\i_fu_58_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[14]),
        .Q(\i_fu_58_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[15]),
        .Q(\i_fu_58_reg[21]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[16]),
        .Q(\i_fu_58_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[17]),
        .Q(\i_fu_58_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[18]),
        .Q(\i_fu_58_reg[21]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[19]),
        .Q(\i_fu_58_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[1]),
        .Q(\i_fu_58_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[20]),
        .Q(\i_fu_58_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[21]),
        .Q(\i_fu_58_reg[21]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[2]),
        .Q(\i_fu_58_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[3]),
        .Q(\i_fu_58_reg[21]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[4]),
        .Q(\i_fu_58_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[5]),
        .Q(\i_fu_58_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[6]),
        .Q(\i_fu_58_reg[21]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[7]),
        .Q(\i_fu_58_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[8]),
        .Q(\i_fu_58_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_58_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_58),
        .D(add_ln1379_fu_102_p2[9]),
        .Q(\i_fu_58_reg[21]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  CARRY4 icmp_ln1379_fu_96_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1379_fu_96_p2_carry_n_0,icmp_ln1379_fu_96_p2_carry_n_1,icmp_ln1379_fu_96_p2_carry_n_2,icmp_ln1379_fu_96_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1379_fu_96_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 icmp_ln1379_fu_96_p2_carry__0
       (.CI(icmp_ln1379_fu_96_p2_carry_n_0),
        .CO({icmp_ln1379_fu_96_p2,icmp_ln1379_fu_96_p2_carry__0_n_1,icmp_ln1379_fu_96_p2_carry__0_n_2,icmp_ln1379_fu_96_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1379_fu_96_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(\i_fu_58_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hDD0D)) 
    \ldata_read_reg_135[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem2_WREADY),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ldata_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \ldata_read_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [0]),
        .Q(m_axi_gmem2_WDATA[0]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [1]),
        .Q(m_axi_gmem2_WDATA[1]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [2]),
        .Q(m_axi_gmem2_WDATA[2]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [3]),
        .Q(m_axi_gmem2_WDATA[3]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [4]),
        .Q(m_axi_gmem2_WDATA[4]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [5]),
        .Q(m_axi_gmem2_WDATA[5]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [6]),
        .Q(m_axi_gmem2_WDATA[6]),
        .R(1'b0));
  FDRE \ldata_read_reg_135_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\ldata_read_reg_135_reg[7]_0 [7]),
        .Q(m_axi_gmem2_WDATA[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    \mOutPtr[2]_i_2__7 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ldata_empty_n),
        .I3(gmem2_WREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[6]_i_4 
       (.I0(full_n_reg),
        .I1(pop),
        .O(mOutPtr18_out));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_1
       (.I0(full_n_reg),
        .O(we));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7F7F7FF)) 
    mem_reg_i_3__0
       (.I0(gmem2_WREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(mem_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(empty_n_reg),
        .O(full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2Mat
   (icmp_ln1071_reg_756,
    ap_done_reg_reg,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_entry_proc3_U0_ap_ready_reg_0,
    push,
    \ap_CS_fsm_reg[3] ,
    push_0,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
    \mOutPtr_reg[0] ,
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push_1,
    \SRL_SIG_reg[1][0] ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
    \ap_CS_fsm_reg[0] ,
    grp_Axi2Mat_fu_84_ap_ready,
    AxiStream2Mat_U0_ap_start,
    ldata_empty_n,
    in_mat_data_full_n,
    rows_c_empty_n,
    cols_c_empty_n,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    mOutPtr,
    in,
    tmp_product,
    D,
    \shl_ln1071_reg_774_reg[7] );
  output icmp_ln1071_reg_756;
  output ap_done_reg_reg;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output ap_sync_reg_entry_proc3_U0_ap_ready_reg_0;
  output push;
  output \ap_CS_fsm_reg[3] ;
  output push_0;
  output ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  output \mOutPtr_reg[0] ;
  output [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push_1;
  input [2:0]\SRL_SIG_reg[1][0] ;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  input \ap_CS_fsm_reg[0] ;
  input grp_Axi2Mat_fu_84_ap_ready;
  input AxiStream2Mat_U0_ap_start;
  input ldata_empty_n;
  input in_mat_data_full_n;
  input rows_c_empty_n;
  input cols_c_empty_n;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input [0:0]mOutPtr;
  input [31:0]in;
  input [31:0]tmp_product;
  input [7:0]D;
  input [0:0]\shl_ln1071_reg_774_reg[7] ;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  wire AxiStream2MatStream_2_U0_n_3;
  wire AxiStream2MatStream_2_U0_n_7;
  wire AxiStream2MatStream_2_U0_n_8;
  wire AxiStream2Mat_U0_ap_start;
  wire [7:0]D;
  wire [2:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_reg;
  wire [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc3_U0_ap_ready;
  wire ap_sync_reg_entry_proc3_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  wire ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0;
  wire [31:0]cols_c_dout;
  wire cols_c_empty_n;
  wire cols_c_empty_n_1;
  wire cols_c_full_n;
  wire grp_Axi2Mat_fu_84_ap_ready;
  wire icmp_ln1071_reg_756;
  wire [31:0]in;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire last_blk_pxl_width_U0_ap_continue;
  wire last_blk_pxl_width_U0_n_1;
  wire last_blk_width_channel_U_n_1;
  wire last_blk_width_channel_U_n_2;
  wire last_blk_width_channel_U_n_4;
  wire last_blk_width_channel_U_n_5;
  wire ldata_empty_n;
  wire [0:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire push;
  wire push_0;
  wire push_1;
  wire rows_c_U_n_3;
  wire rows_c_U_n_4;
  wire rows_c_U_n_5;
  wire [31:0]rows_c_dout;
  wire rows_c_empty_n;
  wire rows_c_empty_n_0;
  wire [0:0]\shl_ln1071_reg_774_reg[7] ;
  wire [31:0]tmp_product;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2MatStream_2_s AxiStream2MatStream_2_U0
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .AxiStream2MatStream_2_U0_ap_start(AxiStream2MatStream_2_U0_ap_start),
        .AxiStream2MatStream_2_U0_cols_bound_per_npc_read(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(D),
        .Q(AxiStream2MatStream_2_U0_n_7),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3]_0 (AxiStream2MatStream_2_U0_n_3),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] (\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg),
        .buff0_reg(rows_c_dout),
        .cols_c_empty_n_1(cols_c_empty_n_1),
        .empty_n_reg(AxiStream2MatStream_2_U0_n_8),
        .grp_Axi2Mat_fu_84_ap_ready(grp_Axi2Mat_fu_84_ap_ready),
        .icmp_ln1071_reg_756(icmp_ln1071_reg_756),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .\last_blk_width_read_reg_110_reg[3]_0 (last_blk_width_channel_U_n_1),
        .\last_blk_width_read_reg_110_reg[3]_1 (last_blk_width_channel_U_n_5),
        .\last_blk_width_read_reg_110_reg[3]_2 (last_blk_width_channel_U_n_4),
        .\last_blk_width_read_reg_110_reg[3]_3 (last_blk_width_channel_U_n_2),
        .ldata_empty_n(ldata_empty_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .out(cols_c_dout),
        .push_0(push_0),
        .push_1(push_1),
        .rows_c_empty_n_0(rows_c_empty_n_0),
        .\shl_ln1071_reg_774_reg[7] (\shl_ln1071_reg_774_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rows_c_U_n_5),
        .Q(ap_sync_reg_entry_proc3_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rows_c_U_n_4),
        .Q(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S cols_c_U
       (.AxiStream2MatStream_2_U0_cols_bound_per_npc_read(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .E(rows_c_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n_1(cols_c_empty_n_1),
        .cols_c_full_n(cols_c_full_n),
        .out(cols_c_dout),
        .sel(push),
        .tmp_product(tmp_product));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_last_blk_pxl_width last_blk_pxl_width_U0
       (.AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .\SRL_SIG_reg[0][3] (last_blk_width_channel_U_n_1),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .last_blk_pxl_width_U0_ap_continue(last_blk_pxl_width_U0_ap_continue),
        .\return_r_preg_reg[3]_0 (last_blk_pxl_width_U0_n_1),
        .\return_r_preg_reg[3]_1 (ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S last_blk_width_channel_U
       (.AxiStream2MatStream_2_U0_ap_start(AxiStream2MatStream_2_U0_ap_start),
        .AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .\SRL_SIG_reg[0][3] (last_blk_width_channel_U_n_1),
        .\SRL_SIG_reg[0][3]_0 (last_blk_pxl_width_U0_n_1),
        .\SRL_SIG_reg[1][3] (last_blk_width_channel_U_n_2),
        .\SRL_SIG_reg[1][3]_0 (ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .last_blk_pxl_width_U0_ap_continue(last_blk_pxl_width_U0_ap_continue),
        .\mOutPtr_reg[0]_0 (last_blk_width_channel_U_n_4),
        .\mOutPtr_reg[0]_1 (AxiStream2MatStream_2_U0_n_8),
        .\mOutPtr_reg[2]_0 (last_blk_width_channel_U_n_5),
        .\mOutPtr_reg[2]_1 (AxiStream2MatStream_2_U0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_21 rows_c_U
       (.AxiStream2MatStream_2_U0_ap_start(AxiStream2MatStream_2_U0_ap_start),
        .AxiStream2MatStream_2_U0_cols_bound_per_npc_read(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .E(rows_c_U_n_3),
        .Q(AxiStream2MatStream_2_U0_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_0(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rows_c_U_n_4),
        .ap_rst_n_1(rows_c_U_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_entry_proc3_U0_ap_ready(ap_sync_reg_entry_proc3_U0_ap_ready),
        .ap_sync_reg_entry_proc3_U0_ap_ready_reg(ap_sync_reg_entry_proc3_U0_ap_ready_reg_0),
        .ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg_n_0),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_empty_n_1(cols_c_empty_n_1),
        .cols_c_full_n(cols_c_full_n),
        .in(in),
        .out(rows_c_dout),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_empty_n_0(rows_c_empty_n_0),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
   (icmp_ln1071_reg_756,
    ap_done_reg_reg,
    \ap_CS_fsm_reg[3] ,
    ap_done_reg_reg_0,
    \ap_CS_fsm_reg[1] ,
    D,
    empty_n_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[2] ,
    push_0,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
    \mOutPtr_reg[0] ,
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 ,
    ap_clk,
    last_blk_width_read_reg_110,
    ap_rst_n_inv,
    ap_rst_n,
    grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
    push_1,
    Q,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0,
    \SRL_SIG_reg[1][0] ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
    \ap_CS_fsm_reg[0] ,
    grp_Axi2Mat_fu_84_ap_ready,
    E,
    AxiStream2MatStream_2_U0_ap_start,
    ldata_empty_n,
    in_mat_data_full_n,
    \icmp_ln1054_reg_693_reg[0]_0 ,
    \bLast_width_reg_697_reg[0]_0 ,
    \icmp_ln1084_reg_705_reg[0]__0_0 ,
    sub3_reg_132,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    mOutPtr,
    \val_fu_96_reg[7]_0 ,
    \shl_ln1071_reg_774_reg[7]_0 );
  output icmp_ln1071_reg_756;
  output ap_done_reg_reg;
  output \ap_CS_fsm_reg[3] ;
  output ap_done_reg_reg_0;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [1:0]D;
  output empty_n_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output push_0;
  output ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  output \mOutPtr_reg[0] ;
  output [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 ;
  input ap_clk;
  input [0:0]last_blk_width_read_reg_110;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg;
  input push_1;
  input [3:0]Q;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0;
  input [2:0]\SRL_SIG_reg[1][0] ;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  input \ap_CS_fsm_reg[0] ;
  input grp_Axi2Mat_fu_84_ap_ready;
  input [0:0]E;
  input AxiStream2MatStream_2_U0_ap_start;
  input ldata_empty_n;
  input in_mat_data_full_n;
  input [31:0]\icmp_ln1054_reg_693_reg[0]_0 ;
  input [31:0]\bLast_width_reg_697_reg[0]_0 ;
  input [31:0]\icmp_ln1084_reg_705_reg[0]__0_0 ;
  input [0:0]sub3_reg_132;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input [0:0]mOutPtr;
  input [7:0]\val_fu_96_reg[7]_0 ;
  input [0:0]\shl_ln1071_reg_774_reg[7]_0 ;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_ap_start;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]\SRL_SIG_reg[1][0] ;
  wire \_inferred__1/i___2_carry__0_n_0 ;
  wire \_inferred__1/i___2_carry__0_n_1 ;
  wire \_inferred__1/i___2_carry__0_n_2 ;
  wire \_inferred__1/i___2_carry__0_n_3 ;
  wire \_inferred__1/i___2_carry__0_n_4 ;
  wire \_inferred__1/i___2_carry__0_n_5 ;
  wire \_inferred__1/i___2_carry__0_n_6 ;
  wire \_inferred__1/i___2_carry__0_n_7 ;
  wire \_inferred__1/i___2_carry__1_n_0 ;
  wire \_inferred__1/i___2_carry__1_n_1 ;
  wire \_inferred__1/i___2_carry__1_n_2 ;
  wire \_inferred__1/i___2_carry__1_n_3 ;
  wire \_inferred__1/i___2_carry__1_n_4 ;
  wire \_inferred__1/i___2_carry__1_n_5 ;
  wire \_inferred__1/i___2_carry__1_n_6 ;
  wire \_inferred__1/i___2_carry__1_n_7 ;
  wire \_inferred__1/i___2_carry__2_n_0 ;
  wire \_inferred__1/i___2_carry__2_n_1 ;
  wire \_inferred__1/i___2_carry__2_n_2 ;
  wire \_inferred__1/i___2_carry__2_n_3 ;
  wire \_inferred__1/i___2_carry__2_n_4 ;
  wire \_inferred__1/i___2_carry__2_n_5 ;
  wire \_inferred__1/i___2_carry__2_n_6 ;
  wire \_inferred__1/i___2_carry__2_n_7 ;
  wire \_inferred__1/i___2_carry__3_n_0 ;
  wire \_inferred__1/i___2_carry__3_n_1 ;
  wire \_inferred__1/i___2_carry__3_n_2 ;
  wire \_inferred__1/i___2_carry__3_n_3 ;
  wire \_inferred__1/i___2_carry__3_n_4 ;
  wire \_inferred__1/i___2_carry__3_n_5 ;
  wire \_inferred__1/i___2_carry__3_n_6 ;
  wire \_inferred__1/i___2_carry__3_n_7 ;
  wire \_inferred__1/i___2_carry__4_n_0 ;
  wire \_inferred__1/i___2_carry__4_n_1 ;
  wire \_inferred__1/i___2_carry__4_n_2 ;
  wire \_inferred__1/i___2_carry__4_n_3 ;
  wire \_inferred__1/i___2_carry__4_n_4 ;
  wire \_inferred__1/i___2_carry__4_n_5 ;
  wire \_inferred__1/i___2_carry__4_n_6 ;
  wire \_inferred__1/i___2_carry__4_n_7 ;
  wire \_inferred__1/i___2_carry__5_n_0 ;
  wire \_inferred__1/i___2_carry__5_n_1 ;
  wire \_inferred__1/i___2_carry__5_n_2 ;
  wire \_inferred__1/i___2_carry__5_n_3 ;
  wire \_inferred__1/i___2_carry__5_n_4 ;
  wire \_inferred__1/i___2_carry__5_n_5 ;
  wire \_inferred__1/i___2_carry__5_n_6 ;
  wire \_inferred__1/i___2_carry__5_n_7 ;
  wire \_inferred__1/i___2_carry__6_n_7 ;
  wire \_inferred__1/i___2_carry_n_0 ;
  wire \_inferred__1/i___2_carry_n_1 ;
  wire \_inferred__1/i___2_carry_n_2 ;
  wire \_inferred__1/i___2_carry_n_3 ;
  wire \_inferred__1/i___2_carry_n_4 ;
  wire \_inferred__1/i___2_carry_n_5 ;
  wire \_inferred__1/i___2_carry_n_6 ;
  wire \_inferred__1/i___2_carry_n_7 ;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0;
  wire bLast_width_fu_209_p2_carry__0_i_1_n_0;
  wire bLast_width_fu_209_p2_carry__0_i_2_n_0;
  wire bLast_width_fu_209_p2_carry__0_i_3_n_0;
  wire bLast_width_fu_209_p2_carry__0_i_4_n_0;
  wire bLast_width_fu_209_p2_carry__0_n_0;
  wire bLast_width_fu_209_p2_carry__0_n_1;
  wire bLast_width_fu_209_p2_carry__0_n_2;
  wire bLast_width_fu_209_p2_carry__0_n_3;
  wire bLast_width_fu_209_p2_carry__1_i_1_n_0;
  wire bLast_width_fu_209_p2_carry__1_i_2_n_0;
  wire bLast_width_fu_209_p2_carry__1_i_3_n_0;
  wire bLast_width_fu_209_p2_carry__1_n_2;
  wire bLast_width_fu_209_p2_carry__1_n_3;
  wire bLast_width_fu_209_p2_carry_i_1_n_0;
  wire bLast_width_fu_209_p2_carry_i_2_n_0;
  wire bLast_width_fu_209_p2_carry_i_3_n_0;
  wire bLast_width_fu_209_p2_carry_i_4_n_0;
  wire bLast_width_fu_209_p2_carry_n_0;
  wire bLast_width_fu_209_p2_carry_n_1;
  wire bLast_width_fu_209_p2_carry_n_2;
  wire bLast_width_fu_209_p2_carry_n_3;
  wire bLast_width_reg_697;
  wire [31:0]\bLast_width_reg_697_reg[0]_0 ;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_Axi2Mat_fu_84_ap_ready;
  wire grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_ready;
  wire grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg;
  wire i___2_carry__0_i_1_n_0;
  wire i___2_carry__0_i_2_n_0;
  wire i___2_carry__0_i_3_n_0;
  wire i___2_carry__0_i_4_n_0;
  wire i___2_carry__0_i_5_n_0;
  wire i___2_carry__0_i_6_n_0;
  wire i___2_carry__0_i_7_n_0;
  wire i___2_carry__0_i_8_n_0;
  wire i___2_carry__1_i_1_n_0;
  wire i___2_carry__1_i_2_n_0;
  wire i___2_carry__1_i_3_n_0;
  wire i___2_carry__1_i_4_n_0;
  wire i___2_carry__2_i_1_n_0;
  wire i___2_carry__2_i_2_n_0;
  wire i___2_carry__2_i_3_n_0;
  wire i___2_carry__2_i_4_n_0;
  wire i___2_carry__3_i_1_n_0;
  wire i___2_carry__3_i_2_n_0;
  wire i___2_carry__3_i_3_n_0;
  wire i___2_carry__3_i_4_n_0;
  wire i___2_carry__4_i_1_n_0;
  wire i___2_carry__4_i_2_n_0;
  wire i___2_carry__4_i_3_n_0;
  wire i___2_carry__4_i_4_n_0;
  wire i___2_carry__5_i_1_n_0;
  wire i___2_carry__5_i_2_n_0;
  wire i___2_carry__5_i_3_n_0;
  wire i___2_carry__5_i_4_n_0;
  wire i___2_carry__6_i_1_n_0;
  wire i___2_carry_i_1_n_0;
  wire i___2_carry_i_2_n_0;
  wire i___2_carry_i_3_n_0;
  wire i___2_carry_i_4_n_0;
  wire i___2_carry_i_5_n_0;
  wire i___2_carry_i_6_n_0;
  wire i___2_carry_i_7_n_0;
  wire i___2_carry_i_8_n_0;
  wire i_fu_88;
  wire \i_fu_88[0]_i_3_n_0 ;
  wire [30:0]i_fu_88_reg;
  wire \i_fu_88_reg[0]_i_2_n_0 ;
  wire \i_fu_88_reg[0]_i_2_n_1 ;
  wire \i_fu_88_reg[0]_i_2_n_2 ;
  wire \i_fu_88_reg[0]_i_2_n_3 ;
  wire \i_fu_88_reg[0]_i_2_n_4 ;
  wire \i_fu_88_reg[0]_i_2_n_5 ;
  wire \i_fu_88_reg[0]_i_2_n_6 ;
  wire \i_fu_88_reg[0]_i_2_n_7 ;
  wire \i_fu_88_reg[12]_i_1_n_0 ;
  wire \i_fu_88_reg[12]_i_1_n_1 ;
  wire \i_fu_88_reg[12]_i_1_n_2 ;
  wire \i_fu_88_reg[12]_i_1_n_3 ;
  wire \i_fu_88_reg[12]_i_1_n_4 ;
  wire \i_fu_88_reg[12]_i_1_n_5 ;
  wire \i_fu_88_reg[12]_i_1_n_6 ;
  wire \i_fu_88_reg[12]_i_1_n_7 ;
  wire \i_fu_88_reg[16]_i_1_n_0 ;
  wire \i_fu_88_reg[16]_i_1_n_1 ;
  wire \i_fu_88_reg[16]_i_1_n_2 ;
  wire \i_fu_88_reg[16]_i_1_n_3 ;
  wire \i_fu_88_reg[16]_i_1_n_4 ;
  wire \i_fu_88_reg[16]_i_1_n_5 ;
  wire \i_fu_88_reg[16]_i_1_n_6 ;
  wire \i_fu_88_reg[16]_i_1_n_7 ;
  wire \i_fu_88_reg[20]_i_1_n_0 ;
  wire \i_fu_88_reg[20]_i_1_n_1 ;
  wire \i_fu_88_reg[20]_i_1_n_2 ;
  wire \i_fu_88_reg[20]_i_1_n_3 ;
  wire \i_fu_88_reg[20]_i_1_n_4 ;
  wire \i_fu_88_reg[20]_i_1_n_5 ;
  wire \i_fu_88_reg[20]_i_1_n_6 ;
  wire \i_fu_88_reg[20]_i_1_n_7 ;
  wire \i_fu_88_reg[24]_i_1_n_0 ;
  wire \i_fu_88_reg[24]_i_1_n_1 ;
  wire \i_fu_88_reg[24]_i_1_n_2 ;
  wire \i_fu_88_reg[24]_i_1_n_3 ;
  wire \i_fu_88_reg[24]_i_1_n_4 ;
  wire \i_fu_88_reg[24]_i_1_n_5 ;
  wire \i_fu_88_reg[24]_i_1_n_6 ;
  wire \i_fu_88_reg[24]_i_1_n_7 ;
  wire \i_fu_88_reg[28]_i_1_n_2 ;
  wire \i_fu_88_reg[28]_i_1_n_3 ;
  wire \i_fu_88_reg[28]_i_1_n_5 ;
  wire \i_fu_88_reg[28]_i_1_n_6 ;
  wire \i_fu_88_reg[28]_i_1_n_7 ;
  wire \i_fu_88_reg[4]_i_1_n_0 ;
  wire \i_fu_88_reg[4]_i_1_n_1 ;
  wire \i_fu_88_reg[4]_i_1_n_2 ;
  wire \i_fu_88_reg[4]_i_1_n_3 ;
  wire \i_fu_88_reg[4]_i_1_n_4 ;
  wire \i_fu_88_reg[4]_i_1_n_5 ;
  wire \i_fu_88_reg[4]_i_1_n_6 ;
  wire \i_fu_88_reg[4]_i_1_n_7 ;
  wire \i_fu_88_reg[8]_i_1_n_0 ;
  wire \i_fu_88_reg[8]_i_1_n_1 ;
  wire \i_fu_88_reg[8]_i_1_n_2 ;
  wire \i_fu_88_reg[8]_i_1_n_3 ;
  wire \i_fu_88_reg[8]_i_1_n_4 ;
  wire \i_fu_88_reg[8]_i_1_n_5 ;
  wire \i_fu_88_reg[8]_i_1_n_6 ;
  wire \i_fu_88_reg[8]_i_1_n_7 ;
  wire icmp_ln1054_fu_198_p2;
  wire icmp_ln1054_fu_198_p2_carry__0_i_1_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_2_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_3_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_4_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_5_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_6_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_7_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_i_8_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_n_0;
  wire icmp_ln1054_fu_198_p2_carry__0_n_1;
  wire icmp_ln1054_fu_198_p2_carry__0_n_2;
  wire icmp_ln1054_fu_198_p2_carry__0_n_3;
  wire icmp_ln1054_fu_198_p2_carry__1_i_1_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_2_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_3_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_4_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_5_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_6_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_7_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_i_8_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_n_0;
  wire icmp_ln1054_fu_198_p2_carry__1_n_1;
  wire icmp_ln1054_fu_198_p2_carry__1_n_2;
  wire icmp_ln1054_fu_198_p2_carry__1_n_3;
  wire icmp_ln1054_fu_198_p2_carry__2_i_1_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_2_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_3_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_4_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_5_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_6_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_7_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_i_8_n_0;
  wire icmp_ln1054_fu_198_p2_carry__2_n_1;
  wire icmp_ln1054_fu_198_p2_carry__2_n_2;
  wire icmp_ln1054_fu_198_p2_carry__2_n_3;
  wire icmp_ln1054_fu_198_p2_carry_i_1_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_2_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_3_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_4_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_5_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_6_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_7_n_0;
  wire icmp_ln1054_fu_198_p2_carry_i_8_n_0;
  wire icmp_ln1054_fu_198_p2_carry_n_0;
  wire icmp_ln1054_fu_198_p2_carry_n_1;
  wire icmp_ln1054_fu_198_p2_carry_n_2;
  wire icmp_ln1054_fu_198_p2_carry_n_3;
  wire icmp_ln1054_reg_693;
  wire icmp_ln1054_reg_693_pp0_iter2_reg;
  wire icmp_ln1054_reg_693_pp0_iter3_reg;
  wire [31:0]\icmp_ln1054_reg_693_reg[0]_0 ;
  wire icmp_ln1065_fu_270_p2;
  wire icmp_ln1065_fu_270_p2__0_carry__0_i_1_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__0_i_2_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__0_i_3_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__0_i_4_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__0_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__0_n_1;
  wire icmp_ln1065_fu_270_p2__0_carry__0_n_2;
  wire icmp_ln1065_fu_270_p2__0_carry__0_n_3;
  wire icmp_ln1065_fu_270_p2__0_carry__1_i_1_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__1_i_2_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__1_i_3_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__1_i_4_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__1_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__1_n_1;
  wire icmp_ln1065_fu_270_p2__0_carry__1_n_2;
  wire icmp_ln1065_fu_270_p2__0_carry__1_n_3;
  wire icmp_ln1065_fu_270_p2__0_carry__2_i_1_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__2_i_2_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__2_i_3_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry__2_n_2;
  wire icmp_ln1065_fu_270_p2__0_carry__2_n_3;
  wire icmp_ln1065_fu_270_p2__0_carry_i_1_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry_i_2_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry_i_3_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry_i_4_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry_i_5_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry_n_0;
  wire icmp_ln1065_fu_270_p2__0_carry_n_1;
  wire icmp_ln1065_fu_270_p2__0_carry_n_2;
  wire icmp_ln1065_fu_270_p2__0_carry_n_3;
  wire icmp_ln1065_reg_709;
  wire icmp_ln1065_reg_709_pp0_iter3_reg;
  wire \icmp_ln1066_reg_734[0]_i_10_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_1_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_2_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_3_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_4_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_5_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_6_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_7_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_8_n_0 ;
  wire \icmp_ln1066_reg_734[0]_i_9_n_0 ;
  wire icmp_ln1066_reg_734_pp0_iter3_reg;
  wire \icmp_ln1066_reg_734_reg_n_0_[0] ;
  wire icmp_ln1071_fu_353_p2;
  wire icmp_ln1071_fu_353_p2_carry__0_i_1_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_2_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_3_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_4_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_5_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_6_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_7_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_i_8_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_n_0;
  wire icmp_ln1071_fu_353_p2_carry__0_n_1;
  wire icmp_ln1071_fu_353_p2_carry__0_n_2;
  wire icmp_ln1071_fu_353_p2_carry__0_n_3;
  wire icmp_ln1071_fu_353_p2_carry__1_i_1_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_2_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_3_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_4_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_5_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_6_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_7_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_i_8_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_n_0;
  wire icmp_ln1071_fu_353_p2_carry__1_n_1;
  wire icmp_ln1071_fu_353_p2_carry__1_n_2;
  wire icmp_ln1071_fu_353_p2_carry__1_n_3;
  wire icmp_ln1071_fu_353_p2_carry__2_i_1_n_0;
  wire icmp_ln1071_fu_353_p2_carry__2_i_2_n_0;
  wire icmp_ln1071_fu_353_p2_carry__2_i_3_n_0;
  wire icmp_ln1071_fu_353_p2_carry__2_i_4_n_0;
  wire icmp_ln1071_fu_353_p2_carry__2_n_3;
  wire icmp_ln1071_fu_353_p2_carry_i_1_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_2_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_3_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_4_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_5_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_6_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_7_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_8_n_0;
  wire icmp_ln1071_fu_353_p2_carry_i_9_n_0;
  wire icmp_ln1071_fu_353_p2_carry_n_0;
  wire icmp_ln1071_fu_353_p2_carry_n_1;
  wire icmp_ln1071_fu_353_p2_carry_n_2;
  wire icmp_ln1071_fu_353_p2_carry_n_3;
  wire icmp_ln1071_reg_756;
  wire icmp_ln1071_reg_756_pp0_iter3_reg;
  wire icmp_ln1074_fu_304_p2;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_1;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_2;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_3;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_4;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_5;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_6;
  wire icmp_ln1074_fu_304_p2_carry__0_i_10_n_7;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_1;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_2;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_3;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_4;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_5;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_6;
  wire icmp_ln1074_fu_304_p2_carry__0_i_11_n_7;
  wire icmp_ln1074_fu_304_p2_carry__0_i_12_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_12_n_1;
  wire icmp_ln1074_fu_304_p2_carry__0_i_12_n_2;
  wire icmp_ln1074_fu_304_p2_carry__0_i_12_n_3;
  wire icmp_ln1074_fu_304_p2_carry__0_i_13_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_14_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_15_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_16_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_17_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_18_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_19_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_1_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_20_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_21_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_22_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_23_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_24_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_25_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_26_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_27_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_28_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_2_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_3_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_4_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_5_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_6_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_7_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_8_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_9_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_i_9_n_1;
  wire icmp_ln1074_fu_304_p2_carry__0_i_9_n_2;
  wire icmp_ln1074_fu_304_p2_carry__0_i_9_n_3;
  wire icmp_ln1074_fu_304_p2_carry__0_n_0;
  wire icmp_ln1074_fu_304_p2_carry__0_n_1;
  wire icmp_ln1074_fu_304_p2_carry__0_n_2;
  wire icmp_ln1074_fu_304_p2_carry__0_n_3;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_1;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_2;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_3;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_4;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_5;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_6;
  wire icmp_ln1074_fu_304_p2_carry__1_i_10_n_7;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_1;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_2;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_3;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_4;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_5;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_6;
  wire icmp_ln1074_fu_304_p2_carry__1_i_11_n_7;
  wire icmp_ln1074_fu_304_p2_carry__1_i_12_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_12_n_1;
  wire icmp_ln1074_fu_304_p2_carry__1_i_12_n_2;
  wire icmp_ln1074_fu_304_p2_carry__1_i_12_n_3;
  wire icmp_ln1074_fu_304_p2_carry__1_i_13_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_14_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_15_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_16_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_17_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_18_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_19_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_1_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_20_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_21_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_22_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_23_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_24_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_25_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_26_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_27_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_28_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_2_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_3_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_4_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_5_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_6_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_7_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_8_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_9_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_i_9_n_1;
  wire icmp_ln1074_fu_304_p2_carry__1_i_9_n_2;
  wire icmp_ln1074_fu_304_p2_carry__1_i_9_n_3;
  wire icmp_ln1074_fu_304_p2_carry__1_n_0;
  wire icmp_ln1074_fu_304_p2_carry__1_n_1;
  wire icmp_ln1074_fu_304_p2_carry__1_n_2;
  wire icmp_ln1074_fu_304_p2_carry__1_n_3;
  wire icmp_ln1074_fu_304_p2_carry__2_i_10_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_1_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_2_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_3_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_4_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_5_n_2;
  wire icmp_ln1074_fu_304_p2_carry__2_i_5_n_3;
  wire icmp_ln1074_fu_304_p2_carry__2_i_6_n_7;
  wire icmp_ln1074_fu_304_p2_carry__2_i_7_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_8_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_i_9_n_0;
  wire icmp_ln1074_fu_304_p2_carry__2_n_3;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_1;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_2;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_3;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_4;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_5;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_6;
  wire icmp_ln1074_fu_304_p2_carry_i_10_n_7;
  wire icmp_ln1074_fu_304_p2_carry_i_11_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_11_n_1;
  wire icmp_ln1074_fu_304_p2_carry_i_11_n_2;
  wire icmp_ln1074_fu_304_p2_carry_i_11_n_3;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_1;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_2;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_3;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_4;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_5;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_6;
  wire icmp_ln1074_fu_304_p2_carry_i_12_n_7;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_1;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_2;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_3;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_4;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_5;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_6;
  wire icmp_ln1074_fu_304_p2_carry_i_13_n_7;
  wire icmp_ln1074_fu_304_p2_carry_i_14_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_14_n_1;
  wire icmp_ln1074_fu_304_p2_carry_i_14_n_2;
  wire icmp_ln1074_fu_304_p2_carry_i_14_n_3;
  wire icmp_ln1074_fu_304_p2_carry_i_15_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_16_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_17_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_18_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_19_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_1_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_20_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_21_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_22_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_23_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_24_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_25_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_26_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_27_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_28_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_29_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_2_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_30_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_31_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_32_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_33_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_34_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_35_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_36_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_3_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_4_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_5_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_6_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_7_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_8_n_0;
  wire icmp_ln1074_fu_304_p2_carry_i_9_n_0;
  wire icmp_ln1074_fu_304_p2_carry_n_0;
  wire icmp_ln1074_fu_304_p2_carry_n_1;
  wire icmp_ln1074_fu_304_p2_carry_n_2;
  wire icmp_ln1074_fu_304_p2_carry_n_3;
  wire icmp_ln1074_reg_713;
  wire icmp_ln1074_reg_713_pp0_iter3_reg;
  wire icmp_ln1084_fu_214_p2;
  wire icmp_ln1084_fu_214_p2_carry__0_i_1_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_2_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_3_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_4_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_5_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_6_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_7_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_i_8_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_n_0;
  wire icmp_ln1084_fu_214_p2_carry__0_n_1;
  wire icmp_ln1084_fu_214_p2_carry__0_n_2;
  wire icmp_ln1084_fu_214_p2_carry__0_n_3;
  wire icmp_ln1084_fu_214_p2_carry__1_i_1_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_2_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_3_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_4_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_5_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_6_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_7_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_i_8_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_n_0;
  wire icmp_ln1084_fu_214_p2_carry__1_n_1;
  wire icmp_ln1084_fu_214_p2_carry__1_n_2;
  wire icmp_ln1084_fu_214_p2_carry__1_n_3;
  wire icmp_ln1084_fu_214_p2_carry__2_i_1_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_2_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_3_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_4_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_5_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_6_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_7_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_i_8_n_0;
  wire icmp_ln1084_fu_214_p2_carry__2_n_1;
  wire icmp_ln1084_fu_214_p2_carry__2_n_2;
  wire icmp_ln1084_fu_214_p2_carry__2_n_3;
  wire icmp_ln1084_fu_214_p2_carry_i_1_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_2_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_3_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_4_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_5_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_6_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_7_n_0;
  wire icmp_ln1084_fu_214_p2_carry_i_8_n_0;
  wire icmp_ln1084_fu_214_p2_carry_n_0;
  wire icmp_ln1084_fu_214_p2_carry_n_1;
  wire icmp_ln1084_fu_214_p2_carry_n_2;
  wire icmp_ln1084_fu_214_p2_carry_n_3;
  wire \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2_n_0 ;
  wire icmp_ln1084_reg_705_pp0_iter4_reg;
  wire [31:0]\icmp_ln1084_reg_705_reg[0]__0_0 ;
  wire \icmp_ln1084_reg_705_reg[0]__0_n_0 ;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire j_fu_92;
  wire \j_fu_92[0]_i_3_n_0 ;
  wire [31:0]j_fu_92_reg;
  wire \j_fu_92_reg[0]_i_2_n_0 ;
  wire \j_fu_92_reg[0]_i_2_n_1 ;
  wire \j_fu_92_reg[0]_i_2_n_2 ;
  wire \j_fu_92_reg[0]_i_2_n_3 ;
  wire \j_fu_92_reg[0]_i_2_n_4 ;
  wire \j_fu_92_reg[0]_i_2_n_5 ;
  wire \j_fu_92_reg[0]_i_2_n_6 ;
  wire \j_fu_92_reg[0]_i_2_n_7 ;
  wire \j_fu_92_reg[12]_i_1_n_0 ;
  wire \j_fu_92_reg[12]_i_1_n_1 ;
  wire \j_fu_92_reg[12]_i_1_n_2 ;
  wire \j_fu_92_reg[12]_i_1_n_3 ;
  wire \j_fu_92_reg[12]_i_1_n_4 ;
  wire \j_fu_92_reg[12]_i_1_n_5 ;
  wire \j_fu_92_reg[12]_i_1_n_6 ;
  wire \j_fu_92_reg[12]_i_1_n_7 ;
  wire \j_fu_92_reg[16]_i_1_n_0 ;
  wire \j_fu_92_reg[16]_i_1_n_1 ;
  wire \j_fu_92_reg[16]_i_1_n_2 ;
  wire \j_fu_92_reg[16]_i_1_n_3 ;
  wire \j_fu_92_reg[16]_i_1_n_4 ;
  wire \j_fu_92_reg[16]_i_1_n_5 ;
  wire \j_fu_92_reg[16]_i_1_n_6 ;
  wire \j_fu_92_reg[16]_i_1_n_7 ;
  wire \j_fu_92_reg[20]_i_1_n_0 ;
  wire \j_fu_92_reg[20]_i_1_n_1 ;
  wire \j_fu_92_reg[20]_i_1_n_2 ;
  wire \j_fu_92_reg[20]_i_1_n_3 ;
  wire \j_fu_92_reg[20]_i_1_n_4 ;
  wire \j_fu_92_reg[20]_i_1_n_5 ;
  wire \j_fu_92_reg[20]_i_1_n_6 ;
  wire \j_fu_92_reg[20]_i_1_n_7 ;
  wire \j_fu_92_reg[24]_i_1_n_0 ;
  wire \j_fu_92_reg[24]_i_1_n_1 ;
  wire \j_fu_92_reg[24]_i_1_n_2 ;
  wire \j_fu_92_reg[24]_i_1_n_3 ;
  wire \j_fu_92_reg[24]_i_1_n_4 ;
  wire \j_fu_92_reg[24]_i_1_n_5 ;
  wire \j_fu_92_reg[24]_i_1_n_6 ;
  wire \j_fu_92_reg[24]_i_1_n_7 ;
  wire \j_fu_92_reg[28]_i_1_n_1 ;
  wire \j_fu_92_reg[28]_i_1_n_2 ;
  wire \j_fu_92_reg[28]_i_1_n_3 ;
  wire \j_fu_92_reg[28]_i_1_n_4 ;
  wire \j_fu_92_reg[28]_i_1_n_5 ;
  wire \j_fu_92_reg[28]_i_1_n_6 ;
  wire \j_fu_92_reg[28]_i_1_n_7 ;
  wire \j_fu_92_reg[4]_i_1_n_0 ;
  wire \j_fu_92_reg[4]_i_1_n_1 ;
  wire \j_fu_92_reg[4]_i_1_n_2 ;
  wire \j_fu_92_reg[4]_i_1_n_3 ;
  wire \j_fu_92_reg[4]_i_1_n_4 ;
  wire \j_fu_92_reg[4]_i_1_n_5 ;
  wire \j_fu_92_reg[4]_i_1_n_6 ;
  wire \j_fu_92_reg[4]_i_1_n_7 ;
  wire \j_fu_92_reg[8]_i_1_n_0 ;
  wire \j_fu_92_reg[8]_i_1_n_1 ;
  wire \j_fu_92_reg[8]_i_1_n_2 ;
  wire \j_fu_92_reg[8]_i_1_n_3 ;
  wire \j_fu_92_reg[8]_i_1_n_4 ;
  wire \j_fu_92_reg[8]_i_1_n_5 ;
  wire \j_fu_92_reg[8]_i_1_n_6 ;
  wire \j_fu_92_reg[8]_i_1_n_7 ;
  wire [3:3]last_blk_width_cast3_cast_reg_688;
  wire [0:0]last_blk_width_read_reg_110;
  wire ldata_empty_n;
  wire [7:0]localbuffer_reg_769;
  wire [7:1]lshr_ln1074_reg_764;
  wire \lshr_ln1074_reg_764[7]_i_1_n_0 ;
  wire [0:0]mOutPtr;
  wire \mOutPtr[0]_i_2__1_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire p_1_in;
  wire push_0;
  wire push_1;
  wire [31:3]rem_fu_84;
  wire \rem_fu_84[31]_i_2_n_0 ;
  wire [7:0]shl_ln1071_reg_774;
  wire \shl_ln1071_reg_774[6]_i_1_n_0 ;
  wire [0:0]\shl_ln1071_reg_774_reg[7]_0 ;
  wire [0:0]sub3_reg_132;
  wire [31:5]sub_ln1074_1_fu_298_p2;
  wire [7:0]val_fu_96;
  wire val_fu_96_0;
  wire [7:0]\val_fu_96_reg[7]_0 ;
  wire [3:0]\NLW__inferred__1/i___2_carry__6_CO_UNCONNECTED ;
  wire [3:1]\NLW__inferred__1/i___2_carry__6_O_UNCONNECTED ;
  wire [3:0]NLW_bLast_width_fu_209_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_width_fu_209_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_width_fu_209_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_width_fu_209_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_fu_88_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_88_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1054_fu_198_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1054_fu_198_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1054_fu_198_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1054_fu_198_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_270_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_270_p2__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_270_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1065_fu_270_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_270_p2__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1071_fu_353_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1071_fu_353_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1071_fu_353_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1071_fu_353_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1071_fu_353_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1074_fu_304_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1074_fu_304_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1074_fu_304_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1074_fu_304_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1074_fu_304_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_CO_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_214_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_214_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_214_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_214_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_j_fu_92_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(in_mat_data_full_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .I2(icmp_ln1084_reg_705_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(\SRL_SIG_reg[1][0] [2]),
        .I5(Q[3]),
        .O(push_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i___2_carry_n_0 ,\_inferred__1/i___2_carry_n_1 ,\_inferred__1/i___2_carry_n_2 ,\_inferred__1/i___2_carry_n_3 }),
        .CYINIT(i___2_carry_i_1_n_0),
        .DI({i___2_carry_i_2_n_0,1'b0,i___2_carry_i_3_n_0,1'b0}),
        .O({\_inferred__1/i___2_carry_n_4 ,\_inferred__1/i___2_carry_n_5 ,\_inferred__1/i___2_carry_n_6 ,\_inferred__1/i___2_carry_n_7 }),
        .S({i___2_carry_i_4_n_0,i___2_carry_i_5_n_0,i___2_carry_i_6_n_0,i___2_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__0 
       (.CI(\_inferred__1/i___2_carry_n_0 ),
        .CO({\_inferred__1/i___2_carry__0_n_0 ,\_inferred__1/i___2_carry__0_n_1 ,\_inferred__1/i___2_carry__0_n_2 ,\_inferred__1/i___2_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___2_carry__0_i_1_n_0,i___2_carry__0_i_2_n_0,i___2_carry__0_i_3_n_0,i___2_carry__0_i_4_n_0}),
        .O({\_inferred__1/i___2_carry__0_n_4 ,\_inferred__1/i___2_carry__0_n_5 ,\_inferred__1/i___2_carry__0_n_6 ,\_inferred__1/i___2_carry__0_n_7 }),
        .S({i___2_carry__0_i_5_n_0,i___2_carry__0_i_6_n_0,i___2_carry__0_i_7_n_0,i___2_carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__1 
       (.CI(\_inferred__1/i___2_carry__0_n_0 ),
        .CO({\_inferred__1/i___2_carry__1_n_0 ,\_inferred__1/i___2_carry__1_n_1 ,\_inferred__1/i___2_carry__1_n_2 ,\_inferred__1/i___2_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(rem_fu_84[13:10]),
        .O({\_inferred__1/i___2_carry__1_n_4 ,\_inferred__1/i___2_carry__1_n_5 ,\_inferred__1/i___2_carry__1_n_6 ,\_inferred__1/i___2_carry__1_n_7 }),
        .S({i___2_carry__1_i_1_n_0,i___2_carry__1_i_2_n_0,i___2_carry__1_i_3_n_0,i___2_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__2 
       (.CI(\_inferred__1/i___2_carry__1_n_0 ),
        .CO({\_inferred__1/i___2_carry__2_n_0 ,\_inferred__1/i___2_carry__2_n_1 ,\_inferred__1/i___2_carry__2_n_2 ,\_inferred__1/i___2_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(rem_fu_84[17:14]),
        .O({\_inferred__1/i___2_carry__2_n_4 ,\_inferred__1/i___2_carry__2_n_5 ,\_inferred__1/i___2_carry__2_n_6 ,\_inferred__1/i___2_carry__2_n_7 }),
        .S({i___2_carry__2_i_1_n_0,i___2_carry__2_i_2_n_0,i___2_carry__2_i_3_n_0,i___2_carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__3 
       (.CI(\_inferred__1/i___2_carry__2_n_0 ),
        .CO({\_inferred__1/i___2_carry__3_n_0 ,\_inferred__1/i___2_carry__3_n_1 ,\_inferred__1/i___2_carry__3_n_2 ,\_inferred__1/i___2_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(rem_fu_84[21:18]),
        .O({\_inferred__1/i___2_carry__3_n_4 ,\_inferred__1/i___2_carry__3_n_5 ,\_inferred__1/i___2_carry__3_n_6 ,\_inferred__1/i___2_carry__3_n_7 }),
        .S({i___2_carry__3_i_1_n_0,i___2_carry__3_i_2_n_0,i___2_carry__3_i_3_n_0,i___2_carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__4 
       (.CI(\_inferred__1/i___2_carry__3_n_0 ),
        .CO({\_inferred__1/i___2_carry__4_n_0 ,\_inferred__1/i___2_carry__4_n_1 ,\_inferred__1/i___2_carry__4_n_2 ,\_inferred__1/i___2_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(rem_fu_84[25:22]),
        .O({\_inferred__1/i___2_carry__4_n_4 ,\_inferred__1/i___2_carry__4_n_5 ,\_inferred__1/i___2_carry__4_n_6 ,\_inferred__1/i___2_carry__4_n_7 }),
        .S({i___2_carry__4_i_1_n_0,i___2_carry__4_i_2_n_0,i___2_carry__4_i_3_n_0,i___2_carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__5 
       (.CI(\_inferred__1/i___2_carry__4_n_0 ),
        .CO({\_inferred__1/i___2_carry__5_n_0 ,\_inferred__1/i___2_carry__5_n_1 ,\_inferred__1/i___2_carry__5_n_2 ,\_inferred__1/i___2_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(rem_fu_84[29:26]),
        .O({\_inferred__1/i___2_carry__5_n_4 ,\_inferred__1/i___2_carry__5_n_5 ,\_inferred__1/i___2_carry__5_n_6 ,\_inferred__1/i___2_carry__5_n_7 }),
        .S({i___2_carry__5_i_1_n_0,i___2_carry__5_i_2_n_0,i___2_carry__5_i_3_n_0,i___2_carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \_inferred__1/i___2_carry__6 
       (.CI(\_inferred__1/i___2_carry__5_n_0 ),
        .CO(\NLW__inferred__1/i___2_carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW__inferred__1/i___2_carry__6_O_UNCONNECTED [3:1],\_inferred__1/i___2_carry__6_n_7 }),
        .S({1'b0,1'b0,1'b0,i___2_carry__6_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hA808A008)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_5),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1054_fu_198_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(icmp_ln1054_reg_693),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(flow_control_loop_pipe_sequential_init_U_n_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter5),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/ap_loop_exit_ready_pp0_iter3_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h4)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_i_1
       (.I0(icmp_ln1054_fu_198_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl2_n_0),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0CAACCCC00000000)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1 
       (.I0(shl_ln1071_reg_774[0]),
        .I1(localbuffer_reg_769[0]),
        .I2(icmp_ln1066_reg_734_pp0_iter3_reg),
        .I3(icmp_ln1071_reg_756_pp0_iter3_reg),
        .I4(icmp_ln1065_reg_709_pp0_iter3_reg),
        .I5(icmp_ln1054_reg_693_pp0_iter3_reg),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2_n_0 ),
        .I1(lshr_ln1074_reg_764[1]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[1]),
        .I4(localbuffer_reg_769[1]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2 
       (.I0(icmp_ln1054_reg_693_pp0_iter3_reg),
        .I1(icmp_ln1065_reg_709_pp0_iter3_reg),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ),
        .I1(lshr_ln1074_reg_764[2]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[2]),
        .I4(localbuffer_reg_769[2]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ),
        .I1(lshr_ln1074_reg_764[3]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[3]),
        .I4(localbuffer_reg_769[3]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ),
        .I1(lshr_ln1074_reg_764[4]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[4]),
        .I4(localbuffer_reg_769[4]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ),
        .I1(lshr_ln1074_reg_764[5]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[5]),
        .I4(localbuffer_reg_769[5]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ),
        .I1(lshr_ln1074_reg_764[6]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[6]),
        .I4(localbuffer_reg_769[6]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ),
        .I1(lshr_ln1074_reg_764[7]),
        .I2(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ),
        .I3(shl_ln1071_reg_774[7]),
        .I4(localbuffer_reg_769[7]),
        .I5(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3 
       (.I0(icmp_ln1065_reg_709_pp0_iter3_reg),
        .I1(icmp_ln1054_reg_693_pp0_iter3_reg),
        .I2(icmp_ln1074_reg_713_pp0_iter3_reg),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4 
       (.I0(icmp_ln1065_reg_709_pp0_iter3_reg),
        .I1(icmp_ln1054_reg_693_pp0_iter3_reg),
        .I2(icmp_ln1071_reg_756_pp0_iter3_reg),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5 
       (.I0(icmp_ln1066_reg_734_pp0_iter3_reg),
        .I1(icmp_ln1071_reg_756_pp0_iter3_reg),
        .I2(icmp_ln1065_reg_709_pp0_iter3_reg),
        .I3(icmp_ln1054_reg_693_pp0_iter3_reg),
        .O(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_5_n_0 ));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[1]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[2]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[3]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[4]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[5]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[6]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_localbuffer_1_reg_1550),
        .D(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155[7]_i_2_n_0 ),
        .Q(\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 [7]),
        .R(1'b0));
  CARRY4 bLast_width_fu_209_p2_carry
       (.CI(1'b0),
        .CO({bLast_width_fu_209_p2_carry_n_0,bLast_width_fu_209_p2_carry_n_1,bLast_width_fu_209_p2_carry_n_2,bLast_width_fu_209_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_width_fu_209_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_width_fu_209_p2_carry_i_1_n_0,bLast_width_fu_209_p2_carry_i_2_n_0,bLast_width_fu_209_p2_carry_i_3_n_0,bLast_width_fu_209_p2_carry_i_4_n_0}));
  CARRY4 bLast_width_fu_209_p2_carry__0
       (.CI(bLast_width_fu_209_p2_carry_n_0),
        .CO({bLast_width_fu_209_p2_carry__0_n_0,bLast_width_fu_209_p2_carry__0_n_1,bLast_width_fu_209_p2_carry__0_n_2,bLast_width_fu_209_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_width_fu_209_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_width_fu_209_p2_carry__0_i_1_n_0,bLast_width_fu_209_p2_carry__0_i_2_n_0,bLast_width_fu_209_p2_carry__0_i_3_n_0,bLast_width_fu_209_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry__0_i_1
       (.I0(j_fu_92_reg[22]),
        .I1(\bLast_width_reg_697_reg[0]_0 [22]),
        .I2(j_fu_92_reg[21]),
        .I3(\bLast_width_reg_697_reg[0]_0 [21]),
        .I4(\bLast_width_reg_697_reg[0]_0 [23]),
        .I5(j_fu_92_reg[23]),
        .O(bLast_width_fu_209_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry__0_i_2
       (.I0(j_fu_92_reg[18]),
        .I1(\bLast_width_reg_697_reg[0]_0 [18]),
        .I2(j_fu_92_reg[19]),
        .I3(\bLast_width_reg_697_reg[0]_0 [19]),
        .I4(\bLast_width_reg_697_reg[0]_0 [20]),
        .I5(j_fu_92_reg[20]),
        .O(bLast_width_fu_209_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry__0_i_3
       (.I0(j_fu_92_reg[15]),
        .I1(\bLast_width_reg_697_reg[0]_0 [15]),
        .I2(j_fu_92_reg[16]),
        .I3(\bLast_width_reg_697_reg[0]_0 [16]),
        .I4(\bLast_width_reg_697_reg[0]_0 [17]),
        .I5(j_fu_92_reg[17]),
        .O(bLast_width_fu_209_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry__0_i_4
       (.I0(j_fu_92_reg[14]),
        .I1(\bLast_width_reg_697_reg[0]_0 [14]),
        .I2(j_fu_92_reg[12]),
        .I3(\bLast_width_reg_697_reg[0]_0 [12]),
        .I4(\bLast_width_reg_697_reg[0]_0 [13]),
        .I5(j_fu_92_reg[13]),
        .O(bLast_width_fu_209_p2_carry__0_i_4_n_0));
  CARRY4 bLast_width_fu_209_p2_carry__1
       (.CI(bLast_width_fu_209_p2_carry__0_n_0),
        .CO({NLW_bLast_width_fu_209_p2_carry__1_CO_UNCONNECTED[3],p_1_in,bLast_width_fu_209_p2_carry__1_n_2,bLast_width_fu_209_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_width_fu_209_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_width_fu_209_p2_carry__1_i_1_n_0,bLast_width_fu_209_p2_carry__1_i_2_n_0,bLast_width_fu_209_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    bLast_width_fu_209_p2_carry__1_i_1
       (.I0(\bLast_width_reg_697_reg[0]_0 [31]),
        .I1(j_fu_92_reg[31]),
        .I2(\bLast_width_reg_697_reg[0]_0 [30]),
        .I3(j_fu_92_reg[30]),
        .O(bLast_width_fu_209_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry__1_i_2
       (.I0(j_fu_92_reg[27]),
        .I1(\bLast_width_reg_697_reg[0]_0 [27]),
        .I2(j_fu_92_reg[28]),
        .I3(\bLast_width_reg_697_reg[0]_0 [28]),
        .I4(\bLast_width_reg_697_reg[0]_0 [29]),
        .I5(j_fu_92_reg[29]),
        .O(bLast_width_fu_209_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry__1_i_3
       (.I0(j_fu_92_reg[24]),
        .I1(\bLast_width_reg_697_reg[0]_0 [24]),
        .I2(j_fu_92_reg[25]),
        .I3(\bLast_width_reg_697_reg[0]_0 [25]),
        .I4(\bLast_width_reg_697_reg[0]_0 [26]),
        .I5(j_fu_92_reg[26]),
        .O(bLast_width_fu_209_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry_i_1
       (.I0(j_fu_92_reg[10]),
        .I1(\bLast_width_reg_697_reg[0]_0 [10]),
        .I2(j_fu_92_reg[9]),
        .I3(\bLast_width_reg_697_reg[0]_0 [9]),
        .I4(\bLast_width_reg_697_reg[0]_0 [11]),
        .I5(j_fu_92_reg[11]),
        .O(bLast_width_fu_209_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry_i_2
       (.I0(j_fu_92_reg[8]),
        .I1(\bLast_width_reg_697_reg[0]_0 [8]),
        .I2(j_fu_92_reg[6]),
        .I3(\bLast_width_reg_697_reg[0]_0 [6]),
        .I4(\bLast_width_reg_697_reg[0]_0 [7]),
        .I5(j_fu_92_reg[7]),
        .O(bLast_width_fu_209_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry_i_3
       (.I0(j_fu_92_reg[3]),
        .I1(\bLast_width_reg_697_reg[0]_0 [3]),
        .I2(j_fu_92_reg[4]),
        .I3(\bLast_width_reg_697_reg[0]_0 [4]),
        .I4(\bLast_width_reg_697_reg[0]_0 [5]),
        .I5(j_fu_92_reg[5]),
        .O(bLast_width_fu_209_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_width_fu_209_p2_carry_i_4
       (.I0(j_fu_92_reg[0]),
        .I1(\bLast_width_reg_697_reg[0]_0 [0]),
        .I2(j_fu_92_reg[1]),
        .I3(\bLast_width_reg_697_reg[0]_0 [1]),
        .I4(\bLast_width_reg_697_reg[0]_0 [2]),
        .I5(j_fu_92_reg[2]),
        .O(bLast_width_fu_209_p2_carry_i_4_n_0));
  FDRE \bLast_width_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in),
        .Q(bLast_width_reg_697),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .AxiStream2MatStream_2_U0_ap_start(AxiStream2MatStream_2_U0_ap_start),
        .CO(icmp_ln1054_fu_198_p2),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .\ap_CS_fsm_reg[0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_done_reg_reg),
        .ap_done_reg_reg_0(ap_done_reg_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .empty_n_reg_0(empty_n_reg),
        .grp_Axi2Mat_fu_84_ap_ready(grp_Axi2Mat_fu_84_ap_ready),
        .grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .icmp_ln1054_reg_693_pp0_iter2_reg(icmp_ln1054_reg_693_pp0_iter2_reg),
        .icmp_ln1065_reg_709(icmp_ln1065_reg_709),
        .icmp_ln1084_reg_705_pp0_iter4_reg(icmp_ln1084_reg_705_pp0_iter4_reg),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .j_fu_92(j_fu_92),
        .\j_fu_92_reg[0] (p_1_in),
        .ldata_empty_n(ldata_empty_n));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1054_fu_198_p2),
        .I4(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'hE)) 
    i___2_carry__0_i_1
       (.I0(rem_fu_84[8]),
        .I1(rem_fu_84[9]),
        .O(i___2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__0_i_2
       (.I0(rem_fu_84[7]),
        .I1(rem_fu_84[8]),
        .O(i___2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__0_i_3
       (.I0(rem_fu_84[6]),
        .I1(rem_fu_84[7]),
        .O(i___2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__0_i_4
       (.I0(rem_fu_84[5]),
        .I1(rem_fu_84[6]),
        .O(i___2_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    i___2_carry__0_i_5
       (.I0(rem_fu_84[8]),
        .I1(rem_fu_84[9]),
        .I2(rem_fu_84[10]),
        .O(i___2_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    i___2_carry__0_i_6
       (.I0(rem_fu_84[7]),
        .I1(rem_fu_84[8]),
        .I2(rem_fu_84[9]),
        .O(i___2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    i___2_carry__0_i_7
       (.I0(rem_fu_84[6]),
        .I1(rem_fu_84[8]),
        .I2(rem_fu_84[7]),
        .O(i___2_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    i___2_carry__0_i_8
       (.I0(rem_fu_84[5]),
        .I1(rem_fu_84[7]),
        .I2(rem_fu_84[6]),
        .O(i___2_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__1_i_1
       (.I0(rem_fu_84[13]),
        .I1(rem_fu_84[14]),
        .O(i___2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__1_i_2
       (.I0(rem_fu_84[12]),
        .I1(rem_fu_84[13]),
        .O(i___2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__1_i_3
       (.I0(rem_fu_84[11]),
        .I1(rem_fu_84[12]),
        .O(i___2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__1_i_4
       (.I0(rem_fu_84[10]),
        .I1(rem_fu_84[11]),
        .O(i___2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_1
       (.I0(rem_fu_84[17]),
        .I1(rem_fu_84[18]),
        .O(i___2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_2
       (.I0(rem_fu_84[16]),
        .I1(rem_fu_84[17]),
        .O(i___2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_3
       (.I0(rem_fu_84[15]),
        .I1(rem_fu_84[16]),
        .O(i___2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_4
       (.I0(rem_fu_84[14]),
        .I1(rem_fu_84[15]),
        .O(i___2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_1
       (.I0(rem_fu_84[21]),
        .I1(rem_fu_84[22]),
        .O(i___2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_2
       (.I0(rem_fu_84[20]),
        .I1(rem_fu_84[21]),
        .O(i___2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_3
       (.I0(rem_fu_84[19]),
        .I1(rem_fu_84[20]),
        .O(i___2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_4
       (.I0(rem_fu_84[18]),
        .I1(rem_fu_84[19]),
        .O(i___2_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_1
       (.I0(rem_fu_84[25]),
        .I1(rem_fu_84[26]),
        .O(i___2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_2
       (.I0(rem_fu_84[24]),
        .I1(rem_fu_84[25]),
        .O(i___2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_3
       (.I0(rem_fu_84[23]),
        .I1(rem_fu_84[24]),
        .O(i___2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_4
       (.I0(rem_fu_84[22]),
        .I1(rem_fu_84[23]),
        .O(i___2_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_1
       (.I0(rem_fu_84[29]),
        .I1(rem_fu_84[30]),
        .O(i___2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_2
       (.I0(rem_fu_84[28]),
        .I1(rem_fu_84[29]),
        .O(i___2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_3
       (.I0(rem_fu_84[27]),
        .I1(rem_fu_84[28]),
        .O(i___2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_4
       (.I0(rem_fu_84[26]),
        .I1(rem_fu_84[27]),
        .O(i___2_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_1
       (.I0(rem_fu_84[30]),
        .I1(rem_fu_84[31]),
        .O(i___2_carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    i___2_carry_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1054_reg_693),
        .I2(icmp_ln1065_fu_270_p2),
        .O(i___2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h55554000)) 
    i___2_carry_i_2
       (.I0(rem_fu_84[5]),
        .I1(icmp_ln1065_fu_270_p2),
        .I2(icmp_ln1054_reg_693),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(rem_fu_84[4]),
        .O(i___2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h807F)) 
    i___2_carry_i_3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1054_reg_693),
        .I2(icmp_ln1065_fu_270_p2),
        .I3(rem_fu_84[4]),
        .O(i___2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000EAAA1555)) 
    i___2_carry_i_4
       (.I0(rem_fu_84[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1054_reg_693),
        .I3(icmp_ln1065_fu_270_p2),
        .I4(rem_fu_84[6]),
        .I5(rem_fu_84[5]),
        .O(i___2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    i___2_carry_i_5
       (.I0(icmp_ln1065_fu_270_p2),
        .I1(icmp_ln1054_reg_693),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(rem_fu_84[4]),
        .I4(rem_fu_84[5]),
        .O(i___2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h5AAA6565AAAA5555)) 
    i___2_carry_i_6
       (.I0(rem_fu_84[4]),
        .I1(last_blk_width_read_reg_110),
        .I2(bLast_width_reg_697),
        .I3(sub3_reg_132),
        .I4(i___2_carry_i_8_n_0),
        .I5(rem_fu_84[3]),
        .O(i___2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h5FCFA030)) 
    i___2_carry_i_7
       (.I0(sub3_reg_132),
        .I1(last_blk_width_read_reg_110),
        .I2(bLast_width_reg_697),
        .I3(i___2_carry_i_8_n_0),
        .I4(rem_fu_84[3]),
        .O(i___2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    i___2_carry_i_8
       (.I0(icmp_ln1065_fu_270_p2),
        .I1(icmp_ln1054_reg_693),
        .I2(ap_enable_reg_pp0_iter2),
        .O(i___2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_88[0]_i_1 
       (.I0(icmp_ln1054_fu_198_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(i_fu_88));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_88[0]_i_3 
       (.I0(i_fu_88_reg[0]),
        .O(\i_fu_88[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[0]_i_2_n_7 ),
        .Q(i_fu_88_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_88_reg[0]_i_2_n_0 ,\i_fu_88_reg[0]_i_2_n_1 ,\i_fu_88_reg[0]_i_2_n_2 ,\i_fu_88_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_88_reg[0]_i_2_n_4 ,\i_fu_88_reg[0]_i_2_n_5 ,\i_fu_88_reg[0]_i_2_n_6 ,\i_fu_88_reg[0]_i_2_n_7 }),
        .S({i_fu_88_reg[3:1],\i_fu_88[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[8]_i_1_n_5 ),
        .Q(i_fu_88_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[8]_i_1_n_4 ),
        .Q(i_fu_88_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[12]_i_1_n_7 ),
        .Q(i_fu_88_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[12]_i_1 
       (.CI(\i_fu_88_reg[8]_i_1_n_0 ),
        .CO({\i_fu_88_reg[12]_i_1_n_0 ,\i_fu_88_reg[12]_i_1_n_1 ,\i_fu_88_reg[12]_i_1_n_2 ,\i_fu_88_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[12]_i_1_n_4 ,\i_fu_88_reg[12]_i_1_n_5 ,\i_fu_88_reg[12]_i_1_n_6 ,\i_fu_88_reg[12]_i_1_n_7 }),
        .S(i_fu_88_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[12]_i_1_n_6 ),
        .Q(i_fu_88_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[12]_i_1_n_5 ),
        .Q(i_fu_88_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[12]_i_1_n_4 ),
        .Q(i_fu_88_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[16]_i_1_n_7 ),
        .Q(i_fu_88_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[16]_i_1 
       (.CI(\i_fu_88_reg[12]_i_1_n_0 ),
        .CO({\i_fu_88_reg[16]_i_1_n_0 ,\i_fu_88_reg[16]_i_1_n_1 ,\i_fu_88_reg[16]_i_1_n_2 ,\i_fu_88_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[16]_i_1_n_4 ,\i_fu_88_reg[16]_i_1_n_5 ,\i_fu_88_reg[16]_i_1_n_6 ,\i_fu_88_reg[16]_i_1_n_7 }),
        .S(i_fu_88_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[16]_i_1_n_6 ),
        .Q(i_fu_88_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[16]_i_1_n_5 ),
        .Q(i_fu_88_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[16]_i_1_n_4 ),
        .Q(i_fu_88_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[0]_i_2_n_6 ),
        .Q(i_fu_88_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[20]_i_1_n_7 ),
        .Q(i_fu_88_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[20]_i_1 
       (.CI(\i_fu_88_reg[16]_i_1_n_0 ),
        .CO({\i_fu_88_reg[20]_i_1_n_0 ,\i_fu_88_reg[20]_i_1_n_1 ,\i_fu_88_reg[20]_i_1_n_2 ,\i_fu_88_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[20]_i_1_n_4 ,\i_fu_88_reg[20]_i_1_n_5 ,\i_fu_88_reg[20]_i_1_n_6 ,\i_fu_88_reg[20]_i_1_n_7 }),
        .S(i_fu_88_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[20]_i_1_n_6 ),
        .Q(i_fu_88_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[20]_i_1_n_5 ),
        .Q(i_fu_88_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[20]_i_1_n_4 ),
        .Q(i_fu_88_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[24]_i_1_n_7 ),
        .Q(i_fu_88_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[24]_i_1 
       (.CI(\i_fu_88_reg[20]_i_1_n_0 ),
        .CO({\i_fu_88_reg[24]_i_1_n_0 ,\i_fu_88_reg[24]_i_1_n_1 ,\i_fu_88_reg[24]_i_1_n_2 ,\i_fu_88_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[24]_i_1_n_4 ,\i_fu_88_reg[24]_i_1_n_5 ,\i_fu_88_reg[24]_i_1_n_6 ,\i_fu_88_reg[24]_i_1_n_7 }),
        .S(i_fu_88_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[24]_i_1_n_6 ),
        .Q(i_fu_88_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[24]_i_1_n_5 ),
        .Q(i_fu_88_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[24]_i_1_n_4 ),
        .Q(i_fu_88_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[28]_i_1_n_7 ),
        .Q(i_fu_88_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[28]_i_1 
       (.CI(\i_fu_88_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_fu_88_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_fu_88_reg[28]_i_1_n_2 ,\i_fu_88_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_88_reg[28]_i_1_O_UNCONNECTED [3],\i_fu_88_reg[28]_i_1_n_5 ,\i_fu_88_reg[28]_i_1_n_6 ,\i_fu_88_reg[28]_i_1_n_7 }),
        .S({1'b0,i_fu_88_reg[30:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[28]_i_1_n_6 ),
        .Q(i_fu_88_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[0]_i_2_n_5 ),
        .Q(i_fu_88_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[28]_i_1_n_5 ),
        .Q(i_fu_88_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[0]_i_2_n_4 ),
        .Q(i_fu_88_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[4]_i_1_n_7 ),
        .Q(i_fu_88_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[4]_i_1 
       (.CI(\i_fu_88_reg[0]_i_2_n_0 ),
        .CO({\i_fu_88_reg[4]_i_1_n_0 ,\i_fu_88_reg[4]_i_1_n_1 ,\i_fu_88_reg[4]_i_1_n_2 ,\i_fu_88_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[4]_i_1_n_4 ,\i_fu_88_reg[4]_i_1_n_5 ,\i_fu_88_reg[4]_i_1_n_6 ,\i_fu_88_reg[4]_i_1_n_7 }),
        .S(i_fu_88_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[4]_i_1_n_6 ),
        .Q(i_fu_88_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[4]_i_1_n_5 ),
        .Q(i_fu_88_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[4]_i_1_n_4 ),
        .Q(i_fu_88_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[8]_i_1_n_7 ),
        .Q(i_fu_88_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_88_reg[8]_i_1 
       (.CI(\i_fu_88_reg[4]_i_1_n_0 ),
        .CO({\i_fu_88_reg[8]_i_1_n_0 ,\i_fu_88_reg[8]_i_1_n_1 ,\i_fu_88_reg[8]_i_1_n_2 ,\i_fu_88_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_88_reg[8]_i_1_n_4 ,\i_fu_88_reg[8]_i_1_n_5 ,\i_fu_88_reg[8]_i_1_n_6 ,\i_fu_88_reg[8]_i_1_n_7 }),
        .S(i_fu_88_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\i_fu_88_reg[8]_i_1_n_6 ),
        .Q(i_fu_88_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1054_fu_198_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1054_fu_198_p2_carry_n_0,icmp_ln1054_fu_198_p2_carry_n_1,icmp_ln1054_fu_198_p2_carry_n_2,icmp_ln1054_fu_198_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1054_fu_198_p2_carry_i_1_n_0,icmp_ln1054_fu_198_p2_carry_i_2_n_0,icmp_ln1054_fu_198_p2_carry_i_3_n_0,icmp_ln1054_fu_198_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1054_fu_198_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1054_fu_198_p2_carry_i_5_n_0,icmp_ln1054_fu_198_p2_carry_i_6_n_0,icmp_ln1054_fu_198_p2_carry_i_7_n_0,icmp_ln1054_fu_198_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1054_fu_198_p2_carry__0
       (.CI(icmp_ln1054_fu_198_p2_carry_n_0),
        .CO({icmp_ln1054_fu_198_p2_carry__0_n_0,icmp_ln1054_fu_198_p2_carry__0_n_1,icmp_ln1054_fu_198_p2_carry__0_n_2,icmp_ln1054_fu_198_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1054_fu_198_p2_carry__0_i_1_n_0,icmp_ln1054_fu_198_p2_carry__0_i_2_n_0,icmp_ln1054_fu_198_p2_carry__0_i_3_n_0,icmp_ln1054_fu_198_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1054_fu_198_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1054_fu_198_p2_carry__0_i_5_n_0,icmp_ln1054_fu_198_p2_carry__0_i_6_n_0,icmp_ln1054_fu_198_p2_carry__0_i_7_n_0,icmp_ln1054_fu_198_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__0_i_1
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [15]),
        .I1(i_fu_88_reg[15]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [14]),
        .I3(i_fu_88_reg[14]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__0_i_2
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [13]),
        .I1(i_fu_88_reg[13]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [12]),
        .I3(i_fu_88_reg[12]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__0_i_3
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [11]),
        .I1(i_fu_88_reg[11]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [10]),
        .I3(i_fu_88_reg[10]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__0_i_4
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [9]),
        .I1(i_fu_88_reg[9]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [8]),
        .I3(i_fu_88_reg[8]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__0_i_5
       (.I0(i_fu_88_reg[15]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [15]),
        .I2(i_fu_88_reg[14]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [14]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__0_i_6
       (.I0(i_fu_88_reg[13]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [13]),
        .I2(i_fu_88_reg[12]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [12]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__0_i_7
       (.I0(i_fu_88_reg[11]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [11]),
        .I2(i_fu_88_reg[10]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [10]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__0_i_8
       (.I0(i_fu_88_reg[9]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [9]),
        .I2(i_fu_88_reg[8]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [8]),
        .O(icmp_ln1054_fu_198_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1054_fu_198_p2_carry__1
       (.CI(icmp_ln1054_fu_198_p2_carry__0_n_0),
        .CO({icmp_ln1054_fu_198_p2_carry__1_n_0,icmp_ln1054_fu_198_p2_carry__1_n_1,icmp_ln1054_fu_198_p2_carry__1_n_2,icmp_ln1054_fu_198_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1054_fu_198_p2_carry__1_i_1_n_0,icmp_ln1054_fu_198_p2_carry__1_i_2_n_0,icmp_ln1054_fu_198_p2_carry__1_i_3_n_0,icmp_ln1054_fu_198_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1054_fu_198_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1054_fu_198_p2_carry__1_i_5_n_0,icmp_ln1054_fu_198_p2_carry__1_i_6_n_0,icmp_ln1054_fu_198_p2_carry__1_i_7_n_0,icmp_ln1054_fu_198_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__1_i_1
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [23]),
        .I1(i_fu_88_reg[23]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [22]),
        .I3(i_fu_88_reg[22]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__1_i_2
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [21]),
        .I1(i_fu_88_reg[21]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [20]),
        .I3(i_fu_88_reg[20]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__1_i_3
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [19]),
        .I1(i_fu_88_reg[19]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [18]),
        .I3(i_fu_88_reg[18]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__1_i_4
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [17]),
        .I1(i_fu_88_reg[17]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [16]),
        .I3(i_fu_88_reg[16]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__1_i_5
       (.I0(i_fu_88_reg[23]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [23]),
        .I2(i_fu_88_reg[22]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [22]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__1_i_6
       (.I0(i_fu_88_reg[21]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [21]),
        .I2(i_fu_88_reg[20]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [20]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__1_i_7
       (.I0(i_fu_88_reg[19]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [19]),
        .I2(i_fu_88_reg[18]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [18]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__1_i_8
       (.I0(i_fu_88_reg[17]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [17]),
        .I2(i_fu_88_reg[16]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [16]),
        .O(icmp_ln1054_fu_198_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1054_fu_198_p2_carry__2
       (.CI(icmp_ln1054_fu_198_p2_carry__1_n_0),
        .CO({icmp_ln1054_fu_198_p2,icmp_ln1054_fu_198_p2_carry__2_n_1,icmp_ln1054_fu_198_p2_carry__2_n_2,icmp_ln1054_fu_198_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1054_fu_198_p2_carry__2_i_1_n_0,icmp_ln1054_fu_198_p2_carry__2_i_2_n_0,icmp_ln1054_fu_198_p2_carry__2_i_3_n_0,icmp_ln1054_fu_198_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1054_fu_198_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1054_fu_198_p2_carry__2_i_5_n_0,icmp_ln1054_fu_198_p2_carry__2_i_6_n_0,icmp_ln1054_fu_198_p2_carry__2_i_7_n_0,icmp_ln1054_fu_198_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1054_fu_198_p2_carry__2_i_1
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [31]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [30]),
        .I2(i_fu_88_reg[30]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__2_i_2
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [29]),
        .I1(i_fu_88_reg[29]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [28]),
        .I3(i_fu_88_reg[28]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__2_i_3
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [27]),
        .I1(i_fu_88_reg[27]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [26]),
        .I3(i_fu_88_reg[26]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry__2_i_4
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [25]),
        .I1(i_fu_88_reg[25]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [24]),
        .I3(i_fu_88_reg[24]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1054_fu_198_p2_carry__2_i_5
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [31]),
        .I1(i_fu_88_reg[30]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [30]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__2_i_6
       (.I0(i_fu_88_reg[29]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [29]),
        .I2(i_fu_88_reg[28]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [28]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__2_i_7
       (.I0(i_fu_88_reg[27]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [27]),
        .I2(i_fu_88_reg[26]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [26]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry__2_i_8
       (.I0(i_fu_88_reg[25]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [25]),
        .I2(i_fu_88_reg[24]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [24]),
        .O(icmp_ln1054_fu_198_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry_i_1
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [7]),
        .I1(i_fu_88_reg[7]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [6]),
        .I3(i_fu_88_reg[6]),
        .O(icmp_ln1054_fu_198_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry_i_2
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [5]),
        .I1(i_fu_88_reg[5]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [4]),
        .I3(i_fu_88_reg[4]),
        .O(icmp_ln1054_fu_198_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry_i_3
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [3]),
        .I1(i_fu_88_reg[3]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [2]),
        .I3(i_fu_88_reg[2]),
        .O(icmp_ln1054_fu_198_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1054_fu_198_p2_carry_i_4
       (.I0(\icmp_ln1054_reg_693_reg[0]_0 [1]),
        .I1(i_fu_88_reg[1]),
        .I2(\icmp_ln1054_reg_693_reg[0]_0 [0]),
        .I3(i_fu_88_reg[0]),
        .O(icmp_ln1054_fu_198_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry_i_5
       (.I0(i_fu_88_reg[7]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [7]),
        .I2(i_fu_88_reg[6]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [6]),
        .O(icmp_ln1054_fu_198_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry_i_6
       (.I0(i_fu_88_reg[5]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [5]),
        .I2(i_fu_88_reg[4]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [4]),
        .O(icmp_ln1054_fu_198_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry_i_7
       (.I0(i_fu_88_reg[3]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [3]),
        .I2(i_fu_88_reg[2]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [2]),
        .O(icmp_ln1054_fu_198_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1054_fu_198_p2_carry_i_8
       (.I0(i_fu_88_reg[1]),
        .I1(\icmp_ln1054_reg_693_reg[0]_0 [1]),
        .I2(i_fu_88_reg[0]),
        .I3(\icmp_ln1054_reg_693_reg[0]_0 [0]),
        .O(icmp_ln1054_fu_198_p2_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1054_reg_693[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1054_reg_693_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1054_reg_693),
        .Q(icmp_ln1054_reg_693_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1054_reg_693_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1054_reg_693_pp0_iter2_reg),
        .Q(icmp_ln1054_reg_693_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1054_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1054_fu_198_p2),
        .Q(icmp_ln1054_reg_693),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1065_fu_270_p2__0_carry
       (.CI(1'b0),
        .CO({icmp_ln1065_fu_270_p2__0_carry_n_0,icmp_ln1065_fu_270_p2__0_carry_n_1,icmp_ln1065_fu_270_p2__0_carry_n_2,icmp_ln1065_fu_270_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1065_fu_270_p2__0_carry_i_1_n_0}),
        .O(NLW_icmp_ln1065_fu_270_p2__0_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_270_p2__0_carry_i_2_n_0,icmp_ln1065_fu_270_p2__0_carry_i_3_n_0,icmp_ln1065_fu_270_p2__0_carry_i_4_n_0,icmp_ln1065_fu_270_p2__0_carry_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1065_fu_270_p2__0_carry__0
       (.CI(icmp_ln1065_fu_270_p2__0_carry_n_0),
        .CO({icmp_ln1065_fu_270_p2__0_carry__0_n_0,icmp_ln1065_fu_270_p2__0_carry__0_n_1,icmp_ln1065_fu_270_p2__0_carry__0_n_2,icmp_ln1065_fu_270_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_270_p2__0_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_270_p2__0_carry__0_i_1_n_0,icmp_ln1065_fu_270_p2__0_carry__0_i_2_n_0,icmp_ln1065_fu_270_p2__0_carry__0_i_3_n_0,icmp_ln1065_fu_270_p2__0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__0_i_1
       (.I0(rem_fu_84[16]),
        .I1(rem_fu_84[17]),
        .O(icmp_ln1065_fu_270_p2__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__0_i_2
       (.I0(rem_fu_84[14]),
        .I1(rem_fu_84[15]),
        .O(icmp_ln1065_fu_270_p2__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__0_i_3
       (.I0(rem_fu_84[12]),
        .I1(rem_fu_84[13]),
        .O(icmp_ln1065_fu_270_p2__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__0_i_4
       (.I0(rem_fu_84[10]),
        .I1(rem_fu_84[11]),
        .O(icmp_ln1065_fu_270_p2__0_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1065_fu_270_p2__0_carry__1
       (.CI(icmp_ln1065_fu_270_p2__0_carry__0_n_0),
        .CO({icmp_ln1065_fu_270_p2__0_carry__1_n_0,icmp_ln1065_fu_270_p2__0_carry__1_n_1,icmp_ln1065_fu_270_p2__0_carry__1_n_2,icmp_ln1065_fu_270_p2__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_270_p2__0_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1065_fu_270_p2__0_carry__1_i_1_n_0,icmp_ln1065_fu_270_p2__0_carry__1_i_2_n_0,icmp_ln1065_fu_270_p2__0_carry__1_i_3_n_0,icmp_ln1065_fu_270_p2__0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__1_i_1
       (.I0(rem_fu_84[24]),
        .I1(rem_fu_84[25]),
        .O(icmp_ln1065_fu_270_p2__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__1_i_2
       (.I0(rem_fu_84[22]),
        .I1(rem_fu_84[23]),
        .O(icmp_ln1065_fu_270_p2__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__1_i_3
       (.I0(rem_fu_84[20]),
        .I1(rem_fu_84[21]),
        .O(icmp_ln1065_fu_270_p2__0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__1_i_4
       (.I0(rem_fu_84[18]),
        .I1(rem_fu_84[19]),
        .O(icmp_ln1065_fu_270_p2__0_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1065_fu_270_p2__0_carry__2
       (.CI(icmp_ln1065_fu_270_p2__0_carry__1_n_0),
        .CO({NLW_icmp_ln1065_fu_270_p2__0_carry__2_CO_UNCONNECTED[3],icmp_ln1065_fu_270_p2,icmp_ln1065_fu_270_p2__0_carry__2_n_2,icmp_ln1065_fu_270_p2__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rem_fu_84[31],1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_270_p2__0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1065_fu_270_p2__0_carry__2_i_1_n_0,icmp_ln1065_fu_270_p2__0_carry__2_i_2_n_0,icmp_ln1065_fu_270_p2__0_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__2_i_1
       (.I0(rem_fu_84[30]),
        .I1(rem_fu_84[31]),
        .O(icmp_ln1065_fu_270_p2__0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__2_i_2
       (.I0(rem_fu_84[28]),
        .I1(rem_fu_84[29]),
        .O(icmp_ln1065_fu_270_p2__0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry__2_i_3
       (.I0(rem_fu_84[26]),
        .I1(rem_fu_84[27]),
        .O(icmp_ln1065_fu_270_p2__0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    icmp_ln1065_fu_270_p2__0_carry_i_1
       (.I0(rem_fu_84[3]),
        .I1(last_blk_width_read_reg_110),
        .I2(bLast_width_reg_697),
        .O(icmp_ln1065_fu_270_p2__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry_i_2
       (.I0(rem_fu_84[9]),
        .I1(rem_fu_84[8]),
        .O(icmp_ln1065_fu_270_p2__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry_i_3
       (.I0(rem_fu_84[6]),
        .I1(rem_fu_84[7]),
        .O(icmp_ln1065_fu_270_p2__0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1065_fu_270_p2__0_carry_i_4
       (.I0(rem_fu_84[5]),
        .I1(rem_fu_84[4]),
        .O(icmp_ln1065_fu_270_p2__0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    icmp_ln1065_fu_270_p2__0_carry_i_5
       (.I0(rem_fu_84[3]),
        .I1(last_blk_width_read_reg_110),
        .I2(bLast_width_reg_697),
        .O(icmp_ln1065_fu_270_p2__0_carry_i_5_n_0));
  FDRE \icmp_ln1065_reg_709_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1065_reg_709),
        .Q(icmp_ln1065_reg_709_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1065_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1065_fu_270_p2),
        .Q(icmp_ln1065_reg_709),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000003)) 
    \icmp_ln1066_reg_734[0]_i_1 
       (.I0(\icmp_ln1066_reg_734_reg_n_0_[0] ),
        .I1(\icmp_ln1066_reg_734[0]_i_2_n_0 ),
        .I2(\icmp_ln1066_reg_734[0]_i_3_n_0 ),
        .I3(\icmp_ln1066_reg_734[0]_i_4_n_0 ),
        .I4(\icmp_ln1066_reg_734[0]_i_5_n_0 ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(\icmp_ln1066_reg_734[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1066_reg_734[0]_i_10 
       (.I0(rem_fu_84[24]),
        .I1(rem_fu_84[25]),
        .O(\icmp_ln1066_reg_734[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \icmp_ln1066_reg_734[0]_i_2 
       (.I0(rem_fu_84[3]),
        .I1(rem_fu_84[6]),
        .I2(rem_fu_84[9]),
        .I3(\icmp_ln1066_reg_734[0]_i_6_n_0 ),
        .I4(rem_fu_84[12]),
        .I5(rem_fu_84[13]),
        .O(\icmp_ln1066_reg_734[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \icmp_ln1066_reg_734[0]_i_3 
       (.I0(\icmp_ln1066_reg_734[0]_i_7_n_0 ),
        .I1(rem_fu_84[16]),
        .I2(rem_fu_84[17]),
        .I3(\icmp_ln1066_reg_734[0]_i_8_n_0 ),
        .I4(rem_fu_84[7]),
        .I5(rem_fu_84[8]),
        .O(\icmp_ln1066_reg_734[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \icmp_ln1066_reg_734[0]_i_4 
       (.I0(rem_fu_84[10]),
        .I1(rem_fu_84[11]),
        .I2(rem_fu_84[5]),
        .I3(rem_fu_84[4]),
        .I4(\icmp_ln1066_reg_734[0]_i_9_n_0 ),
        .I5(\icmp_ln1066_reg_734[0]_i_10_n_0 ),
        .O(\icmp_ln1066_reg_734[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1066_reg_734[0]_i_5 
       (.I0(rem_fu_84[26]),
        .I1(rem_fu_84[27]),
        .I2(rem_fu_84[18]),
        .I3(rem_fu_84[19]),
        .I4(rem_fu_84[31]),
        .I5(rem_fu_84[30]),
        .O(\icmp_ln1066_reg_734[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1066_reg_734[0]_i_6 
       (.I0(rem_fu_84[20]),
        .I1(rem_fu_84[21]),
        .O(\icmp_ln1066_reg_734[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1066_reg_734[0]_i_7 
       (.I0(rem_fu_84[22]),
        .I1(rem_fu_84[23]),
        .O(\icmp_ln1066_reg_734[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1066_reg_734[0]_i_8 
       (.I0(rem_fu_84[14]),
        .I1(rem_fu_84[15]),
        .O(\icmp_ln1066_reg_734[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1066_reg_734[0]_i_9 
       (.I0(rem_fu_84[28]),
        .I1(rem_fu_84[29]),
        .O(\icmp_ln1066_reg_734[0]_i_9_n_0 ));
  FDRE \icmp_ln1066_reg_734_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1066_reg_734_reg_n_0_[0] ),
        .Q(icmp_ln1066_reg_734_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1066_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1066_reg_734[0]_i_1_n_0 ),
        .Q(\icmp_ln1066_reg_734_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1071_fu_353_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1071_fu_353_p2_carry_n_0,icmp_ln1071_fu_353_p2_carry_n_1,icmp_ln1071_fu_353_p2_carry_n_2,icmp_ln1071_fu_353_p2_carry_n_3}),
        .CYINIT(icmp_ln1071_fu_353_p2_carry_i_1_n_0),
        .DI({icmp_ln1071_fu_353_p2_carry_i_2_n_0,icmp_ln1071_fu_353_p2_carry_i_3_n_0,icmp_ln1071_fu_353_p2_carry_i_4_n_0,icmp_ln1071_fu_353_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln1071_fu_353_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1071_fu_353_p2_carry_i_6_n_0,icmp_ln1071_fu_353_p2_carry_i_7_n_0,icmp_ln1071_fu_353_p2_carry_i_8_n_0,icmp_ln1071_fu_353_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1071_fu_353_p2_carry__0
       (.CI(icmp_ln1071_fu_353_p2_carry_n_0),
        .CO({icmp_ln1071_fu_353_p2_carry__0_n_0,icmp_ln1071_fu_353_p2_carry__0_n_1,icmp_ln1071_fu_353_p2_carry__0_n_2,icmp_ln1071_fu_353_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1071_fu_353_p2_carry__0_i_1_n_0,icmp_ln1071_fu_353_p2_carry__0_i_2_n_0,icmp_ln1071_fu_353_p2_carry__0_i_3_n_0,icmp_ln1071_fu_353_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1071_fu_353_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1071_fu_353_p2_carry__0_i_5_n_0,icmp_ln1071_fu_353_p2_carry__0_i_6_n_0,icmp_ln1071_fu_353_p2_carry__0_i_7_n_0,icmp_ln1071_fu_353_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__0_i_1
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[19]),
        .I3(rem_fu_84[18]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__0_i_2
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[17]),
        .I3(rem_fu_84[16]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__0_i_3
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[15]),
        .I3(rem_fu_84[14]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__0_i_4
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[13]),
        .I3(rem_fu_84[12]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__0_i_5
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[18]),
        .I3(rem_fu_84[19]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__0_i_6
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[16]),
        .I3(rem_fu_84[17]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__0_i_7
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[14]),
        .I3(rem_fu_84[15]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__0_i_8
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[12]),
        .I3(rem_fu_84[13]),
        .O(icmp_ln1071_fu_353_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1071_fu_353_p2_carry__1
       (.CI(icmp_ln1071_fu_353_p2_carry__0_n_0),
        .CO({icmp_ln1071_fu_353_p2_carry__1_n_0,icmp_ln1071_fu_353_p2_carry__1_n_1,icmp_ln1071_fu_353_p2_carry__1_n_2,icmp_ln1071_fu_353_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1071_fu_353_p2_carry__1_i_1_n_0,icmp_ln1071_fu_353_p2_carry__1_i_2_n_0,icmp_ln1071_fu_353_p2_carry__1_i_3_n_0,icmp_ln1071_fu_353_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1071_fu_353_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1071_fu_353_p2_carry__1_i_5_n_0,icmp_ln1071_fu_353_p2_carry__1_i_6_n_0,icmp_ln1071_fu_353_p2_carry__1_i_7_n_0,icmp_ln1071_fu_353_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__1_i_1
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[27]),
        .I3(rem_fu_84[26]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__1_i_2
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[25]),
        .I3(rem_fu_84[24]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__1_i_3
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[23]),
        .I3(rem_fu_84[22]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__1_i_4
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[21]),
        .I3(rem_fu_84[20]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__1_i_5
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[26]),
        .I3(rem_fu_84[27]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__1_i_6
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[24]),
        .I3(rem_fu_84[25]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__1_i_7
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[22]),
        .I3(rem_fu_84[23]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__1_i_8
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[20]),
        .I3(rem_fu_84[21]),
        .O(icmp_ln1071_fu_353_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1071_fu_353_p2_carry__2
       (.CI(icmp_ln1071_fu_353_p2_carry__1_n_0),
        .CO({NLW_icmp_ln1071_fu_353_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln1071_fu_353_p2,icmp_ln1071_fu_353_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln1071_fu_353_p2_carry__2_i_1_n_0,icmp_ln1071_fu_353_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln1071_fu_353_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1071_fu_353_p2_carry__2_i_3_n_0,icmp_ln1071_fu_353_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__2_i_1
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[31]),
        .I3(rem_fu_84[30]),
        .O(icmp_ln1071_fu_353_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry__2_i_2
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[29]),
        .I3(rem_fu_84[28]),
        .O(icmp_ln1071_fu_353_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__2_i_3
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[30]),
        .I3(rem_fu_84[31]),
        .O(icmp_ln1071_fu_353_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry__2_i_4
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[28]),
        .I3(rem_fu_84[29]),
        .O(icmp_ln1071_fu_353_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln1071_fu_353_p2_carry_i_1
       (.I0(rem_fu_84[3]),
        .I1(last_blk_width_read_reg_110),
        .I2(bLast_width_reg_697),
        .O(icmp_ln1071_fu_353_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry_i_2
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[11]),
        .I3(rem_fu_84[10]),
        .O(icmp_ln1071_fu_353_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry_i_3
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[8]),
        .I3(rem_fu_84[9]),
        .O(icmp_ln1071_fu_353_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry_i_4
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[7]),
        .I3(rem_fu_84[6]),
        .O(icmp_ln1071_fu_353_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln1071_fu_353_p2_carry_i_5
       (.I0(last_blk_width_read_reg_110),
        .I1(bLast_width_reg_697),
        .I2(rem_fu_84[4]),
        .I3(rem_fu_84[5]),
        .O(icmp_ln1071_fu_353_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry_i_6
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[10]),
        .I3(rem_fu_84[11]),
        .O(icmp_ln1071_fu_353_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry_i_7
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[9]),
        .I3(rem_fu_84[8]),
        .O(icmp_ln1071_fu_353_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry_i_8
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[6]),
        .I3(rem_fu_84[7]),
        .O(icmp_ln1071_fu_353_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln1071_fu_353_p2_carry_i_9
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_read_reg_110),
        .I2(rem_fu_84[5]),
        .I3(rem_fu_84[4]),
        .O(icmp_ln1071_fu_353_p2_carry_i_9_n_0));
  FDRE \icmp_ln1071_reg_756_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1071_reg_756),
        .Q(icmp_ln1071_reg_756_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1071_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1071_fu_353_p2),
        .Q(icmp_ln1071_reg_756),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1074_fu_304_p2_carry_n_0,icmp_ln1074_fu_304_p2_carry_n_1,icmp_ln1074_fu_304_p2_carry_n_2,icmp_ln1074_fu_304_p2_carry_n_3}),
        .CYINIT(icmp_ln1074_fu_304_p2_carry_i_1_n_0),
        .DI({icmp_ln1074_fu_304_p2_carry_i_2_n_0,icmp_ln1074_fu_304_p2_carry_i_3_n_0,icmp_ln1074_fu_304_p2_carry_i_4_n_0,icmp_ln1074_fu_304_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln1074_fu_304_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1074_fu_304_p2_carry_i_6_n_0,icmp_ln1074_fu_304_p2_carry_i_7_n_0,icmp_ln1074_fu_304_p2_carry_i_8_n_0,icmp_ln1074_fu_304_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__0
       (.CI(icmp_ln1074_fu_304_p2_carry_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__0_n_0,icmp_ln1074_fu_304_p2_carry__0_n_1,icmp_ln1074_fu_304_p2_carry__0_n_2,icmp_ln1074_fu_304_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1074_fu_304_p2_carry__0_i_1_n_0,icmp_ln1074_fu_304_p2_carry__0_i_2_n_0,icmp_ln1074_fu_304_p2_carry__0_i_3_n_0,icmp_ln1074_fu_304_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1074_fu_304_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1074_fu_304_p2_carry__0_i_5_n_0,icmp_ln1074_fu_304_p2_carry__0_i_6_n_0,icmp_ln1074_fu_304_p2_carry__0_i_7_n_0,icmp_ln1074_fu_304_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__0_i_1
       (.I0(sub_ln1074_1_fu_298_p2[19]),
        .I1(icmp_ln1074_fu_304_p2_carry__0_i_10_n_7),
        .I2(sub_ln1074_1_fu_298_p2[18]),
        .I3(icmp_ln1074_fu_304_p2_carry__0_i_11_n_4),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__0_i_10
       (.CI(icmp_ln1074_fu_304_p2_carry__0_i_11_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__0_i_10_n_0,icmp_ln1074_fu_304_p2_carry__0_i_10_n_1,icmp_ln1074_fu_304_p2_carry__0_i_10_n_2,icmp_ln1074_fu_304_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln1074_fu_304_p2_carry__0_i_10_n_4,icmp_ln1074_fu_304_p2_carry__0_i_10_n_5,icmp_ln1074_fu_304_p2_carry__0_i_10_n_6,icmp_ln1074_fu_304_p2_carry__0_i_10_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry__0_i_17_n_0,icmp_ln1074_fu_304_p2_carry__0_i_18_n_0,icmp_ln1074_fu_304_p2_carry__0_i_19_n_0,icmp_ln1074_fu_304_p2_carry__0_i_20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__0_i_11
       (.CI(icmp_ln1074_fu_304_p2_carry_i_12_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__0_i_11_n_0,icmp_ln1074_fu_304_p2_carry__0_i_11_n_1,icmp_ln1074_fu_304_p2_carry__0_i_11_n_2,icmp_ln1074_fu_304_p2_carry__0_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln1074_fu_304_p2_carry__0_i_11_n_4,icmp_ln1074_fu_304_p2_carry__0_i_11_n_5,icmp_ln1074_fu_304_p2_carry__0_i_11_n_6,icmp_ln1074_fu_304_p2_carry__0_i_11_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry__0_i_21_n_0,icmp_ln1074_fu_304_p2_carry__0_i_22_n_0,icmp_ln1074_fu_304_p2_carry__0_i_23_n_0,icmp_ln1074_fu_304_p2_carry__0_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__0_i_12
       (.CI(icmp_ln1074_fu_304_p2_carry_i_11_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__0_i_12_n_0,icmp_ln1074_fu_304_p2_carry__0_i_12_n_1,icmp_ln1074_fu_304_p2_carry__0_i_12_n_2,icmp_ln1074_fu_304_p2_carry__0_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1074_1_fu_298_p2[16:13]),
        .S({icmp_ln1074_fu_304_p2_carry__0_i_25_n_0,icmp_ln1074_fu_304_p2_carry__0_i_26_n_0,icmp_ln1074_fu_304_p2_carry__0_i_27_n_0,icmp_ln1074_fu_304_p2_carry__0_i_28_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_13
       (.I0(rem_fu_84[20]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_14
       (.I0(rem_fu_84[19]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_15
       (.I0(rem_fu_84[18]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_16
       (.I0(rem_fu_84[17]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_17
       (.I0(rem_fu_84[22]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_18
       (.I0(rem_fu_84[21]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_19
       (.I0(rem_fu_84[20]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__0_i_2
       (.I0(sub_ln1074_1_fu_298_p2[17]),
        .I1(icmp_ln1074_fu_304_p2_carry__0_i_11_n_5),
        .I2(sub_ln1074_1_fu_298_p2[16]),
        .I3(icmp_ln1074_fu_304_p2_carry__0_i_11_n_6),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_20
       (.I0(rem_fu_84[19]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_21
       (.I0(rem_fu_84[18]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_22
       (.I0(rem_fu_84[17]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_23
       (.I0(rem_fu_84[16]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_24
       (.I0(rem_fu_84[15]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_25
       (.I0(rem_fu_84[16]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_26
       (.I0(rem_fu_84[15]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_27
       (.I0(rem_fu_84[14]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__0_i_28
       (.I0(rem_fu_84[13]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_28_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__0_i_3
       (.I0(sub_ln1074_1_fu_298_p2[15]),
        .I1(icmp_ln1074_fu_304_p2_carry__0_i_11_n_7),
        .I2(sub_ln1074_1_fu_298_p2[14]),
        .I3(icmp_ln1074_fu_304_p2_carry_i_12_n_4),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__0_i_4
       (.I0(sub_ln1074_1_fu_298_p2[13]),
        .I1(icmp_ln1074_fu_304_p2_carry_i_12_n_5),
        .I2(sub_ln1074_1_fu_298_p2[12]),
        .I3(icmp_ln1074_fu_304_p2_carry_i_12_n_6),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__0_i_5
       (.I0(icmp_ln1074_fu_304_p2_carry__0_i_10_n_7),
        .I1(sub_ln1074_1_fu_298_p2[19]),
        .I2(icmp_ln1074_fu_304_p2_carry__0_i_11_n_4),
        .I3(sub_ln1074_1_fu_298_p2[18]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__0_i_6
       (.I0(icmp_ln1074_fu_304_p2_carry__0_i_11_n_5),
        .I1(sub_ln1074_1_fu_298_p2[17]),
        .I2(icmp_ln1074_fu_304_p2_carry__0_i_11_n_6),
        .I3(sub_ln1074_1_fu_298_p2[16]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__0_i_7
       (.I0(icmp_ln1074_fu_304_p2_carry__0_i_11_n_7),
        .I1(sub_ln1074_1_fu_298_p2[15]),
        .I2(icmp_ln1074_fu_304_p2_carry_i_12_n_4),
        .I3(sub_ln1074_1_fu_298_p2[14]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__0_i_8
       (.I0(icmp_ln1074_fu_304_p2_carry_i_12_n_5),
        .I1(sub_ln1074_1_fu_298_p2[13]),
        .I2(icmp_ln1074_fu_304_p2_carry_i_12_n_6),
        .I3(sub_ln1074_1_fu_298_p2[12]),
        .O(icmp_ln1074_fu_304_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__0_i_9
       (.CI(icmp_ln1074_fu_304_p2_carry__0_i_12_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__0_i_9_n_0,icmp_ln1074_fu_304_p2_carry__0_i_9_n_1,icmp_ln1074_fu_304_p2_carry__0_i_9_n_2,icmp_ln1074_fu_304_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1074_1_fu_298_p2[20:17]),
        .S({icmp_ln1074_fu_304_p2_carry__0_i_13_n_0,icmp_ln1074_fu_304_p2_carry__0_i_14_n_0,icmp_ln1074_fu_304_p2_carry__0_i_15_n_0,icmp_ln1074_fu_304_p2_carry__0_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__1
       (.CI(icmp_ln1074_fu_304_p2_carry__0_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__1_n_0,icmp_ln1074_fu_304_p2_carry__1_n_1,icmp_ln1074_fu_304_p2_carry__1_n_2,icmp_ln1074_fu_304_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1074_fu_304_p2_carry__1_i_1_n_0,icmp_ln1074_fu_304_p2_carry__1_i_2_n_0,icmp_ln1074_fu_304_p2_carry__1_i_3_n_0,icmp_ln1074_fu_304_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1074_fu_304_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1074_fu_304_p2_carry__1_i_5_n_0,icmp_ln1074_fu_304_p2_carry__1_i_6_n_0,icmp_ln1074_fu_304_p2_carry__1_i_7_n_0,icmp_ln1074_fu_304_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__1_i_1
       (.I0(sub_ln1074_1_fu_298_p2[27]),
        .I1(icmp_ln1074_fu_304_p2_carry__1_i_10_n_7),
        .I2(sub_ln1074_1_fu_298_p2[26]),
        .I3(icmp_ln1074_fu_304_p2_carry__1_i_11_n_4),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__1_i_10
       (.CI(icmp_ln1074_fu_304_p2_carry__1_i_11_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__1_i_10_n_0,icmp_ln1074_fu_304_p2_carry__1_i_10_n_1,icmp_ln1074_fu_304_p2_carry__1_i_10_n_2,icmp_ln1074_fu_304_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln1074_fu_304_p2_carry__1_i_10_n_4,icmp_ln1074_fu_304_p2_carry__1_i_10_n_5,icmp_ln1074_fu_304_p2_carry__1_i_10_n_6,icmp_ln1074_fu_304_p2_carry__1_i_10_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry__1_i_17_n_0,icmp_ln1074_fu_304_p2_carry__1_i_18_n_0,icmp_ln1074_fu_304_p2_carry__1_i_19_n_0,icmp_ln1074_fu_304_p2_carry__1_i_20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__1_i_11
       (.CI(icmp_ln1074_fu_304_p2_carry__0_i_10_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__1_i_11_n_0,icmp_ln1074_fu_304_p2_carry__1_i_11_n_1,icmp_ln1074_fu_304_p2_carry__1_i_11_n_2,icmp_ln1074_fu_304_p2_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln1074_fu_304_p2_carry__1_i_11_n_4,icmp_ln1074_fu_304_p2_carry__1_i_11_n_5,icmp_ln1074_fu_304_p2_carry__1_i_11_n_6,icmp_ln1074_fu_304_p2_carry__1_i_11_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry__1_i_21_n_0,icmp_ln1074_fu_304_p2_carry__1_i_22_n_0,icmp_ln1074_fu_304_p2_carry__1_i_23_n_0,icmp_ln1074_fu_304_p2_carry__1_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__1_i_12
       (.CI(icmp_ln1074_fu_304_p2_carry__0_i_9_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__1_i_12_n_0,icmp_ln1074_fu_304_p2_carry__1_i_12_n_1,icmp_ln1074_fu_304_p2_carry__1_i_12_n_2,icmp_ln1074_fu_304_p2_carry__1_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1074_1_fu_298_p2[24:21]),
        .S({icmp_ln1074_fu_304_p2_carry__1_i_25_n_0,icmp_ln1074_fu_304_p2_carry__1_i_26_n_0,icmp_ln1074_fu_304_p2_carry__1_i_27_n_0,icmp_ln1074_fu_304_p2_carry__1_i_28_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_13
       (.I0(rem_fu_84[28]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_14
       (.I0(rem_fu_84[27]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_15
       (.I0(rem_fu_84[26]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_16
       (.I0(rem_fu_84[25]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_17
       (.I0(rem_fu_84[30]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_18
       (.I0(rem_fu_84[29]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_19
       (.I0(rem_fu_84[28]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__1_i_2
       (.I0(sub_ln1074_1_fu_298_p2[25]),
        .I1(icmp_ln1074_fu_304_p2_carry__1_i_11_n_5),
        .I2(sub_ln1074_1_fu_298_p2[24]),
        .I3(icmp_ln1074_fu_304_p2_carry__1_i_11_n_6),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_20
       (.I0(rem_fu_84[27]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_21
       (.I0(rem_fu_84[26]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_22
       (.I0(rem_fu_84[25]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_23
       (.I0(rem_fu_84[24]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_24
       (.I0(rem_fu_84[23]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_25
       (.I0(rem_fu_84[24]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_26
       (.I0(rem_fu_84[23]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_27
       (.I0(rem_fu_84[22]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__1_i_28
       (.I0(rem_fu_84[21]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_28_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__1_i_3
       (.I0(sub_ln1074_1_fu_298_p2[23]),
        .I1(icmp_ln1074_fu_304_p2_carry__1_i_11_n_7),
        .I2(sub_ln1074_1_fu_298_p2[22]),
        .I3(icmp_ln1074_fu_304_p2_carry__0_i_10_n_4),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__1_i_4
       (.I0(sub_ln1074_1_fu_298_p2[21]),
        .I1(icmp_ln1074_fu_304_p2_carry__0_i_10_n_5),
        .I2(sub_ln1074_1_fu_298_p2[20]),
        .I3(icmp_ln1074_fu_304_p2_carry__0_i_10_n_6),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__1_i_5
       (.I0(icmp_ln1074_fu_304_p2_carry__1_i_10_n_7),
        .I1(sub_ln1074_1_fu_298_p2[27]),
        .I2(icmp_ln1074_fu_304_p2_carry__1_i_11_n_4),
        .I3(sub_ln1074_1_fu_298_p2[26]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__1_i_6
       (.I0(icmp_ln1074_fu_304_p2_carry__1_i_11_n_5),
        .I1(sub_ln1074_1_fu_298_p2[25]),
        .I2(icmp_ln1074_fu_304_p2_carry__1_i_11_n_6),
        .I3(sub_ln1074_1_fu_298_p2[24]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__1_i_7
       (.I0(icmp_ln1074_fu_304_p2_carry__1_i_11_n_7),
        .I1(sub_ln1074_1_fu_298_p2[23]),
        .I2(icmp_ln1074_fu_304_p2_carry__0_i_10_n_4),
        .I3(sub_ln1074_1_fu_298_p2[22]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__1_i_8
       (.I0(icmp_ln1074_fu_304_p2_carry__0_i_10_n_5),
        .I1(sub_ln1074_1_fu_298_p2[21]),
        .I2(icmp_ln1074_fu_304_p2_carry__0_i_10_n_6),
        .I3(sub_ln1074_1_fu_298_p2[20]),
        .O(icmp_ln1074_fu_304_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__1_i_9
       (.CI(icmp_ln1074_fu_304_p2_carry__1_i_12_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry__1_i_9_n_0,icmp_ln1074_fu_304_p2_carry__1_i_9_n_1,icmp_ln1074_fu_304_p2_carry__1_i_9_n_2,icmp_ln1074_fu_304_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1074_1_fu_298_p2[28:25]),
        .S({icmp_ln1074_fu_304_p2_carry__1_i_13_n_0,icmp_ln1074_fu_304_p2_carry__1_i_14_n_0,icmp_ln1074_fu_304_p2_carry__1_i_15_n_0,icmp_ln1074_fu_304_p2_carry__1_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__2
       (.CI(icmp_ln1074_fu_304_p2_carry__1_n_0),
        .CO({NLW_icmp_ln1074_fu_304_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln1074_fu_304_p2,icmp_ln1074_fu_304_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln1074_fu_304_p2_carry__2_i_1_n_0,icmp_ln1074_fu_304_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln1074_fu_304_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1074_fu_304_p2_carry__2_i_3_n_0,icmp_ln1074_fu_304_p2_carry__2_i_4_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__2_i_1
       (.I0(sub_ln1074_1_fu_298_p2[31]),
        .I1(icmp_ln1074_fu_304_p2_carry__2_i_6_n_7),
        .I2(sub_ln1074_1_fu_298_p2[30]),
        .I3(icmp_ln1074_fu_304_p2_carry__1_i_10_n_4),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__2_i_10
       (.I0(rem_fu_84[31]),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_10_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry__2_i_2
       (.I0(sub_ln1074_1_fu_298_p2[29]),
        .I1(icmp_ln1074_fu_304_p2_carry__1_i_10_n_5),
        .I2(sub_ln1074_1_fu_298_p2[28]),
        .I3(icmp_ln1074_fu_304_p2_carry__1_i_10_n_6),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__2_i_3
       (.I0(icmp_ln1074_fu_304_p2_carry__2_i_6_n_7),
        .I1(sub_ln1074_1_fu_298_p2[31]),
        .I2(icmp_ln1074_fu_304_p2_carry__1_i_10_n_4),
        .I3(sub_ln1074_1_fu_298_p2[30]),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry__2_i_4
       (.I0(icmp_ln1074_fu_304_p2_carry__1_i_10_n_5),
        .I1(sub_ln1074_1_fu_298_p2[29]),
        .I2(icmp_ln1074_fu_304_p2_carry__1_i_10_n_6),
        .I3(sub_ln1074_1_fu_298_p2[28]),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__2_i_5
       (.CI(icmp_ln1074_fu_304_p2_carry__1_i_9_n_0),
        .CO({NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_CO_UNCONNECTED[3:2],icmp_ln1074_fu_304_p2_carry__2_i_5_n_2,icmp_ln1074_fu_304_p2_carry__2_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln1074_fu_304_p2_carry__2_i_5_O_UNCONNECTED[3],sub_ln1074_1_fu_298_p2[31:29]}),
        .S({1'b0,icmp_ln1074_fu_304_p2_carry__2_i_7_n_0,icmp_ln1074_fu_304_p2_carry__2_i_8_n_0,icmp_ln1074_fu_304_p2_carry__2_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry__2_i_6
       (.CI(icmp_ln1074_fu_304_p2_carry__1_i_10_n_0),
        .CO(NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln1074_fu_304_p2_carry__2_i_6_O_UNCONNECTED[3:1],icmp_ln1074_fu_304_p2_carry__2_i_6_n_7}),
        .S({1'b0,1'b0,1'b0,icmp_ln1074_fu_304_p2_carry__2_i_10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__2_i_7
       (.I0(rem_fu_84[31]),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__2_i_8
       (.I0(rem_fu_84[30]),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry__2_i_9
       (.I0(rem_fu_84[29]),
        .O(icmp_ln1074_fu_304_p2_carry__2_i_9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_1
       (.I0(rem_fu_84[3]),
        .I1(icmp_ln1074_fu_304_p2_carry_i_10_n_7),
        .O(icmp_ln1074_fu_304_p2_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry_i_10
       (.CI(1'b0),
        .CO({icmp_ln1074_fu_304_p2_carry_i_10_n_0,icmp_ln1074_fu_304_p2_carry_i_10_n_1,icmp_ln1074_fu_304_p2_carry_i_10_n_2,icmp_ln1074_fu_304_p2_carry_i_10_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,icmp_ln1074_fu_304_p2_carry_i_15_n_0}),
        .O({icmp_ln1074_fu_304_p2_carry_i_10_n_4,icmp_ln1074_fu_304_p2_carry_i_10_n_5,icmp_ln1074_fu_304_p2_carry_i_10_n_6,icmp_ln1074_fu_304_p2_carry_i_10_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry_i_16_n_0,icmp_ln1074_fu_304_p2_carry_i_17_n_0,icmp_ln1074_fu_304_p2_carry_i_18_n_0,icmp_ln1074_fu_304_p2_carry_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry_i_11
       (.CI(icmp_ln1074_fu_304_p2_carry_i_14_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry_i_11_n_0,icmp_ln1074_fu_304_p2_carry_i_11_n_1,icmp_ln1074_fu_304_p2_carry_i_11_n_2,icmp_ln1074_fu_304_p2_carry_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1074_1_fu_298_p2[12:9]),
        .S({icmp_ln1074_fu_304_p2_carry_i_20_n_0,icmp_ln1074_fu_304_p2_carry_i_21_n_0,icmp_ln1074_fu_304_p2_carry_i_22_n_0,icmp_ln1074_fu_304_p2_carry_i_23_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry_i_12
       (.CI(icmp_ln1074_fu_304_p2_carry_i_13_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry_i_12_n_0,icmp_ln1074_fu_304_p2_carry_i_12_n_1,icmp_ln1074_fu_304_p2_carry_i_12_n_2,icmp_ln1074_fu_304_p2_carry_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln1074_fu_304_p2_carry_i_12_n_4,icmp_ln1074_fu_304_p2_carry_i_12_n_5,icmp_ln1074_fu_304_p2_carry_i_12_n_6,icmp_ln1074_fu_304_p2_carry_i_12_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry_i_24_n_0,icmp_ln1074_fu_304_p2_carry_i_25_n_0,icmp_ln1074_fu_304_p2_carry_i_26_n_0,icmp_ln1074_fu_304_p2_carry_i_27_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry_i_13
       (.CI(icmp_ln1074_fu_304_p2_carry_i_10_n_0),
        .CO({icmp_ln1074_fu_304_p2_carry_i_13_n_0,icmp_ln1074_fu_304_p2_carry_i_13_n_1,icmp_ln1074_fu_304_p2_carry_i_13_n_2,icmp_ln1074_fu_304_p2_carry_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln1074_fu_304_p2_carry_i_13_n_4,icmp_ln1074_fu_304_p2_carry_i_13_n_5,icmp_ln1074_fu_304_p2_carry_i_13_n_6,icmp_ln1074_fu_304_p2_carry_i_13_n_7}),
        .S({icmp_ln1074_fu_304_p2_carry_i_28_n_0,icmp_ln1074_fu_304_p2_carry_i_29_n_0,icmp_ln1074_fu_304_p2_carry_i_30_n_0,icmp_ln1074_fu_304_p2_carry_i_31_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1074_fu_304_p2_carry_i_14
       (.CI(1'b0),
        .CO({icmp_ln1074_fu_304_p2_carry_i_14_n_0,icmp_ln1074_fu_304_p2_carry_i_14_n_1,icmp_ln1074_fu_304_p2_carry_i_14_n_2,icmp_ln1074_fu_304_p2_carry_i_14_n_3}),
        .CYINIT(icmp_ln1074_fu_304_p2_carry_i_32_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln1074_1_fu_298_p2[8:5]),
        .S({icmp_ln1074_fu_304_p2_carry_i_33_n_0,icmp_ln1074_fu_304_p2_carry_i_34_n_0,icmp_ln1074_fu_304_p2_carry_i_35_n_0,icmp_ln1074_fu_304_p2_carry_i_36_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_15
       (.I0(rem_fu_84[3]),
        .O(icmp_ln1074_fu_304_p2_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_16
       (.I0(rem_fu_84[6]),
        .O(icmp_ln1074_fu_304_p2_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_17
       (.I0(rem_fu_84[5]),
        .O(icmp_ln1074_fu_304_p2_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_18
       (.I0(rem_fu_84[4]),
        .O(icmp_ln1074_fu_304_p2_carry_i_18_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    icmp_ln1074_fu_304_p2_carry_i_19
       (.I0(bLast_width_reg_697),
        .I1(last_blk_width_cast3_cast_reg_688),
        .I2(rem_fu_84[3]),
        .O(icmp_ln1074_fu_304_p2_carry_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry_i_2
       (.I0(sub_ln1074_1_fu_298_p2[11]),
        .I1(icmp_ln1074_fu_304_p2_carry_i_12_n_7),
        .I2(sub_ln1074_1_fu_298_p2[10]),
        .I3(icmp_ln1074_fu_304_p2_carry_i_13_n_4),
        .O(icmp_ln1074_fu_304_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_20
       (.I0(rem_fu_84[12]),
        .O(icmp_ln1074_fu_304_p2_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_21
       (.I0(rem_fu_84[11]),
        .O(icmp_ln1074_fu_304_p2_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_22
       (.I0(rem_fu_84[10]),
        .O(icmp_ln1074_fu_304_p2_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_23
       (.I0(rem_fu_84[9]),
        .O(icmp_ln1074_fu_304_p2_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_24
       (.I0(rem_fu_84[14]),
        .O(icmp_ln1074_fu_304_p2_carry_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_25
       (.I0(rem_fu_84[13]),
        .O(icmp_ln1074_fu_304_p2_carry_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_26
       (.I0(rem_fu_84[12]),
        .O(icmp_ln1074_fu_304_p2_carry_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_27
       (.I0(rem_fu_84[11]),
        .O(icmp_ln1074_fu_304_p2_carry_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_28
       (.I0(rem_fu_84[10]),
        .O(icmp_ln1074_fu_304_p2_carry_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_29
       (.I0(rem_fu_84[9]),
        .O(icmp_ln1074_fu_304_p2_carry_i_29_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry_i_3
       (.I0(sub_ln1074_1_fu_298_p2[9]),
        .I1(icmp_ln1074_fu_304_p2_carry_i_13_n_5),
        .I2(sub_ln1074_1_fu_298_p2[8]),
        .I3(icmp_ln1074_fu_304_p2_carry_i_13_n_6),
        .O(icmp_ln1074_fu_304_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_30
       (.I0(rem_fu_84[8]),
        .O(icmp_ln1074_fu_304_p2_carry_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_31
       (.I0(rem_fu_84[7]),
        .O(icmp_ln1074_fu_304_p2_carry_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_32
       (.I0(rem_fu_84[4]),
        .O(icmp_ln1074_fu_304_p2_carry_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_33
       (.I0(rem_fu_84[8]),
        .O(icmp_ln1074_fu_304_p2_carry_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_34
       (.I0(rem_fu_84[7]),
        .O(icmp_ln1074_fu_304_p2_carry_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_35
       (.I0(rem_fu_84[6]),
        .O(icmp_ln1074_fu_304_p2_carry_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1074_fu_304_p2_carry_i_36
       (.I0(rem_fu_84[5]),
        .O(icmp_ln1074_fu_304_p2_carry_i_36_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry_i_4
       (.I0(sub_ln1074_1_fu_298_p2[7]),
        .I1(icmp_ln1074_fu_304_p2_carry_i_13_n_7),
        .I2(sub_ln1074_1_fu_298_p2[6]),
        .I3(icmp_ln1074_fu_304_p2_carry_i_10_n_4),
        .O(icmp_ln1074_fu_304_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1074_fu_304_p2_carry_i_5
       (.I0(sub_ln1074_1_fu_298_p2[5]),
        .I1(icmp_ln1074_fu_304_p2_carry_i_10_n_5),
        .I2(rem_fu_84[4]),
        .I3(icmp_ln1074_fu_304_p2_carry_i_10_n_6),
        .O(icmp_ln1074_fu_304_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry_i_6
       (.I0(icmp_ln1074_fu_304_p2_carry_i_12_n_7),
        .I1(sub_ln1074_1_fu_298_p2[11]),
        .I2(icmp_ln1074_fu_304_p2_carry_i_13_n_4),
        .I3(sub_ln1074_1_fu_298_p2[10]),
        .O(icmp_ln1074_fu_304_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry_i_7
       (.I0(icmp_ln1074_fu_304_p2_carry_i_13_n_5),
        .I1(sub_ln1074_1_fu_298_p2[9]),
        .I2(icmp_ln1074_fu_304_p2_carry_i_13_n_6),
        .I3(sub_ln1074_1_fu_298_p2[8]),
        .O(icmp_ln1074_fu_304_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry_i_8
       (.I0(icmp_ln1074_fu_304_p2_carry_i_13_n_7),
        .I1(sub_ln1074_1_fu_298_p2[7]),
        .I2(icmp_ln1074_fu_304_p2_carry_i_10_n_4),
        .I3(sub_ln1074_1_fu_298_p2[6]),
        .O(icmp_ln1074_fu_304_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1074_fu_304_p2_carry_i_9
       (.I0(icmp_ln1074_fu_304_p2_carry_i_10_n_5),
        .I1(sub_ln1074_1_fu_298_p2[5]),
        .I2(icmp_ln1074_fu_304_p2_carry_i_10_n_6),
        .I3(rem_fu_84[4]),
        .O(icmp_ln1074_fu_304_p2_carry_i_9_n_0));
  FDRE \icmp_ln1074_reg_713_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1074_reg_713),
        .Q(icmp_ln1074_reg_713_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1074_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1074_fu_304_p2),
        .Q(icmp_ln1074_reg_713),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_214_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1084_fu_214_p2_carry_n_0,icmp_ln1084_fu_214_p2_carry_n_1,icmp_ln1084_fu_214_p2_carry_n_2,icmp_ln1084_fu_214_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1084_fu_214_p2_carry_i_1_n_0,icmp_ln1084_fu_214_p2_carry_i_2_n_0,icmp_ln1084_fu_214_p2_carry_i_3_n_0,icmp_ln1084_fu_214_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1084_fu_214_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_214_p2_carry_i_5_n_0,icmp_ln1084_fu_214_p2_carry_i_6_n_0,icmp_ln1084_fu_214_p2_carry_i_7_n_0,icmp_ln1084_fu_214_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_214_p2_carry__0
       (.CI(icmp_ln1084_fu_214_p2_carry_n_0),
        .CO({icmp_ln1084_fu_214_p2_carry__0_n_0,icmp_ln1084_fu_214_p2_carry__0_n_1,icmp_ln1084_fu_214_p2_carry__0_n_2,icmp_ln1084_fu_214_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1084_fu_214_p2_carry__0_i_1_n_0,icmp_ln1084_fu_214_p2_carry__0_i_2_n_0,icmp_ln1084_fu_214_p2_carry__0_i_3_n_0,icmp_ln1084_fu_214_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1084_fu_214_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_214_p2_carry__0_i_5_n_0,icmp_ln1084_fu_214_p2_carry__0_i_6_n_0,icmp_ln1084_fu_214_p2_carry__0_i_7_n_0,icmp_ln1084_fu_214_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__0_i_1
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [15]),
        .I1(j_fu_92_reg[15]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [14]),
        .I3(j_fu_92_reg[14]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__0_i_2
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [13]),
        .I1(j_fu_92_reg[13]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [12]),
        .I3(j_fu_92_reg[12]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__0_i_3
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [11]),
        .I1(j_fu_92_reg[11]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [10]),
        .I3(j_fu_92_reg[10]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__0_i_4
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [9]),
        .I1(j_fu_92_reg[9]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [8]),
        .I3(j_fu_92_reg[8]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__0_i_5
       (.I0(j_fu_92_reg[15]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [15]),
        .I2(j_fu_92_reg[14]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [14]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__0_i_6
       (.I0(j_fu_92_reg[13]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [13]),
        .I2(j_fu_92_reg[12]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [12]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__0_i_7
       (.I0(j_fu_92_reg[11]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [11]),
        .I2(j_fu_92_reg[10]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [10]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__0_i_8
       (.I0(j_fu_92_reg[9]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [9]),
        .I2(j_fu_92_reg[8]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [8]),
        .O(icmp_ln1084_fu_214_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_214_p2_carry__1
       (.CI(icmp_ln1084_fu_214_p2_carry__0_n_0),
        .CO({icmp_ln1084_fu_214_p2_carry__1_n_0,icmp_ln1084_fu_214_p2_carry__1_n_1,icmp_ln1084_fu_214_p2_carry__1_n_2,icmp_ln1084_fu_214_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1084_fu_214_p2_carry__1_i_1_n_0,icmp_ln1084_fu_214_p2_carry__1_i_2_n_0,icmp_ln1084_fu_214_p2_carry__1_i_3_n_0,icmp_ln1084_fu_214_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1084_fu_214_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_214_p2_carry__1_i_5_n_0,icmp_ln1084_fu_214_p2_carry__1_i_6_n_0,icmp_ln1084_fu_214_p2_carry__1_i_7_n_0,icmp_ln1084_fu_214_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__1_i_1
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [23]),
        .I1(j_fu_92_reg[23]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [22]),
        .I3(j_fu_92_reg[22]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__1_i_2
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [21]),
        .I1(j_fu_92_reg[21]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [20]),
        .I3(j_fu_92_reg[20]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__1_i_3
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [19]),
        .I1(j_fu_92_reg[19]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [18]),
        .I3(j_fu_92_reg[18]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__1_i_4
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [17]),
        .I1(j_fu_92_reg[17]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [16]),
        .I3(j_fu_92_reg[16]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__1_i_5
       (.I0(j_fu_92_reg[23]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [23]),
        .I2(j_fu_92_reg[22]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [22]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__1_i_6
       (.I0(j_fu_92_reg[21]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [21]),
        .I2(j_fu_92_reg[20]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [20]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__1_i_7
       (.I0(j_fu_92_reg[19]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [19]),
        .I2(j_fu_92_reg[18]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [18]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__1_i_8
       (.I0(j_fu_92_reg[17]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [17]),
        .I2(j_fu_92_reg[16]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [16]),
        .O(icmp_ln1084_fu_214_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_214_p2_carry__2
       (.CI(icmp_ln1084_fu_214_p2_carry__1_n_0),
        .CO({icmp_ln1084_fu_214_p2,icmp_ln1084_fu_214_p2_carry__2_n_1,icmp_ln1084_fu_214_p2_carry__2_n_2,icmp_ln1084_fu_214_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1084_fu_214_p2_carry__2_i_1_n_0,icmp_ln1084_fu_214_p2_carry__2_i_2_n_0,icmp_ln1084_fu_214_p2_carry__2_i_3_n_0,icmp_ln1084_fu_214_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1084_fu_214_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_214_p2_carry__2_i_5_n_0,icmp_ln1084_fu_214_p2_carry__2_i_6_n_0,icmp_ln1084_fu_214_p2_carry__2_i_7_n_0,icmp_ln1084_fu_214_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__2_i_1
       (.I0(j_fu_92_reg[31]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [31]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [30]),
        .I3(j_fu_92_reg[30]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__2_i_2
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [29]),
        .I1(j_fu_92_reg[29]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [28]),
        .I3(j_fu_92_reg[28]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__2_i_3
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [27]),
        .I1(j_fu_92_reg[27]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [26]),
        .I3(j_fu_92_reg[26]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry__2_i_4
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [25]),
        .I1(j_fu_92_reg[25]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [24]),
        .I3(j_fu_92_reg[24]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__2_i_5
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [31]),
        .I1(j_fu_92_reg[31]),
        .I2(j_fu_92_reg[30]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [30]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__2_i_6
       (.I0(j_fu_92_reg[29]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [29]),
        .I2(j_fu_92_reg[28]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [28]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__2_i_7
       (.I0(j_fu_92_reg[27]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [27]),
        .I2(j_fu_92_reg[26]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [26]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry__2_i_8
       (.I0(j_fu_92_reg[25]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [25]),
        .I2(j_fu_92_reg[24]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [24]),
        .O(icmp_ln1084_fu_214_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry_i_1
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [7]),
        .I1(j_fu_92_reg[7]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [6]),
        .I3(j_fu_92_reg[6]),
        .O(icmp_ln1084_fu_214_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry_i_2
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [5]),
        .I1(j_fu_92_reg[5]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [4]),
        .I3(j_fu_92_reg[4]),
        .O(icmp_ln1084_fu_214_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry_i_3
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [3]),
        .I1(j_fu_92_reg[3]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [2]),
        .I3(j_fu_92_reg[2]),
        .O(icmp_ln1084_fu_214_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1084_fu_214_p2_carry_i_4
       (.I0(\icmp_ln1084_reg_705_reg[0]__0_0 [1]),
        .I1(j_fu_92_reg[1]),
        .I2(\icmp_ln1084_reg_705_reg[0]__0_0 [0]),
        .I3(j_fu_92_reg[0]),
        .O(icmp_ln1084_fu_214_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry_i_5
       (.I0(j_fu_92_reg[7]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [7]),
        .I2(j_fu_92_reg[6]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [6]),
        .O(icmp_ln1084_fu_214_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry_i_6
       (.I0(j_fu_92_reg[5]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [5]),
        .I2(j_fu_92_reg[4]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [4]),
        .O(icmp_ln1084_fu_214_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry_i_7
       (.I0(j_fu_92_reg[3]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [3]),
        .I2(j_fu_92_reg[2]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [2]),
        .O(icmp_ln1084_fu_214_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1084_fu_214_p2_carry_i_8
       (.I0(j_fu_92_reg[1]),
        .I1(\icmp_ln1084_reg_705_reg[0]__0_0 [1]),
        .I2(j_fu_92_reg[0]),
        .I3(\icmp_ln1084_reg_705_reg[0]__0_0 [0]),
        .O(icmp_ln1084_fu_214_p2_carry_i_8_n_0));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_705_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58/icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1084_reg_705_reg[0]__0_n_0 ),
        .Q(\icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \icmp_ln1084_reg_705_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1084_reg_705_pp0_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(icmp_ln1084_reg_705_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_705_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_fu_214_p2),
        .Q(\icmp_ln1084_reg_705_reg[0]__0_n_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_92[0]_i_3 
       (.I0(j_fu_92_reg[0]),
        .O(\j_fu_92[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[0]_i_2_n_7 ),
        .Q(j_fu_92_reg[0]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_fu_92_reg[0]_i_2_n_0 ,\j_fu_92_reg[0]_i_2_n_1 ,\j_fu_92_reg[0]_i_2_n_2 ,\j_fu_92_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_fu_92_reg[0]_i_2_n_4 ,\j_fu_92_reg[0]_i_2_n_5 ,\j_fu_92_reg[0]_i_2_n_6 ,\j_fu_92_reg[0]_i_2_n_7 }),
        .S({j_fu_92_reg[3:1],\j_fu_92[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[8]_i_1_n_5 ),
        .Q(j_fu_92_reg[10]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[8]_i_1_n_4 ),
        .Q(j_fu_92_reg[11]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[12]_i_1_n_7 ),
        .Q(j_fu_92_reg[12]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[12]_i_1 
       (.CI(\j_fu_92_reg[8]_i_1_n_0 ),
        .CO({\j_fu_92_reg[12]_i_1_n_0 ,\j_fu_92_reg[12]_i_1_n_1 ,\j_fu_92_reg[12]_i_1_n_2 ,\j_fu_92_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[12]_i_1_n_4 ,\j_fu_92_reg[12]_i_1_n_5 ,\j_fu_92_reg[12]_i_1_n_6 ,\j_fu_92_reg[12]_i_1_n_7 }),
        .S(j_fu_92_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[12]_i_1_n_6 ),
        .Q(j_fu_92_reg[13]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[12]_i_1_n_5 ),
        .Q(j_fu_92_reg[14]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[12]_i_1_n_4 ),
        .Q(j_fu_92_reg[15]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[16]_i_1_n_7 ),
        .Q(j_fu_92_reg[16]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[16]_i_1 
       (.CI(\j_fu_92_reg[12]_i_1_n_0 ),
        .CO({\j_fu_92_reg[16]_i_1_n_0 ,\j_fu_92_reg[16]_i_1_n_1 ,\j_fu_92_reg[16]_i_1_n_2 ,\j_fu_92_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[16]_i_1_n_4 ,\j_fu_92_reg[16]_i_1_n_5 ,\j_fu_92_reg[16]_i_1_n_6 ,\j_fu_92_reg[16]_i_1_n_7 }),
        .S(j_fu_92_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[16]_i_1_n_6 ),
        .Q(j_fu_92_reg[17]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[16]_i_1_n_5 ),
        .Q(j_fu_92_reg[18]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[16]_i_1_n_4 ),
        .Q(j_fu_92_reg[19]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[0]_i_2_n_6 ),
        .Q(j_fu_92_reg[1]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[20]_i_1_n_7 ),
        .Q(j_fu_92_reg[20]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[20]_i_1 
       (.CI(\j_fu_92_reg[16]_i_1_n_0 ),
        .CO({\j_fu_92_reg[20]_i_1_n_0 ,\j_fu_92_reg[20]_i_1_n_1 ,\j_fu_92_reg[20]_i_1_n_2 ,\j_fu_92_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[20]_i_1_n_4 ,\j_fu_92_reg[20]_i_1_n_5 ,\j_fu_92_reg[20]_i_1_n_6 ,\j_fu_92_reg[20]_i_1_n_7 }),
        .S(j_fu_92_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[20]_i_1_n_6 ),
        .Q(j_fu_92_reg[21]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[20]_i_1_n_5 ),
        .Q(j_fu_92_reg[22]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[20]_i_1_n_4 ),
        .Q(j_fu_92_reg[23]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[24]_i_1_n_7 ),
        .Q(j_fu_92_reg[24]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[24]_i_1 
       (.CI(\j_fu_92_reg[20]_i_1_n_0 ),
        .CO({\j_fu_92_reg[24]_i_1_n_0 ,\j_fu_92_reg[24]_i_1_n_1 ,\j_fu_92_reg[24]_i_1_n_2 ,\j_fu_92_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[24]_i_1_n_4 ,\j_fu_92_reg[24]_i_1_n_5 ,\j_fu_92_reg[24]_i_1_n_6 ,\j_fu_92_reg[24]_i_1_n_7 }),
        .S(j_fu_92_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[24]_i_1_n_6 ),
        .Q(j_fu_92_reg[25]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[24]_i_1_n_5 ),
        .Q(j_fu_92_reg[26]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[24]_i_1_n_4 ),
        .Q(j_fu_92_reg[27]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[28]_i_1_n_7 ),
        .Q(j_fu_92_reg[28]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[28]_i_1 
       (.CI(\j_fu_92_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_fu_92_reg[28]_i_1_CO_UNCONNECTED [3],\j_fu_92_reg[28]_i_1_n_1 ,\j_fu_92_reg[28]_i_1_n_2 ,\j_fu_92_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[28]_i_1_n_4 ,\j_fu_92_reg[28]_i_1_n_5 ,\j_fu_92_reg[28]_i_1_n_6 ,\j_fu_92_reg[28]_i_1_n_7 }),
        .S(j_fu_92_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[28]_i_1_n_6 ),
        .Q(j_fu_92_reg[29]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[0]_i_2_n_5 ),
        .Q(j_fu_92_reg[2]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[28]_i_1_n_5 ),
        .Q(j_fu_92_reg[30]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[28]_i_1_n_4 ),
        .Q(j_fu_92_reg[31]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[0]_i_2_n_4 ),
        .Q(j_fu_92_reg[3]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[4]_i_1_n_7 ),
        .Q(j_fu_92_reg[4]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[4]_i_1 
       (.CI(\j_fu_92_reg[0]_i_2_n_0 ),
        .CO({\j_fu_92_reg[4]_i_1_n_0 ,\j_fu_92_reg[4]_i_1_n_1 ,\j_fu_92_reg[4]_i_1_n_2 ,\j_fu_92_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[4]_i_1_n_4 ,\j_fu_92_reg[4]_i_1_n_5 ,\j_fu_92_reg[4]_i_1_n_6 ,\j_fu_92_reg[4]_i_1_n_7 }),
        .S(j_fu_92_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[4]_i_1_n_6 ),
        .Q(j_fu_92_reg[5]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[4]_i_1_n_5 ),
        .Q(j_fu_92_reg[6]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[4]_i_1_n_4 ),
        .Q(j_fu_92_reg[7]),
        .R(j_fu_92));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[8]_i_1_n_7 ),
        .Q(j_fu_92_reg[8]),
        .R(j_fu_92));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_fu_92_reg[8]_i_1 
       (.CI(\j_fu_92_reg[4]_i_1_n_0 ),
        .CO({\j_fu_92_reg[8]_i_1_n_0 ,\j_fu_92_reg[8]_i_1_n_1 ,\j_fu_92_reg[8]_i_1_n_2 ,\j_fu_92_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_92_reg[8]_i_1_n_4 ,\j_fu_92_reg[8]_i_1_n_5 ,\j_fu_92_reg[8]_i_1_n_6 ,\j_fu_92_reg[8]_i_1_n_7 }),
        .S(j_fu_92_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_88),
        .D(\j_fu_92_reg[8]_i_1_n_6 ),
        .Q(j_fu_92_reg[9]),
        .R(j_fu_92));
  FDRE \last_blk_width_cast3_cast_reg_688_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(last_blk_width_read_reg_110),
        .Q(last_blk_width_cast3_cast_reg_688),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[0]),
        .Q(localbuffer_reg_769[0]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[1]),
        .Q(localbuffer_reg_769[1]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[2]),
        .Q(localbuffer_reg_769[2]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[3]),
        .Q(localbuffer_reg_769[3]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[4]),
        .Q(localbuffer_reg_769[4]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[5]),
        .Q(localbuffer_reg_769[5]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[6]),
        .Q(localbuffer_reg_769[6]),
        .R(1'b0));
  FDRE \localbuffer_reg_769_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[7]),
        .Q(localbuffer_reg_769[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \lshr_ln1074_reg_764[7]_i_1 
       (.I0(icmp_ln1074_reg_713),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[1]),
        .Q(lshr_ln1074_reg_764[1]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[2]),
        .Q(lshr_ln1074_reg_764[2]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[3]),
        .Q(lshr_ln1074_reg_764[3]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[4]),
        .Q(lshr_ln1074_reg_764[4]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[5]),
        .Q(lshr_ln1074_reg_764[5]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[6]),
        .Q(lshr_ln1074_reg_764[6]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  FDRE \lshr_ln1074_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(val_fu_96[7]),
        .Q(lshr_ln1074_reg_764[7]),
        .R(\lshr_ln1074_reg_764[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr[0]_i_2__1_n_0 ),
        .I1(mOutPtr),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \mOutPtr[0]_i_2__1 
       (.I0(push_1),
        .I1(icmp_ln1054_reg_693_pp0_iter2_reg),
        .I2(icmp_ln1065_reg_709),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(flow_control_loop_pipe_sequential_init_U_n_5),
        .I5(Q[3]),
        .O(\mOutPtr[0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[2]_i_2__3 
       (.I0(Q[3]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(icmp_ln1065_reg_709),
        .I4(icmp_ln1054_reg_693_pp0_iter2_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rem_fu_84[31]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(icmp_ln1054_reg_693),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\rem_fu_84[31]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__0_n_4 ),
        .Q(rem_fu_84[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__1_n_7 ),
        .Q(rem_fu_84[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__1_n_6 ),
        .Q(rem_fu_84[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__1_n_5 ),
        .Q(rem_fu_84[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__1_n_4 ),
        .Q(rem_fu_84[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__2_n_7 ),
        .Q(rem_fu_84[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[16] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__2_n_6 ),
        .Q(rem_fu_84[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[17] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__2_n_5 ),
        .Q(rem_fu_84[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[18] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__2_n_4 ),
        .Q(rem_fu_84[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[19] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__3_n_7 ),
        .Q(rem_fu_84[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[20] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__3_n_6 ),
        .Q(rem_fu_84[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[21] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__3_n_5 ),
        .Q(rem_fu_84[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[22] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__3_n_4 ),
        .Q(rem_fu_84[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[23] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__4_n_7 ),
        .Q(rem_fu_84[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[24] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__4_n_6 ),
        .Q(rem_fu_84[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[25] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__4_n_5 ),
        .Q(rem_fu_84[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[26] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__4_n_4 ),
        .Q(rem_fu_84[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[27] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__5_n_7 ),
        .Q(rem_fu_84[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[28] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__5_n_6 ),
        .Q(rem_fu_84[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[29] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__5_n_5 ),
        .Q(rem_fu_84[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[30] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__5_n_4 ),
        .Q(rem_fu_84[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[31] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__6_n_7 ),
        .Q(rem_fu_84[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry_n_7 ),
        .Q(rem_fu_84[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry_n_6 ),
        .Q(rem_fu_84[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry_n_5 ),
        .Q(rem_fu_84[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry_n_4 ),
        .Q(rem_fu_84[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__0_n_7 ),
        .Q(rem_fu_84[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__0_n_6 ),
        .Q(rem_fu_84[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \rem_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(\rem_fu_84[31]_i_2_n_0 ),
        .D(\_inferred__1/i___2_carry__0_n_5 ),
        .Q(rem_fu_84[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  LUT2 #(
    .INIT(4'h2)) 
    \shl_ln1071_reg_774[6]_i_1 
       (.I0(icmp_ln1071_reg_756),
        .I1(flow_control_loop_pipe_sequential_init_U_n_5),
        .O(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [0]),
        .Q(shl_ln1071_reg_774[0]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [1]),
        .Q(shl_ln1071_reg_774[1]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [2]),
        .Q(shl_ln1071_reg_774[2]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [3]),
        .Q(shl_ln1071_reg_774[3]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [4]),
        .Q(shl_ln1071_reg_774[4]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [5]),
        .Q(shl_ln1071_reg_774[5]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\val_fu_96_reg[7]_0 [6]),
        .Q(shl_ln1071_reg_774[6]),
        .R(\shl_ln1071_reg_774[6]_i_1_n_0 ));
  FDRE \shl_ln1071_reg_774_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shl_ln1071_reg_774_reg[7]_0 ),
        .Q(shl_ln1071_reg_774[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \val_fu_96[7]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(icmp_ln1065_reg_709),
        .I3(icmp_ln1054_reg_693_pp0_iter2_reg),
        .O(val_fu_96_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [0]),
        .Q(val_fu_96[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [1]),
        .Q(val_fu_96[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [2]),
        .Q(val_fu_96[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [3]),
        .Q(val_fu_96[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [4]),
        .Q(val_fu_96[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [5]),
        .Q(val_fu_96[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [6]),
        .Q(val_fu_96[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \val_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(val_fu_96_0),
        .D(\val_fu_96_reg[7]_0 [7]),
        .Q(val_fu_96[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2MatStream_2_s
   (AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
    icmp_ln1071_reg_756,
    ap_done_reg,
    \ap_CS_fsm_reg[3]_0 ,
    ap_done_reg_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    Q,
    empty_n_reg,
    \ap_CS_fsm_reg[3]_1 ,
    push_0,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
    \mOutPtr_reg[0] ,
    \ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ,
    ap_clk,
    out,
    buff0_reg,
    ap_rst_n_inv,
    ap_rst_n,
    push_1,
    \SRL_SIG_reg[1][0] ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
    \ap_CS_fsm_reg[0]_0 ,
    grp_Axi2Mat_fu_84_ap_ready,
    AxiStream2MatStream_2_U0_ap_start,
    ldata_empty_n,
    in_mat_data_full_n,
    cols_c_empty_n_1,
    rows_c_empty_n_0,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    mOutPtr,
    \last_blk_width_read_reg_110_reg[3]_0 ,
    \last_blk_width_read_reg_110_reg[3]_1 ,
    \last_blk_width_read_reg_110_reg[3]_2 ,
    \last_blk_width_read_reg_110_reg[3]_3 ,
    D,
    \shl_ln1071_reg_774_reg[7] );
  output AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  output icmp_ln1071_reg_756;
  output ap_done_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_done_reg_reg_0;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]Q;
  output empty_n_reg;
  output \ap_CS_fsm_reg[3]_1 ;
  output push_0;
  output ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  output \mOutPtr_reg[0] ;
  output [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  input ap_clk;
  input [31:0]out;
  input [31:0]buff0_reg;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push_1;
  input [2:0]\SRL_SIG_reg[1][0] ;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  input \ap_CS_fsm_reg[0]_0 ;
  input grp_Axi2Mat_fu_84_ap_ready;
  input AxiStream2MatStream_2_U0_ap_start;
  input ldata_empty_n;
  input in_mat_data_full_n;
  input cols_c_empty_n_1;
  input rows_c_empty_n_0;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input [0:0]mOutPtr;
  input \last_blk_width_read_reg_110_reg[3]_0 ;
  input \last_blk_width_read_reg_110_reg[3]_1 ;
  input \last_blk_width_read_reg_110_reg[3]_2 ;
  input \last_blk_width_read_reg_110_reg[3]_3 ;
  input [7:0]D;
  input [0:0]\shl_ln1071_reg_774_reg[7] ;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  wire [7:0]D;
  wire [0:0]Q;
  wire [2:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [7:0]\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  wire [31:0]bound_reg_122;
  wire [31:0]buff0_reg;
  wire [31:16]buff0_reg__1;
  wire [31:0]cols_bound_per_npc_read_reg_98;
  wire cols_c_empty_n_1;
  wire empty_n_reg;
  wire grp_Axi2Mat_fu_84_ap_ready;
  wire grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg;
  wire grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_1;
  wire grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_10;
  wire icmp_ln1071_reg_756;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire [3:3]last_blk_width_read_reg_110;
  wire \last_blk_width_read_reg_110[3]_i_1_n_0 ;
  wire \last_blk_width_read_reg_110_reg[3]_0 ;
  wire \last_blk_width_read_reg_110_reg[3]_1 ;
  wire \last_blk_width_read_reg_110_reg[3]_2 ;
  wire \last_blk_width_read_reg_110_reg[3]_3 ;
  wire ldata_empty_n;
  wire [0:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire mul_32s_32s_32_2_1_U38_n_17;
  wire mul_32s_32s_32_2_1_U38_n_18;
  wire mul_32s_32s_32_2_1_U38_n_19;
  wire mul_32s_32s_32_2_1_U38_n_20;
  wire mul_32s_32s_32_2_1_U38_n_21;
  wire mul_32s_32s_32_2_1_U38_n_22;
  wire mul_32s_32s_32_2_1_U38_n_23;
  wire mul_32s_32s_32_2_1_U38_n_24;
  wire mul_32s_32s_32_2_1_U38_n_25;
  wire mul_32s_32s_32_2_1_U38_n_26;
  wire mul_32s_32s_32_2_1_U38_n_27;
  wire mul_32s_32s_32_2_1_U38_n_28;
  wire mul_32s_32s_32_2_1_U38_n_29;
  wire mul_32s_32s_32_2_1_U38_n_30;
  wire mul_32s_32s_32_2_1_U38_n_31;
  wire mul_32s_32s_32_2_1_U38_n_32;
  wire [31:0]out;
  wire push_0;
  wire push_1;
  wire rows_c_empty_n_0;
  wire [0:0]\shl_ln1071_reg_774_reg[7] ;
  wire [3:3]sub3_reg_132;
  wire \sub3_reg_132[3]_i_1_n_0 ;
  wire [31:0]sub_fu_85_p2;
  wire sub_fu_85_p2_carry__0_i_1_n_0;
  wire sub_fu_85_p2_carry__0_i_2_n_0;
  wire sub_fu_85_p2_carry__0_i_3_n_0;
  wire sub_fu_85_p2_carry__0_i_4_n_0;
  wire sub_fu_85_p2_carry__0_n_0;
  wire sub_fu_85_p2_carry__0_n_1;
  wire sub_fu_85_p2_carry__0_n_2;
  wire sub_fu_85_p2_carry__0_n_3;
  wire sub_fu_85_p2_carry__1_i_1_n_0;
  wire sub_fu_85_p2_carry__1_i_2_n_0;
  wire sub_fu_85_p2_carry__1_i_3_n_0;
  wire sub_fu_85_p2_carry__1_i_4_n_0;
  wire sub_fu_85_p2_carry__1_n_0;
  wire sub_fu_85_p2_carry__1_n_1;
  wire sub_fu_85_p2_carry__1_n_2;
  wire sub_fu_85_p2_carry__1_n_3;
  wire sub_fu_85_p2_carry__2_i_1_n_0;
  wire sub_fu_85_p2_carry__2_i_2_n_0;
  wire sub_fu_85_p2_carry__2_i_3_n_0;
  wire sub_fu_85_p2_carry__2_i_4_n_0;
  wire sub_fu_85_p2_carry__2_n_0;
  wire sub_fu_85_p2_carry__2_n_1;
  wire sub_fu_85_p2_carry__2_n_2;
  wire sub_fu_85_p2_carry__2_n_3;
  wire sub_fu_85_p2_carry__3_i_1_n_0;
  wire sub_fu_85_p2_carry__3_i_2_n_0;
  wire sub_fu_85_p2_carry__3_i_3_n_0;
  wire sub_fu_85_p2_carry__3_i_4_n_0;
  wire sub_fu_85_p2_carry__3_n_0;
  wire sub_fu_85_p2_carry__3_n_1;
  wire sub_fu_85_p2_carry__3_n_2;
  wire sub_fu_85_p2_carry__3_n_3;
  wire sub_fu_85_p2_carry__4_i_1_n_0;
  wire sub_fu_85_p2_carry__4_i_2_n_0;
  wire sub_fu_85_p2_carry__4_i_3_n_0;
  wire sub_fu_85_p2_carry__4_i_4_n_0;
  wire sub_fu_85_p2_carry__4_n_0;
  wire sub_fu_85_p2_carry__4_n_1;
  wire sub_fu_85_p2_carry__4_n_2;
  wire sub_fu_85_p2_carry__4_n_3;
  wire sub_fu_85_p2_carry__5_i_1_n_0;
  wire sub_fu_85_p2_carry__5_i_2_n_0;
  wire sub_fu_85_p2_carry__5_i_3_n_0;
  wire sub_fu_85_p2_carry__5_i_4_n_0;
  wire sub_fu_85_p2_carry__5_n_0;
  wire sub_fu_85_p2_carry__5_n_1;
  wire sub_fu_85_p2_carry__5_n_2;
  wire sub_fu_85_p2_carry__5_n_3;
  wire sub_fu_85_p2_carry__6_i_1_n_0;
  wire sub_fu_85_p2_carry__6_i_2_n_0;
  wire sub_fu_85_p2_carry__6_i_3_n_0;
  wire sub_fu_85_p2_carry__6_n_2;
  wire sub_fu_85_p2_carry__6_n_3;
  wire sub_fu_85_p2_carry_i_1_n_0;
  wire sub_fu_85_p2_carry_i_2_n_0;
  wire sub_fu_85_p2_carry_i_3_n_0;
  wire sub_fu_85_p2_carry_i_4_n_0;
  wire sub_fu_85_p2_carry_n_0;
  wire sub_fu_85_p2_carry_n_1;
  wire sub_fu_85_p2_carry_n_2;
  wire sub_fu_85_p2_carry_n_3;
  wire [31:0]sub_reg_127;
  wire [3:2]NLW_sub_fu_85_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_fu_85_p2_carry__6_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_1),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE \bound_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_32),
        .Q(bound_reg_122[0]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_22),
        .Q(bound_reg_122[10]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_21),
        .Q(bound_reg_122[11]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_20),
        .Q(bound_reg_122[12]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_19),
        .Q(bound_reg_122[13]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_18),
        .Q(bound_reg_122[14]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_17),
        .Q(bound_reg_122[15]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[16]),
        .Q(bound_reg_122[16]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[17]),
        .Q(bound_reg_122[17]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[18]),
        .Q(bound_reg_122[18]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[19]),
        .Q(bound_reg_122[19]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_31),
        .Q(bound_reg_122[1]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[20]),
        .Q(bound_reg_122[20]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[21]),
        .Q(bound_reg_122[21]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[22]),
        .Q(bound_reg_122[22]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[23]),
        .Q(bound_reg_122[23]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[24]),
        .Q(bound_reg_122[24]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[25]),
        .Q(bound_reg_122[25]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[26]),
        .Q(bound_reg_122[26]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[27]),
        .Q(bound_reg_122[27]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[28]),
        .Q(bound_reg_122[28]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[29]),
        .Q(bound_reg_122[29]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_30),
        .Q(bound_reg_122[2]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[30]),
        .Q(bound_reg_122[30]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[31]),
        .Q(bound_reg_122[31]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_29),
        .Q(bound_reg_122[3]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_28),
        .Q(bound_reg_122[4]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_27),
        .Q(bound_reg_122[5]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_26),
        .Q(bound_reg_122[6]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_25),
        .Q(bound_reg_122[7]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_24),
        .Q(bound_reg_122[8]),
        .R(1'b0));
  FDRE \bound_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_23),
        .Q(bound_reg_122[9]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[0]),
        .Q(cols_bound_per_npc_read_reg_98[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[10] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[10]),
        .Q(cols_bound_per_npc_read_reg_98[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[11] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[11]),
        .Q(cols_bound_per_npc_read_reg_98[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[12] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[12]),
        .Q(cols_bound_per_npc_read_reg_98[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[13] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[13]),
        .Q(cols_bound_per_npc_read_reg_98[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[14] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[14]),
        .Q(cols_bound_per_npc_read_reg_98[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[15] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[15]),
        .Q(cols_bound_per_npc_read_reg_98[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[16] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[16]),
        .Q(cols_bound_per_npc_read_reg_98[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[17] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[17]),
        .Q(cols_bound_per_npc_read_reg_98[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[18] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[18]),
        .Q(cols_bound_per_npc_read_reg_98[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[19] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[19]),
        .Q(cols_bound_per_npc_read_reg_98[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[1] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[1]),
        .Q(cols_bound_per_npc_read_reg_98[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[20] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[20]),
        .Q(cols_bound_per_npc_read_reg_98[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[21] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[21]),
        .Q(cols_bound_per_npc_read_reg_98[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[22] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[22]),
        .Q(cols_bound_per_npc_read_reg_98[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[23] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[23]),
        .Q(cols_bound_per_npc_read_reg_98[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[24] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[24]),
        .Q(cols_bound_per_npc_read_reg_98[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[25] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[25]),
        .Q(cols_bound_per_npc_read_reg_98[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[26] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[26]),
        .Q(cols_bound_per_npc_read_reg_98[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[27] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[27]),
        .Q(cols_bound_per_npc_read_reg_98[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[28] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[28]),
        .Q(cols_bound_per_npc_read_reg_98[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[29] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[29]),
        .Q(cols_bound_per_npc_read_reg_98[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[2] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[2]),
        .Q(cols_bound_per_npc_read_reg_98[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[30] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[30]),
        .Q(cols_bound_per_npc_read_reg_98[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[31] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[31]),
        .Q(cols_bound_per_npc_read_reg_98[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[3] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[3]),
        .Q(cols_bound_per_npc_read_reg_98[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[4] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[4]),
        .Q(cols_bound_per_npc_read_reg_98[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[5] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[5]),
        .Q(cols_bound_per_npc_read_reg_98[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[6] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[6]),
        .Q(cols_bound_per_npc_read_reg_98[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[7] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[7]),
        .Q(cols_bound_per_npc_read_reg_98[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[8] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[8]),
        .Q(cols_bound_per_npc_read_reg_98[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_98_reg[9] 
       (.C(ap_clk),
        .CE(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .D(out[9]),
        .Q(cols_bound_per_npc_read_reg_98[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .AxiStream2MatStream_2_U0_ap_start(AxiStream2MatStream_2_U0_ap_start),
        .D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_10),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_1),
        .ap_done_reg_reg_0(ap_done_reg_reg_0),
        .\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7]_0 (\ap_phi_reg_pp0_iter5_localbuffer_1_reg_155_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0(ap_done_reg),
        .\bLast_width_reg_697_reg[0]_0 (sub_reg_127),
        .empty_n_reg(empty_n_reg),
        .grp_Axi2Mat_fu_84_ap_ready(grp_Axi2Mat_fu_84_ap_ready),
        .grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .\icmp_ln1054_reg_693_reg[0]_0 (bound_reg_122),
        .icmp_ln1071_reg_756(icmp_ln1071_reg_756),
        .\icmp_ln1084_reg_705_reg[0]__0_0 (cols_bound_per_npc_read_reg_98),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .in_mat_data_full_n(in_mat_data_full_n),
        .in_mat_rows_c_full_n(in_mat_rows_c_full_n),
        .last_blk_width_read_reg_110(last_blk_width_read_reg_110),
        .ldata_empty_n(ldata_empty_n),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .push_0(push_0),
        .push_1(push_1),
        .\shl_ln1071_reg_774_reg[7]_0 (\shl_ln1071_reg_774_reg[7] ),
        .sub3_reg_132(sub3_reg_132),
        .\val_fu_96_reg[7]_0 (D));
  FDRE #(
    .INIT(1'b0)) 
    grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_n_10),
        .Q(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \last_blk_width_read_reg_110[3]_i_1 
       (.I0(\last_blk_width_read_reg_110_reg[3]_0 ),
        .I1(\last_blk_width_read_reg_110_reg[3]_1 ),
        .I2(\last_blk_width_read_reg_110_reg[3]_2 ),
        .I3(\last_blk_width_read_reg_110_reg[3]_3 ),
        .I4(ap_CS_fsm_state2),
        .I5(last_blk_width_read_reg_110),
        .O(\last_blk_width_read_reg_110[3]_i_1_n_0 ));
  FDRE \last_blk_width_read_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_blk_width_read_reg_110[3]_i_1_n_0 ),
        .Q(last_blk_width_read_reg_110),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U38
       (.AxiStream2MatStream_2_U0_ap_start(AxiStream2MatStream_2_U0_ap_start),
        .D({buff0_reg__1,mul_32s_32s_32_2_1_U38_n_17,mul_32s_32s_32_2_1_U38_n_18,mul_32s_32s_32_2_1_U38_n_19,mul_32s_32s_32_2_1_U38_n_20,mul_32s_32s_32_2_1_U38_n_21,mul_32s_32s_32_2_1_U38_n_22,mul_32s_32s_32_2_1_U38_n_23,mul_32s_32s_32_2_1_U38_n_24,mul_32s_32s_32_2_1_U38_n_25,mul_32s_32s_32_2_1_U38_n_26,mul_32s_32s_32_2_1_U38_n_27,mul_32s_32s_32_2_1_U38_n_28,mul_32s_32s_32_2_1_U38_n_29,mul_32s_32s_32_2_1_U38_n_30,mul_32s_32s_32_2_1_U38_n_31,mul_32s_32s_32_2_1_U38_n_32}),
        .E(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .buff0_reg_0(buff0_reg),
        .cols_c_empty_n_1(cols_c_empty_n_1),
        .out(out),
        .rows_c_empty_n_0(rows_c_empty_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub3_reg_132[3]_i_1 
       (.I0(last_blk_width_read_reg_110),
        .O(\sub3_reg_132[3]_i_1_n_0 ));
  FDRE \sub3_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sub3_reg_132[3]_i_1_n_0 ),
        .Q(sub3_reg_132),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry
       (.CI(1'b0),
        .CO({sub_fu_85_p2_carry_n_0,sub_fu_85_p2_carry_n_1,sub_fu_85_p2_carry_n_2,sub_fu_85_p2_carry_n_3}),
        .CYINIT(cols_bound_per_npc_read_reg_98[0]),
        .DI(cols_bound_per_npc_read_reg_98[4:1]),
        .O(sub_fu_85_p2[4:1]),
        .S({sub_fu_85_p2_carry_i_1_n_0,sub_fu_85_p2_carry_i_2_n_0,sub_fu_85_p2_carry_i_3_n_0,sub_fu_85_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__0
       (.CI(sub_fu_85_p2_carry_n_0),
        .CO({sub_fu_85_p2_carry__0_n_0,sub_fu_85_p2_carry__0_n_1,sub_fu_85_p2_carry__0_n_2,sub_fu_85_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_98[8:5]),
        .O(sub_fu_85_p2[8:5]),
        .S({sub_fu_85_p2_carry__0_i_1_n_0,sub_fu_85_p2_carry__0_i_2_n_0,sub_fu_85_p2_carry__0_i_3_n_0,sub_fu_85_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_98[8]),
        .O(sub_fu_85_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_98[7]),
        .O(sub_fu_85_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_98[6]),
        .O(sub_fu_85_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_98[5]),
        .O(sub_fu_85_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__1
       (.CI(sub_fu_85_p2_carry__0_n_0),
        .CO({sub_fu_85_p2_carry__1_n_0,sub_fu_85_p2_carry__1_n_1,sub_fu_85_p2_carry__1_n_2,sub_fu_85_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_98[12:9]),
        .O(sub_fu_85_p2[12:9]),
        .S({sub_fu_85_p2_carry__1_i_1_n_0,sub_fu_85_p2_carry__1_i_2_n_0,sub_fu_85_p2_carry__1_i_3_n_0,sub_fu_85_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_98[12]),
        .O(sub_fu_85_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_98[11]),
        .O(sub_fu_85_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_98[10]),
        .O(sub_fu_85_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_98[9]),
        .O(sub_fu_85_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__2
       (.CI(sub_fu_85_p2_carry__1_n_0),
        .CO({sub_fu_85_p2_carry__2_n_0,sub_fu_85_p2_carry__2_n_1,sub_fu_85_p2_carry__2_n_2,sub_fu_85_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_98[16:13]),
        .O(sub_fu_85_p2[16:13]),
        .S({sub_fu_85_p2_carry__2_i_1_n_0,sub_fu_85_p2_carry__2_i_2_n_0,sub_fu_85_p2_carry__2_i_3_n_0,sub_fu_85_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_98[16]),
        .O(sub_fu_85_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_98[15]),
        .O(sub_fu_85_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_98[14]),
        .O(sub_fu_85_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_98[13]),
        .O(sub_fu_85_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__3
       (.CI(sub_fu_85_p2_carry__2_n_0),
        .CO({sub_fu_85_p2_carry__3_n_0,sub_fu_85_p2_carry__3_n_1,sub_fu_85_p2_carry__3_n_2,sub_fu_85_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_98[20:17]),
        .O(sub_fu_85_p2[20:17]),
        .S({sub_fu_85_p2_carry__3_i_1_n_0,sub_fu_85_p2_carry__3_i_2_n_0,sub_fu_85_p2_carry__3_i_3_n_0,sub_fu_85_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_98[20]),
        .O(sub_fu_85_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_98[19]),
        .O(sub_fu_85_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_98[18]),
        .O(sub_fu_85_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_98[17]),
        .O(sub_fu_85_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__4
       (.CI(sub_fu_85_p2_carry__3_n_0),
        .CO({sub_fu_85_p2_carry__4_n_0,sub_fu_85_p2_carry__4_n_1,sub_fu_85_p2_carry__4_n_2,sub_fu_85_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_98[24:21]),
        .O(sub_fu_85_p2[24:21]),
        .S({sub_fu_85_p2_carry__4_i_1_n_0,sub_fu_85_p2_carry__4_i_2_n_0,sub_fu_85_p2_carry__4_i_3_n_0,sub_fu_85_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_98[24]),
        .O(sub_fu_85_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_98[23]),
        .O(sub_fu_85_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_98[22]),
        .O(sub_fu_85_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_98[21]),
        .O(sub_fu_85_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__5
       (.CI(sub_fu_85_p2_carry__4_n_0),
        .CO({sub_fu_85_p2_carry__5_n_0,sub_fu_85_p2_carry__5_n_1,sub_fu_85_p2_carry__5_n_2,sub_fu_85_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_98[28:25]),
        .O(sub_fu_85_p2[28:25]),
        .S({sub_fu_85_p2_carry__5_i_1_n_0,sub_fu_85_p2_carry__5_i_2_n_0,sub_fu_85_p2_carry__5_i_3_n_0,sub_fu_85_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_98[28]),
        .O(sub_fu_85_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_98[27]),
        .O(sub_fu_85_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_98[26]),
        .O(sub_fu_85_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_98[25]),
        .O(sub_fu_85_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_fu_85_p2_carry__6
       (.CI(sub_fu_85_p2_carry__5_n_0),
        .CO({NLW_sub_fu_85_p2_carry__6_CO_UNCONNECTED[3:2],sub_fu_85_p2_carry__6_n_2,sub_fu_85_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_98[30:29]}),
        .O({NLW_sub_fu_85_p2_carry__6_O_UNCONNECTED[3],sub_fu_85_p2[31:29]}),
        .S({1'b0,sub_fu_85_p2_carry__6_i_1_n_0,sub_fu_85_p2_carry__6_i_2_n_0,sub_fu_85_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_98[31]),
        .O(sub_fu_85_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_98[30]),
        .O(sub_fu_85_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_98[29]),
        .O(sub_fu_85_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_98[4]),
        .O(sub_fu_85_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_98[3]),
        .O(sub_fu_85_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_98[2]),
        .O(sub_fu_85_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_fu_85_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_98[1]),
        .O(sub_fu_85_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_127[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_98[0]),
        .O(sub_fu_85_p2[0]));
  FDRE \sub_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[0]),
        .Q(sub_reg_127[0]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[10]),
        .Q(sub_reg_127[10]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[11]),
        .Q(sub_reg_127[11]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[12]),
        .Q(sub_reg_127[12]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[13]),
        .Q(sub_reg_127[13]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[14]),
        .Q(sub_reg_127[14]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[15]),
        .Q(sub_reg_127[15]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[16]),
        .Q(sub_reg_127[16]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[17]),
        .Q(sub_reg_127[17]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[18]),
        .Q(sub_reg_127[18]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[19]),
        .Q(sub_reg_127[19]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[1]),
        .Q(sub_reg_127[1]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[20]),
        .Q(sub_reg_127[20]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[21]),
        .Q(sub_reg_127[21]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[22]),
        .Q(sub_reg_127[22]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[23]),
        .Q(sub_reg_127[23]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[24]),
        .Q(sub_reg_127[24]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[25]),
        .Q(sub_reg_127[25]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[26]),
        .Q(sub_reg_127[26]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[27]),
        .Q(sub_reg_127[27]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[28]),
        .Q(sub_reg_127[28]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[29]),
        .Q(sub_reg_127[29]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[2]),
        .Q(sub_reg_127[2]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[30]),
        .Q(sub_reg_127[30]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[31]),
        .Q(sub_reg_127[31]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[3]),
        .Q(sub_reg_127[3]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[4]),
        .Q(sub_reg_127[4]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[5]),
        .Q(sub_reg_127[5]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[6]),
        .Q(sub_reg_127[6]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[7]),
        .Q(sub_reg_127[7]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[8]),
        .Q(sub_reg_127[8]),
        .R(1'b0));
  FDRE \sub_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_fu_85_p2[9]),
        .Q(sub_reg_127[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_entry1_proc
   (ap_done_reg,
    in,
    ap_done_reg_reg_0,
    D,
    ap_done_reg_reg_1,
    E,
    ap_done_reg_reg_2,
    ap_sync_channel_write_out_mat_rows_channel,
    ap_sync_channel_write_out_mat_cols_channel,
    ap_sync_channel_write_in_mat_cols_c10_channel,
    ap_done_reg_reg_3,
    ap_clk,
    Q,
    Block_entry1_proc_U0_ap_start,
    \ap_return_1_preg_reg[31]_0 ,
    ap_sync_reg_channel_write_in_mat_rows_c9_channel,
    in_mat_rows_c9_channel_full_n,
    ap_sync_reg_channel_write_in_mat_cols_c10_channel,
    in_mat_cols_c10_channel_full_n,
    out_mat_rows_channel_full_n,
    ap_sync_reg_channel_write_out_mat_rows_channel_reg,
    out_mat_cols_channel_full_n,
    ap_sync_reg_channel_write_out_mat_cols_channel,
    ap_rst_n_inv);
  output ap_done_reg;
  output [15:0]in;
  output [31:0]ap_done_reg_reg_0;
  output [31:0]D;
  output [31:0]ap_done_reg_reg_1;
  output [0:0]E;
  output [0:0]ap_done_reg_reg_2;
  output ap_sync_channel_write_out_mat_rows_channel;
  output ap_sync_channel_write_out_mat_cols_channel;
  output ap_sync_channel_write_in_mat_cols_c10_channel;
  input ap_done_reg_reg_3;
  input ap_clk;
  input [31:0]Q;
  input Block_entry1_proc_U0_ap_start;
  input [31:0]\ap_return_1_preg_reg[31]_0 ;
  input ap_sync_reg_channel_write_in_mat_rows_c9_channel;
  input in_mat_rows_c9_channel_full_n;
  input ap_sync_reg_channel_write_in_mat_cols_c10_channel;
  input in_mat_cols_c10_channel_full_n;
  input out_mat_rows_channel_full_n;
  input ap_sync_reg_channel_write_out_mat_rows_channel_reg;
  input out_mat_cols_channel_full_n;
  input ap_sync_reg_channel_write_out_mat_cols_channel;
  input ap_rst_n_inv;

  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire [31:0]ap_done_reg_reg_0;
  wire [31:0]ap_done_reg_reg_1;
  wire [0:0]ap_done_reg_reg_2;
  wire ap_done_reg_reg_3;
  wire [15:0]ap_return_0_preg;
  wire [31:0]ap_return_1_preg;
  wire [31:0]\ap_return_1_preg_reg[31]_0 ;
  wire [31:0]ap_return_2_preg;
  wire [31:0]ap_return_3_preg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_cols_c10_channel;
  wire ap_sync_channel_write_out_mat_cols_channel;
  wire ap_sync_channel_write_out_mat_rows_channel;
  wire ap_sync_reg_channel_write_in_mat_cols_c10_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c9_channel;
  wire ap_sync_reg_channel_write_out_mat_cols_channel;
  wire ap_sync_reg_channel_write_out_mat_rows_channel_reg;
  wire [15:0]in;
  wire in_mat_cols_c10_channel_full_n;
  wire in_mat_rows_c9_channel_full_n;
  wire out_mat_cols_channel_full_n;
  wire out_mat_rows_channel_full_n;

  LUT4 #(
    .INIT(16'h0E00)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I3(in_mat_rows_c9_channel_full_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .I3(in_mat_cols_c10_channel_full_n),
        .O(ap_done_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_3),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[16]),
        .O(ap_done_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[17]),
        .O(ap_done_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[18]),
        .O(ap_done_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[19]),
        .O(ap_done_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[20]),
        .O(ap_done_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[21]),
        .O(ap_done_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[22]),
        .O(ap_done_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[23]),
        .O(ap_done_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[24]),
        .O(ap_done_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[25]),
        .O(ap_done_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[26]),
        .O(ap_done_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[27]),
        .O(ap_done_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[28]),
        .O(ap_done_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[29]),
        .O(ap_done_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[30]),
        .O(ap_done_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[31]),
        .O(ap_done_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[29]),
        .Q(ap_return_1_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[30]),
        .Q(ap_return_1_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[31]),
        .Q(ap_return_1_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(ap_return_2_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(ap_return_2_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(ap_return_2_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(ap_return_2_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(ap_return_2_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(ap_return_2_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(ap_return_2_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(ap_return_2_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(ap_return_2_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(ap_return_2_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(ap_return_2_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(ap_return_2_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(ap_return_2_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(ap_return_2_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(ap_return_2_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(ap_return_2_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_return_3_preg[0]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [0]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_return_3_preg[10]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [10]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_return_3_preg[11]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [11]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_return_3_preg[12]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [12]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_return_3_preg[13]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [13]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_return_3_preg[14]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [14]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_return_3_preg[15]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [15]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[16]_i_1 
       (.I0(ap_return_3_preg[16]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [16]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[17]_i_1 
       (.I0(ap_return_3_preg[17]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [17]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[18]_i_1 
       (.I0(ap_return_3_preg[18]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [18]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[19]_i_1 
       (.I0(ap_return_3_preg[19]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [19]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_return_3_preg[1]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[20]_i_1 
       (.I0(ap_return_3_preg[20]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [20]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[21]_i_1 
       (.I0(ap_return_3_preg[21]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [21]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[22]_i_1 
       (.I0(ap_return_3_preg[22]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [22]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[23]_i_1 
       (.I0(ap_return_3_preg[23]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [23]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[24]_i_1 
       (.I0(ap_return_3_preg[24]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [24]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[24]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[25]_i_1 
       (.I0(ap_return_3_preg[25]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [25]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[26]_i_1 
       (.I0(ap_return_3_preg[26]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [26]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[27]_i_1 
       (.I0(ap_return_3_preg[27]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [27]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[28]_i_1 
       (.I0(ap_return_3_preg[28]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [28]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[28]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[29]_i_1 
       (.I0(ap_return_3_preg[29]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [29]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_return_3_preg[2]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [2]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_3_preg[30]),
        .O(ap_done_reg_reg_1[30]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_3_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_3_preg[31]),
        .O(ap_done_reg_reg_1[31]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_return_3_preg[3]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [3]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_return_3_preg[4]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [4]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_return_3_preg[5]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [5]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_return_3_preg[6]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [6]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_return_3_preg[7]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [7]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_return_3_preg[8]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [8]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAE2)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_return_3_preg[9]),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(\ap_return_1_preg_reg[31]_0 [9]),
        .I3(ap_done_reg),
        .O(ap_done_reg_reg_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[16]),
        .Q(ap_return_3_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[17]),
        .Q(ap_return_3_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[18]),
        .Q(ap_return_3_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[19]),
        .Q(ap_return_3_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[20]),
        .Q(ap_return_3_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[21]),
        .Q(ap_return_3_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[22]),
        .Q(ap_return_3_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[23]),
        .Q(ap_return_3_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[24]),
        .Q(ap_return_3_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[25]),
        .Q(ap_return_3_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[26]),
        .Q(ap_return_3_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[27]),
        .Q(ap_return_3_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[28]),
        .Q(ap_return_3_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[29]),
        .Q(ap_return_3_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[30]),
        .Q(ap_return_3_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[31]),
        .Q(ap_return_3_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1[9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_in_mat_cols_c10_channel_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(in_mat_cols_c10_channel_full_n),
        .I3(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .O(ap_sync_channel_write_in_mat_cols_c10_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_out_mat_cols_channel_i_2
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(out_mat_cols_channel_full_n),
        .I3(ap_sync_reg_channel_write_out_mat_cols_channel),
        .O(ap_sync_channel_write_out_mat_cols_channel));
  LUT4 #(
    .INIT(16'hFFE0)) 
    ap_sync_reg_channel_write_out_mat_rows_channel_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(out_mat_rows_channel_full_n),
        .I3(ap_sync_reg_channel_write_out_mat_rows_channel_reg),
        .O(ap_sync_channel_write_out_mat_rows_channel));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Mat2Axi
   (\icmp_ln1301_reg_437_reg[0] ,
    icmp_ln1315_reg_446,
    E,
    mOutPtr18_out,
    full_n_reg,
    push,
    Q,
    \ap_CS_fsm_reg[2] ,
    we,
    dout_vld_reg,
    empty_n_reg,
    \mOutPtr_reg[0] ,
    mOutPtr16_out,
    mOutPtr0__0,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
    D,
    full_n_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    m_axi_gmem2_WDATA,
    ap_clk,
    p_read,
    in,
    ap_rst_n_inv,
    pop,
    gmem2_AWREADY,
    grp_Mat2Axi_fu_62_ap_start_reg_reg,
    gmem2_WREADY,
    mem_reg,
    gmem2_BVALID,
    dout_vld_reg_0,
    \mOutPtr_reg[0]_0 ,
    push_0,
    out_mat_data_empty_n,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_rst_n,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
    out_mat_rows_channel_empty_n,
    out_mat_cols_channel_empty_n,
    img_out_c_empty_n,
    bound_reg_169_reg,
    \dout_1_reg_93_reg[63] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] );
  output \icmp_ln1301_reg_437_reg[0] ;
  output icmp_ln1315_reg_446;
  output [0:0]E;
  output mOutPtr18_out;
  output full_n_reg;
  output push;
  output [1:0]Q;
  output \ap_CS_fsm_reg[2] ;
  output we;
  output dout_vld_reg;
  output empty_n_reg;
  output \mOutPtr_reg[0] ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0;
  output [1:0]D;
  output [85:0]full_n_reg_0;
  output \ap_CS_fsm_reg[2]_0 ;
  output [7:0]m_axi_gmem2_WDATA;
  input ap_clk;
  input [15:0]p_read;
  input [31:0]in;
  input ap_rst_n_inv;
  input pop;
  input gmem2_AWREADY;
  input [2:0]grp_Mat2Axi_fu_62_ap_start_reg_reg;
  input gmem2_WREADY;
  input mem_reg;
  input gmem2_BVALID;
  input dout_vld_reg_0;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push_0;
  input out_mat_data_empty_n;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_done;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1;
  input out_mat_rows_channel_empty_n;
  input out_mat_cols_channel_empty_n;
  input img_out_c_empty_n;
  input [15:0]bound_reg_169_reg;
  input [63:0]\dout_1_reg_93_reg[63] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;

  wire AxiStream2Axi_U0_ap_start;
  wire AxiStream2Axi_U0_dout_read;
  wire AxiStream2Axi_U0_n_100;
  wire AxiStream2Axi_U0_n_11;
  wire AxiStream2Axi_U0_n_18;
  wire AxiStream2Axi_U0_n_19;
  wire AxiStream2Axi_U0_n_85;
  wire AxiStream2Axi_U0_n_86;
  wire AxiStream2Axi_U0_n_87;
  wire AxiStream2Axi_U0_n_88;
  wire AxiStream2Axi_U0_n_89;
  wire AxiStream2Axi_U0_n_90;
  wire AxiStream2Axi_U0_n_91;
  wire AxiStream2Axi_U0_n_92;
  wire AxiStream2Axi_U0_n_93;
  wire AxiStream2Axi_U0_n_94;
  wire AxiStream2Axi_U0_n_95;
  wire AxiStream2Axi_U0_n_96;
  wire AxiStream2Axi_U0_n_97;
  wire AxiStream2Axi_U0_n_98;
  wire AxiStream2Axi_U0_n_99;
  wire [1:0]D;
  wire [0:0]E;
  wire Mat2AxiStream_U0_n_17;
  wire Mat2Axi_Block_entry24_proc_U0_ap_start;
  wire [7:0]\MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ldata_din ;
  wire [1:0]Q;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_ready;
  wire addrbound_U0_n_26;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_3;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  wire [21:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_reg_addrbound_U0_ap_ready;
  wire ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1;
  wire axibound_U_n_1;
  wire axibound_U_n_24;
  wire axibound_U_n_25;
  wire axibound_U_n_26;
  wire axibound_U_n_27;
  wire axibound_U_n_28;
  wire axibound_U_n_29;
  wire axibound_U_n_30;
  wire axibound_U_n_31;
  wire axibound_U_n_32;
  wire axibound_U_n_33;
  wire axibound_U_n_34;
  wire axibound_U_n_35;
  wire axibound_U_n_36;
  wire axibound_U_n_37;
  wire axibound_U_n_38;
  wire axibound_U_n_39;
  wire axibound_U_n_40;
  wire axibound_U_n_41;
  wire axibound_U_n_42;
  wire axibound_U_n_43;
  wire axibound_U_n_44;
  wire axibound_U_n_45;
  wire [15:0]bound_reg_169_reg;
  wire [21:0]din;
  wire [63:0]\dout_1_reg_93_reg[63] ;
  wire dout_c_U_n_2;
  wire [63:0]dout_c_dout;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;
  wire [85:0]full_n_reg_0;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/ap_enable_reg_pp0_iter1 ;
  wire \grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  wire grp_Mat2Axi_fu_62_ap_ready;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire [2:0]grp_Mat2Axi_fu_62_ap_start_reg_reg;
  wire \icmp_ln1301_reg_437_reg[0] ;
  wire icmp_ln1315_reg_446;
  wire img_out_c_empty_n;
  wire [31:0]in;
  wire ldata_U_n_2;
  wire ldata_U_n_3;
  wire ldata_U_n_4;
  wire ldata_U_n_5;
  wire ldata_U_n_6;
  wire ldata_U_n_7;
  wire ldata_U_n_8;
  wire ldata_U_n_9;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [7:0]m_axi_gmem2_WDATA;
  wire mem_reg;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_channel_empty_n;
  wire p_channel_U_n_10;
  wire p_channel_U_n_11;
  wire p_channel_U_n_12;
  wire p_channel_U_n_13;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_2;
  wire p_channel_U_n_20;
  wire p_channel_U_n_21;
  wire p_channel_U_n_22;
  wire p_channel_U_n_23;
  wire p_channel_U_n_24;
  wire p_channel_U_n_25;
  wire p_channel_U_n_26;
  wire p_channel_U_n_27;
  wire p_channel_U_n_28;
  wire p_channel_U_n_29;
  wire p_channel_U_n_3;
  wire p_channel_U_n_30;
  wire p_channel_U_n_31;
  wire p_channel_U_n_32;
  wire p_channel_U_n_33;
  wire p_channel_U_n_34;
  wire p_channel_U_n_35;
  wire p_channel_U_n_36;
  wire p_channel_U_n_37;
  wire p_channel_U_n_38;
  wire p_channel_U_n_39;
  wire p_channel_U_n_4;
  wire p_channel_U_n_40;
  wire p_channel_U_n_41;
  wire p_channel_U_n_42;
  wire p_channel_U_n_43;
  wire p_channel_U_n_44;
  wire p_channel_U_n_45;
  wire p_channel_U_n_46;
  wire p_channel_U_n_5;
  wire p_channel_U_n_6;
  wire p_channel_U_n_7;
  wire p_channel_U_n_8;
  wire p_channel_U_n_9;
  wire [15:0]p_read;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_AxiStream2Axi AxiStream2Axi_U0
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .AxiStream2Axi_U0_dout_read(AxiStream2Axi_U0_dout_read),
        .D(D),
        .Q({Q[1],ap_CS_fsm_state4,Q[0]}),
        .S({axibound_U_n_24,axibound_U_n_25,axibound_U_n_26,axibound_U_n_27}),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3]_0 (AxiStream2Axi_U0_n_19),
        .\ap_CS_fsm_reg[8]_0 (AxiStream2Axi_U0_n_18),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/ap_enable_reg_pp0_iter1 ),
        .ap_loop_init_int(\grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_done(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg_0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .\dout_1_reg_93_reg[63]_0 (full_n_reg_0[63:0]),
        .dout_c_empty_n(dout_c_empty_n),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(grp_Mat2Axi_fu_62_ap_start_reg_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(AxiStream2Axi_U0_n_11),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg(full_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg),
        .grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg_0(AxiStream2Axi_U0_n_100),
        .grp_Mat2Axi_fu_62_ap_ready(grp_Mat2Axi_fu_62_ap_ready),
        .\i_fu_58_reg[0] ({axibound_U_n_28,axibound_U_n_29,axibound_U_n_30,axibound_U_n_31}),
        .\i_fu_58_reg[11] (AxiStream2Axi_U0_n_96),
        .\i_fu_58_reg[14] (AxiStream2Axi_U0_n_97),
        .\i_fu_58_reg[17] (AxiStream2Axi_U0_n_98),
        .\i_fu_58_reg[20] (AxiStream2Axi_U0_n_99),
        .\i_fu_58_reg[21] ({AxiStream2Axi_U0_n_86,AxiStream2Axi_U0_n_87,AxiStream2Axi_U0_n_88,AxiStream2Axi_U0_n_89,AxiStream2Axi_U0_n_90,AxiStream2Axi_U0_n_91,AxiStream2Axi_U0_n_92,AxiStream2Axi_U0_n_93}),
        .\i_fu_58_reg[2] (AxiStream2Axi_U0_n_85),
        .\i_fu_58_reg[5] (AxiStream2Axi_U0_n_94),
        .\i_fu_58_reg[8] (AxiStream2Axi_U0_n_95),
        .icmp_ln1379_fu_96_p2_carry__0_i_2(axibound_U_n_32),
        .icmp_ln1379_fu_96_p2_carry__0_i_2_0(axibound_U_n_33),
        .icmp_ln1379_fu_96_p2_carry__0_i_3(axibound_U_n_34),
        .icmp_ln1379_fu_96_p2_carry__0_i_3_0(axibound_U_n_35),
        .icmp_ln1379_fu_96_p2_carry__0_i_4(axibound_U_n_36),
        .icmp_ln1379_fu_96_p2_carry__0_i_4_0(axibound_U_n_37),
        .icmp_ln1379_fu_96_p2_carry_i_1(axibound_U_n_38),
        .icmp_ln1379_fu_96_p2_carry_i_1_0(axibound_U_n_39),
        .icmp_ln1379_fu_96_p2_carry_i_2(axibound_U_n_40),
        .icmp_ln1379_fu_96_p2_carry_i_2_0(axibound_U_n_41),
        .icmp_ln1379_fu_96_p2_carry_i_3(axibound_U_n_42),
        .icmp_ln1379_fu_96_p2_carry_i_3_0(axibound_U_n_43),
        .icmp_ln1379_fu_96_p2_carry_i_4(axibound_U_n_44),
        .icmp_ln1379_fu_96_p2_carry_i_4_0(axibound_U_n_45),
        .img_out_c_empty_n(img_out_c_empty_n),
        .ldata_empty_n(ldata_empty_n),
        .\ldata_read_reg_135_reg[7] ({ldata_U_n_2,ldata_U_n_3,ldata_U_n_4,ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9}),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .mem_reg(mem_reg),
        .out(dout_c_dout),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .pop(pop),
        .push(push),
        .we(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Mat2AxiStream Mat2AxiStream_U0
       (.D(\MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ldata_din ),
        .Q(addrbound_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(Mat2AxiStream_U0_n_17),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .ap_sync_reg_addrbound_U0_ap_ready(ap_sync_reg_addrbound_U0_ap_ready),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .bound_reg_169_reg(bound_reg_169_reg),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_62_ap_ready(grp_Mat2Axi_fu_62_ap_ready),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .grp_Mat2Axi_fu_62_ap_start_reg_reg(grp_Mat2Axi_fu_62_ap_start_reg_reg[2:1]),
        .grp_Mat2Axi_fu_62_ap_start_reg_reg_0(ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0),
        .\icmp_ln1301_reg_437_reg[0] (\icmp_ln1301_reg_437_reg[0] ),
        .icmp_ln1315_reg_446(icmp_ln1315_reg_446),
        .in(in),
        .ldata_full_n(ldata_full_n),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .push(push_1),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Mat2Axi_Block_entry24_proc Mat2Axi_Block_entry24_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(axibound_U_n_1),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_25),
        .\ap_return_preg_reg[10]_0 (p_channel_U_n_35),
        .\ap_return_preg_reg[11]_0 (p_channel_U_n_36),
        .\ap_return_preg_reg[12]_0 (p_channel_U_n_37),
        .\ap_return_preg_reg[13]_0 (p_channel_U_n_38),
        .\ap_return_preg_reg[14]_0 (p_channel_U_n_39),
        .\ap_return_preg_reg[15]_0 (p_channel_U_n_40),
        .\ap_return_preg_reg[16]_0 (p_channel_U_n_41),
        .\ap_return_preg_reg[17]_0 (p_channel_U_n_42),
        .\ap_return_preg_reg[18]_0 (p_channel_U_n_43),
        .\ap_return_preg_reg[19]_0 (p_channel_U_n_44),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_26),
        .\ap_return_preg_reg[20]_0 (p_channel_U_n_45),
        .\ap_return_preg_reg[21]_0 (p_channel_U_n_24),
        .\ap_return_preg_reg[21]_1 (p_channel_U_n_46),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_27),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_28),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_29),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_30),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_31),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_32),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_33),
        .\ap_return_preg_reg[9]_0 (p_channel_U_n_34),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_addrbound addrbound_U0
       (.D(din),
        .E(E),
        .Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .\ap_CS_fsm_reg[2]_0 (addrbound_U0_n_26),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_addrbound_U0_ap_ready(ap_sync_reg_addrbound_U0_ap_ready),
        .buff0_reg(grp_Mat2Axi_fu_62_ap_start_reg_reg[0]),
        .grp_Mat2Axi_fu_62_ap_ready(grp_Mat2Axi_fu_62_ap_ready),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .img_out_c_empty_n(img_out_c_empty_n),
        .in(in[15:0]),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .p_read(p_read),
        .push(push_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Mat2AxiStream_U0_n_17),
        .Q(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_addrbound_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(addrbound_U0_n_26),
        .Q(ap_sync_reg_addrbound_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc4_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_c_U_n_2),
        .Q(ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S axibound_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10,p_channel_U_n_11,p_channel_U_n_12,p_channel_U_n_13,p_channel_U_n_14,p_channel_U_n_15,p_channel_U_n_16,p_channel_U_n_17,p_channel_U_n_18,p_channel_U_n_19,p_channel_U_n_20,p_channel_U_n_21,p_channel_U_n_22,p_channel_U_n_23}),
        .Mat2Axi_Block_entry24_proc_U0_ap_start(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .Q(Q),
        .S({axibound_U_n_24,axibound_U_n_25,axibound_U_n_26,axibound_U_n_27}),
        .\SRL_SIG_reg[0][10] (axibound_U_n_39),
        .\SRL_SIG_reg[0][11] (axibound_U_n_38),
        .\SRL_SIG_reg[0][13] (axibound_U_n_37),
        .\SRL_SIG_reg[0][14] (axibound_U_n_36),
        .\SRL_SIG_reg[0][16] (axibound_U_n_35),
        .\SRL_SIG_reg[0][17] (axibound_U_n_34),
        .\SRL_SIG_reg[0][19] (axibound_U_n_33),
        .\SRL_SIG_reg[0][1] (axibound_U_n_45),
        .\SRL_SIG_reg[0][20] (axibound_U_n_32),
        .\SRL_SIG_reg[0][2] (axibound_U_n_44),
        .\SRL_SIG_reg[0][4] (axibound_U_n_43),
        .\SRL_SIG_reg[0][5] (axibound_U_n_42),
        .\SRL_SIG_reg[0][7] (axibound_U_n_41),
        .\SRL_SIG_reg[0][8] (axibound_U_n_40),
        .\SRL_SIG_reg[1][21] ({axibound_U_n_28,axibound_U_n_29,axibound_U_n_30,axibound_U_n_31}),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init_int(\grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(axibound_U_n_1),
        .full_n_reg_1(full_n_reg_0[85:64]),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg),
        .icmp_ln1379_fu_96_p2_carry(AxiStream2Axi_U0_n_100),
        .icmp_ln1379_fu_96_p2_carry_0(AxiStream2Axi_U0_n_85),
        .icmp_ln1379_fu_96_p2_carry_1(AxiStream2Axi_U0_n_94),
        .icmp_ln1379_fu_96_p2_carry_2(AxiStream2Axi_U0_n_95),
        .icmp_ln1379_fu_96_p2_carry_3(AxiStream2Axi_U0_n_96),
        .icmp_ln1379_fu_96_p2_carry__0({AxiStream2Axi_U0_n_86,AxiStream2Axi_U0_n_87,AxiStream2Axi_U0_n_88,AxiStream2Axi_U0_n_89,AxiStream2Axi_U0_n_90,AxiStream2Axi_U0_n_91,AxiStream2Axi_U0_n_92,AxiStream2Axi_U0_n_93}),
        .icmp_ln1379_fu_96_p2_carry__0_0(AxiStream2Axi_U0_n_97),
        .icmp_ln1379_fu_96_p2_carry__0_1(AxiStream2Axi_U0_n_98),
        .icmp_ln1379_fu_96_p2_carry__0_2(AxiStream2Axi_U0_n_99),
        .\mOutPtr_reg[2]_0 (AxiStream2Axi_U0_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d4_S dout_c_U
       (.AxiStream2Axi_U0_dout_read(AxiStream2Axi_U0_dout_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_entry_proc4_U0_ap_ready_reg(dout_c_U_n_2),
        .\dout_1_reg_93_reg[63] (\dout_1_reg_93_reg[63] ),
        .dout_c_empty_n(dout_c_empty_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_62_ap_ready(grp_Mat2Axi_fu_62_ap_ready),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .\mOutPtr_reg[1]_0 (ap_sync_reg_entry_proc4_U0_ap_ready_reg_n_0),
        .out(dout_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x ldata_U
       (.D(\MatStream2AxiStream_2_U0/grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ldata_din ),
        .Q(ap_CS_fsm_state4),
        .\SRL_SIG_reg[0][7] ({ldata_U_n_2,ldata_U_n_3,ldata_U_n_4,ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(\grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67/ap_enable_reg_pp0_iter1 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_11),
        .\mOutPtr_reg[2]_0 (AxiStream2Axi_U0_n_19),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S_6 p_channel_U
       (.D({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10,p_channel_U_n_11,p_channel_U_n_12,p_channel_U_n_13,p_channel_U_n_14,p_channel_U_n_15,p_channel_U_n_16,p_channel_U_n_17,p_channel_U_n_18,p_channel_U_n_19,p_channel_U_n_20,p_channel_U_n_21,p_channel_U_n_22,p_channel_U_n_23}),
        .Mat2Axi_Block_entry24_proc_U0_ap_start(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .Q(addrbound_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_25),
        .\SRL_SIG_reg[0][10] (p_channel_U_n_35),
        .\SRL_SIG_reg[0][11] (p_channel_U_n_36),
        .\SRL_SIG_reg[0][12] (p_channel_U_n_37),
        .\SRL_SIG_reg[0][13] (p_channel_U_n_38),
        .\SRL_SIG_reg[0][14] (p_channel_U_n_39),
        .\SRL_SIG_reg[0][15] (p_channel_U_n_40),
        .\SRL_SIG_reg[0][16] (p_channel_U_n_41),
        .\SRL_SIG_reg[0][17] (p_channel_U_n_42),
        .\SRL_SIG_reg[0][18] (p_channel_U_n_43),
        .\SRL_SIG_reg[0][19] (p_channel_U_n_44),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_26),
        .\SRL_SIG_reg[0][20] (p_channel_U_n_45),
        .\SRL_SIG_reg[0][21] (p_channel_U_n_46),
        .\SRL_SIG_reg[0][21]_0 (din),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_27),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_28),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_29),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_30),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_31),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_32),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_33),
        .\SRL_SIG_reg[0][9] (p_channel_U_n_34),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_3),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(p_channel_U_n_24),
        .push(push_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Mat2AxiStream
   (\icmp_ln1301_reg_437_reg[0] ,
    icmp_ln1315_reg_446,
    \mOutPtr_reg[0] ,
    mOutPtr16_out,
    mOutPtr0__0,
    grp_Mat2Axi_fu_62_ap_ready,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg,
    push,
    D,
    \ap_CS_fsm_reg[2] ,
    ap_done_reg_reg,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    push_0,
    out_mat_data_empty_n,
    grp_Mat2Axi_fu_62_ap_start_reg_reg,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_rst_n,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
    Q,
    ap_sync_reg_addrbound_U0_ap_ready,
    grp_Mat2Axi_fu_62_ap_start_reg_reg_0,
    dout_c_full_n,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready,
    ldata_full_n,
    bound_reg_169_reg,
    in,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] );
  output \icmp_ln1301_reg_437_reg[0] ;
  output icmp_ln1315_reg_446;
  output \mOutPtr_reg[0] ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output grp_Mat2Axi_fu_62_ap_ready;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  output push;
  output [7:0]D;
  output \ap_CS_fsm_reg[2] ;
  output ap_done_reg_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push_0;
  input out_mat_data_empty_n;
  input [1:0]grp_Mat2Axi_fu_62_ap_start_reg_reg;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1;
  input [0:0]Q;
  input ap_sync_reg_addrbound_U0_ap_ready;
  input grp_Mat2Axi_fu_62_ap_start_reg_reg_0;
  input dout_c_full_n;
  input ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  input ldata_full_n;
  input [15:0]bound_reg_169_reg;
  input [31:0]in;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;

  wire [7:0]D;
  wire MatStream2AxiStream_2_U0_ap_start;
  wire MatStream2AxiStream_2_U0_n_8;
  wire MatStream2AxiStream_2_U0_n_9;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_CS_fsm_state4;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_reg_addrbound_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1;
  wire ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0;
  wire [15:0]bound_reg_169_reg;
  wire [31:0]cols_c_dout;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_62_ap_ready;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire [1:0]grp_Mat2Axi_fu_62_ap_start_reg_reg;
  wire grp_Mat2Axi_fu_62_ap_start_reg_reg_0;
  wire \icmp_ln1301_reg_437_reg[0] ;
  wire icmp_ln1315_reg_446;
  wire [31:0]in;
  wire last_blk_pxl_width_1_U0_ap_continue;
  wire last_blk_pxl_width_1_U0_n_4;
  wire last_blk_pxl_width_1_U0_n_5;
  wire last_blk_pxl_width_1_U0_n_7;
  wire last_blk_width_channel_U_n_1;
  wire last_blk_width_channel_U_n_3;
  wire last_blk_width_channel_U_n_4;
  wire [3:3]last_blk_width_channel_dout;
  wire ldata_full_n;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire out_mat_data_empty_n;
  wire push;
  wire push_0;
  wire push_1;
  wire rows_c_U_n_3;
  wire [15:0]rows_c_dout;
  wire rows_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_MatStream2AxiStream_2_s MatStream2AxiStream_2_U0
       (.D(D),
        .MatStream2AxiStream_2_U0_ap_start(MatStream2AxiStream_2_U0_ap_start),
        .Q({ap_CS_fsm_state4,MatStream2AxiStream_2_U0_n_8}),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[3]_0 (MatStream2AxiStream_2_U0_n_9),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bound_reg_169_reg_0(rows_c_dout),
        .cols_c_empty_n(cols_c_empty_n),
        .\icmp_ln1301_reg_437_reg[0] (\icmp_ln1301_reg_437_reg[0] ),
        .icmp_ln1315_reg_446(icmp_ln1315_reg_446),
        .last_blk_width_channel_dout(last_blk_width_channel_dout),
        .ldata_full_n(ldata_full_n),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (grp_Mat2Axi_fu_62_ap_start_reg_reg[1]),
        .out(cols_c_dout),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .push(push),
        .push_0(push_0),
        .rows_c_empty_n(rows_c_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(last_blk_pxl_width_1_U0_n_5),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(last_blk_pxl_width_1_U0_n_4),
        .Q(ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_x cols_c_U
       (.E(rows_c_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .empty_n_reg_0(ap_NS_fsm),
        .in(in),
        .out(cols_c_dout),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_last_blk_pxl_width_1 last_blk_pxl_width_1_U0
       (.Q(Q),
        .\SRL_SIG_reg[0][3] (last_blk_width_channel_U_n_4),
        .\SRL_SIG_reg[0][3]_0 (last_blk_width_channel_U_n_1),
        .\ap_CS_fsm_reg[2] (grp_Mat2Axi_fu_62_ap_ready),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(last_blk_width_channel_U_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(last_blk_pxl_width_1_U0_n_4),
        .ap_rst_n_1(last_blk_pxl_width_1_U0_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .ap_sync_reg_addrbound_U0_ap_ready(ap_sync_reg_addrbound_U0_ap_ready),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .grp_Mat2Axi_fu_62_ap_start_reg_reg(grp_Mat2Axi_fu_62_ap_start_reg_reg_0),
        .grp_Mat2Axi_fu_62_ap_start_reg_reg_0(grp_Mat2Axi_fu_62_ap_start_reg_reg),
        .last_blk_pxl_width_1_U0_ap_continue(last_blk_pxl_width_1_U0_ap_continue),
        .\return_r_preg_reg[3]_0 (last_blk_pxl_width_1_U0_n_7),
        .\return_r_preg_reg[3]_1 (ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S_x last_blk_width_channel_U
       (.MatStream2AxiStream_2_U0_ap_start(MatStream2AxiStream_2_U0_ap_start),
        .Q(ap_CS_fsm_state4),
        .\SRL_SIG_reg[0][3] (last_blk_width_channel_U_n_1),
        .\SRL_SIG_reg[0][3]_0 (last_blk_pxl_width_1_U0_n_7),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg(last_blk_width_channel_U_n_4),
        .full_n_reg_0(last_blk_width_channel_U_n_3),
        .full_n_reg_1(MatStream2AxiStream_2_U0_n_9),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .last_blk_pxl_width_1_U0_ap_continue(last_blk_pxl_width_1_U0_ap_continue),
        .last_blk_width_channel_dout(last_blk_width_channel_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w16_d3_S rows_c_U
       (.E(rows_c_U_n_3),
        .MatStream2AxiStream_2_U0_ap_start(MatStream2AxiStream_2_U0_ap_start),
        .Q(MatStream2AxiStream_2_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .bound_reg_169_reg(bound_reg_169_reg),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .empty_n_reg_0(ap_NS_fsm),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .out(rows_c_dout),
        .push(push_1),
        .rows_c_empty_n(rows_c_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Mat2Axi_Block_entry24_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[21]_0 ,
    \ap_return_preg_reg[21]_1 ,
    \ap_return_preg_reg[20]_0 ,
    \ap_return_preg_reg[19]_0 ,
    \ap_return_preg_reg[18]_0 ,
    \ap_return_preg_reg[17]_0 ,
    \ap_return_preg_reg[16]_0 ,
    \ap_return_preg_reg[15]_0 ,
    \ap_return_preg_reg[14]_0 ,
    \ap_return_preg_reg[13]_0 ,
    \ap_return_preg_reg[12]_0 ,
    \ap_return_preg_reg[11]_0 ,
    \ap_return_preg_reg[10]_0 ,
    \ap_return_preg_reg[9]_0 ,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [21:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[21]_0 ;
  input \ap_return_preg_reg[21]_1 ;
  input \ap_return_preg_reg[20]_0 ;
  input \ap_return_preg_reg[19]_0 ;
  input \ap_return_preg_reg[18]_0 ;
  input \ap_return_preg_reg[17]_0 ;
  input \ap_return_preg_reg[16]_0 ;
  input \ap_return_preg_reg[15]_0 ;
  input \ap_return_preg_reg[14]_0 ;
  input \ap_return_preg_reg[13]_0 ;
  input \ap_return_preg_reg[12]_0 ;
  input \ap_return_preg_reg[11]_0 ;
  input \ap_return_preg_reg[10]_0 ;
  input \ap_return_preg_reg[9]_0 ;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [21:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[10]_0 ;
  wire \ap_return_preg_reg[11]_0 ;
  wire \ap_return_preg_reg[12]_0 ;
  wire \ap_return_preg_reg[13]_0 ;
  wire \ap_return_preg_reg[14]_0 ;
  wire \ap_return_preg_reg[15]_0 ;
  wire \ap_return_preg_reg[16]_0 ;
  wire \ap_return_preg_reg[17]_0 ;
  wire \ap_return_preg_reg[18]_0 ;
  wire \ap_return_preg_reg[19]_0 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[20]_0 ;
  wire \ap_return_preg_reg[21]_0 ;
  wire \ap_return_preg_reg[21]_1 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[9]_0 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[10]_0 ),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[11]_0 ),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[12]_0 ),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[13]_0 ),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[14]_0 ),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[15]_0 ),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[16] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[16]_0 ),
        .Q(ap_return_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[17] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[17]_0 ),
        .Q(ap_return_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[18] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[18]_0 ),
        .Q(ap_return_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[19] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[19]_0 ),
        .Q(ap_return_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[20] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[20]_0 ),
        .Q(ap_return_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[21] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[21]_1 ),
        .Q(ap_return_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[8]_0 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[21]_0 ),
        .D(\ap_return_preg_reg[9]_0 ),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
   (\icmp_ln1301_reg_437_reg[0]_0 ,
    icmp_ln1315_reg_446,
    \mOutPtr_reg[0] ,
    mOutPtr16_out,
    mOutPtr0__0,
    push,
    D,
    \localbuffer_fu_80_reg[7]_0 ,
    \ap_CS_fsm_reg[1] ,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    push_0,
    out_mat_data_empty_n,
    \mOutPtr_reg[0]_1 ,
    Q,
    cols_bound_per_npc_read_reg_147,
    \bLast_reg_441_reg[0]_0 ,
    last_blk_width_read_reg_142,
    ap_rst_n,
    grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
    ldata_full_n,
    P,
    strideBased_cols_bound_per_npc_reg_158,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0 ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0 );
  output \icmp_ln1301_reg_437_reg[0]_0 ;
  output icmp_ln1315_reg_446;
  output \mOutPtr_reg[0] ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output push;
  output [1:0]D;
  output [7:0]\localbuffer_fu_80_reg[7]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push_0;
  input out_mat_data_empty_n;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [1:0]Q;
  input [16:0]cols_bound_per_npc_read_reg_147;
  input [31:0]\bLast_reg_441_reg[0]_0 ;
  input [0:0]last_blk_width_read_reg_142;
  input ap_rst_n;
  input grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg;
  input ldata_full_n;
  input [31:0]P;
  input [14:0]strideBased_cols_bound_per_npc_reg_158;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0 ;

  wire [1:0]D;
  wire [31:0]P;
  wire [1:0]Q;
  wire [15:1]add_ln1306_fu_234_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire [7:0]ap_phi_reg_pp0_iter3_val_1_reg_158;
  wire ap_phi_reg_pp0_iter3_val_1_reg_1580;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bLast_fu_224_p2;
  wire bLast_fu_224_p2_carry__0_i_1_n_0;
  wire bLast_fu_224_p2_carry__0_i_2_n_0;
  wire bLast_fu_224_p2_carry__0_i_3_n_0;
  wire bLast_fu_224_p2_carry__0_i_4_n_0;
  wire bLast_fu_224_p2_carry__0_i_5_n_0;
  wire bLast_fu_224_p2_carry__0_n_0;
  wire bLast_fu_224_p2_carry__0_n_1;
  wire bLast_fu_224_p2_carry__0_n_2;
  wire bLast_fu_224_p2_carry__0_n_3;
  wire bLast_fu_224_p2_carry__1_i_1_n_0;
  wire bLast_fu_224_p2_carry__1_i_2_n_0;
  wire bLast_fu_224_p2_carry__1_i_3_n_0;
  wire bLast_fu_224_p2_carry__1_n_2;
  wire bLast_fu_224_p2_carry__1_n_3;
  wire bLast_fu_224_p2_carry_i_1_n_0;
  wire bLast_fu_224_p2_carry_i_2_n_0;
  wire bLast_fu_224_p2_carry_i_3_n_0;
  wire bLast_fu_224_p2_carry_i_4_n_0;
  wire bLast_fu_224_p2_carry_i_5_n_0;
  wire bLast_fu_224_p2_carry_i_6_n_0;
  wire bLast_fu_224_p2_carry_i_7_n_0;
  wire bLast_fu_224_p2_carry_i_8_n_0;
  wire bLast_fu_224_p2_carry_n_0;
  wire bLast_fu_224_p2_carry_n_1;
  wire bLast_fu_224_p2_carry_n_2;
  wire bLast_fu_224_p2_carry_n_3;
  wire bLast_reg_441;
  wire [31:0]\bLast_reg_441_reg[0]_0 ;
  wire [16:0]cols_bound_per_npc_read_reg_147;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_ready;
  wire grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg;
  wire [7:0]grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out;
  wire icmp_ln1301_fu_193_p2;
  wire icmp_ln1301_fu_193_p2_carry__0_i_1_n_0;
  wire icmp_ln1301_fu_193_p2_carry__0_i_2_n_0;
  wire icmp_ln1301_fu_193_p2_carry__0_i_3_n_0;
  wire icmp_ln1301_fu_193_p2_carry__0_i_4_n_0;
  wire icmp_ln1301_fu_193_p2_carry__0_n_0;
  wire icmp_ln1301_fu_193_p2_carry__0_n_1;
  wire icmp_ln1301_fu_193_p2_carry__0_n_2;
  wire icmp_ln1301_fu_193_p2_carry__0_n_3;
  wire icmp_ln1301_fu_193_p2_carry__1_i_1_n_0;
  wire icmp_ln1301_fu_193_p2_carry__1_i_2_n_0;
  wire icmp_ln1301_fu_193_p2_carry__1_i_3_n_0;
  wire icmp_ln1301_fu_193_p2_carry__1_n_2;
  wire icmp_ln1301_fu_193_p2_carry__1_n_3;
  wire icmp_ln1301_fu_193_p2_carry_i_1_n_0;
  wire icmp_ln1301_fu_193_p2_carry_i_2_n_0;
  wire icmp_ln1301_fu_193_p2_carry_i_3_n_0;
  wire icmp_ln1301_fu_193_p2_carry_i_4_n_0;
  wire icmp_ln1301_fu_193_p2_carry_n_0;
  wire icmp_ln1301_fu_193_p2_carry_n_1;
  wire icmp_ln1301_fu_193_p2_carry_n_2;
  wire icmp_ln1301_fu_193_p2_carry_n_3;
  wire icmp_ln1301_reg_437_pp0_iter2_reg;
  wire icmp_ln1301_reg_437_pp0_iter3_reg;
  wire \icmp_ln1301_reg_437_reg[0]_0 ;
  wire icmp_ln1306_fu_207_p2_carry__0_i_1_n_0;
  wire icmp_ln1306_fu_207_p2_carry__0_i_2_n_0;
  wire icmp_ln1306_fu_207_p2_carry__0_n_2;
  wire icmp_ln1306_fu_207_p2_carry__0_n_3;
  wire icmp_ln1306_fu_207_p2_carry_i_1_n_0;
  wire icmp_ln1306_fu_207_p2_carry_i_2_n_0;
  wire icmp_ln1306_fu_207_p2_carry_i_3_n_0;
  wire icmp_ln1306_fu_207_p2_carry_i_4_n_0;
  wire icmp_ln1306_fu_207_p2_carry_n_0;
  wire icmp_ln1306_fu_207_p2_carry_n_1;
  wire icmp_ln1306_fu_207_p2_carry_n_2;
  wire icmp_ln1306_fu_207_p2_carry_n_3;
  wire icmp_ln1315_fu_229_p2;
  wire icmp_ln1315_fu_229_p2_carry__0_i_1_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_2_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_3_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_4_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_5_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_6_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_7_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_i_8_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_n_0;
  wire icmp_ln1315_fu_229_p2_carry__0_n_1;
  wire icmp_ln1315_fu_229_p2_carry__0_n_2;
  wire icmp_ln1315_fu_229_p2_carry__0_n_3;
  wire icmp_ln1315_fu_229_p2_carry__1_i_1_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_2_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_3_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_4_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_5_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_6_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_7_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_i_8_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_n_0;
  wire icmp_ln1315_fu_229_p2_carry__1_n_1;
  wire icmp_ln1315_fu_229_p2_carry__1_n_2;
  wire icmp_ln1315_fu_229_p2_carry__1_n_3;
  wire icmp_ln1315_fu_229_p2_carry__2_i_1_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_2_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_3_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_4_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_5_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_6_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_7_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_i_8_n_0;
  wire icmp_ln1315_fu_229_p2_carry__2_n_1;
  wire icmp_ln1315_fu_229_p2_carry__2_n_2;
  wire icmp_ln1315_fu_229_p2_carry__2_n_3;
  wire icmp_ln1315_fu_229_p2_carry_i_1_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_2_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_3_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_4_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_5_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_6_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_7_n_0;
  wire icmp_ln1315_fu_229_p2_carry_i_8_n_0;
  wire icmp_ln1315_fu_229_p2_carry_n_0;
  wire icmp_ln1315_fu_229_p2_carry_n_1;
  wire icmp_ln1315_fu_229_p2_carry_n_2;
  wire icmp_ln1315_fu_229_p2_carry_n_3;
  wire icmp_ln1315_reg_446;
  wire icmp_ln1324_reg_466;
  wire \icmp_ln1324_reg_466[0]_i_1_n_0 ;
  wire icmp_ln1324_reg_466_pp0_iter3_reg;
  wire indvar_flatten_fu_88;
  wire \indvar_flatten_fu_88[0]_i_2_n_0 ;
  wire [31:0]indvar_flatten_fu_88_reg;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_88_reg[8]_i_1_n_7 ;
  wire [15:0]j_fu_84;
  wire \j_fu_84[0]_i_1_n_0 ;
  wire \j_fu_84[15]_i_4_n_0 ;
  wire \j_fu_84[4]_i_2_n_0 ;
  wire \j_fu_84_reg[12]_i_1_n_0 ;
  wire \j_fu_84_reg[12]_i_1_n_1 ;
  wire \j_fu_84_reg[12]_i_1_n_2 ;
  wire \j_fu_84_reg[12]_i_1_n_3 ;
  wire \j_fu_84_reg[15]_i_3_n_2 ;
  wire \j_fu_84_reg[15]_i_3_n_3 ;
  wire \j_fu_84_reg[4]_i_1_n_0 ;
  wire \j_fu_84_reg[4]_i_1_n_1 ;
  wire \j_fu_84_reg[4]_i_1_n_2 ;
  wire \j_fu_84_reg[4]_i_1_n_3 ;
  wire \j_fu_84_reg[8]_i_1_n_0 ;
  wire \j_fu_84_reg[8]_i_1_n_1 ;
  wire \j_fu_84_reg[8]_i_1_n_2 ;
  wire \j_fu_84_reg[8]_i_1_n_3 ;
  wire [0:0]last_blk_width_read_reg_142;
  wire ldata_full_n;
  wire localbuffer_fu_80;
  wire \localbuffer_fu_80[0]_i_1_n_0 ;
  wire \localbuffer_fu_80[1]_i_1_n_0 ;
  wire \localbuffer_fu_80[2]_i_1_n_0 ;
  wire \localbuffer_fu_80[3]_i_1_n_0 ;
  wire \localbuffer_fu_80[4]_i_1_n_0 ;
  wire \localbuffer_fu_80[5]_i_1_n_0 ;
  wire \localbuffer_fu_80[6]_i_1_n_0 ;
  wire \localbuffer_fu_80[7]_i_2_n_0 ;
  wire [7:0]\localbuffer_fu_80_reg[7]_0 ;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_2__3_n_0 ;
  wire \mOutPtr[2]_i_4_n_0 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire out_mat_data_empty_n;
  wire [14:1]p_0_in;
  wire push;
  wire push_0;
  wire [7:0]shl_ln1320_reg_470;
  wire [14:0]strideBased_cols_bound_per_npc_reg_158;
  wire [3:0]NLW_bLast_fu_224_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_224_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_224_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_224_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1301_fu_193_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1301_fu_193_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1301_fu_193_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1301_fu_193_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1306_fu_207_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1306_fu_207_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1306_fu_207_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1315_fu_229_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1315_fu_229_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1315_fu_229_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1315_fu_229_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_fu_88_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_fu_84_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_84_reg[15]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[0]),
        .I1(shl_ln1320_reg_470[0]),
        .O(\localbuffer_fu_80_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[1]),
        .I1(shl_ln1320_reg_470[1]),
        .O(\localbuffer_fu_80_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[2]),
        .I1(shl_ln1320_reg_470[2]),
        .O(\localbuffer_fu_80_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[3]),
        .I1(shl_ln1320_reg_470[3]),
        .O(\localbuffer_fu_80_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[4]),
        .I1(shl_ln1320_reg_470[4]),
        .O(\localbuffer_fu_80_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[5]),
        .I1(shl_ln1320_reg_470[5]),
        .O(\localbuffer_fu_80_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[6]),
        .I1(shl_ln1320_reg_470[6]),
        .O(\localbuffer_fu_80_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[1]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_0),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(icmp_ln1301_reg_437_pp0_iter3_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[7]),
        .I1(shl_ln1320_reg_470[7]),
        .O(\localbuffer_fu_80_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hA008A808)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1301_fu_193_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(flow_control_loop_pipe_sequential_init_U_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(\icmp_ln1301_reg_437_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(flow_control_loop_pipe_sequential_init_U_n_0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(flow_control_loop_pipe_sequential_init_U_n_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(icmp_ln1301_fu_193_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(ap_phi_reg_pp0_iter3_val_1_reg_1580));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .D(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0 ),
        .Q(ap_phi_reg_pp0_iter3_val_1_reg_158[7]),
        .R(1'b0));
  CARRY4 bLast_fu_224_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_224_p2_carry_n_0,bLast_fu_224_p2_carry_n_1,bLast_fu_224_p2_carry_n_2,bLast_fu_224_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_224_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_224_p2_carry_i_1_n_0,bLast_fu_224_p2_carry_i_2_n_0,bLast_fu_224_p2_carry_i_3_n_0,bLast_fu_224_p2_carry_i_4_n_0}));
  CARRY4 bLast_fu_224_p2_carry__0
       (.CI(bLast_fu_224_p2_carry_n_0),
        .CO({bLast_fu_224_p2_carry__0_n_0,bLast_fu_224_p2_carry__0_n_1,bLast_fu_224_p2_carry__0_n_2,bLast_fu_224_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_224_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_224_p2_carry__0_i_1_n_0,bLast_fu_224_p2_carry__0_i_2_n_0,bLast_fu_224_p2_carry__0_i_3_n_0,bLast_fu_224_p2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    bLast_fu_224_p2_carry__0_i_1
       (.I0(\bLast_reg_441_reg[0]_0 [22]),
        .I1(\bLast_reg_441_reg[0]_0 [23]),
        .I2(\bLast_reg_441_reg[0]_0 [21]),
        .O(bLast_fu_224_p2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    bLast_fu_224_p2_carry__0_i_2
       (.I0(\bLast_reg_441_reg[0]_0 [19]),
        .I1(\bLast_reg_441_reg[0]_0 [20]),
        .I2(\bLast_reg_441_reg[0]_0 [18]),
        .O(bLast_fu_224_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h00001141)) 
    bLast_fu_224_p2_carry__0_i_3
       (.I0(\bLast_reg_441_reg[0]_0 [17]),
        .I1(\bLast_reg_441_reg[0]_0 [15]),
        .I2(j_fu_84[15]),
        .I3(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I4(\bLast_reg_441_reg[0]_0 [16]),
        .O(bLast_fu_224_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    bLast_fu_224_p2_carry__0_i_4
       (.I0(\bLast_reg_441_reg[0]_0 [14]),
        .I1(\bLast_reg_441_reg[0]_0 [13]),
        .I2(\bLast_reg_441_reg[0]_0 [12]),
        .I3(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I4(bLast_fu_224_p2_carry__0_i_5_n_0),
        .I5(j_fu_84[14]),
        .O(bLast_fu_224_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    bLast_fu_224_p2_carry__0_i_5
       (.I0(\bLast_reg_441_reg[0]_0 [12]),
        .I1(\bLast_reg_441_reg[0]_0 [13]),
        .I2(j_fu_84[13]),
        .I3(j_fu_84[12]),
        .O(bLast_fu_224_p2_carry__0_i_5_n_0));
  CARRY4 bLast_fu_224_p2_carry__1
       (.CI(bLast_fu_224_p2_carry__0_n_0),
        .CO({NLW_bLast_fu_224_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_224_p2,bLast_fu_224_p2_carry__1_n_2,bLast_fu_224_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_224_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_224_p2_carry__1_i_1_n_0,bLast_fu_224_p2_carry__1_i_2_n_0,bLast_fu_224_p2_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    bLast_fu_224_p2_carry__1_i_1
       (.I0(\bLast_reg_441_reg[0]_0 [31]),
        .I1(\bLast_reg_441_reg[0]_0 [30]),
        .O(bLast_fu_224_p2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    bLast_fu_224_p2_carry__1_i_2
       (.I0(\bLast_reg_441_reg[0]_0 [28]),
        .I1(\bLast_reg_441_reg[0]_0 [29]),
        .I2(\bLast_reg_441_reg[0]_0 [27]),
        .O(bLast_fu_224_p2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    bLast_fu_224_p2_carry__1_i_3
       (.I0(\bLast_reg_441_reg[0]_0 [25]),
        .I1(\bLast_reg_441_reg[0]_0 [26]),
        .I2(\bLast_reg_441_reg[0]_0 [24]),
        .O(bLast_fu_224_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    bLast_fu_224_p2_carry_i_1
       (.I0(\bLast_reg_441_reg[0]_0 [11]),
        .I1(\bLast_reg_441_reg[0]_0 [10]),
        .I2(\bLast_reg_441_reg[0]_0 [9]),
        .I3(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I4(bLast_fu_224_p2_carry_i_5_n_0),
        .I5(j_fu_84[11]),
        .O(bLast_fu_224_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    bLast_fu_224_p2_carry_i_2
       (.I0(\bLast_reg_441_reg[0]_0 [8]),
        .I1(\bLast_reg_441_reg[0]_0 [7]),
        .I2(\bLast_reg_441_reg[0]_0 [6]),
        .I3(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I4(bLast_fu_224_p2_carry_i_6_n_0),
        .I5(j_fu_84[8]),
        .O(bLast_fu_224_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    bLast_fu_224_p2_carry_i_3
       (.I0(\bLast_reg_441_reg[0]_0 [5]),
        .I1(\bLast_reg_441_reg[0]_0 [4]),
        .I2(\bLast_reg_441_reg[0]_0 [3]),
        .I3(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I4(bLast_fu_224_p2_carry_i_7_n_0),
        .I5(j_fu_84[5]),
        .O(bLast_fu_224_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h01AA010001550100)) 
    bLast_fu_224_p2_carry_i_4
       (.I0(\bLast_reg_441_reg[0]_0 [2]),
        .I1(\bLast_reg_441_reg[0]_0 [1]),
        .I2(\bLast_reg_441_reg[0]_0 [0]),
        .I3(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I4(bLast_fu_224_p2_carry_i_8_n_0),
        .I5(j_fu_84[2]),
        .O(bLast_fu_224_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    bLast_fu_224_p2_carry_i_5
       (.I0(\bLast_reg_441_reg[0]_0 [9]),
        .I1(\bLast_reg_441_reg[0]_0 [10]),
        .I2(j_fu_84[9]),
        .I3(j_fu_84[10]),
        .O(bLast_fu_224_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8241)) 
    bLast_fu_224_p2_carry_i_6
       (.I0(\bLast_reg_441_reg[0]_0 [6]),
        .I1(\bLast_reg_441_reg[0]_0 [7]),
        .I2(j_fu_84[7]),
        .I3(j_fu_84[6]),
        .O(bLast_fu_224_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    bLast_fu_224_p2_carry_i_7
       (.I0(\bLast_reg_441_reg[0]_0 [3]),
        .I1(\bLast_reg_441_reg[0]_0 [4]),
        .I2(j_fu_84[3]),
        .I3(j_fu_84[4]),
        .O(bLast_fu_224_p2_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h8241)) 
    bLast_fu_224_p2_carry_i_8
       (.I0(\bLast_reg_441_reg[0]_0 [0]),
        .I1(\bLast_reg_441_reg[0]_0 [1]),
        .I2(j_fu_84[1]),
        .I3(j_fu_84[0]),
        .O(bLast_fu_224_p2_carry_i_8_n_0));
  FDRE \bLast_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_fu_224_p2),
        .Q(bLast_reg_441),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_1),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln1301_reg_437_reg[0]_0 ),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .icmp_ln1301_reg_437_pp0_iter3_reg(icmp_ln1301_reg_437_pp0_iter3_reg),
        .icmp_ln1315_reg_446(icmp_ln1315_reg_446),
        .icmp_ln1324_reg_466_pp0_iter3_reg(icmp_ln1324_reg_466_pp0_iter3_reg),
        .ldata_full_n(ldata_full_n),
        .out_mat_data_empty_n(out_mat_data_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(flow_control_loop_pipe_sequential_init_U_n_0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1301_fu_193_p2),
        .I4(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  CARRY4 icmp_ln1301_fu_193_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1301_fu_193_p2_carry_n_0,icmp_ln1301_fu_193_p2_carry_n_1,icmp_ln1301_fu_193_p2_carry_n_2,icmp_ln1301_fu_193_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1301_fu_193_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1301_fu_193_p2_carry_i_1_n_0,icmp_ln1301_fu_193_p2_carry_i_2_n_0,icmp_ln1301_fu_193_p2_carry_i_3_n_0,icmp_ln1301_fu_193_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1301_fu_193_p2_carry__0
       (.CI(icmp_ln1301_fu_193_p2_carry_n_0),
        .CO({icmp_ln1301_fu_193_p2_carry__0_n_0,icmp_ln1301_fu_193_p2_carry__0_n_1,icmp_ln1301_fu_193_p2_carry__0_n_2,icmp_ln1301_fu_193_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1301_fu_193_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1301_fu_193_p2_carry__0_i_1_n_0,icmp_ln1301_fu_193_p2_carry__0_i_2_n_0,icmp_ln1301_fu_193_p2_carry__0_i_3_n_0,icmp_ln1301_fu_193_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry__0_i_1
       (.I0(indvar_flatten_fu_88_reg[21]),
        .I1(P[21]),
        .I2(indvar_flatten_fu_88_reg[22]),
        .I3(P[22]),
        .I4(P[23]),
        .I5(indvar_flatten_fu_88_reg[23]),
        .O(icmp_ln1301_fu_193_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry__0_i_2
       (.I0(indvar_flatten_fu_88_reg[20]),
        .I1(P[20]),
        .I2(indvar_flatten_fu_88_reg[18]),
        .I3(P[18]),
        .I4(P[19]),
        .I5(indvar_flatten_fu_88_reg[19]),
        .O(icmp_ln1301_fu_193_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry__0_i_3
       (.I0(indvar_flatten_fu_88_reg[16]),
        .I1(P[16]),
        .I2(indvar_flatten_fu_88_reg[15]),
        .I3(P[15]),
        .I4(P[17]),
        .I5(indvar_flatten_fu_88_reg[17]),
        .O(icmp_ln1301_fu_193_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry__0_i_4
       (.I0(indvar_flatten_fu_88_reg[12]),
        .I1(P[12]),
        .I2(indvar_flatten_fu_88_reg[13]),
        .I3(P[13]),
        .I4(P[14]),
        .I5(indvar_flatten_fu_88_reg[14]),
        .O(icmp_ln1301_fu_193_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln1301_fu_193_p2_carry__1
       (.CI(icmp_ln1301_fu_193_p2_carry__0_n_0),
        .CO({NLW_icmp_ln1301_fu_193_p2_carry__1_CO_UNCONNECTED[3],icmp_ln1301_fu_193_p2,icmp_ln1301_fu_193_p2_carry__1_n_2,icmp_ln1301_fu_193_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1301_fu_193_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1301_fu_193_p2_carry__1_i_1_n_0,icmp_ln1301_fu_193_p2_carry__1_i_2_n_0,icmp_ln1301_fu_193_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1301_fu_193_p2_carry__1_i_1
       (.I0(P[31]),
        .I1(indvar_flatten_fu_88_reg[31]),
        .I2(P[30]),
        .I3(indvar_flatten_fu_88_reg[30]),
        .O(icmp_ln1301_fu_193_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry__1_i_2
       (.I0(indvar_flatten_fu_88_reg[28]),
        .I1(P[28]),
        .I2(indvar_flatten_fu_88_reg[27]),
        .I3(P[27]),
        .I4(P[29]),
        .I5(indvar_flatten_fu_88_reg[29]),
        .O(icmp_ln1301_fu_193_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry__1_i_3
       (.I0(indvar_flatten_fu_88_reg[24]),
        .I1(P[24]),
        .I2(indvar_flatten_fu_88_reg[25]),
        .I3(P[25]),
        .I4(P[26]),
        .I5(indvar_flatten_fu_88_reg[26]),
        .O(icmp_ln1301_fu_193_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry_i_1
       (.I0(indvar_flatten_fu_88_reg[9]),
        .I1(P[9]),
        .I2(indvar_flatten_fu_88_reg[10]),
        .I3(P[10]),
        .I4(P[11]),
        .I5(indvar_flatten_fu_88_reg[11]),
        .O(icmp_ln1301_fu_193_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry_i_2
       (.I0(indvar_flatten_fu_88_reg[7]),
        .I1(P[7]),
        .I2(indvar_flatten_fu_88_reg[6]),
        .I3(P[6]),
        .I4(P[8]),
        .I5(indvar_flatten_fu_88_reg[8]),
        .O(icmp_ln1301_fu_193_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry_i_3
       (.I0(indvar_flatten_fu_88_reg[3]),
        .I1(P[3]),
        .I2(indvar_flatten_fu_88_reg[4]),
        .I3(P[4]),
        .I4(P[5]),
        .I5(indvar_flatten_fu_88_reg[5]),
        .O(icmp_ln1301_fu_193_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1301_fu_193_p2_carry_i_4
       (.I0(indvar_flatten_fu_88_reg[1]),
        .I1(P[1]),
        .I2(indvar_flatten_fu_88_reg[0]),
        .I3(P[0]),
        .I4(P[2]),
        .I5(indvar_flatten_fu_88_reg[2]),
        .O(icmp_ln1301_fu_193_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1301_reg_437[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1301_reg_437_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1301_reg_437_reg[0]_0 ),
        .Q(icmp_ln1301_reg_437_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1301_reg_437_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1301_reg_437_pp0_iter2_reg),
        .Q(icmp_ln1301_reg_437_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1301_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1301_fu_193_p2),
        .Q(\icmp_ln1301_reg_437_reg[0]_0 ),
        .R(1'b0));
  CARRY4 icmp_ln1306_fu_207_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1306_fu_207_p2_carry_n_0,icmp_ln1306_fu_207_p2_carry_n_1,icmp_ln1306_fu_207_p2_carry_n_2,icmp_ln1306_fu_207_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1306_fu_207_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1306_fu_207_p2_carry_i_1_n_0,icmp_ln1306_fu_207_p2_carry_i_2_n_0,icmp_ln1306_fu_207_p2_carry_i_3_n_0,icmp_ln1306_fu_207_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1306_fu_207_p2_carry__0
       (.CI(icmp_ln1306_fu_207_p2_carry_n_0),
        .CO({NLW_icmp_ln1306_fu_207_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1306_fu_207_p2_carry__0_n_2,icmp_ln1306_fu_207_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1306_fu_207_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1306_fu_207_p2_carry__0_i_1_n_0,icmp_ln1306_fu_207_p2_carry__0_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1306_fu_207_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_147[0]),
        .I1(j_fu_84[15]),
        .O(icmp_ln1306_fu_207_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln1306_fu_207_p2_carry__0_i_2
       (.I0(strideBased_cols_bound_per_npc_reg_158[14]),
        .I1(j_fu_84[12]),
        .I2(j_fu_84[13]),
        .I3(strideBased_cols_bound_per_npc_reg_158[13]),
        .I4(strideBased_cols_bound_per_npc_reg_158[12]),
        .I5(j_fu_84[14]),
        .O(icmp_ln1306_fu_207_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln1306_fu_207_p2_carry_i_1
       (.I0(strideBased_cols_bound_per_npc_reg_158[11]),
        .I1(j_fu_84[10]),
        .I2(j_fu_84[9]),
        .I3(strideBased_cols_bound_per_npc_reg_158[10]),
        .I4(strideBased_cols_bound_per_npc_reg_158[9]),
        .I5(j_fu_84[11]),
        .O(icmp_ln1306_fu_207_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln1306_fu_207_p2_carry_i_2
       (.I0(strideBased_cols_bound_per_npc_reg_158[8]),
        .I1(j_fu_84[6]),
        .I2(j_fu_84[7]),
        .I3(strideBased_cols_bound_per_npc_reg_158[7]),
        .I4(strideBased_cols_bound_per_npc_reg_158[6]),
        .I5(j_fu_84[8]),
        .O(icmp_ln1306_fu_207_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln1306_fu_207_p2_carry_i_3
       (.I0(strideBased_cols_bound_per_npc_reg_158[5]),
        .I1(j_fu_84[4]),
        .I2(j_fu_84[3]),
        .I3(strideBased_cols_bound_per_npc_reg_158[4]),
        .I4(strideBased_cols_bound_per_npc_reg_158[3]),
        .I5(j_fu_84[5]),
        .O(icmp_ln1306_fu_207_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln1306_fu_207_p2_carry_i_4
       (.I0(strideBased_cols_bound_per_npc_reg_158[2]),
        .I1(j_fu_84[0]),
        .I2(j_fu_84[1]),
        .I3(strideBased_cols_bound_per_npc_reg_158[1]),
        .I4(strideBased_cols_bound_per_npc_reg_158[0]),
        .I5(j_fu_84[2]),
        .O(icmp_ln1306_fu_207_p2_carry_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1315_fu_229_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1315_fu_229_p2_carry_n_0,icmp_ln1315_fu_229_p2_carry_n_1,icmp_ln1315_fu_229_p2_carry_n_2,icmp_ln1315_fu_229_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1315_fu_229_p2_carry_i_1_n_0,icmp_ln1315_fu_229_p2_carry_i_2_n_0,icmp_ln1315_fu_229_p2_carry_i_3_n_0,icmp_ln1315_fu_229_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1315_fu_229_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1315_fu_229_p2_carry_i_5_n_0,icmp_ln1315_fu_229_p2_carry_i_6_n_0,icmp_ln1315_fu_229_p2_carry_i_7_n_0,icmp_ln1315_fu_229_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1315_fu_229_p2_carry__0
       (.CI(icmp_ln1315_fu_229_p2_carry_n_0),
        .CO({icmp_ln1315_fu_229_p2_carry__0_n_0,icmp_ln1315_fu_229_p2_carry__0_n_1,icmp_ln1315_fu_229_p2_carry__0_n_2,icmp_ln1315_fu_229_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1315_fu_229_p2_carry__0_i_1_n_0,icmp_ln1315_fu_229_p2_carry__0_i_2_n_0,icmp_ln1315_fu_229_p2_carry__0_i_3_n_0,icmp_ln1315_fu_229_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1315_fu_229_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1315_fu_229_p2_carry__0_i_5_n_0,icmp_ln1315_fu_229_p2_carry__0_i_6_n_0,icmp_ln1315_fu_229_p2_carry__0_i_7_n_0,icmp_ln1315_fu_229_p2_carry__0_i_8_n_0}));
  LUT5 #(
    .INIT(32'hF4C0FFC4)) 
    icmp_ln1315_fu_229_p2_carry__0_i_1
       (.I0(j_fu_84[14]),
        .I1(strideBased_cols_bound_per_npc_reg_158[14]),
        .I2(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I3(cols_bound_per_npc_read_reg_147[0]),
        .I4(j_fu_84[15]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBAA0FFB0)) 
    icmp_ln1315_fu_229_p2_carry__0_i_2
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(j_fu_84[12]),
        .I2(strideBased_cols_bound_per_npc_reg_158[12]),
        .I3(strideBased_cols_bound_per_npc_reg_158[13]),
        .I4(j_fu_84[13]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hCE88EFAA)) 
    icmp_ln1315_fu_229_p2_carry__0_i_3
       (.I0(strideBased_cols_bound_per_npc_reg_158[11]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[10]),
        .I3(strideBased_cols_bound_per_npc_reg_158[10]),
        .I4(j_fu_84[11]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hF4C0FFC4)) 
    icmp_ln1315_fu_229_p2_carry__0_i_4
       (.I0(j_fu_84[8]),
        .I1(strideBased_cols_bound_per_npc_reg_158[8]),
        .I2(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I3(strideBased_cols_bound_per_npc_reg_158[9]),
        .I4(j_fu_84[9]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h20461045)) 
    icmp_ln1315_fu_229_p2_carry__0_i_5
       (.I0(strideBased_cols_bound_per_npc_reg_158[14]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[15]),
        .I3(cols_bound_per_npc_read_reg_147[0]),
        .I4(j_fu_84[14]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h42061203)) 
    icmp_ln1315_fu_229_p2_carry__0_i_6
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(strideBased_cols_bound_per_npc_reg_158[12]),
        .I2(strideBased_cols_bound_per_npc_reg_158[13]),
        .I3(j_fu_84[13]),
        .I4(j_fu_84[12]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h20461045)) 
    icmp_ln1315_fu_229_p2_carry__0_i_7
       (.I0(strideBased_cols_bound_per_npc_reg_158[11]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[10]),
        .I3(strideBased_cols_bound_per_npc_reg_158[10]),
        .I4(j_fu_84[11]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h20461045)) 
    icmp_ln1315_fu_229_p2_carry__0_i_8
       (.I0(strideBased_cols_bound_per_npc_reg_158[8]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[9]),
        .I3(strideBased_cols_bound_per_npc_reg_158[9]),
        .I4(j_fu_84[8]),
        .O(icmp_ln1315_fu_229_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1315_fu_229_p2_carry__1
       (.CI(icmp_ln1315_fu_229_p2_carry__0_n_0),
        .CO({icmp_ln1315_fu_229_p2_carry__1_n_0,icmp_ln1315_fu_229_p2_carry__1_n_1,icmp_ln1315_fu_229_p2_carry__1_n_2,icmp_ln1315_fu_229_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1315_fu_229_p2_carry__1_i_1_n_0,icmp_ln1315_fu_229_p2_carry__1_i_2_n_0,icmp_ln1315_fu_229_p2_carry__1_i_3_n_0,icmp_ln1315_fu_229_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1315_fu_229_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1315_fu_229_p2_carry__1_i_5_n_0,icmp_ln1315_fu_229_p2_carry__1_i_6_n_0,icmp_ln1315_fu_229_p2_carry__1_i_7_n_0,icmp_ln1315_fu_229_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_147[7]),
        .I1(cols_bound_per_npc_read_reg_147[8]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_147[5]),
        .I1(cols_bound_per_npc_read_reg_147[6]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_147[3]),
        .I1(cols_bound_per_npc_read_reg_147[4]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_147[1]),
        .I1(cols_bound_per_npc_read_reg_147[2]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__1_i_5
       (.I0(cols_bound_per_npc_read_reg_147[8]),
        .I1(cols_bound_per_npc_read_reg_147[7]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__1_i_6
       (.I0(cols_bound_per_npc_read_reg_147[6]),
        .I1(cols_bound_per_npc_read_reg_147[5]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__1_i_7
       (.I0(cols_bound_per_npc_read_reg_147[4]),
        .I1(cols_bound_per_npc_read_reg_147[3]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__1_i_8
       (.I0(cols_bound_per_npc_read_reg_147[2]),
        .I1(cols_bound_per_npc_read_reg_147[1]),
        .O(icmp_ln1315_fu_229_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1315_fu_229_p2_carry__2
       (.CI(icmp_ln1315_fu_229_p2_carry__1_n_0),
        .CO({icmp_ln1315_fu_229_p2,icmp_ln1315_fu_229_p2_carry__2_n_1,icmp_ln1315_fu_229_p2_carry__2_n_2,icmp_ln1315_fu_229_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1315_fu_229_p2_carry__2_i_1_n_0,icmp_ln1315_fu_229_p2_carry__2_i_2_n_0,icmp_ln1315_fu_229_p2_carry__2_i_3_n_0,icmp_ln1315_fu_229_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1315_fu_229_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1315_fu_229_p2_carry__2_i_5_n_0,icmp_ln1315_fu_229_p2_carry__2_i_6_n_0,icmp_ln1315_fu_229_p2_carry__2_i_7_n_0,icmp_ln1315_fu_229_p2_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1315_fu_229_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_147[15]),
        .I1(cols_bound_per_npc_read_reg_147[16]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_147[13]),
        .I1(cols_bound_per_npc_read_reg_147[14]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_147[11]),
        .I1(cols_bound_per_npc_read_reg_147[12]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln1315_fu_229_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_147[9]),
        .I1(cols_bound_per_npc_read_reg_147[10]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_147[15]),
        .I1(cols_bound_per_npc_read_reg_147[16]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__2_i_6
       (.I0(cols_bound_per_npc_read_reg_147[14]),
        .I1(cols_bound_per_npc_read_reg_147[13]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__2_i_7
       (.I0(cols_bound_per_npc_read_reg_147[12]),
        .I1(cols_bound_per_npc_read_reg_147[11]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1315_fu_229_p2_carry__2_i_8
       (.I0(cols_bound_per_npc_read_reg_147[10]),
        .I1(cols_bound_per_npc_read_reg_147[9]),
        .O(icmp_ln1315_fu_229_p2_carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hBAA0FFB0)) 
    icmp_ln1315_fu_229_p2_carry_i_1
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(j_fu_84[6]),
        .I2(strideBased_cols_bound_per_npc_reg_158[6]),
        .I3(strideBased_cols_bound_per_npc_reg_158[7]),
        .I4(j_fu_84[7]),
        .O(icmp_ln1315_fu_229_p2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'hCE88EFAA)) 
    icmp_ln1315_fu_229_p2_carry_i_2
       (.I0(strideBased_cols_bound_per_npc_reg_158[5]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[4]),
        .I3(strideBased_cols_bound_per_npc_reg_158[4]),
        .I4(j_fu_84[5]),
        .O(icmp_ln1315_fu_229_p2_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hF4C0FFC4)) 
    icmp_ln1315_fu_229_p2_carry_i_3
       (.I0(j_fu_84[2]),
        .I1(strideBased_cols_bound_per_npc_reg_158[2]),
        .I2(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I3(strideBased_cols_bound_per_npc_reg_158[3]),
        .I4(j_fu_84[3]),
        .O(icmp_ln1315_fu_229_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'hBAA0FFB0)) 
    icmp_ln1315_fu_229_p2_carry_i_4
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(j_fu_84[0]),
        .I2(strideBased_cols_bound_per_npc_reg_158[0]),
        .I3(strideBased_cols_bound_per_npc_reg_158[1]),
        .I4(j_fu_84[1]),
        .O(icmp_ln1315_fu_229_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h42061203)) 
    icmp_ln1315_fu_229_p2_carry_i_5
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(strideBased_cols_bound_per_npc_reg_158[6]),
        .I2(strideBased_cols_bound_per_npc_reg_158[7]),
        .I3(j_fu_84[7]),
        .I4(j_fu_84[6]),
        .O(icmp_ln1315_fu_229_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h20461045)) 
    icmp_ln1315_fu_229_p2_carry_i_6
       (.I0(strideBased_cols_bound_per_npc_reg_158[5]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[4]),
        .I3(strideBased_cols_bound_per_npc_reg_158[4]),
        .I4(j_fu_84[5]),
        .O(icmp_ln1315_fu_229_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h20461045)) 
    icmp_ln1315_fu_229_p2_carry_i_7
       (.I0(strideBased_cols_bound_per_npc_reg_158[2]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I2(j_fu_84[3]),
        .I3(strideBased_cols_bound_per_npc_reg_158[3]),
        .I4(j_fu_84[2]),
        .O(icmp_ln1315_fu_229_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h42061203)) 
    icmp_ln1315_fu_229_p2_carry_i_8
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(strideBased_cols_bound_per_npc_reg_158[0]),
        .I2(strideBased_cols_bound_per_npc_reg_158[1]),
        .I3(j_fu_84[1]),
        .I4(j_fu_84[0]),
        .O(icmp_ln1315_fu_229_p2_carry_i_8_n_0));
  FDRE \icmp_ln1315_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1315_fu_229_p2),
        .Q(icmp_ln1315_reg_446),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1324_reg_466[0]_i_1 
       (.I0(bLast_reg_441),
        .I1(last_blk_width_read_reg_142),
        .O(\icmp_ln1324_reg_466[0]_i_1_n_0 ));
  FDRE \icmp_ln1324_reg_466_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1324_reg_466),
        .Q(icmp_ln1324_reg_466_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1324_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1324_reg_466[0]_i_1_n_0 ),
        .Q(icmp_ln1324_reg_466),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_88[0]_i_2 
       (.I0(indvar_flatten_fu_88_reg[0]),
        .O(\indvar_flatten_fu_88[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_88_reg[0]_i_1_n_0 ,\indvar_flatten_fu_88_reg[0]_i_1_n_1 ,\indvar_flatten_fu_88_reg[0]_i_1_n_2 ,\indvar_flatten_fu_88_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_88_reg[0]_i_1_n_4 ,\indvar_flatten_fu_88_reg[0]_i_1_n_5 ,\indvar_flatten_fu_88_reg[0]_i_1_n_6 ,\indvar_flatten_fu_88_reg[0]_i_1_n_7 }),
        .S({indvar_flatten_fu_88_reg[3:1],\indvar_flatten_fu_88[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_88_reg[12]_i_1_n_0 ,\indvar_flatten_fu_88_reg[12]_i_1_n_1 ,\indvar_flatten_fu_88_reg[12]_i_1_n_2 ,\indvar_flatten_fu_88_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[12]_i_1_n_4 ,\indvar_flatten_fu_88_reg[12]_i_1_n_5 ,\indvar_flatten_fu_88_reg[12]_i_1_n_6 ,\indvar_flatten_fu_88_reg[12]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_88_reg[16]_i_1_n_0 ,\indvar_flatten_fu_88_reg[16]_i_1_n_1 ,\indvar_flatten_fu_88_reg[16]_i_1_n_2 ,\indvar_flatten_fu_88_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[16]_i_1_n_4 ,\indvar_flatten_fu_88_reg[16]_i_1_n_5 ,\indvar_flatten_fu_88_reg[16]_i_1_n_6 ,\indvar_flatten_fu_88_reg[16]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[0]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_88_reg[20]_i_1_n_0 ,\indvar_flatten_fu_88_reg[20]_i_1_n_1 ,\indvar_flatten_fu_88_reg[20]_i_1_n_2 ,\indvar_flatten_fu_88_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[20]_i_1_n_4 ,\indvar_flatten_fu_88_reg[20]_i_1_n_5 ,\indvar_flatten_fu_88_reg[20]_i_1_n_6 ,\indvar_flatten_fu_88_reg[20]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_88_reg[24]_i_1_n_0 ,\indvar_flatten_fu_88_reg[24]_i_1_n_1 ,\indvar_flatten_fu_88_reg[24]_i_1_n_2 ,\indvar_flatten_fu_88_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[24]_i_1_n_4 ,\indvar_flatten_fu_88_reg[24]_i_1_n_5 ,\indvar_flatten_fu_88_reg[24]_i_1_n_6 ,\indvar_flatten_fu_88_reg[24]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[24]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_88_reg[28]_i_1_CO_UNCONNECTED [3],\indvar_flatten_fu_88_reg[28]_i_1_n_1 ,\indvar_flatten_fu_88_reg[28]_i_1_n_2 ,\indvar_flatten_fu_88_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[28]_i_1_n_4 ,\indvar_flatten_fu_88_reg[28]_i_1_n_5 ,\indvar_flatten_fu_88_reg[28]_i_1_n_6 ,\indvar_flatten_fu_88_reg[28]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[0]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[0]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[0]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_88_reg[4]_i_1_n_0 ,\indvar_flatten_fu_88_reg[4]_i_1_n_1 ,\indvar_flatten_fu_88_reg[4]_i_1_n_2 ,\indvar_flatten_fu_88_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[4]_i_1_n_4 ,\indvar_flatten_fu_88_reg[4]_i_1_n_5 ,\indvar_flatten_fu_88_reg[4]_i_1_n_6 ,\indvar_flatten_fu_88_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_fu_88_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_fu_88_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_88_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_88_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_88_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_88_reg[8]_i_1_n_0 ,\indvar_flatten_fu_88_reg[8]_i_1_n_1 ,\indvar_flatten_fu_88_reg[8]_i_1_n_2 ,\indvar_flatten_fu_88_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_88_reg[8]_i_1_n_4 ,\indvar_flatten_fu_88_reg[8]_i_1_n_5 ,\indvar_flatten_fu_88_reg[8]_i_1_n_6 ,\indvar_flatten_fu_88_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_fu_88_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\indvar_flatten_fu_88_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_fu_88_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_84[0]_i_1 
       (.I0(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .I1(j_fu_84[0]),
        .O(\j_fu_84[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[12]_i_2 
       (.I0(j_fu_84[12]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[12]_i_3 
       (.I0(j_fu_84[11]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[12]_i_4 
       (.I0(j_fu_84[10]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[12]_i_5 
       (.I0(j_fu_84[9]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_84[15]_i_2 
       (.I0(icmp_ln1301_fu_193_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(indvar_flatten_fu_88));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[15]_i_4 
       (.I0(j_fu_84[15]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(\j_fu_84[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[15]_i_5 
       (.I0(j_fu_84[14]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[15]_i_6 
       (.I0(j_fu_84[13]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[4]_i_2 
       (.I0(j_fu_84[0]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(\j_fu_84[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[4]_i_3 
       (.I0(j_fu_84[4]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[4]_i_4 
       (.I0(j_fu_84[3]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[4]_i_5 
       (.I0(j_fu_84[2]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[4]_i_6 
       (.I0(j_fu_84[1]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[8]_i_2 
       (.I0(j_fu_84[8]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[8]_i_3 
       (.I0(j_fu_84[7]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[8]_i_4 
       (.I0(j_fu_84[6]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_84[8]_i_5 
       (.I0(j_fu_84[5]),
        .I1(icmp_ln1306_fu_207_p2_carry__0_n_2),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(\j_fu_84[0]_i_1_n_0 ),
        .Q(j_fu_84[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[10]),
        .Q(j_fu_84[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[11]),
        .Q(j_fu_84[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[12]),
        .Q(j_fu_84[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_84_reg[12]_i_1 
       (.CI(\j_fu_84_reg[8]_i_1_n_0 ),
        .CO({\j_fu_84_reg[12]_i_1_n_0 ,\j_fu_84_reg[12]_i_1_n_1 ,\j_fu_84_reg[12]_i_1_n_2 ,\j_fu_84_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1306_fu_234_p2[12:9]),
        .S(p_0_in[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[13]),
        .Q(j_fu_84[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[14]),
        .Q(j_fu_84[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[15]),
        .Q(j_fu_84[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_84_reg[15]_i_3 
       (.CI(\j_fu_84_reg[12]_i_1_n_0 ),
        .CO({\NLW_j_fu_84_reg[15]_i_3_CO_UNCONNECTED [3:2],\j_fu_84_reg[15]_i_3_n_2 ,\j_fu_84_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_84_reg[15]_i_3_O_UNCONNECTED [3],add_ln1306_fu_234_p2[15:13]}),
        .S({1'b0,\j_fu_84[15]_i_4_n_0 ,p_0_in[14:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[1]),
        .Q(j_fu_84[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[2]),
        .Q(j_fu_84[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[3]),
        .Q(j_fu_84[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[4]),
        .Q(j_fu_84[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_84_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_84_reg[4]_i_1_n_0 ,\j_fu_84_reg[4]_i_1_n_1 ,\j_fu_84_reg[4]_i_1_n_2 ,\j_fu_84_reg[4]_i_1_n_3 }),
        .CYINIT(\j_fu_84[4]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1306_fu_234_p2[4:1]),
        .S(p_0_in[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[5]),
        .Q(j_fu_84[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[6]),
        .Q(j_fu_84[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[7]),
        .Q(j_fu_84[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[8]),
        .Q(j_fu_84[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_84_reg[8]_i_1 
       (.CI(\j_fu_84_reg[4]_i_1_n_0 ),
        .CO({\j_fu_84_reg[8]_i_1_n_0 ,\j_fu_84_reg[8]_i_1_n_1 ,\j_fu_84_reg[8]_i_1_n_2 ,\j_fu_84_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1306_fu_234_p2[8:5]),
        .S(p_0_in[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_88),
        .D(add_ln1306_fu_234_p2[9]),
        .Q(j_fu_84[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[0]_i_1 
       (.I0(shl_ln1320_reg_470[0]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[0]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[1]_i_1 
       (.I0(shl_ln1320_reg_470[1]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[1]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[2]_i_1 
       (.I0(shl_ln1320_reg_470[2]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[2]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[3]_i_1 
       (.I0(shl_ln1320_reg_470[3]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[3]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[4]_i_1 
       (.I0(shl_ln1320_reg_470[4]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[4]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[5]_i_1 
       (.I0(shl_ln1320_reg_470[5]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[5]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[6]_i_1 
       (.I0(shl_ln1320_reg_470[6]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[6]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \localbuffer_fu_80[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(icmp_ln1301_reg_437_pp0_iter3_reg),
        .I2(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(localbuffer_fu_80));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \localbuffer_fu_80[7]_i_2 
       (.I0(shl_ln1320_reg_470[7]),
        .I1(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[7]),
        .I2(icmp_ln1324_reg_466_pp0_iter3_reg),
        .O(\localbuffer_fu_80[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[0]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[1]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[2]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[3]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[4]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[5]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[6]_i_1_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \localbuffer_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(localbuffer_fu_80),
        .D(\localbuffer_fu_80[7]_i_2_n_0 ),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_localbuffer_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__24 
       (.I0(\mOutPtr[0]_i_2__3_n_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[0]_i_2__3 
       (.I0(push_0),
        .I1(out_mat_data_empty_n),
        .I2(\mOutPtr[2]_i_4_n_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(Q[1]),
        .I5(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .O(\mOutPtr[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__12 
       (.I0(push_0),
        .I1(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .I2(Q[1]),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr[2]_i_4_n_0 ),
        .I5(out_mat_data_empty_n),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \mOutPtr[2]_i_3__2 
       (.I0(ap_phi_reg_pp0_iter3_val_1_reg_1580),
        .I1(Q[1]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr[2]_i_4_n_0 ),
        .I4(out_mat_data_empty_n),
        .I5(push_0),
        .O(mOutPtr0__0));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_4 
       (.I0(\icmp_ln1301_reg_437_reg[0]_0 ),
        .I1(icmp_ln1315_reg_446),
        .O(\mOutPtr[2]_i_4_n_0 ));
  FDRE \shl_ln1320_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[0]),
        .Q(shl_ln1320_reg_470[0]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[1]),
        .Q(shl_ln1320_reg_470[1]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[2]),
        .Q(shl_ln1320_reg_470[2]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[3]),
        .Q(shl_ln1320_reg_470[3]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[4]),
        .Q(shl_ln1320_reg_470[4]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[5]),
        .Q(shl_ln1320_reg_470[5]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[6]),
        .Q(shl_ln1320_reg_470[6]),
        .R(1'b0));
  FDRE \shl_ln1320_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_reg_pp0_iter3_val_1_reg_158[7]),
        .Q(shl_ln1320_reg_470[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_MatStream2AxiStream_2_s
   (\ap_CS_fsm_reg[0]_0 ,
    \icmp_ln1301_reg_437_reg[0] ,
    icmp_ln1315_reg_446,
    \mOutPtr_reg[0] ,
    mOutPtr16_out,
    mOutPtr0__0,
    push,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    D,
    ap_clk,
    out,
    bound_reg_169_reg_0,
    last_blk_width_channel_dout,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    push_0,
    out_mat_data_empty_n,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    ldata_full_n,
    rows_c_empty_n,
    MatStream2AxiStream_2_U0_ap_start,
    cols_c_empty_n,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] );
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \icmp_ln1301_reg_437_reg[0] ;
  output icmp_ln1315_reg_446;
  output \mOutPtr_reg[0] ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output push;
  output [1:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output [7:0]D;
  input ap_clk;
  input [31:0]out;
  input [15:0]bound_reg_169_reg_0;
  input [0:0]last_blk_width_channel_dout;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push_0;
  input out_mat_data_empty_n;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input ldata_full_n;
  input rows_c_empty_n;
  input MatStream2AxiStream_2_U0_ap_start;
  input cols_c_empty_n;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;

  wire [7:0]D;
  wire MatStream2AxiStream_2_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]bound_reg_169_reg_0;
  wire bound_reg_169_reg_n_100;
  wire bound_reg_169_reg_n_101;
  wire bound_reg_169_reg_n_102;
  wire bound_reg_169_reg_n_103;
  wire bound_reg_169_reg_n_104;
  wire bound_reg_169_reg_n_105;
  wire bound_reg_169_reg_n_74;
  wire bound_reg_169_reg_n_75;
  wire bound_reg_169_reg_n_76;
  wire bound_reg_169_reg_n_77;
  wire bound_reg_169_reg_n_78;
  wire bound_reg_169_reg_n_79;
  wire bound_reg_169_reg_n_80;
  wire bound_reg_169_reg_n_81;
  wire bound_reg_169_reg_n_82;
  wire bound_reg_169_reg_n_83;
  wire bound_reg_169_reg_n_84;
  wire bound_reg_169_reg_n_85;
  wire bound_reg_169_reg_n_86;
  wire bound_reg_169_reg_n_87;
  wire bound_reg_169_reg_n_88;
  wire bound_reg_169_reg_n_89;
  wire bound_reg_169_reg_n_90;
  wire bound_reg_169_reg_n_91;
  wire bound_reg_169_reg_n_92;
  wire bound_reg_169_reg_n_93;
  wire bound_reg_169_reg_n_94;
  wire bound_reg_169_reg_n_95;
  wire bound_reg_169_reg_n_96;
  wire bound_reg_169_reg_n_97;
  wire bound_reg_169_reg_n_98;
  wire bound_reg_169_reg_n_99;
  wire [31:15]cols_bound_per_npc_read_reg_147;
  wire cols_c_empty_n;
  wire grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg;
  wire grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_n_16;
  wire \icmp_ln1301_reg_437_reg[0] ;
  wire icmp_ln1315_reg_446;
  wire [0:0]last_blk_width_channel_dout;
  wire [3:3]last_blk_width_read_reg_142;
  wire ldata_full_n;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire [31:0]out;
  wire out_mat_data_empty_n;
  wire push;
  wire push_0;
  wire rows_c_empty_n;
  wire [14:0]strideBased_cols_bound_per_npc_reg_158;
  wire [31:0]sub_fu_98_p2;
  wire [31:0]sub_reg_164;
  wire \sub_reg_164[12]_i_2_n_0 ;
  wire \sub_reg_164[12]_i_3_n_0 ;
  wire \sub_reg_164[12]_i_4_n_0 ;
  wire \sub_reg_164[12]_i_5_n_0 ;
  wire \sub_reg_164[16]_i_2_n_0 ;
  wire \sub_reg_164[16]_i_3_n_0 ;
  wire \sub_reg_164[16]_i_4_n_0 ;
  wire \sub_reg_164[16]_i_5_n_0 ;
  wire \sub_reg_164[20]_i_2_n_0 ;
  wire \sub_reg_164[20]_i_3_n_0 ;
  wire \sub_reg_164[20]_i_4_n_0 ;
  wire \sub_reg_164[20]_i_5_n_0 ;
  wire \sub_reg_164[24]_i_2_n_0 ;
  wire \sub_reg_164[24]_i_3_n_0 ;
  wire \sub_reg_164[24]_i_4_n_0 ;
  wire \sub_reg_164[24]_i_5_n_0 ;
  wire \sub_reg_164[28]_i_2_n_0 ;
  wire \sub_reg_164[28]_i_3_n_0 ;
  wire \sub_reg_164[28]_i_4_n_0 ;
  wire \sub_reg_164[28]_i_5_n_0 ;
  wire \sub_reg_164[31]_i_2_n_0 ;
  wire \sub_reg_164[31]_i_3_n_0 ;
  wire \sub_reg_164[31]_i_4_n_0 ;
  wire \sub_reg_164[4]_i_2_n_0 ;
  wire \sub_reg_164[4]_i_3_n_0 ;
  wire \sub_reg_164[4]_i_4_n_0 ;
  wire \sub_reg_164[4]_i_5_n_0 ;
  wire \sub_reg_164[8]_i_2_n_0 ;
  wire \sub_reg_164[8]_i_3_n_0 ;
  wire \sub_reg_164[8]_i_4_n_0 ;
  wire \sub_reg_164[8]_i_5_n_0 ;
  wire \sub_reg_164_reg[12]_i_1_n_0 ;
  wire \sub_reg_164_reg[12]_i_1_n_1 ;
  wire \sub_reg_164_reg[12]_i_1_n_2 ;
  wire \sub_reg_164_reg[12]_i_1_n_3 ;
  wire \sub_reg_164_reg[16]_i_1_n_0 ;
  wire \sub_reg_164_reg[16]_i_1_n_1 ;
  wire \sub_reg_164_reg[16]_i_1_n_2 ;
  wire \sub_reg_164_reg[16]_i_1_n_3 ;
  wire \sub_reg_164_reg[20]_i_1_n_0 ;
  wire \sub_reg_164_reg[20]_i_1_n_1 ;
  wire \sub_reg_164_reg[20]_i_1_n_2 ;
  wire \sub_reg_164_reg[20]_i_1_n_3 ;
  wire \sub_reg_164_reg[24]_i_1_n_0 ;
  wire \sub_reg_164_reg[24]_i_1_n_1 ;
  wire \sub_reg_164_reg[24]_i_1_n_2 ;
  wire \sub_reg_164_reg[24]_i_1_n_3 ;
  wire \sub_reg_164_reg[28]_i_1_n_0 ;
  wire \sub_reg_164_reg[28]_i_1_n_1 ;
  wire \sub_reg_164_reg[28]_i_1_n_2 ;
  wire \sub_reg_164_reg[28]_i_1_n_3 ;
  wire \sub_reg_164_reg[31]_i_1_n_2 ;
  wire \sub_reg_164_reg[31]_i_1_n_3 ;
  wire \sub_reg_164_reg[4]_i_1_n_0 ;
  wire \sub_reg_164_reg[4]_i_1_n_1 ;
  wire \sub_reg_164_reg[4]_i_1_n_2 ;
  wire \sub_reg_164_reg[4]_i_1_n_3 ;
  wire \sub_reg_164_reg[8]_i_1_n_0 ;
  wire \sub_reg_164_reg[8]_i_1_n_1 ;
  wire \sub_reg_164_reg[8]_i_1_n_2 ;
  wire \sub_reg_164_reg[8]_i_1_n_3 ;
  wire NLW_bound_reg_169_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_bound_reg_169_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_bound_reg_169_reg_OVERFLOW_UNCONNECTED;
  wire NLW_bound_reg_169_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_bound_reg_169_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_bound_reg_169_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_bound_reg_169_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_bound_reg_169_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_bound_reg_169_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_bound_reg_169_reg_P_UNCONNECTED;
  wire [47:0]NLW_bound_reg_169_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_sub_reg_164_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_164_reg[31]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rows_c_empty_n),
        .I3(MatStream2AxiStream_2_U0_ap_start),
        .I4(cols_c_empty_n),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q[0]),
        .I1(rows_c_empty_n),
        .I2(MatStream2AxiStream_2_U0_ap_start),
        .I3(cols_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    bound_reg_169_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,bound_reg_169_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_bound_reg_169_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,out[15:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_bound_reg_169_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_bound_reg_169_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_bound_reg_169_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[0]_0 ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[0]_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_bound_reg_169_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_bound_reg_169_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_bound_reg_169_reg_P_UNCONNECTED[47:32],bound_reg_169_reg_n_74,bound_reg_169_reg_n_75,bound_reg_169_reg_n_76,bound_reg_169_reg_n_77,bound_reg_169_reg_n_78,bound_reg_169_reg_n_79,bound_reg_169_reg_n_80,bound_reg_169_reg_n_81,bound_reg_169_reg_n_82,bound_reg_169_reg_n_83,bound_reg_169_reg_n_84,bound_reg_169_reg_n_85,bound_reg_169_reg_n_86,bound_reg_169_reg_n_87,bound_reg_169_reg_n_88,bound_reg_169_reg_n_89,bound_reg_169_reg_n_90,bound_reg_169_reg_n_91,bound_reg_169_reg_n_92,bound_reg_169_reg_n_93,bound_reg_169_reg_n_94,bound_reg_169_reg_n_95,bound_reg_169_reg_n_96,bound_reg_169_reg_n_97,bound_reg_169_reg_n_98,bound_reg_169_reg_n_99,bound_reg_169_reg_n_100,bound_reg_169_reg_n_101,bound_reg_169_reg_n_102,bound_reg_169_reg_n_103,bound_reg_169_reg_n_104,bound_reg_169_reg_n_105}),
        .PATTERNBDETECT(NLW_bound_reg_169_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_bound_reg_169_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_bound_reg_169_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_bound_reg_169_reg_UNDERFLOW_UNCONNECTED));
  FDRE \cols_bound_per_npc_read_reg_147_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[15]),
        .Q(cols_bound_per_npc_read_reg_147[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[16]),
        .Q(cols_bound_per_npc_read_reg_147[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[17]),
        .Q(cols_bound_per_npc_read_reg_147[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[18]),
        .Q(cols_bound_per_npc_read_reg_147[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[19]),
        .Q(cols_bound_per_npc_read_reg_147[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[20]),
        .Q(cols_bound_per_npc_read_reg_147[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[21]),
        .Q(cols_bound_per_npc_read_reg_147[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[22]),
        .Q(cols_bound_per_npc_read_reg_147[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[23]),
        .Q(cols_bound_per_npc_read_reg_147[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[24]),
        .Q(cols_bound_per_npc_read_reg_147[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[25]),
        .Q(cols_bound_per_npc_read_reg_147[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[26]),
        .Q(cols_bound_per_npc_read_reg_147[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[27]),
        .Q(cols_bound_per_npc_read_reg_147[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[28]),
        .Q(cols_bound_per_npc_read_reg_147[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[29]),
        .Q(cols_bound_per_npc_read_reg_147[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[30]),
        .Q(cols_bound_per_npc_read_reg_147[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_147_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[31]),
        .Q(cols_bound_per_npc_read_reg_147[31]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__13
       (.I0(Q[1]),
        .I1(MatStream2AxiStream_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79
       (.D(ap_NS_fsm[3:2]),
        .P({bound_reg_169_reg_n_74,bound_reg_169_reg_n_75,bound_reg_169_reg_n_76,bound_reg_169_reg_n_77,bound_reg_169_reg_n_78,bound_reg_169_reg_n_79,bound_reg_169_reg_n_80,bound_reg_169_reg_n_81,bound_reg_169_reg_n_82,bound_reg_169_reg_n_83,bound_reg_169_reg_n_84,bound_reg_169_reg_n_85,bound_reg_169_reg_n_86,bound_reg_169_reg_n_87,bound_reg_169_reg_n_88,bound_reg_169_reg_n_89,bound_reg_169_reg_n_90,bound_reg_169_reg_n_91,bound_reg_169_reg_n_92,bound_reg_169_reg_n_93,bound_reg_169_reg_n_94,bound_reg_169_reg_n_95,bound_reg_169_reg_n_96,bound_reg_169_reg_n_97,bound_reg_169_reg_n_98,bound_reg_169_reg_n_99,bound_reg_169_reg_n_100,bound_reg_169_reg_n_101,bound_reg_169_reg_n_102,bound_reg_169_reg_n_103,bound_reg_169_reg_n_104,bound_reg_169_reg_n_105}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[1] (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_n_16),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7]_0 (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bLast_reg_441_reg[0]_0 (sub_reg_164),
        .cols_bound_per_npc_read_reg_147(cols_bound_per_npc_read_reg_147),
        .grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .\icmp_ln1301_reg_437_reg[0]_0 (\icmp_ln1301_reg_437_reg[0] ),
        .icmp_ln1315_reg_446(icmp_ln1315_reg_446),
        .last_blk_width_read_reg_142(last_blk_width_read_reg_142),
        .ldata_full_n(ldata_full_n),
        .\localbuffer_fu_80_reg[7]_0 (D),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .push(push),
        .push_0(push_0),
        .strideBased_cols_bound_per_npc_reg_158(strideBased_cols_bound_per_npc_reg_158));
  FDRE #(
    .INIT(1'b0)) 
    grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_n_16),
        .Q(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \last_blk_width_read_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(last_blk_width_channel_dout),
        .Q(last_blk_width_read_reg_142),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[0]),
        .Q(strideBased_cols_bound_per_npc_reg_158[0]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[10]),
        .Q(strideBased_cols_bound_per_npc_reg_158[10]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[11]),
        .Q(strideBased_cols_bound_per_npc_reg_158[11]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[12]),
        .Q(strideBased_cols_bound_per_npc_reg_158[12]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[13]),
        .Q(strideBased_cols_bound_per_npc_reg_158[13]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[14]),
        .Q(strideBased_cols_bound_per_npc_reg_158[14]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[1]),
        .Q(strideBased_cols_bound_per_npc_reg_158[1]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[2]),
        .Q(strideBased_cols_bound_per_npc_reg_158[2]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[3]),
        .Q(strideBased_cols_bound_per_npc_reg_158[3]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[4]),
        .Q(strideBased_cols_bound_per_npc_reg_158[4]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[5]),
        .Q(strideBased_cols_bound_per_npc_reg_158[5]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[6]),
        .Q(strideBased_cols_bound_per_npc_reg_158[6]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[7]),
        .Q(strideBased_cols_bound_per_npc_reg_158[7]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[8]),
        .Q(strideBased_cols_bound_per_npc_reg_158[8]),
        .R(1'b0));
  FDRE \strideBased_cols_bound_per_npc_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[9]),
        .Q(strideBased_cols_bound_per_npc_reg_158[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(strideBased_cols_bound_per_npc_reg_158[0]),
        .O(sub_fu_98_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_2 
       (.I0(strideBased_cols_bound_per_npc_reg_158[12]),
        .O(\sub_reg_164[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_3 
       (.I0(strideBased_cols_bound_per_npc_reg_158[11]),
        .O(\sub_reg_164[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_4 
       (.I0(strideBased_cols_bound_per_npc_reg_158[10]),
        .O(\sub_reg_164[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_5 
       (.I0(strideBased_cols_bound_per_npc_reg_158[9]),
        .O(\sub_reg_164[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_2 
       (.I0(cols_bound_per_npc_read_reg_147[16]),
        .O(\sub_reg_164[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_3 
       (.I0(cols_bound_per_npc_read_reg_147[15]),
        .O(\sub_reg_164[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_4 
       (.I0(strideBased_cols_bound_per_npc_reg_158[14]),
        .O(\sub_reg_164[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_5 
       (.I0(strideBased_cols_bound_per_npc_reg_158[13]),
        .O(\sub_reg_164[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_2 
       (.I0(cols_bound_per_npc_read_reg_147[20]),
        .O(\sub_reg_164[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_3 
       (.I0(cols_bound_per_npc_read_reg_147[19]),
        .O(\sub_reg_164[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_4 
       (.I0(cols_bound_per_npc_read_reg_147[18]),
        .O(\sub_reg_164[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_5 
       (.I0(cols_bound_per_npc_read_reg_147[17]),
        .O(\sub_reg_164[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_2 
       (.I0(cols_bound_per_npc_read_reg_147[24]),
        .O(\sub_reg_164[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_3 
       (.I0(cols_bound_per_npc_read_reg_147[23]),
        .O(\sub_reg_164[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_4 
       (.I0(cols_bound_per_npc_read_reg_147[22]),
        .O(\sub_reg_164[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_5 
       (.I0(cols_bound_per_npc_read_reg_147[21]),
        .O(\sub_reg_164[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_2 
       (.I0(cols_bound_per_npc_read_reg_147[28]),
        .O(\sub_reg_164[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_3 
       (.I0(cols_bound_per_npc_read_reg_147[27]),
        .O(\sub_reg_164[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_4 
       (.I0(cols_bound_per_npc_read_reg_147[26]),
        .O(\sub_reg_164[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_5 
       (.I0(cols_bound_per_npc_read_reg_147[25]),
        .O(\sub_reg_164[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_2 
       (.I0(cols_bound_per_npc_read_reg_147[31]),
        .O(\sub_reg_164[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_3 
       (.I0(cols_bound_per_npc_read_reg_147[30]),
        .O(\sub_reg_164[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_4 
       (.I0(cols_bound_per_npc_read_reg_147[29]),
        .O(\sub_reg_164[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_2 
       (.I0(strideBased_cols_bound_per_npc_reg_158[4]),
        .O(\sub_reg_164[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_3 
       (.I0(strideBased_cols_bound_per_npc_reg_158[3]),
        .O(\sub_reg_164[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_4 
       (.I0(strideBased_cols_bound_per_npc_reg_158[2]),
        .O(\sub_reg_164[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_5 
       (.I0(strideBased_cols_bound_per_npc_reg_158[1]),
        .O(\sub_reg_164[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_2 
       (.I0(strideBased_cols_bound_per_npc_reg_158[8]),
        .O(\sub_reg_164[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_3 
       (.I0(strideBased_cols_bound_per_npc_reg_158[7]),
        .O(\sub_reg_164[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_4 
       (.I0(strideBased_cols_bound_per_npc_reg_158[6]),
        .O(\sub_reg_164[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_5 
       (.I0(strideBased_cols_bound_per_npc_reg_158[5]),
        .O(\sub_reg_164[8]_i_5_n_0 ));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[0]),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[12]_i_1 
       (.CI(\sub_reg_164_reg[8]_i_1_n_0 ),
        .CO({\sub_reg_164_reg[12]_i_1_n_0 ,\sub_reg_164_reg[12]_i_1_n_1 ,\sub_reg_164_reg[12]_i_1_n_2 ,\sub_reg_164_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(strideBased_cols_bound_per_npc_reg_158[12:9]),
        .O(sub_fu_98_p2[12:9]),
        .S({\sub_reg_164[12]_i_2_n_0 ,\sub_reg_164[12]_i_3_n_0 ,\sub_reg_164[12]_i_4_n_0 ,\sub_reg_164[12]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[16]_i_1 
       (.CI(\sub_reg_164_reg[12]_i_1_n_0 ),
        .CO({\sub_reg_164_reg[16]_i_1_n_0 ,\sub_reg_164_reg[16]_i_1_n_1 ,\sub_reg_164_reg[16]_i_1_n_2 ,\sub_reg_164_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({cols_bound_per_npc_read_reg_147[16:15],strideBased_cols_bound_per_npc_reg_158[14:13]}),
        .O(sub_fu_98_p2[16:13]),
        .S({\sub_reg_164[16]_i_2_n_0 ,\sub_reg_164[16]_i_3_n_0 ,\sub_reg_164[16]_i_4_n_0 ,\sub_reg_164[16]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[20]_i_1 
       (.CI(\sub_reg_164_reg[16]_i_1_n_0 ),
        .CO({\sub_reg_164_reg[20]_i_1_n_0 ,\sub_reg_164_reg[20]_i_1_n_1 ,\sub_reg_164_reg[20]_i_1_n_2 ,\sub_reg_164_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_147[20:17]),
        .O(sub_fu_98_p2[20:17]),
        .S({\sub_reg_164[20]_i_2_n_0 ,\sub_reg_164[20]_i_3_n_0 ,\sub_reg_164[20]_i_4_n_0 ,\sub_reg_164[20]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[24]_i_1 
       (.CI(\sub_reg_164_reg[20]_i_1_n_0 ),
        .CO({\sub_reg_164_reg[24]_i_1_n_0 ,\sub_reg_164_reg[24]_i_1_n_1 ,\sub_reg_164_reg[24]_i_1_n_2 ,\sub_reg_164_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_147[24:21]),
        .O(sub_fu_98_p2[24:21]),
        .S({\sub_reg_164[24]_i_2_n_0 ,\sub_reg_164[24]_i_3_n_0 ,\sub_reg_164[24]_i_4_n_0 ,\sub_reg_164[24]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[28]_i_1 
       (.CI(\sub_reg_164_reg[24]_i_1_n_0 ),
        .CO({\sub_reg_164_reg[28]_i_1_n_0 ,\sub_reg_164_reg[28]_i_1_n_1 ,\sub_reg_164_reg[28]_i_1_n_2 ,\sub_reg_164_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_147[28:25]),
        .O(sub_fu_98_p2[28:25]),
        .S({\sub_reg_164[28]_i_2_n_0 ,\sub_reg_164[28]_i_3_n_0 ,\sub_reg_164[28]_i_4_n_0 ,\sub_reg_164[28]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[31]_i_1 
       (.CI(\sub_reg_164_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_reg_164_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_164_reg[31]_i_1_n_2 ,\sub_reg_164_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_147[30:29]}),
        .O({\NLW_sub_reg_164_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_98_p2[31:29]}),
        .S({1'b0,\sub_reg_164[31]_i_2_n_0 ,\sub_reg_164[31]_i_3_n_0 ,\sub_reg_164[31]_i_4_n_0 }));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_164_reg[4]_i_1_n_0 ,\sub_reg_164_reg[4]_i_1_n_1 ,\sub_reg_164_reg[4]_i_1_n_2 ,\sub_reg_164_reg[4]_i_1_n_3 }),
        .CYINIT(strideBased_cols_bound_per_npc_reg_158[0]),
        .DI(strideBased_cols_bound_per_npc_reg_158[4:1]),
        .O(sub_fu_98_p2[4:1]),
        .S({\sub_reg_164[4]_i_2_n_0 ,\sub_reg_164[4]_i_3_n_0 ,\sub_reg_164[4]_i_4_n_0 ,\sub_reg_164[4]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[8]_i_1 
       (.CI(\sub_reg_164_reg[4]_i_1_n_0 ),
        .CO({\sub_reg_164_reg[8]_i_1_n_0 ,\sub_reg_164_reg[8]_i_1_n_1 ,\sub_reg_164_reg[8]_i_1_n_2 ,\sub_reg_164_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(strideBased_cols_bound_per_npc_reg_158[8:5]),
        .O(sub_fu_98_p2[8:5]),
        .S({\sub_reg_164[8]_i_2_n_0 ,\sub_reg_164[8]_i_3_n_0 ,\sub_reg_164[8]_i_4_n_0 ,\sub_reg_164[8]_i_5_n_0 }));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_fu_98_p2[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop
   (\ap_CS_fsm_reg[2] ,
    mOutPtr16_out,
    mOutPtr0__0,
    push,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    in_mat_data_empty_n,
    push_0,
    mOutPtr,
    out_mat_data_full_n,
    icmp_ln71_fu_89_p2_carry__0_0,
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
    ap_rst_n,
    CO,
    \ap_CS_fsm_reg[1]_0 ,
    \icmp_ln89_reg_139[0]_i_7_0 ,
    \icmp_ln89_reg_139[0]_i_7_1 ,
    \icmp_ln89_reg_139[0]_i_7_2 ,
    \icmp_ln89_reg_139_reg[0]_i_2_0 ,
    in_mat_data_dout);
  output \ap_CS_fsm_reg[2] ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output push;
  output \ap_CS_fsm_reg[2]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input in_mat_data_empty_n;
  input push_0;
  input [1:0]mOutPtr;
  input out_mat_data_full_n;
  input [15:0]icmp_ln71_fu_89_p2_carry__0_0;
  input grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg;
  input ap_rst_n;
  input [0:0]CO;
  input \ap_CS_fsm_reg[1]_0 ;
  input [7:0]\icmp_ln89_reg_139[0]_i_7_0 ;
  input [7:0]\icmp_ln89_reg_139[0]_i_7_1 ;
  input [7:0]\icmp_ln89_reg_139[0]_i_7_2 ;
  input \icmp_ln89_reg_139_reg[0]_i_2_0 ;
  input [3:0]in_mat_data_dout;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]Q;
  wire [15:0]add_ln71_fu_95_p2;
  wire add_ln71_fu_95_p2_carry__0_n_0;
  wire add_ln71_fu_95_p2_carry__0_n_1;
  wire add_ln71_fu_95_p2_carry__0_n_2;
  wire add_ln71_fu_95_p2_carry__0_n_3;
  wire add_ln71_fu_95_p2_carry__1_n_0;
  wire add_ln71_fu_95_p2_carry__1_n_1;
  wire add_ln71_fu_95_p2_carry__1_n_2;
  wire add_ln71_fu_95_p2_carry__1_n_3;
  wire add_ln71_fu_95_p2_carry__2_n_2;
  wire add_ln71_fu_95_p2_carry__2_n_3;
  wire add_ln71_fu_95_p2_carry_n_0;
  wire add_ln71_fu_95_p2_carry_n_1;
  wire add_ln71_fu_95_p2_carry_n_2;
  wire add_ln71_fu_95_p2_carry_n_3;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg;
  wire icmp_ln71_fu_89_p2;
  wire [15:0]icmp_ln71_fu_89_p2_carry__0_0;
  wire icmp_ln71_fu_89_p2_carry__0_n_3;
  wire icmp_ln71_fu_89_p2_carry_n_0;
  wire icmp_ln71_fu_89_p2_carry_n_1;
  wire icmp_ln71_fu_89_p2_carry_n_2;
  wire icmp_ln71_fu_89_p2_carry_n_3;
  wire icmp_ln89_fu_106_p2;
  wire icmp_ln89_reg_139;
  wire \icmp_ln89_reg_139[0]_i_10_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_16_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_17_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_18_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_19_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_1_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_3_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_4_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_5_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_6_n_0 ;
  wire [7:0]\icmp_ln89_reg_139[0]_i_7_0 ;
  wire [7:0]\icmp_ln89_reg_139[0]_i_7_1 ;
  wire [7:0]\icmp_ln89_reg_139[0]_i_7_2 ;
  wire \icmp_ln89_reg_139[0]_i_7_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_8_n_0 ;
  wire \icmp_ln89_reg_139[0]_i_9_n_0 ;
  wire \icmp_ln89_reg_139_reg[0]_i_2_0 ;
  wire \icmp_ln89_reg_139_reg[0]_i_2_n_1 ;
  wire \icmp_ln89_reg_139_reg[0]_i_2_n_2 ;
  wire \icmp_ln89_reg_139_reg[0]_i_2_n_3 ;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire \j_fu_46_reg_n_0_[0] ;
  wire \j_fu_46_reg_n_0_[10] ;
  wire \j_fu_46_reg_n_0_[11] ;
  wire \j_fu_46_reg_n_0_[12] ;
  wire \j_fu_46_reg_n_0_[13] ;
  wire \j_fu_46_reg_n_0_[14] ;
  wire \j_fu_46_reg_n_0_[15] ;
  wire \j_fu_46_reg_n_0_[1] ;
  wire \j_fu_46_reg_n_0_[2] ;
  wire \j_fu_46_reg_n_0_[3] ;
  wire \j_fu_46_reg_n_0_[4] ;
  wire \j_fu_46_reg_n_0_[5] ;
  wire \j_fu_46_reg_n_0_[6] ;
  wire \j_fu_46_reg_n_0_[7] ;
  wire \j_fu_46_reg_n_0_[8] ;
  wire \j_fu_46_reg_n_0_[9] ;
  wire [1:0]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire out_mat_data_full_n;
  wire push;
  wire push_0;
  wire [3:2]NLW_add_ln71_fu_95_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln71_fu_95_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln71_fu_89_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln71_fu_89_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln71_fu_89_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln89_reg_139_reg[0]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(Q[2]),
        .I1(out_mat_data_full_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(in_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(icmp_ln89_reg_139),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(out_mat_data_full_n),
        .I4(Q[2]),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln71_fu_95_p2_carry
       (.CI(1'b0),
        .CO({add_ln71_fu_95_p2_carry_n_0,add_ln71_fu_95_p2_carry_n_1,add_ln71_fu_95_p2_carry_n_2,add_ln71_fu_95_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_j_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln71_fu_95_p2[4:1]),
        .S(ap_sig_allocacmp_j_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln71_fu_95_p2_carry__0
       (.CI(add_ln71_fu_95_p2_carry_n_0),
        .CO({add_ln71_fu_95_p2_carry__0_n_0,add_ln71_fu_95_p2_carry__0_n_1,add_ln71_fu_95_p2_carry__0_n_2,add_ln71_fu_95_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln71_fu_95_p2[8:5]),
        .S(ap_sig_allocacmp_j_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln71_fu_95_p2_carry__1
       (.CI(add_ln71_fu_95_p2_carry__0_n_0),
        .CO({add_ln71_fu_95_p2_carry__1_n_0,add_ln71_fu_95_p2_carry__1_n_1,add_ln71_fu_95_p2_carry__1_n_2,add_ln71_fu_95_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln71_fu_95_p2[12:9]),
        .S(ap_sig_allocacmp_j_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln71_fu_95_p2_carry__2
       (.CI(add_ln71_fu_95_p2_carry__1_n_0),
        .CO({NLW_add_ln71_fu_95_p2_carry__2_CO_UNCONNECTED[3:2],add_ln71_fu_95_p2_carry__2_n_2,add_ln71_fu_95_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln71_fu_95_p2_carry__2_O_UNCONNECTED[3],add_ln71_fu_95_p2[15:13]}),
        .S({1'b0,ap_sig_allocacmp_j_load[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hA8F8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(in_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(out_mat_data_full_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_18 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln71_fu_89_p2),
        .D(D),
        .E(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q({\j_fu_46_reg_n_0_[15] ,\j_fu_46_reg_n_0_[14] ,\j_fu_46_reg_n_0_[13] ,\j_fu_46_reg_n_0_[12] ,\j_fu_46_reg_n_0_[11] ,\j_fu_46_reg_n_0_[10] ,\j_fu_46_reg_n_0_[9] ,\j_fu_46_reg_n_0_[8] ,\j_fu_46_reg_n_0_[7] ,\j_fu_46_reg_n_0_[6] ,\j_fu_46_reg_n_0_[5] ,\j_fu_46_reg_n_0_[4] ,\j_fu_46_reg_n_0_[3] ,\j_fu_46_reg_n_0_[2] ,\j_fu_46_reg_n_0_[1] ,\j_fu_46_reg_n_0_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (Q),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(add_ln71_fu_95_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_load(ap_sig_allocacmp_j_load),
        .grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_30),
        .grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0(CO),
        .icmp_ln71_fu_89_p2_carry__0(icmp_ln71_fu_89_p2_carry__0_0),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .\j_fu_46_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .out_mat_data_full_n(out_mat_data_full_n));
  CARRY4 icmp_ln71_fu_89_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln71_fu_89_p2_carry_n_0,icmp_ln71_fu_89_p2_carry_n_1,icmp_ln71_fu_89_p2_carry_n_2,icmp_ln71_fu_89_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln71_fu_89_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}));
  CARRY4 icmp_ln71_fu_89_p2_carry__0
       (.CI(icmp_ln71_fu_89_p2_carry_n_0),
        .CO({NLW_icmp_ln71_fu_89_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln71_fu_89_p2,icmp_ln71_fu_89_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln71_fu_89_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1}));
  LUT6 #(
    .INIT(64'hAEAEFFAEA2A200A2)) 
    \icmp_ln89_reg_139[0]_i_1 
       (.I0(icmp_ln89_fu_106_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(out_mat_data_full_n),
        .I5(icmp_ln89_reg_139),
        .O(\icmp_ln89_reg_139[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln89_reg_139[0]_i_10 
       (.I0(\icmp_ln89_reg_139[0]_i_7_0 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\icmp_ln89_reg_139[0]_i_7_1 [0]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [0]),
        .I5(\icmp_ln89_reg_139[0]_i_19_n_0 ),
        .O(\icmp_ln89_reg_139[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \icmp_ln89_reg_139[0]_i_16 
       (.I0(\icmp_ln89_reg_139[0]_i_7_2 [7]),
        .I1(\icmp_ln89_reg_139[0]_i_7_1 [7]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\icmp_ln89_reg_139[0]_i_7_0 [7]),
        .O(\icmp_ln89_reg_139[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \icmp_ln89_reg_139[0]_i_17 
       (.I0(\icmp_ln89_reg_139[0]_i_7_2 [5]),
        .I1(\icmp_ln89_reg_139[0]_i_7_1 [5]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\icmp_ln89_reg_139[0]_i_7_0 [5]),
        .O(\icmp_ln89_reg_139[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \icmp_ln89_reg_139[0]_i_18 
       (.I0(\icmp_ln89_reg_139[0]_i_7_2 [3]),
        .I1(\icmp_ln89_reg_139[0]_i_7_1 [3]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\icmp_ln89_reg_139[0]_i_7_0 [3]),
        .O(\icmp_ln89_reg_139[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \icmp_ln89_reg_139[0]_i_19 
       (.I0(\icmp_ln89_reg_139[0]_i_7_2 [1]),
        .I1(\icmp_ln89_reg_139[0]_i_7_1 [1]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\icmp_ln89_reg_139[0]_i_7_0 [1]),
        .O(\icmp_ln89_reg_139[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln89_reg_139[0]_i_3 
       (.I0(\icmp_ln89_reg_139[0]_i_7_1 [6]),
        .I1(\icmp_ln89_reg_139_reg[0]_i_2_0 ),
        .I2(\icmp_ln89_reg_139[0]_i_7_0 [6]),
        .I3(\icmp_ln89_reg_139[0]_i_7_2 [6]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [7]),
        .I5(in_mat_data_dout[3]),
        .O(\icmp_ln89_reg_139[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln89_reg_139[0]_i_4 
       (.I0(\icmp_ln89_reg_139[0]_i_7_1 [4]),
        .I1(\icmp_ln89_reg_139_reg[0]_i_2_0 ),
        .I2(\icmp_ln89_reg_139[0]_i_7_0 [4]),
        .I3(\icmp_ln89_reg_139[0]_i_7_2 [4]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [5]),
        .I5(in_mat_data_dout[2]),
        .O(\icmp_ln89_reg_139[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln89_reg_139[0]_i_5 
       (.I0(\icmp_ln89_reg_139[0]_i_7_1 [2]),
        .I1(\icmp_ln89_reg_139_reg[0]_i_2_0 ),
        .I2(\icmp_ln89_reg_139[0]_i_7_0 [2]),
        .I3(\icmp_ln89_reg_139[0]_i_7_2 [2]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [3]),
        .I5(in_mat_data_dout[1]),
        .O(\icmp_ln89_reg_139[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \icmp_ln89_reg_139[0]_i_6 
       (.I0(\icmp_ln89_reg_139[0]_i_7_1 [0]),
        .I1(\icmp_ln89_reg_139_reg[0]_i_2_0 ),
        .I2(\icmp_ln89_reg_139[0]_i_7_0 [0]),
        .I3(\icmp_ln89_reg_139[0]_i_7_2 [0]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [1]),
        .I5(in_mat_data_dout[0]),
        .O(\icmp_ln89_reg_139[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln89_reg_139[0]_i_7 
       (.I0(\icmp_ln89_reg_139[0]_i_7_0 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\icmp_ln89_reg_139[0]_i_7_1 [6]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [6]),
        .I5(\icmp_ln89_reg_139[0]_i_16_n_0 ),
        .O(\icmp_ln89_reg_139[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln89_reg_139[0]_i_8 
       (.I0(\icmp_ln89_reg_139[0]_i_7_0 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\icmp_ln89_reg_139[0]_i_7_1 [4]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [4]),
        .I5(\icmp_ln89_reg_139[0]_i_17_n_0 ),
        .O(\icmp_ln89_reg_139[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFB0804F700000000)) 
    \icmp_ln89_reg_139[0]_i_9 
       (.I0(\icmp_ln89_reg_139[0]_i_7_0 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\icmp_ln89_reg_139[0]_i_7_1 [2]),
        .I4(\icmp_ln89_reg_139[0]_i_7_2 [2]),
        .I5(\icmp_ln89_reg_139[0]_i_18_n_0 ),
        .O(\icmp_ln89_reg_139[0]_i_9_n_0 ));
  FDRE \icmp_ln89_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln89_reg_139[0]_i_1_n_0 ),
        .Q(icmp_ln89_reg_139),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln89_reg_139_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln89_fu_106_p2,\icmp_ln89_reg_139_reg[0]_i_2_n_1 ,\icmp_ln89_reg_139_reg[0]_i_2_n_2 ,\icmp_ln89_reg_139_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln89_reg_139[0]_i_3_n_0 ,\icmp_ln89_reg_139[0]_i_4_n_0 ,\icmp_ln89_reg_139[0]_i_5_n_0 ,\icmp_ln89_reg_139[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln89_reg_139_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln89_reg_139[0]_i_7_n_0 ,\icmp_ln89_reg_139[0]_i_8_n_0 ,\icmp_ln89_reg_139[0]_i_9_n_0 ,\icmp_ln89_reg_139[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[0]),
        .Q(\j_fu_46_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[10]),
        .Q(\j_fu_46_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[11]),
        .Q(\j_fu_46_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[12]),
        .Q(\j_fu_46_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[13]),
        .Q(\j_fu_46_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[14]),
        .Q(\j_fu_46_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[15]),
        .Q(\j_fu_46_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[1]),
        .Q(\j_fu_46_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[2]),
        .Q(\j_fu_46_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[3]),
        .Q(\j_fu_46_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[4]),
        .Q(\j_fu_46_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[5]),
        .Q(\j_fu_46_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[6]),
        .Q(\j_fu_46_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[7]),
        .Q(\j_fu_46_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[8]),
        .Q(\j_fu_46_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_46_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_4),
        .D(add_ln71_fu_95_p2[9]),
        .Q(\j_fu_46_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[0]_i_1__21 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_mat_data_empty_n),
        .I4(push_0),
        .I5(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h2A22AAAAAAAAAAAA)) 
    \mOutPtr[2]_i_2__11 
       (.I0(push_0),
        .I1(Q[2]),
        .I2(out_mat_data_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(in_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'h000000008A000000)) 
    \mOutPtr[2]_i_3__1 
       (.I0(Q[2]),
        .I1(out_mat_data_full_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(in_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(push_0),
        .O(mOutPtr0__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_1080_1920_1_2_2_s
   (\ap_CS_fsm_reg[2]_0 ,
    mOutPtr16_out,
    mOutPtr0__0,
    mOutPtr0,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    full_n,
    Q,
    CO,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \maxval_read_reg_132_reg[7]_0 ,
    in_mat_data_empty_n,
    push_0,
    mOutPtr,
    out_mat_data_full_n,
    in_mat_cols_c_empty_n,
    push_1,
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
    start_once_reg,
    empty_n_reg,
    in_mat_rows_c_empty_n,
    maxval_c_empty_n,
    thresh_c_empty_n,
    ap_clk,
    p_src_mat_cols_dout,
    out,
    \icmp_ln89_reg_139[0]_i_7 ,
    \icmp_ln89_reg_139[0]_i_7_0 ,
    \icmp_ln89_reg_139_reg[0]_i_2 ,
    in_mat_data_dout,
    \maxval_read_reg_132_reg[7]_1 ,
    ap_rst_n_inv,
    p_src_mat_rows_dout,
    ap_rst_n);
  output \ap_CS_fsm_reg[2]_0 ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output mOutPtr0;
  output \ap_CS_fsm_reg[0]_0 ;
  output push;
  output full_n;
  output [1:0]Q;
  output [0:0]CO;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output [7:0]\maxval_read_reg_132_reg[7]_0 ;
  input in_mat_data_empty_n;
  input push_0;
  input [1:0]mOutPtr;
  input out_mat_data_full_n;
  input in_mat_cols_c_empty_n;
  input push_1;
  input Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  input start_once_reg;
  input empty_n_reg;
  input in_mat_rows_c_empty_n;
  input maxval_c_empty_n;
  input thresh_c_empty_n;
  input ap_clk;
  input [15:0]p_src_mat_cols_dout;
  input [7:0]out;
  input [7:0]\icmp_ln89_reg_139[0]_i_7 ;
  input [7:0]\icmp_ln89_reg_139[0]_i_7_0 ;
  input \icmp_ln89_reg_139_reg[0]_i_2 ;
  input [3:0]in_mat_data_dout;
  input [7:0]\maxval_read_reg_132_reg[7]_1 ;
  input ap_rst_n_inv;
  input [15:0]p_src_mat_rows_dout;
  input ap_rst_n;

  wire [0:0]CO;
  wire [1:0]Q;
  wire Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  wire \ap_CS_fsm[0]_i_1__1_n_0 ;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]empty_41_reg_147;
  wire empty_n_reg;
  wire [15:0]empty_reg_142;
  wire full_n;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_5;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_6;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_7;
  wire \i_fu_54[0]_i_3_n_0 ;
  wire [15:0]i_fu_54_reg;
  wire \i_fu_54_reg[0]_i_2_n_0 ;
  wire \i_fu_54_reg[0]_i_2_n_1 ;
  wire \i_fu_54_reg[0]_i_2_n_2 ;
  wire \i_fu_54_reg[0]_i_2_n_3 ;
  wire \i_fu_54_reg[0]_i_2_n_4 ;
  wire \i_fu_54_reg[0]_i_2_n_5 ;
  wire \i_fu_54_reg[0]_i_2_n_6 ;
  wire \i_fu_54_reg[0]_i_2_n_7 ;
  wire \i_fu_54_reg[12]_i_1_n_1 ;
  wire \i_fu_54_reg[12]_i_1_n_2 ;
  wire \i_fu_54_reg[12]_i_1_n_3 ;
  wire \i_fu_54_reg[12]_i_1_n_4 ;
  wire \i_fu_54_reg[12]_i_1_n_5 ;
  wire \i_fu_54_reg[12]_i_1_n_6 ;
  wire \i_fu_54_reg[12]_i_1_n_7 ;
  wire \i_fu_54_reg[4]_i_1_n_0 ;
  wire \i_fu_54_reg[4]_i_1_n_1 ;
  wire \i_fu_54_reg[4]_i_1_n_2 ;
  wire \i_fu_54_reg[4]_i_1_n_3 ;
  wire \i_fu_54_reg[4]_i_1_n_4 ;
  wire \i_fu_54_reg[4]_i_1_n_5 ;
  wire \i_fu_54_reg[4]_i_1_n_6 ;
  wire \i_fu_54_reg[4]_i_1_n_7 ;
  wire \i_fu_54_reg[8]_i_1_n_0 ;
  wire \i_fu_54_reg[8]_i_1_n_1 ;
  wire \i_fu_54_reg[8]_i_1_n_2 ;
  wire \i_fu_54_reg[8]_i_1_n_3 ;
  wire \i_fu_54_reg[8]_i_1_n_4 ;
  wire \i_fu_54_reg[8]_i_1_n_5 ;
  wire \i_fu_54_reg[8]_i_1_n_6 ;
  wire \i_fu_54_reg[8]_i_1_n_7 ;
  wire [7:0]\icmp_ln89_reg_139[0]_i_7 ;
  wire [7:0]\icmp_ln89_reg_139[0]_i_7_0 ;
  wire \icmp_ln89_reg_139_reg[0]_i_2 ;
  wire in_mat_cols_c_empty_n;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_rows_c_empty_n;
  wire [1:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire maxval_c_empty_n;
  wire [7:0]\maxval_read_reg_132_reg[7]_0 ;
  wire [7:0]\maxval_read_reg_132_reg[7]_1 ;
  wire [7:0]out;
  wire out_mat_data_full_n;
  wire [15:0]p_src_mat_cols_dout;
  wire [15:0]p_src_mat_rows_dout;
  wire push;
  wire push_0;
  wire push_1;
  wire start_once_reg;
  wire [7:0]thresh_1_reg_137;
  wire thresh_c_empty_n;
  wire [3:2]\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_54_reg[12]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CO),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[1]),
        .O(\ap_CS_fsm[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(i_fu_54_reg[0]),
        .I1(empty_41_reg_147[0]),
        .I2(empty_41_reg_147[2]),
        .I3(i_fu_54_reg[2]),
        .I4(empty_41_reg_147[1]),
        .I5(i_fu_54_reg[1]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(empty_41_reg_147[15]),
        .I1(i_fu_54_reg[15]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(i_fu_54_reg[12]),
        .I1(empty_41_reg_147[12]),
        .I2(empty_41_reg_147[14]),
        .I3(i_fu_54_reg[14]),
        .I4(empty_41_reg_147[13]),
        .I5(i_fu_54_reg[13]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(i_fu_54_reg[9]),
        .I1(empty_41_reg_147[9]),
        .I2(empty_41_reg_147[11]),
        .I3(i_fu_54_reg[11]),
        .I4(empty_41_reg_147[10]),
        .I5(i_fu_54_reg[10]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(i_fu_54_reg[6]),
        .I1(empty_41_reg_147[6]),
        .I2(empty_41_reg_147[8]),
        .I3(i_fu_54_reg[8]),
        .I4(empty_41_reg_147[7]),
        .I5(i_fu_54_reg[7]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(i_fu_54_reg[3]),
        .I1(empty_41_reg_147[3]),
        .I2(empty_41_reg_147[5]),
        .I3(i_fu_54_reg[5]),
        .I4(empty_41_reg_147[4]),
        .I5(i_fu_54_reg[4]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_6),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_5),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED [3:2],CO,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 }));
  FDRE \empty_41_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[0]),
        .Q(empty_41_reg_147[0]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[10]),
        .Q(empty_41_reg_147[10]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[11]),
        .Q(empty_41_reg_147[11]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[12]),
        .Q(empty_41_reg_147[12]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[13]),
        .Q(empty_41_reg_147[13]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[14]),
        .Q(empty_41_reg_147[14]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[15]),
        .Q(empty_41_reg_147[15]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[1]),
        .Q(empty_41_reg_147[1]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[2]),
        .Q(empty_41_reg_147[2]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[3]),
        .Q(empty_41_reg_147[3]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[4]),
        .Q(empty_41_reg_147[4]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[5]),
        .Q(empty_41_reg_147[5]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[6]),
        .Q(empty_41_reg_147[6]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[7]),
        .Q(empty_41_reg_147[7]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[8]),
        .Q(empty_41_reg_147[8]),
        .R(1'b0));
  FDRE \empty_41_reg_147_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_rows_dout[9]),
        .Q(empty_41_reg_147[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80008080)) 
    empty_n_i_3__3
       (.I0(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(start_once_reg),
        .I4(empty_n_reg),
        .O(full_n));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_reg_142[15]_i_1 
       (.I0(Q[0]),
        .I1(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .I2(in_mat_cols_c_empty_n),
        .I3(in_mat_rows_c_empty_n),
        .I4(maxval_c_empty_n),
        .I5(thresh_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \empty_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[0]),
        .Q(empty_reg_142[0]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[10]),
        .Q(empty_reg_142[10]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[11]),
        .Q(empty_reg_142[11]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[12]),
        .Q(empty_reg_142[12]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[13]),
        .Q(empty_reg_142[13]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[14]),
        .Q(empty_reg_142[14]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[15]),
        .Q(empty_reg_142[15]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[1]),
        .Q(empty_reg_142[1]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[2]),
        .Q(empty_reg_142[2]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[3]),
        .Q(empty_reg_142[3]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[4]),
        .Q(empty_reg_142[4]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[5]),
        .Q(empty_reg_142[5]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[6]),
        .Q(empty_reg_142[6]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[7]),
        .Q(empty_reg_142[7]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[8]),
        .Q(empty_reg_142[8]),
        .R(1'b0));
  FDRE \empty_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(p_src_mat_cols_dout[9]),
        .Q(empty_reg_142[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__5
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(in_mat_cols_c_empty_n),
        .I2(push_1),
        .O(mOutPtr0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82
       (.CO(CO),
        .D({grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_5,grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_6}),
        .Q({ap_CS_fsm_state3,Q}),
        .\ap_CS_fsm_reg[1] (grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_7),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .icmp_ln71_fu_89_p2_carry__0_0(empty_reg_142),
        .\icmp_ln89_reg_139[0]_i_7_0 (\icmp_ln89_reg_139[0]_i_7 ),
        .\icmp_ln89_reg_139[0]_i_7_1 (\icmp_ln89_reg_139[0]_i_7_0 ),
        .\icmp_ln89_reg_139[0]_i_7_2 (thresh_1_reg_137),
        .\icmp_ln89_reg_139_reg[0]_i_2_0 (\icmp_ln89_reg_139_reg[0]_i_2 ),
        .in_mat_data_dout(in_mat_data_dout),
        .in_mat_data_empty_n(in_mat_data_empty_n),
        .mOutPtr(mOutPtr),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .out_mat_data_full_n(out_mat_data_full_n),
        .push(push),
        .push_0(push_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_n_7),
        .Q(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_54[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_54[0]_i_3 
       (.I0(i_fu_54_reg[0]),
        .O(\i_fu_54[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[0]_i_2_n_7 ),
        .Q(i_fu_54_reg[0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_54_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_54_reg[0]_i_2_n_0 ,\i_fu_54_reg[0]_i_2_n_1 ,\i_fu_54_reg[0]_i_2_n_2 ,\i_fu_54_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_54_reg[0]_i_2_n_4 ,\i_fu_54_reg[0]_i_2_n_5 ,\i_fu_54_reg[0]_i_2_n_6 ,\i_fu_54_reg[0]_i_2_n_7 }),
        .S({i_fu_54_reg[3:1],\i_fu_54[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[8]_i_1_n_5 ),
        .Q(i_fu_54_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[8]_i_1_n_4 ),
        .Q(i_fu_54_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[12]_i_1_n_7 ),
        .Q(i_fu_54_reg[12]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_54_reg[12]_i_1 
       (.CI(\i_fu_54_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_fu_54_reg[12]_i_1_CO_UNCONNECTED [3],\i_fu_54_reg[12]_i_1_n_1 ,\i_fu_54_reg[12]_i_1_n_2 ,\i_fu_54_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_54_reg[12]_i_1_n_4 ,\i_fu_54_reg[12]_i_1_n_5 ,\i_fu_54_reg[12]_i_1_n_6 ,\i_fu_54_reg[12]_i_1_n_7 }),
        .S(i_fu_54_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[12]_i_1_n_6 ),
        .Q(i_fu_54_reg[13]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[12]_i_1_n_5 ),
        .Q(i_fu_54_reg[14]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[12]_i_1_n_4 ),
        .Q(i_fu_54_reg[15]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[0]_i_2_n_6 ),
        .Q(i_fu_54_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[0]_i_2_n_5 ),
        .Q(i_fu_54_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[0]_i_2_n_4 ),
        .Q(i_fu_54_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[4]_i_1_n_7 ),
        .Q(i_fu_54_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_54_reg[4]_i_1 
       (.CI(\i_fu_54_reg[0]_i_2_n_0 ),
        .CO({\i_fu_54_reg[4]_i_1_n_0 ,\i_fu_54_reg[4]_i_1_n_1 ,\i_fu_54_reg[4]_i_1_n_2 ,\i_fu_54_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_54_reg[4]_i_1_n_4 ,\i_fu_54_reg[4]_i_1_n_5 ,\i_fu_54_reg[4]_i_1_n_6 ,\i_fu_54_reg[4]_i_1_n_7 }),
        .S(i_fu_54_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[4]_i_1_n_6 ),
        .Q(i_fu_54_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[4]_i_1_n_5 ),
        .Q(i_fu_54_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[4]_i_1_n_4 ),
        .Q(i_fu_54_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[8]_i_1_n_7 ),
        .Q(i_fu_54_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_54_reg[8]_i_1 
       (.CI(\i_fu_54_reg[4]_i_1_n_0 ),
        .CO({\i_fu_54_reg[8]_i_1_n_0 ,\i_fu_54_reg[8]_i_1_n_1 ,\i_fu_54_reg[8]_i_1_n_2 ,\i_fu_54_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_54_reg[8]_i_1_n_4 ,\i_fu_54_reg[8]_i_1_n_5 ,\i_fu_54_reg[8]_i_1_n_6 ,\i_fu_54_reg[8]_i_1_n_7 }),
        .S(i_fu_54_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg0),
        .D(\i_fu_54_reg[8]_i_1_n_6 ),
        .Q(i_fu_54_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[2]_i_2__13 
       (.I0(CO),
        .I1(Q[1]),
        .I2(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \maxval_read_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [0]),
        .Q(\maxval_read_reg_132_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [1]),
        .Q(\maxval_read_reg_132_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [2]),
        .Q(\maxval_read_reg_132_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [3]),
        .Q(\maxval_read_reg_132_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [4]),
        .Q(\maxval_read_reg_132_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [5]),
        .Q(\maxval_read_reg_132_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [6]),
        .Q(\maxval_read_reg_132_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \maxval_read_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\maxval_read_reg_132_reg[7]_1 [7]),
        .Q(\maxval_read_reg_132_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[0]),
        .Q(thresh_1_reg_137[0]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[1]),
        .Q(thresh_1_reg_137[1]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[2]),
        .Q(thresh_1_reg_137[2]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[3]),
        .Q(thresh_1_reg_137[3]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[4]),
        .Q(thresh_1_reg_137[4]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[5]),
        .Q(thresh_1_reg_137[5]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[6]),
        .Q(thresh_1_reg_137[6]),
        .R(1'b0));
  FDRE \thresh_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[7]),
        .Q(thresh_1_reg_137[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_addrbound
   (E,
    ap_done_reg,
    Q,
    push,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    ap_clk,
    p_read,
    in,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_sync_reg_addrbound_U0_ap_ready,
    addrbound_U0_ap_continue,
    ap_rst_n,
    buff0_reg,
    out_mat_rows_channel_empty_n,
    out_mat_cols_channel_empty_n,
    img_out_c_empty_n,
    grp_Mat2Axi_fu_62_ap_ready,
    ap_rst_n_inv);
  output [0:0]E;
  output ap_done_reg;
  output [0:0]Q;
  output push;
  output [21:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  input ap_clk;
  input [15:0]p_read;
  input [15:0]in;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_sync_reg_addrbound_U0_ap_ready;
  input addrbound_U0_ap_continue;
  input ap_rst_n;
  input [0:0]buff0_reg;
  input out_mat_rows_channel_empty_n;
  input out_mat_cols_channel_empty_n;
  input img_out_c_empty_n;
  input grp_Mat2Axi_fu_62_ap_ready;
  input ap_rst_n_inv;

  wire [21:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire addrbound_U0_ap_continue;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__3_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_addrbound_U0_ap_ready;
  wire [0:0]buff0_reg;
  wire grp_Mat2Axi_fu_62_ap_ready;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire img_out_c_empty_n;
  wire [15:0]in;
  wire mul_16ns_16ns_32_3_1_U81_n_0;
  wire mul_16ns_16ns_32_3_1_U81_n_1;
  wire mul_16ns_16ns_32_3_1_U81_n_10;
  wire mul_16ns_16ns_32_3_1_U81_n_11;
  wire mul_16ns_16ns_32_3_1_U81_n_12;
  wire mul_16ns_16ns_32_3_1_U81_n_13;
  wire mul_16ns_16ns_32_3_1_U81_n_14;
  wire mul_16ns_16ns_32_3_1_U81_n_15;
  wire mul_16ns_16ns_32_3_1_U81_n_16;
  wire mul_16ns_16ns_32_3_1_U81_n_17;
  wire mul_16ns_16ns_32_3_1_U81_n_18;
  wire mul_16ns_16ns_32_3_1_U81_n_19;
  wire mul_16ns_16ns_32_3_1_U81_n_2;
  wire mul_16ns_16ns_32_3_1_U81_n_20;
  wire mul_16ns_16ns_32_3_1_U81_n_21;
  wire mul_16ns_16ns_32_3_1_U81_n_3;
  wire mul_16ns_16ns_32_3_1_U81_n_4;
  wire mul_16ns_16ns_32_3_1_U81_n_5;
  wire mul_16ns_16ns_32_3_1_U81_n_6;
  wire mul_16ns_16ns_32_3_1_U81_n_7;
  wire mul_16ns_16ns_32_3_1_U81_n_8;
  wire mul_16ns_16ns_32_3_1_U81_n_9;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_rows_channel_empty_n;
  wire [21:0]p_channel_preg;
  wire [15:0]p_read;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(addrbound_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg),
        .O(push));
  LUT6 #(
    .INIT(64'h5555555555555155)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_0_[1] ),
        .I1(grp_Mat2Axi_fu_62_ap_start_reg),
        .I2(ap_done_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(Q),
        .I5(ap_sync_reg_addrbound_U0_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_Mat2Axi_fu_62_ap_start_reg),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q),
        .I4(ap_sync_reg_addrbound_U0_ap_ready),
        .I5(\ap_CS_fsm_reg_n_0_[1] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__3
       (.I0(addrbound_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__3_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_addrbound_U0_ap_ready_i_1
       (.I0(Q),
        .I1(ap_sync_reg_addrbound_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg),
        .I4(grp_Mat2Axi_fu_62_ap_ready),
        .O(\ap_CS_fsm_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_16ns_16ns_32_3_1 mul_16ns_16ns_32_3_1_U81
       (.D(D),
        .E(E),
        .P({mul_16ns_16ns_32_3_1_U81_n_0,mul_16ns_16ns_32_3_1_U81_n_1,mul_16ns_16ns_32_3_1_U81_n_2,mul_16ns_16ns_32_3_1_U81_n_3,mul_16ns_16ns_32_3_1_U81_n_4,mul_16ns_16ns_32_3_1_U81_n_5,mul_16ns_16ns_32_3_1_U81_n_6,mul_16ns_16ns_32_3_1_U81_n_7,mul_16ns_16ns_32_3_1_U81_n_8,mul_16ns_16ns_32_3_1_U81_n_9,mul_16ns_16ns_32_3_1_U81_n_10,mul_16ns_16ns_32_3_1_U81_n_11,mul_16ns_16ns_32_3_1_U81_n_12,mul_16ns_16ns_32_3_1_U81_n_13,mul_16ns_16ns_32_3_1_U81_n_14,mul_16ns_16ns_32_3_1_U81_n_15,mul_16ns_16ns_32_3_1_U81_n_16,mul_16ns_16ns_32_3_1_U81_n_17,mul_16ns_16ns_32_3_1_U81_n_18,mul_16ns_16ns_32_3_1_U81_n_19,mul_16ns_16ns_32_3_1_U81_n_20,mul_16ns_16ns_32_3_1_U81_n_21}),
        .Q({Q,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_sync_reg_addrbound_U0_ap_ready(ap_sync_reg_addrbound_U0_ap_ready),
        .buff0_reg_0(ap_done_reg),
        .buff0_reg_1(buff0_reg),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .img_out_c_empty_n(img_out_c_empty_n),
        .in(in),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .p_channel_preg(p_channel_preg),
        .p_read(p_read));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_21),
        .Q(p_channel_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_11),
        .Q(p_channel_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_10),
        .Q(p_channel_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_9),
        .Q(p_channel_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_8),
        .Q(p_channel_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_7),
        .Q(p_channel_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_6),
        .Q(p_channel_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_5),
        .Q(p_channel_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_4),
        .Q(p_channel_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_3),
        .Q(p_channel_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_2),
        .Q(p_channel_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_20),
        .Q(p_channel_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_1),
        .Q(p_channel_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_0),
        .Q(p_channel_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_19),
        .Q(p_channel_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_18),
        .Q(p_channel_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_17),
        .Q(p_channel_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_16),
        .Q(p_channel_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_15),
        .Q(p_channel_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_14),
        .Q(p_channel_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_13),
        .Q(p_channel_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \p_channel_preg_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_16ns_16ns_32_3_1_U81_n_12),
        .Q(p_channel_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_r_s_axi
   (in,
    s_axi_control_r_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_r_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    img_out,
    s_axi_control_r_RDATA,
    gmem1_ARREADY,
    Q,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_r_AWADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_WVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_AWVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARADDR);
  output [63:0]in;
  output s_axi_control_r_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_r_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]img_out;
  output [31:0]s_axi_control_r_RDATA;
  input gmem1_ARREADY;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_ARVALID;
  input s_axi_control_r_WVALID;
  input s_axi_control_r_BREADY;
  input s_axi_control_r_AWVALID;
  input s_axi_control_r_RREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input [5:0]s_axi_control_r_ARADDR;

  wire \FSM_onehot_rstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire gmem1_ARREADY;
  wire [63:0]img_inp;
  wire [63:0]img_out;
  wire [63:0]in;
  wire \int_img_inp[31]_i_1_n_0 ;
  wire \int_img_inp[31]_i_3_n_0 ;
  wire [31:0]int_img_inp_reg0;
  wire [31:0]int_img_inp_reg04_out;
  wire \int_img_out[31]_i_1_n_0 ;
  wire \int_img_out[63]_i_1_n_0 ;
  wire [31:0]int_img_out_reg0;
  wire [31:0]int_img_out_reg01_out;
  wire p_0_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[10]_i_1__0_n_0 ;
  wire \rdata[11]_i_1__0_n_0 ;
  wire \rdata[12]_i_1__0_n_0 ;
  wire \rdata[13]_i_1__0_n_0 ;
  wire \rdata[14]_i_1__0_n_0 ;
  wire \rdata[15]_i_1__0_n_0 ;
  wire \rdata[16]_i_1__0_n_0 ;
  wire \rdata[17]_i_1__0_n_0 ;
  wire \rdata[18]_i_1__0_n_0 ;
  wire \rdata[19]_i_1__0_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[20]_i_1__0_n_0 ;
  wire \rdata[21]_i_1__0_n_0 ;
  wire \rdata[22]_i_1__0_n_0 ;
  wire \rdata[23]_i_1__0_n_0 ;
  wire \rdata[24]_i_1__0_n_0 ;
  wire \rdata[25]_i_1__0_n_0 ;
  wire \rdata[26]_i_1__0_n_0 ;
  wire \rdata[27]_i_1__0_n_0 ;
  wire \rdata[28]_i_1__0_n_0 ;
  wire \rdata[29]_i_1__0_n_0 ;
  wire \rdata[2]_i_1__0_n_0 ;
  wire \rdata[30]_i_1__0_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2__0_n_0 ;
  wire \rdata[31]_i_3__0_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[3]_i_1__0_n_0 ;
  wire \rdata[4]_i_1__0_n_0 ;
  wire \rdata[5]_i_1__0_n_0 ;
  wire \rdata[6]_i_1__0_n_0 ;
  wire \rdata[7]_i_1__0_n_0 ;
  wire \rdata[8]_i_1__0_n_0 ;
  wire \rdata[9]_i_1__0_n_0 ;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RVALID),
        .I3(s_axi_control_r_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RREADY),
        .I3(s_axi_control_r_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_r_BVALID),
        .I2(s_axi_control_r_BREADY),
        .I3(s_axi_control_r_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_r_AWVALID),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_r_BREADY),
        .I1(s_axi_control_r_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_r_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[0]),
        .O(int_img_inp_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[10]),
        .O(int_img_inp_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[11]),
        .O(int_img_inp_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[12]),
        .O(int_img_inp_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[13]),
        .O(int_img_inp_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[14]),
        .O(int_img_inp_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[15]),
        .O(int_img_inp_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[16]),
        .O(int_img_inp_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[17]),
        .O(int_img_inp_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[18]),
        .O(int_img_inp_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[19]),
        .O(int_img_inp_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[1]),
        .O(int_img_inp_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[20]),
        .O(int_img_inp_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[21]),
        .O(int_img_inp_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[22]),
        .O(int_img_inp_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[23]),
        .O(int_img_inp_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[24]),
        .O(int_img_inp_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[25]),
        .O(int_img_inp_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[26]),
        .O(int_img_inp_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[27]),
        .O(int_img_inp_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[28]),
        .O(int_img_inp_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[29]),
        .O(int_img_inp_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[2]),
        .O(int_img_inp_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[30]),
        .O(int_img_inp_reg04_out[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_img_inp[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(\int_img_inp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[31]),
        .O(int_img_inp_reg04_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_img_inp[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_r_WVALID),
        .O(\int_img_inp[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[32]),
        .O(int_img_inp_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[33]),
        .O(int_img_inp_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[34]),
        .O(int_img_inp_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[35]),
        .O(int_img_inp_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[36]),
        .O(int_img_inp_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[37]),
        .O(int_img_inp_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[38]),
        .O(int_img_inp_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[39]),
        .O(int_img_inp_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[3]),
        .O(int_img_inp_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[40]),
        .O(int_img_inp_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[41]),
        .O(int_img_inp_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[42]),
        .O(int_img_inp_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[43]),
        .O(int_img_inp_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[44]),
        .O(int_img_inp_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[45]),
        .O(int_img_inp_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[46]),
        .O(int_img_inp_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[47]),
        .O(int_img_inp_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[48]),
        .O(int_img_inp_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[49]),
        .O(int_img_inp_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[4]),
        .O(int_img_inp_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[50]),
        .O(int_img_inp_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[51]),
        .O(int_img_inp_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[52]),
        .O(int_img_inp_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[53]),
        .O(int_img_inp_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[54]),
        .O(int_img_inp_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_inp[55]),
        .O(int_img_inp_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[56]),
        .O(int_img_inp_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[57]),
        .O(int_img_inp_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[58]),
        .O(int_img_inp_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[59]),
        .O(int_img_inp_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[5]),
        .O(int_img_inp_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[60]),
        .O(int_img_inp_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[61]),
        .O(int_img_inp_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[62]),
        .O(int_img_inp_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_img_inp[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_inp[63]),
        .O(int_img_inp_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[6]),
        .O(int_img_inp_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_inp[7]),
        .O(int_img_inp_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[8]),
        .O(int_img_inp_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_inp[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_inp[9]),
        .O(int_img_inp_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[0]),
        .Q(img_inp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[10]),
        .Q(img_inp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[11]),
        .Q(img_inp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[12]),
        .Q(img_inp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[13]),
        .Q(img_inp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[14]),
        .Q(img_inp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[15]),
        .Q(img_inp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[16]),
        .Q(img_inp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[17]),
        .Q(img_inp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[18]),
        .Q(img_inp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[19]),
        .Q(img_inp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[1]),
        .Q(img_inp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[20]),
        .Q(img_inp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[21]),
        .Q(img_inp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[22]),
        .Q(img_inp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[23]),
        .Q(img_inp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[24]),
        .Q(img_inp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[25]),
        .Q(img_inp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[26]),
        .Q(img_inp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[27]),
        .Q(img_inp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[28]),
        .Q(img_inp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[29]),
        .Q(img_inp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[2]),
        .Q(img_inp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[30]),
        .Q(img_inp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[31]),
        .Q(img_inp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[0]),
        .Q(img_inp[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[1]),
        .Q(img_inp[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[2]),
        .Q(img_inp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[3]),
        .Q(img_inp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[4]),
        .Q(img_inp[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[5]),
        .Q(img_inp[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[6]),
        .Q(img_inp[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[7]),
        .Q(img_inp[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[3]),
        .Q(img_inp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[8]),
        .Q(img_inp[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[9]),
        .Q(img_inp[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[10]),
        .Q(img_inp[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[11]),
        .Q(img_inp[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[12]),
        .Q(img_inp[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[13]),
        .Q(img_inp[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[14]),
        .Q(img_inp[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[15]),
        .Q(img_inp[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[16]),
        .Q(img_inp[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[17]),
        .Q(img_inp[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[4]),
        .Q(img_inp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[18]),
        .Q(img_inp[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[19]),
        .Q(img_inp[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[20]),
        .Q(img_inp[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[21]),
        .Q(img_inp[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[22]),
        .Q(img_inp[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[23]),
        .Q(img_inp[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[24]),
        .Q(img_inp[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[25]),
        .Q(img_inp[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[26]),
        .Q(img_inp[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[27]),
        .Q(img_inp[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[5]),
        .Q(img_inp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[28]),
        .Q(img_inp[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[29]),
        .Q(img_inp[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[30]),
        .Q(img_inp[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_inp_reg0[31]),
        .Q(img_inp[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[6]),
        .Q(img_inp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[7]),
        .Q(img_inp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[8]),
        .Q(img_inp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_inp_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_inp[31]_i_1_n_0 ),
        .D(int_img_inp_reg04_out[9]),
        .Q(img_inp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[0]),
        .O(int_img_out_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[10]),
        .O(int_img_out_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[11]),
        .O(int_img_out_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[12]),
        .O(int_img_out_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[13]),
        .O(int_img_out_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[14]),
        .O(int_img_out_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[15]),
        .O(int_img_out_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[16]),
        .O(int_img_out_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[17]),
        .O(int_img_out_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[18]),
        .O(int_img_out_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[19]),
        .O(int_img_out_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[1]),
        .O(int_img_out_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[20]),
        .O(int_img_out_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[21]),
        .O(int_img_out_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[22]),
        .O(int_img_out_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[23]),
        .O(int_img_out_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[24]),
        .O(int_img_out_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[25]),
        .O(int_img_out_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[26]),
        .O(int_img_out_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[27]),
        .O(int_img_out_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[28]),
        .O(int_img_out_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[29]),
        .O(int_img_out_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[2]),
        .O(int_img_out_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[30]),
        .O(int_img_out_reg01_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_img_out[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(\int_img_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[31]),
        .O(int_img_out_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[32]),
        .O(int_img_out_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[33]),
        .O(int_img_out_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[34]),
        .O(int_img_out_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[35]),
        .O(int_img_out_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[36]),
        .O(int_img_out_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[37]),
        .O(int_img_out_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[38]),
        .O(int_img_out_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[39]),
        .O(int_img_out_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[3]),
        .O(int_img_out_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[40]),
        .O(int_img_out_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[41]),
        .O(int_img_out_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[42]),
        .O(int_img_out_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[43]),
        .O(int_img_out_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[44]),
        .O(int_img_out_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[45]),
        .O(int_img_out_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[46]),
        .O(int_img_out_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[47]),
        .O(int_img_out_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[48]),
        .O(int_img_out_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[49]),
        .O(int_img_out_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[4]),
        .O(int_img_out_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[50]),
        .O(int_img_out_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[51]),
        .O(int_img_out_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[52]),
        .O(int_img_out_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[53]),
        .O(int_img_out_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[54]),
        .O(int_img_out_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[55]),
        .O(int_img_out_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[56]),
        .O(int_img_out_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[57]),
        .O(int_img_out_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[58]),
        .O(int_img_out_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[59]),
        .O(int_img_out_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[5]),
        .O(int_img_out_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[60]),
        .O(int_img_out_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[61]),
        .O(int_img_out_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[62]),
        .O(int_img_out_reg0[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_img_out[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_inp[31]_i_3_n_0 ),
        .O(\int_img_out[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[63]),
        .O(int_img_out_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[6]),
        .O(int_img_out_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[7]),
        .O(int_img_out_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[8]),
        .O(int_img_out_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[9]),
        .O(int_img_out_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[0]),
        .Q(img_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[10]),
        .Q(img_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[11]),
        .Q(img_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[12]),
        .Q(img_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[13]),
        .Q(img_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[14]),
        .Q(img_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[15]),
        .Q(img_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[16]),
        .Q(img_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[17]),
        .Q(img_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[18]),
        .Q(img_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[19]),
        .Q(img_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[1]),
        .Q(img_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[20]),
        .Q(img_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[21]),
        .Q(img_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[22]),
        .Q(img_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[23]),
        .Q(img_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[24]),
        .Q(img_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[25]),
        .Q(img_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[26]),
        .Q(img_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[27]),
        .Q(img_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[28]),
        .Q(img_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[29]),
        .Q(img_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[2]),
        .Q(img_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[30]),
        .Q(img_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[31]),
        .Q(img_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[32] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[0]),
        .Q(img_out[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[33] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[1]),
        .Q(img_out[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[34] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[2]),
        .Q(img_out[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[35] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[3]),
        .Q(img_out[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[36] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[4]),
        .Q(img_out[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[37] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[5]),
        .Q(img_out[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[38] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[6]),
        .Q(img_out[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[39] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[7]),
        .Q(img_out[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[3]),
        .Q(img_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[40] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[8]),
        .Q(img_out[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[41] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[9]),
        .Q(img_out[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[42] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[10]),
        .Q(img_out[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[43] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[11]),
        .Q(img_out[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[44] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[12]),
        .Q(img_out[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[45] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[13]),
        .Q(img_out[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[46] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[14]),
        .Q(img_out[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[47] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[15]),
        .Q(img_out[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[48] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[16]),
        .Q(img_out[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[49] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[17]),
        .Q(img_out[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[4]),
        .Q(img_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[50] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[18]),
        .Q(img_out[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[51] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[19]),
        .Q(img_out[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[52] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[20]),
        .Q(img_out[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[53] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[21]),
        .Q(img_out[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[54] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[22]),
        .Q(img_out[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[55] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[23]),
        .Q(img_out[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[56] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[24]),
        .Q(img_out[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[57] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[25]),
        .Q(img_out[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[58] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[26]),
        .Q(img_out[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[59] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[27]),
        .Q(img_out[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[5]),
        .Q(img_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[60] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[28]),
        .Q(img_out[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[61] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[29]),
        .Q(img_out[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[62] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[30]),
        .Q(img_out[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[63] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[31]),
        .Q(img_out[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[6]),
        .Q(img_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[7]),
        .Q(img_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[8]),
        .Q(img_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[9]),
        .Q(img_out[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(img_inp[0]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(img_inp[10]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(img_inp[11]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(img_inp[12]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(img_inp[13]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(img_inp[14]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(img_inp[15]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(img_inp[16]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(img_inp[17]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(img_inp[18]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(img_inp[19]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(img_inp[1]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(img_inp[20]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(img_inp[21]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(img_inp[22]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(img_inp[23]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(img_inp[24]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(img_inp[25]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(img_inp[26]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(img_inp[27]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(img_inp[28]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(img_inp[29]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(img_inp[2]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][30]_srl6_i_1 
       (.I0(img_inp[30]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][31]_srl6_i_1 
       (.I0(img_inp[31]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][32]_srl6_i_1 
       (.I0(img_inp[32]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][33]_srl6_i_1 
       (.I0(img_inp[33]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][34]_srl6_i_1 
       (.I0(img_inp[34]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][35]_srl6_i_1 
       (.I0(img_inp[35]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][36]_srl6_i_1 
       (.I0(img_inp[36]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][37]_srl6_i_1 
       (.I0(img_inp[37]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][38]_srl6_i_1 
       (.I0(img_inp[38]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][39]_srl6_i_1 
       (.I0(img_inp[39]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(img_inp[3]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][40]_srl6_i_1 
       (.I0(img_inp[40]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][41]_srl6_i_1 
       (.I0(img_inp[41]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][42]_srl6_i_1 
       (.I0(img_inp[42]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][43]_srl6_i_1 
       (.I0(img_inp[43]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][44]_srl6_i_1 
       (.I0(img_inp[44]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][45]_srl6_i_1 
       (.I0(img_inp[45]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][46]_srl6_i_1 
       (.I0(img_inp[46]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][47]_srl6_i_1 
       (.I0(img_inp[47]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][48]_srl6_i_1 
       (.I0(img_inp[48]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][49]_srl6_i_1 
       (.I0(img_inp[49]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(img_inp[4]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][50]_srl6_i_1 
       (.I0(img_inp[50]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][51]_srl6_i_1 
       (.I0(img_inp[51]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][52]_srl6_i_1 
       (.I0(img_inp[52]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][53]_srl6_i_1 
       (.I0(img_inp[53]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][54]_srl6_i_1 
       (.I0(img_inp[54]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][55]_srl6_i_1 
       (.I0(img_inp[55]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][56]_srl6_i_1 
       (.I0(img_inp[56]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][57]_srl6_i_1 
       (.I0(img_inp[57]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][58]_srl6_i_1 
       (.I0(img_inp[58]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][59]_srl6_i_1 
       (.I0(img_inp[59]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(img_inp[5]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][60]_srl6_i_1 
       (.I0(img_inp[60]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][61]_srl6_i_1 
       (.I0(img_inp[61]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][62]_srl6_i_1 
       (.I0(img_inp[62]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][63]_srl6_i_1 
       (.I0(img_inp[63]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(img_inp[6]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(img_inp[7]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(img_inp[8]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(img_inp[9]),
        .I1(gmem1_ARREADY),
        .I2(Q),
        .O(in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_1 
       (.I0(img_out[32]),
        .I1(img_out[0]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[32]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1__0 
       (.I0(img_out[42]),
        .I1(img_out[10]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[42]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[10]),
        .O(\rdata[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1__0 
       (.I0(img_out[43]),
        .I1(img_out[11]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[43]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[11]),
        .O(\rdata[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1__0 
       (.I0(img_out[44]),
        .I1(img_out[12]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[44]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[12]),
        .O(\rdata[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1__0 
       (.I0(img_out[45]),
        .I1(img_out[13]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[45]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[13]),
        .O(\rdata[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1__0 
       (.I0(img_out[46]),
        .I1(img_out[14]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[46]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[14]),
        .O(\rdata[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1__0 
       (.I0(img_out[47]),
        .I1(img_out[15]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[47]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[15]),
        .O(\rdata[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1__0 
       (.I0(img_out[48]),
        .I1(img_out[16]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[48]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[16]),
        .O(\rdata[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1__0 
       (.I0(img_out[49]),
        .I1(img_out[17]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[49]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[17]),
        .O(\rdata[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1__0 
       (.I0(img_out[50]),
        .I1(img_out[18]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[50]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[18]),
        .O(\rdata[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1__0 
       (.I0(img_out[51]),
        .I1(img_out[19]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[51]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[19]),
        .O(\rdata[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_1 
       (.I0(img_out[33]),
        .I1(img_out[1]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[33]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1__0 
       (.I0(img_out[52]),
        .I1(img_out[20]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[52]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[20]),
        .O(\rdata[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1__0 
       (.I0(img_out[53]),
        .I1(img_out[21]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[53]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[21]),
        .O(\rdata[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1__0 
       (.I0(img_out[54]),
        .I1(img_out[22]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[54]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[22]),
        .O(\rdata[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1__0 
       (.I0(img_out[55]),
        .I1(img_out[23]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[55]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[23]),
        .O(\rdata[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1__0 
       (.I0(img_out[56]),
        .I1(img_out[24]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[56]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[24]),
        .O(\rdata[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1__0 
       (.I0(img_out[57]),
        .I1(img_out[25]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[57]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[25]),
        .O(\rdata[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1__0 
       (.I0(img_out[58]),
        .I1(img_out[26]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[58]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[26]),
        .O(\rdata[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1__0 
       (.I0(img_out[59]),
        .I1(img_out[27]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[59]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[27]),
        .O(\rdata[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1__0 
       (.I0(img_out[60]),
        .I1(img_out[28]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[60]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[28]),
        .O(\rdata[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1__0 
       (.I0(img_out[61]),
        .I1(img_out[29]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[61]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[29]),
        .O(\rdata[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_1__0 
       (.I0(img_out[34]),
        .I1(img_out[2]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[34]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[2]),
        .O(\rdata[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1__0 
       (.I0(img_out[62]),
        .I1(img_out[30]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[62]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[30]),
        .O(\rdata[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3__0 
       (.I0(img_out[63]),
        .I1(img_out[31]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[63]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[31]),
        .O(\rdata[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFEFFFFFEFF)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_r_ARADDR[1]),
        .I1(s_axi_control_r_ARADDR[3]),
        .I2(s_axi_control_r_ARADDR[0]),
        .I3(s_axi_control_r_ARADDR[5]),
        .I4(s_axi_control_r_ARADDR[2]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000010)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_r_ARADDR[0]),
        .I1(s_axi_control_r_ARADDR[1]),
        .I2(s_axi_control_r_ARADDR[5]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(s_axi_control_r_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000010000)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_r_ARADDR[3]),
        .I1(s_axi_control_r_ARADDR[0]),
        .I2(s_axi_control_r_ARADDR[1]),
        .I3(s_axi_control_r_ARADDR[4]),
        .I4(s_axi_control_r_ARADDR[5]),
        .I5(s_axi_control_r_ARADDR[2]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_1__0 
       (.I0(img_out[35]),
        .I1(img_out[3]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[35]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[3]),
        .O(\rdata[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1__0 
       (.I0(img_out[36]),
        .I1(img_out[4]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[36]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[4]),
        .O(\rdata[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1__0 
       (.I0(img_out[37]),
        .I1(img_out[5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[37]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[5]),
        .O(\rdata[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1__0 
       (.I0(img_out[38]),
        .I1(img_out[6]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[38]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[6]),
        .O(\rdata[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_1__0 
       (.I0(img_out[39]),
        .I1(img_out[7]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[39]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[7]),
        .O(\rdata[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1__0 
       (.I0(img_out[40]),
        .I1(img_out[8]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[40]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[8]),
        .O(\rdata[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1__0 
       (.I0(img_out[41]),
        .I1(img_out[9]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(img_inp[41]),
        .I4(\rdata[31]_i_6_n_0 ),
        .I5(img_inp[9]),
        .O(\rdata[9]_i_1__0_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[10]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[11]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[12]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[13]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[14]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[15]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[16]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[17]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[18]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[19]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[20]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[21]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[22]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[23]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[24]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[25]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[26]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[27]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[28]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[29]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[30]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[31]_i_3__0_n_0 ),
        .Q(s_axi_control_r_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[4]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[5]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[6]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[7]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[8]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2__0_n_0 ),
        .D(\rdata[9]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1__0 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi
   (Block_entry1_proc_U0_ap_done,
    Block_entry1_proc_U0_ap_start,
    ap_start,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    ap_sync_reg_entry_proc5_U0_ap_ready_reg,
    ap_done_reg_reg,
    ap_rst_n_0,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    thresh,
    maxval,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    ap_done_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
    start_once_reg,
    int_ap_idle_reg_2,
    Q,
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
    out_mat_cols_channel_empty_n,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    in_mat_rows_c9_channel_empty_n,
    in_mat_cols_c10_channel_empty_n,
    s_axi_control_ARADDR,
    ap_rst_n,
    ap_sync_ready,
    ap_done_reg_reg_0,
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output Block_entry1_proc_U0_ap_done;
  output Block_entry1_proc_U0_ap_start;
  output ap_start;
  output Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  output ap_sync_reg_entry_proc5_U0_ap_ready_reg;
  output ap_done_reg_reg;
  output ap_rst_n_0;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [7:0]thresh;
  output [7:0]maxval;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_done_reg;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  input start_once_reg;
  input [0:0]int_ap_idle_reg_2;
  input [0:0]Q;
  input Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  input out_mat_cols_channel_empty_n;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input in_mat_rows_c9_channel_empty_n;
  input in_mat_cols_c10_channel_empty_n;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_done_reg_reg_0;
  input xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire Block_entry1_proc_U0_ap_done;
  wire Block_entry1_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc5_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [31:0]cols;
  wire in_mat_cols_c10_channel_empty_n;
  wire in_mat_rows_c9_channel_empty_n;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [7:0]int_maxval0;
  wire \int_maxval[7]_i_1_n_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire [7:0]int_thresh0;
  wire \int_thresh[7]_i_1_n_0 ;
  wire \int_thresh[7]_i_3_n_0 ;
  wire interrupt;
  wire [7:0]maxval;
  wire out_mat_cols_channel_empty_n;
  wire p_0_in;
  wire [7:2]p_4_in;
  wire [9:2]rdata;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1__0_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;
  wire [7:0]thresh;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I1(ap_start),
        .I2(in_mat_rows_c9_channel_empty_n),
        .I3(in_mat_cols_c10_channel_empty_n),
        .O(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    ap_done_reg_i_1__5
       (.I0(ap_rst_n),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_done_reg_reg_0),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[15]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .O(Block_entry1_proc_U0_ap_start));
  LUT6 #(
    .INIT(64'h0000F400F400F400)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_start),
        .I5(ap_sync_ready),
        .O(ap_done_reg_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_4_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1011101110111111)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_reg_0),
        .I1(int_ap_idle_i_3_n_0),
        .I2(int_ap_idle_reg_1),
        .I3(ap_start),
        .I4(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .I5(start_once_reg),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    int_ap_idle_i_3
       (.I0(int_ap_idle_reg_2),
        .I1(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .I2(Q),
        .I3(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .I4(Block_entry1_proc_U0_ap_start),
        .I5(out_mat_cols_channel_empty_n),
        .O(int_ap_idle_i_3_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_4_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_4_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_4_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_4_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[0]),
        .O(int_maxval0[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[1]),
        .O(int_maxval0[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[2]),
        .O(int_maxval0[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[3]),
        .O(int_maxval0[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[4]),
        .O(int_maxval0[4]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[5]),
        .O(int_maxval0[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[6]),
        .O(int_maxval0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_maxval[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_thresh[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_maxval[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maxval[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(maxval[7]),
        .O(int_maxval0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[0] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[0]),
        .Q(maxval[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[1] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[1]),
        .Q(maxval[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[2] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[2]),
        .Q(maxval[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[3] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[3]),
        .Q(maxval[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[4] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[4]),
        .Q(maxval[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[5] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[5]),
        .Q(maxval[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[6] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[6]),
        .Q(maxval[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_maxval_reg[7] 
       (.C(ap_clk),
        .CE(\int_maxval[7]_i_1_n_0 ),
        .D(int_maxval0[7]),
        .Q(maxval[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_rows[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0CAAFFFF0CAA0CAA)) 
    int_task_ap_done_i_1
       (.I0(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I1(ap_idle),
        .I2(p_4_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[0]),
        .O(int_thresh0[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[1]),
        .O(int_thresh0[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[2]),
        .O(int_thresh0[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[3]),
        .O(int_thresh0[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[4]),
        .O(int_thresh0[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[5]),
        .O(int_thresh0[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[6]),
        .O(int_thresh0[6]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_thresh[7]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_thresh[7]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_thresh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_thresh[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(thresh[7]),
        .O(int_thresh0[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_thresh[7]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_thresh[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[0]),
        .Q(thresh[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[1]),
        .Q(thresh[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[2]),
        .Q(thresh[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[3]),
        .Q(thresh[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[4]),
        .Q(thresh[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[5]),
        .Q(thresh[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[6]),
        .Q(thresh[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_thresh[7]_i_1_n_0 ),
        .D(int_thresh0[7]),
        .Q(thresh[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[0]_i_2__0 
       (.I0(Block_entry1_proc_U0_ap_start),
        .I1(ap_done_reg),
        .O(Block_entry1_proc_U0_ap_done));
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2__3 
       (.I0(int_ap_idle_reg_1),
        .I1(ap_start),
        .I2(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .I3(start_once_reg),
        .O(ap_sync_reg_entry_proc5_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(thresh[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(maxval[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[10]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[11]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[12]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[13]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[14]),
        .O(\rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[15]),
        .O(\rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[16]),
        .O(\rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[17]),
        .O(\rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[18]),
        .O(\rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\int_isr_reg_n_0_[1] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(thresh[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(maxval[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(cols[1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[20]),
        .O(\rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[21]),
        .O(\rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[22]),
        .O(\rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[23]),
        .O(\rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[24]),
        .O(\rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[25]),
        .O(\rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[26]),
        .O(\rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[27]),
        .O(\rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[28]),
        .O(\rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(thresh[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(maxval[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[2]),
        .O(\rdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata[31]_i_1__0 
       (.I0(ar_hs),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(cols[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(thresh[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[3]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready__0),
        .O(\rdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(maxval[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[4]_i_2_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(maxval[4]),
        .I1(cols[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[5]_i_2_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(maxval[5]),
        .I1(cols[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001400000000)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[6]_i_2_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(maxval[6]),
        .I1(cols[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(thresh[6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(rows[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(thresh[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(rows[7]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_4_in[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(maxval[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(cols[7]),
        .O(\rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(rows[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(interrupt),
        .I2(s_axi_control_ARADDR[5]),
        .I3(rows[9]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(cols[9]),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1__0_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_entry_proc5
   (start_once_reg,
    ap_sync_ready,
    mOutPtr16_out,
    start_once_reg_reg_0,
    E,
    push,
    mOutPtr16_out_0,
    ap_sync_reg_entry_proc5_U0_ap_ready_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
    Q,
    CO,
    img_out_c_empty_n,
    \mOutPtr_reg[3] ,
    out_mat_rows_channel_empty_n,
    out_mat_cols_channel_empty_n,
    ap_sync_reg_entry_proc5_U0_ap_ready_reg_0,
    img_out_c_full_n,
    maxval_c_full_n,
    thresh_c_full_n,
    start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
    ap_start,
    ap_rst_n);
  output start_once_reg;
  output ap_sync_ready;
  output mOutPtr16_out;
  output start_once_reg_reg_0;
  output [0:0]E;
  output push;
  output mOutPtr16_out_0;
  output ap_sync_reg_entry_proc5_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  input [0:0]Q;
  input [0:0]CO;
  input img_out_c_empty_n;
  input [0:0]\mOutPtr_reg[3] ;
  input out_mat_rows_channel_empty_n;
  input out_mat_cols_channel_empty_n;
  input ap_sync_reg_entry_proc5_U0_ap_ready_reg_0;
  input img_out_c_full_n;
  input maxval_c_full_n;
  input thresh_c_full_n;
  input start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  input ap_start;
  input ap_rst_n;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_entry_proc5_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc5_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc5_U0_ap_ready_reg_0;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire [0:0]\mOutPtr_reg[3] ;
  wire maxval_c_full_n;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_rows_channel_empty_n;
  wire push;
  wire start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire start_once_reg_reg_0;
  wire thresh_c_full_n;

  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(img_out_c_full_n),
        .I2(maxval_c_full_n),
        .I3(thresh_c_full_n),
        .O(push));
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[4][0]_srl5_i_5 
       (.I0(start_once_reg),
        .I1(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_entry_proc5_U0_ap_ready_reg_0),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_entry_proc5_U0_ap_ready_i_1
       (.I0(push),
        .I1(ap_sync_reg_entry_proc5_U0_ap_ready_reg_0),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(ap_sync_ready),
        .O(ap_sync_reg_entry_proc5_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h04444444)) 
    empty_n_i_2__12
       (.I0(start_once_reg),
        .I1(start_once_reg_reg_0),
        .I2(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .I3(Q),
        .I4(CO),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'hAA20AA20AA200000)) 
    int_ap_start_i_2
       (.I0(ap_sync_entry_proc5_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I4(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I5(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .O(ap_sync_ready));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_start_i_4
       (.I0(ap_sync_reg_entry_proc5_U0_ap_ready_reg_0),
        .I1(push),
        .O(ap_sync_entry_proc5_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[3]_i_1__11 
       (.I0(push),
        .I1(img_out_c_empty_n),
        .I2(\mOutPtr_reg[3] ),
        .I3(out_mat_rows_channel_empty_n),
        .I4(out_mat_cols_channel_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[3]_i_3 
       (.I0(push),
        .I1(img_out_c_empty_n),
        .I2(\mOutPtr_reg[3] ),
        .I3(out_mat_rows_channel_empty_n),
        .I4(out_mat_cols_channel_empty_n),
        .O(mOutPtr16_out_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    start_once_reg_i_1__0
       (.I0(img_out_c_full_n),
        .I1(maxval_c_full_n),
        .I2(thresh_c_full_n),
        .I3(start_once_reg_reg_0),
        .I4(start_once_reg),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w16_d3_S
   (rows_c_empty_n,
    push,
    ap_sync_entry_proc_U0_ap_ready,
    E,
    out,
    ap_rst_n_inv,
    ap_clk,
    empty_n_reg_0,
    ap_sync_reg_entry_proc_U0_ap_ready,
    cols_c_full_n,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready,
    grp_Mat2Axi_fu_62_ap_start_reg,
    cols_c_empty_n,
    MatStream2AxiStream_2_U0_ap_start,
    Q,
    bound_reg_169_reg);
  output rows_c_empty_n;
  output push;
  output ap_sync_entry_proc_U0_ap_ready;
  output [0:0]E;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]empty_n_reg_0;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input cols_c_full_n;
  input ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input cols_c_empty_n;
  input MatStream2AxiStream_2_U0_ap_start;
  input [0:0]Q;
  input [15:0]bound_reg_169_reg;

  wire [2:0]A;
  wire [0:0]E;
  wire MatStream2AxiStream_2_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire [15:0]bound_reg_169_reg;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire empty_n_i_1__8_n_0;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__21_n_0;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__25_n_0 ;
  wire \mOutPtr[2]_i_2__5_n_0 ;
  wire [15:0]out;
  wire push;
  wire rows_c_empty_n;
  wire rows_c_full_n;

  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(rows_c_full_n),
        .I1(cols_c_full_n),
        .I2(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w16_d3_S_ShiftReg U_threshold_accel_fifo_w16_d3_S_ShiftReg
       (.Q(A),
        .ap_clk(ap_clk),
        .bound_reg_169_reg(push),
        .bound_reg_169_reg_0(bound_reg_169_reg),
        .out(out));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(rows_c_full_n),
        .I2(cols_c_full_n),
        .I3(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__8
       (.I0(A[0]),
        .I1(A[1]),
        .I2(A[2]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(rows_c_empty_n),
        .O(empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_0),
        .Q(rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__21
       (.I0(A[1]),
        .I1(A[2]),
        .I2(A[0]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(rows_c_full_n),
        .O(full_n_i_1__21_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_0),
        .Q(rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(A[0]),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__25 
       (.I0(A[0]),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(A[1]),
        .O(\mOutPtr[1]_i_1__25_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \mOutPtr[2]_i_1__13 
       (.I0(cols_c_empty_n),
        .I1(MatStream2AxiStream_2_U0_ap_start),
        .I2(rows_c_empty_n),
        .I3(Q),
        .I4(push),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__5 
       (.I0(A[2]),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(A[1]),
        .I4(A[0]),
        .O(\mOutPtr[2]_i_2__5_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(A[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__25_n_0 ),
        .Q(A[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__5_n_0 ),
        .Q(A[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w16_d3_S_ShiftReg
   (out,
    Q,
    bound_reg_169_reg,
    bound_reg_169_reg_0,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input bound_reg_169_reg;
  input [15:0]bound_reg_169_reg_0;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire bound_reg_169_reg;
  wire [15:0]bound_reg_169_reg_0;
  wire [15:0]out;

  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_U/U_threshold_accel_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bound_reg_169_reg),
        .CLK(ap_clk),
        .D(bound_reg_169_reg_0[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S
   (AxiStream2Axi_U0_ap_start,
    full_n_reg_0,
    full_n_reg_1,
    S,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    ap_rst_n_inv,
    ap_clk,
    gmem2_BVALID,
    Q,
    ap_rst_n,
    Mat2Axi_Block_entry24_proc_U0_ap_start,
    ap_done_reg,
    gmem2_AWREADY,
    icmp_ln1379_fu_96_p2_carry__0,
    icmp_ln1379_fu_96_p2_carry,
    icmp_ln1379_fu_96_p2_carry_0,
    icmp_ln1379_fu_96_p2_carry_1,
    icmp_ln1379_fu_96_p2_carry_2,
    icmp_ln1379_fu_96_p2_carry_3,
    icmp_ln1379_fu_96_p2_carry__0_0,
    icmp_ln1379_fu_96_p2_carry__0_1,
    icmp_ln1379_fu_96_p2_carry__0_2,
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
    ap_loop_init_int,
    \mOutPtr_reg[2]_0 ,
    D);
  output AxiStream2Axi_U0_ap_start;
  output full_n_reg_0;
  output [21:0]full_n_reg_1;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[0][20] ;
  output \SRL_SIG_reg[0][19] ;
  output \SRL_SIG_reg[0][17] ;
  output \SRL_SIG_reg[0][16] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input gmem2_BVALID;
  input [1:0]Q;
  input ap_rst_n;
  input Mat2Axi_Block_entry24_proc_U0_ap_start;
  input ap_done_reg;
  input gmem2_AWREADY;
  input [7:0]icmp_ln1379_fu_96_p2_carry__0;
  input icmp_ln1379_fu_96_p2_carry;
  input icmp_ln1379_fu_96_p2_carry_0;
  input icmp_ln1379_fu_96_p2_carry_1;
  input icmp_ln1379_fu_96_p2_carry_2;
  input icmp_ln1379_fu_96_p2_carry_3;
  input icmp_ln1379_fu_96_p2_carry__0_0;
  input icmp_ln1379_fu_96_p2_carry__0_1;
  input icmp_ln1379_fu_96_p2_carry__0_2;
  input grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  input ap_loop_init_int;
  input \mOutPtr_reg[2]_0 ;
  input [21:0]D;

  wire AxiStream2Axi_U0_ap_start;
  wire [21:0]D;
  wire Mat2Axi_Block_entry24_proc_U0_ap_continue;
  wire Mat2Axi_Block_entry24_proc_U0_ap_start;
  wire [1:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][19] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire [3:0]\SRL_SIG_reg[1][21] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_0;
  wire full_n_i_1__26_n_0;
  wire full_n_i_2__14_n_0;
  wire full_n_reg_0;
  wire [21:0]full_n_reg_1;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  wire icmp_ln1379_fu_96_p2_carry;
  wire icmp_ln1379_fu_96_p2_carry_0;
  wire icmp_ln1379_fu_96_p2_carry_1;
  wire icmp_ln1379_fu_96_p2_carry_2;
  wire icmp_ln1379_fu_96_p2_carry_3;
  wire [7:0]icmp_ln1379_fu_96_p2_carry__0;
  wire icmp_ln1379_fu_96_p2_carry__0_0;
  wire icmp_ln1379_fu_96_p2_carry__0_1;
  wire icmp_ln1379_fu_96_p2_carry__0_2;
  wire icmp_ln1379_fu_96_p2_carry_i_5_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S_ShiftReg_7 U_threshold_accel_fifo_w22_d2_S_ShiftReg
       (.D(D),
        .Mat2Axi_Block_entry24_proc_U0_ap_continue(Mat2Axi_Block_entry24_proc_U0_ap_continue),
        .Mat2Axi_Block_entry24_proc_U0_ap_start(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .Q(Q[0]),
        .S(S),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init_int(ap_loop_init_int),
        .\dout_reg[85] (\mOutPtr_reg_n_0_[0] ),
        .\dout_reg[85]_0 (\mOutPtr_reg_n_0_[2] ),
        .full_n_reg(full_n_reg_1),
        .gmem2_AWREADY(gmem2_AWREADY),
        .grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg),
        .icmp_ln1379_fu_96_p2_carry(icmp_ln1379_fu_96_p2_carry),
        .icmp_ln1379_fu_96_p2_carry_0(icmp_ln1379_fu_96_p2_carry_0),
        .icmp_ln1379_fu_96_p2_carry_1(icmp_ln1379_fu_96_p2_carry_1),
        .icmp_ln1379_fu_96_p2_carry_2(icmp_ln1379_fu_96_p2_carry_2),
        .icmp_ln1379_fu_96_p2_carry_3(icmp_ln1379_fu_96_p2_carry_3),
        .icmp_ln1379_fu_96_p2_carry__0(icmp_ln1379_fu_96_p2_carry_i_5_n_0),
        .icmp_ln1379_fu_96_p2_carry__0_0(icmp_ln1379_fu_96_p2_carry__0),
        .icmp_ln1379_fu_96_p2_carry__0_1(icmp_ln1379_fu_96_p2_carry__0_0),
        .icmp_ln1379_fu_96_p2_carry__0_2(icmp_ln1379_fu_96_p2_carry__0_1),
        .icmp_ln1379_fu_96_p2_carry__0_3(icmp_ln1379_fu_96_p2_carry__0_2),
        .push(push));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__4
       (.I0(Mat2Axi_Block_entry24_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(AxiStream2Axi_U0_ap_start),
        .I5(push),
        .O(empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_0),
        .Q(AxiStream2Axi_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__26
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(full_n_i_2__14_n_0),
        .I5(Mat2Axi_Block_entry24_proc_U0_ap_continue),
        .O(full_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__14
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .O(full_n_i_2__14_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_0),
        .Q(Mat2Axi_Block_entry24_proc_U0_ap_continue),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln1379_fu_96_p2_carry_i_5
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(icmp_ln1379_fu_96_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(Q[1]),
        .I3(gmem2_BVALID),
        .I4(AxiStream2Axi_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(AxiStream2Axi_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w22_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S_6
   (Mat2Axi_Block_entry24_proc_U0_ap_start,
    addrbound_U0_ap_continue,
    D,
    empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][21] ,
    ap_rst_n_inv,
    ap_clk,
    ap_return_preg,
    ap_done_reg,
    push,
    Q,
    ap_done_reg_0,
    \SRL_SIG_reg[0][21]_0 );
  output Mat2Axi_Block_entry24_proc_U0_ap_start;
  output addrbound_U0_ap_continue;
  output [21:0]D;
  output empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][11] ;
  output \SRL_SIG_reg[0][12] ;
  output \SRL_SIG_reg[0][13] ;
  output \SRL_SIG_reg[0][14] ;
  output \SRL_SIG_reg[0][15] ;
  output \SRL_SIG_reg[0][16] ;
  output \SRL_SIG_reg[0][17] ;
  output \SRL_SIG_reg[0][18] ;
  output \SRL_SIG_reg[0][19] ;
  output \SRL_SIG_reg[0][20] ;
  output \SRL_SIG_reg[0][21] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [21:0]ap_return_preg;
  input ap_done_reg;
  input push;
  input [0:0]Q;
  input ap_done_reg_0;
  input [21:0]\SRL_SIG_reg[0][21]_0 ;

  wire [21:0]D;
  wire Mat2Axi_Block_entry24_proc_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][21] ;
  wire [21:0]\SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [21:0]ap_return_preg;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__25_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S_ShiftReg U_threshold_accel_fifo_w22_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][21]_0 (\SRL_SIG_reg[0][21] ),
        .\SRL_SIG_reg[0][21]_1 (\mOutPtr_reg_n_0_[2] ),
        .\SRL_SIG_reg[0][21]_2 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][21]_3 (\SRL_SIG_reg[0][21]_0 ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[21] (Mat2Axi_Block_entry24_proc_U0_ap_start),
        .empty_n_reg(empty_n_reg_0),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    empty_n_i_1__6
       (.I0(push),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .I5(ap_done_reg),
        .O(empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_0),
        .Q(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__25
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(addrbound_U0_ap_continue),
        .O(full_n_i_1__25_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_0),
        .Q(addrbound_U0_ap_continue),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2D2D2DDDD2D2D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(addrbound_U0_ap_continue),
        .I3(Q),
        .I4(ap_done_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFE7F7F80018080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(push),
        .I3(ap_done_reg),
        .I4(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S_ShiftReg
   (D,
    empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][21]_0 ,
    \SRL_SIG_reg[0][21]_1 ,
    \SRL_SIG_reg[0][21]_2 ,
    ap_return_preg,
    \ap_return_preg_reg[21] ,
    ap_done_reg,
    push,
    \SRL_SIG_reg[0][21]_3 ,
    ap_clk);
  output [21:0]D;
  output empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][12]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][15]_0 ;
  output \SRL_SIG_reg[0][16]_0 ;
  output \SRL_SIG_reg[0][17]_0 ;
  output \SRL_SIG_reg[0][18]_0 ;
  output \SRL_SIG_reg[0][19]_0 ;
  output \SRL_SIG_reg[0][20]_0 ;
  output \SRL_SIG_reg[0][21]_0 ;
  input \SRL_SIG_reg[0][21]_1 ;
  input \SRL_SIG_reg[0][21]_2 ;
  input [21:0]ap_return_preg;
  input \ap_return_preg_reg[21] ;
  input ap_done_reg;
  input push;
  input [21:0]\SRL_SIG_reg[0][21]_3 ;
  input ap_clk;

  wire [21:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][21]_1 ;
  wire \SRL_SIG_reg[0][21]_2 ;
  wire [21:0]\SRL_SIG_reg[0][21]_3 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [21:0]ap_return_preg;
  wire \ap_return_preg_reg[21] ;
  wire empty_n_reg;
  wire push;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][21]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .I4(empty_n_reg),
        .I5(ap_return_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_3 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[10]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[11]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[12]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[13]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[14]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[15]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][15]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[16]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[17]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][17]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[18]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][18]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[19]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][19]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[20]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[21]_i_1 
       (.I0(\ap_return_preg_reg[21] ),
        .I1(ap_done_reg),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[21]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][21]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[9]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\SRL_SIG_reg[0][21]_1 ),
        .I2(\SRL_SIG_reg[0][21]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w22_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w22_d2_S_ShiftReg_7
   (push,
    full_n_reg,
    S,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    Mat2Axi_Block_entry24_proc_U0_ap_continue,
    Mat2Axi_Block_entry24_proc_U0_ap_start,
    ap_done_reg,
    gmem2_AWREADY,
    Q,
    \dout_reg[85] ,
    \dout_reg[85]_0 ,
    icmp_ln1379_fu_96_p2_carry__0,
    icmp_ln1379_fu_96_p2_carry__0_0,
    icmp_ln1379_fu_96_p2_carry,
    icmp_ln1379_fu_96_p2_carry_0,
    icmp_ln1379_fu_96_p2_carry_1,
    icmp_ln1379_fu_96_p2_carry_2,
    icmp_ln1379_fu_96_p2_carry_3,
    icmp_ln1379_fu_96_p2_carry__0_1,
    icmp_ln1379_fu_96_p2_carry__0_2,
    icmp_ln1379_fu_96_p2_carry__0_3,
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg,
    ap_loop_init_int,
    D,
    ap_clk);
  output push;
  output [21:0]full_n_reg;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[0][20]_0 ;
  output \SRL_SIG_reg[0][19]_0 ;
  output \SRL_SIG_reg[0][17]_0 ;
  output \SRL_SIG_reg[0][16]_0 ;
  output \SRL_SIG_reg[0][14]_0 ;
  output \SRL_SIG_reg[0][13]_0 ;
  output \SRL_SIG_reg[0][11]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  input Mat2Axi_Block_entry24_proc_U0_ap_continue;
  input Mat2Axi_Block_entry24_proc_U0_ap_start;
  input ap_done_reg;
  input gmem2_AWREADY;
  input [0:0]Q;
  input \dout_reg[85] ;
  input \dout_reg[85]_0 ;
  input icmp_ln1379_fu_96_p2_carry__0;
  input [7:0]icmp_ln1379_fu_96_p2_carry__0_0;
  input icmp_ln1379_fu_96_p2_carry;
  input icmp_ln1379_fu_96_p2_carry_0;
  input icmp_ln1379_fu_96_p2_carry_1;
  input icmp_ln1379_fu_96_p2_carry_2;
  input icmp_ln1379_fu_96_p2_carry_3;
  input icmp_ln1379_fu_96_p2_carry__0_1;
  input icmp_ln1379_fu_96_p2_carry__0_2;
  input icmp_ln1379_fu_96_p2_carry__0_3;
  input grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  input ap_loop_init_int;
  input [21:0]D;
  input ap_clk;

  wire [21:0]D;
  wire Mat2Axi_Block_entry24_proc_U0_ap_continue;
  wire Mat2Axi_Block_entry24_proc_U0_ap_start;
  wire [0:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire [3:0]\SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init_int;
  wire \dout_reg[85] ;
  wire \dout_reg[85]_0 ;
  wire [21:0]full_n_reg;
  wire gmem2_AWREADY;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg;
  wire icmp_ln1379_fu_96_p2_carry;
  wire icmp_ln1379_fu_96_p2_carry_0;
  wire icmp_ln1379_fu_96_p2_carry_1;
  wire icmp_ln1379_fu_96_p2_carry_2;
  wire icmp_ln1379_fu_96_p2_carry_3;
  wire icmp_ln1379_fu_96_p2_carry__0;
  wire [7:0]icmp_ln1379_fu_96_p2_carry__0_0;
  wire icmp_ln1379_fu_96_p2_carry__0_1;
  wire icmp_ln1379_fu_96_p2_carry__0_2;
  wire icmp_ln1379_fu_96_p2_carry__0_3;
  wire push;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(Mat2Axi_Block_entry24_proc_U0_ap_continue),
        .I1(Mat2Axi_Block_entry24_proc_U0_ap_start),
        .I2(ap_done_reg),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1DE2E2E21D1D1D1D)) 
    icmp_ln1379_fu_96_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg_n_0_[1][21] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[0][21] ),
        .I3(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln1379_fu_96_p2_carry__0_0[7]),
        .O(\SRL_SIG_reg[1][21]_0 [3]));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry__0_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][17]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry__0_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry__0_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][14]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry__0_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][13]_0 ));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][18] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[6]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry__0_3),
        .O(\SRL_SIG_reg[1][21]_0 [2]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][15] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[5]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry__0_2),
        .O(\SRL_SIG_reg[1][21]_0 [1]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][12] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[4]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry__0_1),
        .O(\SRL_SIG_reg[1][21]_0 [0]));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][20]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry__0_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][19]_0 ));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][9] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[3]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry_3),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][11]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_16
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_17
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1379_fu_96_p2_carry_i_18
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\dout_reg[85]_0 ),
        .I2(\dout_reg[85] ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[2]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry_2),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][3] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[1]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    icmp_ln1379_fu_96_p2_carry_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(icmp_ln1379_fu_96_p2_carry__0),
        .I2(\SRL_SIG_reg_n_0_[1][0] ),
        .I3(icmp_ln1379_fu_96_p2_carry__0_0[0]),
        .I4(icmp_ln1379_fu_96_p2_carry),
        .I5(icmp_ln1379_fu_96_p2_carry_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][64]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][0] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][0] ),
        .O(full_n_reg[0]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][65]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][1] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][1] ),
        .O(full_n_reg[1]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][66]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][2] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][2] ),
        .O(full_n_reg[2]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][67]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][3] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][3] ),
        .O(full_n_reg[3]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][68]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][4] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][4] ),
        .O(full_n_reg[4]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][69]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][5] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][5] ),
        .O(full_n_reg[5]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][70]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][6] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][6] ),
        .O(full_n_reg[6]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][71]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][7] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][7] ),
        .O(full_n_reg[7]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][72]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][8] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][8] ),
        .O(full_n_reg[8]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][73]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][9] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][9] ),
        .O(full_n_reg[9]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][74]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][10] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][10] ),
        .O(full_n_reg[10]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][75]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][11] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][11] ),
        .O(full_n_reg[11]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][76]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][12] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][12] ),
        .O(full_n_reg[12]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][77]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][13] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][13] ),
        .O(full_n_reg[13]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][78]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][14] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][14] ),
        .O(full_n_reg[14]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][79]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][15] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][15] ),
        .O(full_n_reg[15]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][80]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][16] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][16] ),
        .O(full_n_reg[16]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][81]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][17] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][17] ),
        .O(full_n_reg[17]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][82]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][18] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][18] ),
        .O(full_n_reg[18]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][83]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][19] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][19] ),
        .O(full_n_reg[19]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][84]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][20] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][20] ),
        .O(full_n_reg[20]));
  LUT6 #(
    .INIT(64'h8888808800008000)) 
    \mem_reg[2][85]_srl3_i_1 
       (.I0(gmem2_AWREADY),
        .I1(Q),
        .I2(\SRL_SIG_reg_n_0_[1][21] ),
        .I3(\dout_reg[85] ),
        .I4(\dout_reg[85]_0 ),
        .I5(\SRL_SIG_reg_n_0_[0][21] ),
        .O(full_n_reg[21]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S
   (cols_c_empty_n,
    cols_c_full_n,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    ap_clk,
    push,
    push_0,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output cols_c_empty_n;
  output cols_c_full_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input push_0;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire empty_n_i_1__4_n_0;
  wire full_n_i_1__19_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire push;
  wire push_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_ShiftReg_20 U_threshold_accel_fifo_w32_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(cols_c_empty_n),
        .O(empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__19
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(push_0),
        .I5(cols_c_full_n),
        .O(full_n_i_1__19_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_0),
        .Q(cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_19
   (rows_c_empty_n,
    rows_c_full_n,
    in,
    ap_rst_n_inv,
    ap_clk,
    push,
    push_0,
    E,
    D);
  output rows_c_empty_n;
  output rows_c_full_n;
  output [31:0]in;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input push_0;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__3_n_0;
  wire full_n_i_1__18_n_0;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr[2]_i_2__1_n_0 ;
  wire push;
  wire push_0;
  wire rows_c_empty_n;
  wire rows_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_ShiftReg U_threshold_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .ap_clk(ap_clk),
        .in(in),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(rows_c_empty_n),
        .O(empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__18
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(push_0),
        .I5(rows_c_full_n),
        .O(full_n_i_1__18_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_0),
        .Q(rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_ShiftReg
   (in,
    Q,
    push,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input push;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [31:0]in;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [24]),
        .Q(\SRL_SIG_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [25]),
        .Q(\SRL_SIG_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [26]),
        .Q(\SRL_SIG_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [27]),
        .Q(\SRL_SIG_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [28]),
        .Q(\SRL_SIG_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [29]),
        .Q(\SRL_SIG_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [30]),
        .Q(\SRL_SIG_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [31]),
        .Q(\SRL_SIG_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][10]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][21]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][22]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][23]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][24]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][25]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][26]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][27]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][28]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][29]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][2]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][30]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][31]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][4]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][5]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][6]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][9]_srl3_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_ShiftReg_20
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    push,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input push;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_4 ;
  wire [31:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [24]),
        .Q(\SRL_SIG_reg[0]_4 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [25]),
        .Q(\SRL_SIG_reg[0]_4 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [26]),
        .Q(\SRL_SIG_reg[0]_4 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [27]),
        .Q(\SRL_SIG_reg[0]_4 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [28]),
        .Q(\SRL_SIG_reg[0]_4 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [29]),
        .Q(\SRL_SIG_reg[0]_4 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [30]),
        .Q(\SRL_SIG_reg[0]_4 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [31]),
        .Q(\SRL_SIG_reg[0]_4 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [24]),
        .Q(\SRL_SIG_reg[1]_5 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [25]),
        .Q(\SRL_SIG_reg[1]_5 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [26]),
        .Q(\SRL_SIG_reg[1]_5 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [27]),
        .Q(\SRL_SIG_reg[1]_5 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [28]),
        .Q(\SRL_SIG_reg[1]_5 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [29]),
        .Q(\SRL_SIG_reg[1]_5 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [30]),
        .Q(\SRL_SIG_reg[1]_5 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [31]),
        .Q(\SRL_SIG_reg[1]_5 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][10]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][11]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][12]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][13]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][14]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][15]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [15]),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][16]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [16]),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][17]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [17]),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][18]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [18]),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][19]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [19]),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][1]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][20]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [20]),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][21]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [21]),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][22]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [22]),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][23]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [23]),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][24]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [24]),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][25]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][26]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [26]),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][27]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][28]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [28]),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][29]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][2]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][30]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][31]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [31]),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][3]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][4]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][5]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][6]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][7]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][8]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][9]_srl3_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x
   (in_mat_cols_c10_channel_empty_n,
    in_mat_cols_c10_channel_full_n,
    \SRL_SIG_reg[0][31] ,
    full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    ap_sync_reg_channel_write_in_mat_cols_c10_channel,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    out_mat_rows_channel_full_n,
    ap_done_reg_i_2,
    Block_entry1_proc_U0_ap_done,
    E,
    D);
  output in_mat_cols_c10_channel_empty_n;
  output in_mat_cols_c10_channel_full_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  output full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input ap_sync_reg_channel_write_in_mat_cols_c10_channel;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input out_mat_rows_channel_full_n;
  input ap_done_reg_i_2;
  input Block_entry1_proc_U0_ap_done;
  input [0:0]E;
  input [31:0]D;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire Block_entry1_proc_U0_ap_done;
  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_2;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_in_mat_cols_c10_channel;
  wire empty_n_i_1__14_n_0;
  wire full_n;
  wire full_n_i_1__29_n_0;
  wire full_n_reg_0;
  wire in_mat_cols_c10_channel_empty_n;
  wire in_mat_cols_c10_channel_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_3__0_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_2__10_n_0 ;
  wire out_mat_rows_channel_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14 U_threshold_accel_fifo_w32_d2_S_x_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}));
  LUT6 #(
    .INIT(64'h11131113111FFFFF)) 
    ap_done_reg_i_3
       (.I0(in_mat_cols_c10_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .I4(out_mat_rows_channel_full_n),
        .I5(ap_done_reg_i_2),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFDFFFF0000FFFF)) 
    empty_n_i_1__14
       (.I0(full_n),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\mOutPtr[1]_i_3__0_n_0 ),
        .I5(in_mat_cols_c10_channel_empty_n),
        .O(empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_0),
        .Q(in_mat_cols_c10_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFF0000)) 
    full_n_i_1__29
       (.I0(\mOutPtr[1]_i_3__0_n_0 ),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(full_n),
        .I5(in_mat_cols_c10_channel_full_n),
        .O(full_n_i_1__29_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__29_n_0),
        .Q(in_mat_cols_c10_channel_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h20DFDFDFDF202020)) 
    \mOutPtr[0]_i_1__20 
       (.I0(Block_entry1_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .I2(in_mat_cols_c10_channel_full_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I4(in_mat_cols_c10_channel_empty_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  LUT4 #(
    .INIT(16'hB54A)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(full_n),
        .I2(\mOutPtr[1]_i_3__0_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hF1FF000000000000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .I3(in_mat_cols_c10_channel_full_n),
        .I4(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I5(in_mat_cols_c10_channel_empty_n),
        .O(full_n));
  LUT6 #(
    .INIT(64'hFFFFF1FFF1FFF1FF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .I3(in_mat_cols_c10_channel_full_n),
        .I4(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I5(in_mat_cols_c10_channel_empty_n),
        .O(\mOutPtr[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFF77710000888)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(in_mat_cols_c10_channel_empty_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I4(\mOutPtr[2]_i_2__10_n_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  LUT4 #(
    .INIT(16'hDDDF)) 
    \mOutPtr[2]_i_2__10 
       (.I0(in_mat_cols_c10_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_cols_c10_channel),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(\mOutPtr[2]_i_2__10_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__15_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_0
   (in_mat_cols_c_empty_n,
    in_mat_cols_c_full_n,
    p_src_mat_cols_dout,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    push,
    mOutPtr16_out,
    mOutPtr0,
    D);
  output in_mat_cols_c_empty_n;
  output in_mat_cols_c_full_n;
  output [15:0]p_src_mat_cols_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input push;
  input mOutPtr16_out;
  input mOutPtr0;
  input [15:0]D;

  wire [15:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__17_n_0;
  wire full_n_i_1__32_n_0;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__23_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__18_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]p_src_mat_cols_dout;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13 U_threshold_accel_fifo_w32_d2_S_x_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .p_src_mat_cols_dout(p_src_mat_cols_dout),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__17
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(in_mat_cols_c_empty_n),
        .I5(push),
        .O(empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_0),
        .Q(in_mat_cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__32
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0),
        .I5(in_mat_cols_c_full_n),
        .O(full_n_i_1__32_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__32_n_0),
        .Q(in_mat_cols_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__23 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(in_mat_cols_c_empty_n),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(in_mat_cols_c_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(in_mat_cols_c_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__18_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__18_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_1
   (in_mat_rows_c9_channel_empty_n,
    in_mat_rows_c9_channel_full_n,
    D,
    ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg,
    ap_sync_channel_write_in_mat_rows_c9_channel,
    empty_n_reg_0,
    ap_done_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    ap_sync_reg_channel_write_in_mat_rows_c9_channel,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    Block_entry1_proc_U0_ap_done,
    ap_sync_reg_channel_write_out_mat_cols_channel,
    out_mat_cols_channel_full_n,
    ap_sync_reg_channel_write_out_mat_cols_channel_reg,
    Q,
    out_mat_rows_channel_empty_n,
    in_mat_cols_c10_channel_empty_n,
    ap_rst_n,
    E,
    \SRL_SIG_reg[0][31] );
  output in_mat_rows_c9_channel_empty_n;
  output in_mat_rows_c9_channel_full_n;
  output [31:0]D;
  output ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg;
  output ap_sync_channel_write_in_mat_rows_c9_channel;
  output empty_n_reg_0;
  output ap_done_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input ap_sync_reg_channel_write_in_mat_rows_c9_channel;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input Block_entry1_proc_U0_ap_done;
  input ap_sync_reg_channel_write_out_mat_cols_channel;
  input out_mat_cols_channel_full_n;
  input ap_sync_reg_channel_write_out_mat_cols_channel_reg;
  input [0:0]Q;
  input out_mat_rows_channel_empty_n;
  input in_mat_cols_c10_channel_empty_n;
  input ap_rst_n;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire Block_entry1_proc_U0_ap_done;
  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_in_mat_rows_c9_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c9_channel;
  wire ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg;
  wire ap_sync_reg_channel_write_out_mat_cols_channel;
  wire ap_sync_reg_channel_write_out_mat_cols_channel_reg;
  wire empty_n_i_1__13_n_0;
  wire empty_n_reg_0;
  wire full_n;
  wire full_n_i_1__28_n_0;
  wire in_mat_cols_c10_channel_empty_n;
  wire in_mat_rows_c9_channel_empty_n;
  wire in_mat_rows_c9_channel_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_3_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_2__9_n_0 ;
  wire out_mat_cols_channel_full_n;
  wire out_mat_rows_channel_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11 U_threshold_accel_fifo_w32_d2_S_x_ShiftReg
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}));
  LUT6 #(
    .INIT(64'hFFFFFFFF151F15FF)) 
    ap_done_reg_i_2
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I1(in_mat_rows_c9_channel_full_n),
        .I2(Block_entry1_proc_U0_ap_done),
        .I3(ap_sync_reg_channel_write_out_mat_cols_channel),
        .I4(out_mat_cols_channel_full_n),
        .I5(ap_sync_reg_channel_write_out_mat_cols_channel_reg),
        .O(ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_in_mat_rows_c9_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I1(in_mat_rows_c9_channel_full_n),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_in_mat_rows_c9_channel));
  LUT4 #(
    .INIT(16'h54FF)) 
    ap_sync_reg_channel_write_out_mat_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_in_mat_rows_c9_channel_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .O(ap_done_reg_reg));
  LUT6 #(
    .INIT(64'hFFFDFFFF0000FFFF)) 
    empty_n_i_1__13
       (.I0(full_n),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\mOutPtr[1]_i_3_n_0 ),
        .I5(in_mat_rows_c9_channel_empty_n),
        .O(empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_0),
        .Q(in_mat_rows_c9_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFF0000)) 
    full_n_i_1__28
       (.I0(\mOutPtr[1]_i_3_n_0 ),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(full_n),
        .I5(in_mat_rows_c9_channel_full_n),
        .O(full_n_i_1__28_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_0),
        .Q(in_mat_rows_c9_channel_full_n),
        .S(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFB)) 
    int_ap_idle_i_2
       (.I0(in_mat_rows_c9_channel_empty_n),
        .I1(Q),
        .I2(out_mat_rows_channel_empty_n),
        .I3(in_mat_cols_c10_channel_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h20DFDFDFDF202020)) 
    \mOutPtr[0]_i_1__19 
       (.I0(Block_entry1_proc_U0_ap_done),
        .I1(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I2(in_mat_rows_c9_channel_full_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I4(in_mat_rows_c9_channel_empty_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT4 #(
    .INIT(16'hB54A)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr[0]),
        .I1(full_n),
        .I2(\mOutPtr[1]_i_3_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hF1FF000000000000)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I3(in_mat_rows_c9_channel_full_n),
        .I4(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I5(in_mat_rows_c9_channel_empty_n),
        .O(full_n));
  LUT6 #(
    .INIT(64'hFFFFF1FFF1FFF1FF)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_done_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I3(in_mat_rows_c9_channel_full_n),
        .I4(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I5(in_mat_rows_c9_channel_empty_n),
        .O(\mOutPtr[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFF77710000888)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(in_mat_rows_c9_channel_empty_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I4(\mOutPtr[2]_i_2__9_n_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \mOutPtr[2]_i_2__9 
       (.I0(in_mat_rows_c9_channel_full_n),
        .I1(ap_sync_reg_channel_write_in_mat_rows_c9_channel),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(\mOutPtr[2]_i_2__9_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_2
   (mOutPtr16_out,
    push,
    in_mat_rows_c_full_n,
    in_mat_rows_c_empty_n,
    p_src_mat_rows_dout,
    \mOutPtr_reg[1]_0 ,
    in_mat_cols_c_empty_n,
    \SRL_SIG_reg[1][0] ,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output mOutPtr16_out;
  output push;
  output in_mat_rows_c_full_n;
  output in_mat_rows_c_empty_n;
  output [15:0]p_src_mat_rows_dout;
  input \mOutPtr_reg[1]_0 ;
  input in_mat_cols_c_empty_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__16_n_0;
  wire full_n_i_1__31_n_0;
  wire [15:0]if_din;
  wire in_mat_cols_c_empty_n;
  wire in_mat_cols_c_full_n;
  wire in_mat_rows_c_empty_n;
  wire in_mat_rows_c_full_n;
  wire [2:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr16_out;
  wire mOutPtr16_out_3;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]p_src_mat_rows_dout;
  wire push;
  wire push_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg U_threshold_accel_fifo_w32_d2_S_x_ShiftReg
       (.Array2xfMat_8_0_1080_1920_1_2_U0_ap_start(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .\SRL_SIG_reg[1][0]_0 (in_mat_rows_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .in_mat_cols_c_full_n(in_mat_cols_c_full_n),
        .mOutPtr({mOutPtr[2],mOutPtr[0]}),
        .p_src_mat_rows_dout(p_src_mat_rows_dout),
        .push(push),
        .push_0(push_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__16
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(in_mat_rows_c_empty_n),
        .I5(push_0),
        .O(empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_0),
        .Q(in_mat_rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__31
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr16_out_3),
        .I4(mOutPtr0),
        .I5(in_mat_rows_c_full_n),
        .O(full_n_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__15
       (.I0(push_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(in_mat_rows_c_empty_n),
        .O(mOutPtr16_out_3));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_2__16
       (.I0(push),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(in_mat_cols_c_empty_n),
        .O(mOutPtr16_out));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3__4
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(in_mat_rows_c_empty_n),
        .I2(push_0),
        .O(mOutPtr0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__31_n_0),
        .Q(in_mat_rows_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(in_mat_rows_c_empty_n),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(push_0),
        .I2(in_mat_rows_c_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(push_0),
        .I3(in_mat_rows_c_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__17_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg
   (push_0,
    push,
    p_src_mat_rows_dout,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start,
    mOutPtr,
    if_din,
    ap_clk);
  output push_0;
  output push;
  output [15:0]p_src_mat_rows_dout;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  input [1:0]mOutPtr;
  input [15:0]if_din;
  input ap_clk;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire [15:0]\SRL_SIG_reg[0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [15:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire in_mat_cols_c_full_n;
  wire [1:0]mOutPtr;
  wire [15:0]p_src_mat_rows_dout;
  wire push;
  wire push_0;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(in_mat_cols_c_full_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .O(push_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(in_mat_cols_c_full_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [10]),
        .Q(\SRL_SIG_reg[1]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [11]),
        .Q(\SRL_SIG_reg[1]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [12]),
        .Q(\SRL_SIG_reg[1]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [13]),
        .Q(\SRL_SIG_reg[1]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [14]),
        .Q(\SRL_SIG_reg[1]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [15]),
        .Q(\SRL_SIG_reg[1]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [8]),
        .Q(\SRL_SIG_reg[1]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\SRL_SIG_reg[0]_1 [9]),
        .Q(\SRL_SIG_reg[1]_2 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [0]),
        .O(p_src_mat_rows_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [10]),
        .O(p_src_mat_rows_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [11]),
        .O(p_src_mat_rows_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [12]),
        .O(p_src_mat_rows_dout[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [13]),
        .O(p_src_mat_rows_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [14]),
        .O(p_src_mat_rows_dout[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [15]),
        .O(p_src_mat_rows_dout[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [1]),
        .O(p_src_mat_rows_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [2]),
        .O(p_src_mat_rows_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [3]),
        .O(p_src_mat_rows_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [4]),
        .O(p_src_mat_rows_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [5]),
        .O(p_src_mat_rows_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [6]),
        .O(p_src_mat_rows_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [7]),
        .O(p_src_mat_rows_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [8]),
        .O(p_src_mat_rows_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_41_reg_147[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_2 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_1 [9]),
        .O(p_src_mat_rows_dout[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg_11
   (D,
    mOutPtr,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(D[31]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_10
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_11
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_12
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_13
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_14
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_15
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_16
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_17
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_2
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_3
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_4
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_5
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_6
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_7
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_8
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_9
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg_13
   (p_src_mat_cols_dout,
    mOutPtr,
    push,
    D,
    ap_clk);
  output [15:0]p_src_mat_cols_dout;
  input [1:0]mOutPtr;
  input push;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;
  wire [15:0]p_src_mat_cols_dout;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(p_src_mat_cols_dout[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(p_src_mat_cols_dout[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(p_src_mat_cols_dout[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(p_src_mat_cols_dout[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(p_src_mat_cols_dout[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(p_src_mat_cols_dout[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(p_src_mat_cols_dout[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(p_src_mat_cols_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(p_src_mat_cols_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(p_src_mat_cols_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(p_src_mat_cols_dout[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(p_src_mat_cols_dout[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(p_src_mat_cols_dout[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(p_src_mat_cols_dout[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(p_src_mat_cols_dout[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_142[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(p_src_mat_cols_dout[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_ShiftReg_14
   (\SRL_SIG_reg[0][31]_0 ,
    mOutPtr,
    E,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]mOutPtr;
  input [0:0]E;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]mOutPtr;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_18
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_19
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_20
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_21
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_22
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_23
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_24
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_25
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_26
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_27
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_28
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_29
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_30
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_31
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_32
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln1021_reg_179_reg_i_33
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S
   (cols_c_empty_n_1,
    cols_c_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    sel,
    AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
    tmp_product,
    E);
  output cols_c_empty_n_1;
  output cols_c_full_n;
  output [31:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input sel;
  input AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  input [31:0]tmp_product;
  input [0:0]E;

  wire AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cols_c_empty_n_1;
  wire cols_c_full_n;
  wire empty_n_i_1__1_n_0;
  wire full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire [31:0]out;
  wire sel;
  wire [31:0]tmp_product;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_ShiftReg_22 U_threshold_accel_fifo_w32_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .out(out),
        .sel(sel),
        .tmp_product(tmp_product));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I4(sel),
        .I5(cols_c_empty_n_1),
        .O(empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(cols_c_empty_n_1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(sel),
        .I4(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I5(cols_c_full_n),
        .O(full_n_i_1__15_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_0),
        .Q(cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(sel),
        .I2(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(sel),
        .I2(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_21
   (rows_c_empty_n_0,
    ap_sync_reg_entry_proc3_U0_ap_ready_reg,
    sel,
    E,
    ap_rst_n_0,
    ap_rst_n_1,
    out,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_entry_proc3_U0_ap_ready,
    AxiStream2Mat_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg,
    AxiStream2MatStream_2_U0_cols_bound_per_npc_read,
    AxiStream2MatStream_2_U0_ap_start,
    ap_done_reg_0,
    Q,
    cols_c_empty_n_1,
    rows_c_empty_n,
    cols_c_empty_n,
    cols_c_full_n,
    ap_rst_n,
    in);
  output rows_c_empty_n_0;
  output ap_sync_reg_entry_proc3_U0_ap_ready_reg;
  output sel;
  output [0:0]E;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [31:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_entry_proc3_U0_ap_ready;
  input AxiStream2Mat_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg;
  input AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  input AxiStream2MatStream_2_U0_ap_start;
  input ap_done_reg_0;
  input [0:0]Q;
  input cols_c_empty_n_1;
  input rows_c_empty_n;
  input cols_c_empty_n;
  input cols_c_full_n;
  input ap_rst_n;
  input [31:0]in;

  wire AxiStream2MatStream_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_cols_bound_per_npc_read;
  wire AxiStream2Mat_U0_ap_start;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_reg_entry_proc3_U0_ap_ready;
  wire ap_sync_reg_entry_proc3_U0_ap_ready_reg;
  wire ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg;
  wire cols_c_empty_n;
  wire cols_c_empty_n_1;
  wire cols_c_full_n;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__14_n_0;
  wire [31:0]in;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__23_n_0 ;
  wire \mOutPtr[2]_i_2__4_n_0 ;
  wire [2:0]mOutPtr_2;
  wire [31:0]out;
  wire rows_c_empty_n;
  wire rows_c_empty_n_0;
  wire rows_c_full_n;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_ShiftReg U_threshold_accel_fifo_w32_d3_S_ShiftReg
       (.AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .Q(mOutPtr_2),
        .ap_clk(ap_clk),
        .ap_sync_reg_entry_proc3_U0_ap_ready(ap_sync_reg_entry_proc3_U0_ap_ready),
        .ap_sync_reg_entry_proc3_U0_ap_ready_reg(sel),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .in(in),
        .out(out),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n));
  LUT6 #(
    .INIT(64'h00A800A8A8A800A8)) 
    ap_sync_reg_entry_proc3_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(sel),
        .I2(ap_sync_reg_entry_proc3_U0_ap_ready),
        .I3(AxiStream2Mat_U0_ap_start),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h02AA02AA00000200)) 
    ap_sync_reg_last_blk_pxl_width_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(sel),
        .I2(ap_sync_reg_entry_proc3_U0_ap_ready),
        .I3(AxiStream2Mat_U0_ap_start),
        .I4(ap_done_reg),
        .I5(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__0
       (.I0(mOutPtr_2[0]),
        .I1(mOutPtr_2[1]),
        .I2(mOutPtr_2[2]),
        .I3(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I4(sel),
        .I5(rows_c_empty_n_0),
        .O(empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(rows_c_empty_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__14
       (.I0(mOutPtr_2[1]),
        .I1(mOutPtr_2[2]),
        .I2(mOutPtr_2[0]),
        .I3(sel),
        .I4(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I5(rows_c_full_n),
        .O(full_n_i_1__14_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_0),
        .Q(rows_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr_2[0]),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_2[0]),
        .I1(sel),
        .I2(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I3(mOutPtr_2[1]),
        .O(\mOutPtr[1]_i_1__23_n_0 ));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \mOutPtr[1]_i_2__0 
       (.I0(sel),
        .I1(ap_sync_reg_entry_proc3_U0_ap_ready),
        .I2(AxiStream2Mat_U0_ap_start),
        .I3(ap_done_reg),
        .I4(ap_sync_reg_last_blk_pxl_width_U0_ap_ready_reg),
        .O(ap_sync_reg_entry_proc3_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_1__11 
       (.I0(sel),
        .I1(AxiStream2MatStream_2_U0_ap_start),
        .I2(ap_done_reg_0),
        .I3(Q),
        .I4(rows_c_empty_n_0),
        .I5(cols_c_empty_n_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__4 
       (.I0(mOutPtr_2[2]),
        .I1(sel),
        .I2(AxiStream2MatStream_2_U0_cols_bound_per_npc_read),
        .I3(mOutPtr_2[1]),
        .I4(mOutPtr_2[0]),
        .O(\mOutPtr[2]_i_2__4_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(mOutPtr_2[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__23_n_0 ),
        .Q(mOutPtr_2[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__4_n_0 ),
        .Q(mOutPtr_2[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_ShiftReg
   (ap_sync_reg_entry_proc3_U0_ap_ready_reg,
    out,
    ap_sync_reg_entry_proc3_U0_ap_ready,
    rows_c_empty_n,
    rows_c_full_n,
    cols_c_empty_n,
    cols_c_full_n,
    AxiStream2Mat_U0_ap_start,
    Q,
    in,
    ap_clk);
  output ap_sync_reg_entry_proc3_U0_ap_ready_reg;
  output [31:0]out;
  input ap_sync_reg_entry_proc3_U0_ap_ready;
  input rows_c_empty_n;
  input rows_c_full_n;
  input cols_c_empty_n;
  input cols_c_full_n;
  input AxiStream2Mat_U0_ap_start;
  input [2:0]Q;
  input [31:0]in;
  input ap_clk;

  wire AxiStream2Mat_U0_ap_start;
  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_sync_reg_entry_proc3_U0_ap_ready;
  wire ap_sync_reg_entry_proc3_U0_ap_ready_reg;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [31:0]in;
  wire [31:0]out;
  wire rows_c_empty_n;
  wire rows_c_full_n;

  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(ap_sync_reg_entry_proc3_U0_ap_ready),
        .I1(rows_c_empty_n),
        .I2(rows_c_full_n),
        .I3(cols_c_empty_n),
        .I4(cols_c_full_n),
        .I5(AxiStream2Mat_U0_ap_start),
        .O(ap_sync_reg_entry_proc3_U0_ap_ready_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/rows_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_sync_reg_entry_proc3_U0_ap_ready_reg),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_ShiftReg_22
   (out,
    Q,
    sel,
    tmp_product,
    ap_clk);
  output [31:0]out;
  input [2:0]Q;
  input sel;
  input [31:0]tmp_product;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [31:0]out;
  wire sel;
  wire [31:0]tmp_product;

  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\Array2xfMat_8_0_1080_1920_1_2_U0/grp_Axi2Mat_fu_84/AxiStream2Mat_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(tmp_product[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_x
   (cols_c_empty_n,
    cols_c_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    empty_n_reg_0,
    in,
    E);
  output cols_c_empty_n;
  output cols_c_full_n;
  output [31:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input [0:0]empty_n_reg_0;
  input [31:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire empty_n_i_1__9_n_0;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__22_n_0;
  wire [31:0]in;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__24_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire [31:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_x_ShiftReg U_threshold_accel_fifo_w32_d3_S_x_ShiftReg
       (.Q({\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(cols_c_empty_n),
        .O(empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_0),
        .Q(cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__22
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(cols_c_full_n),
        .O(full_n_i_1__22_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_0),
        .Q(cols_c_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__24 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__24_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_x_ShiftReg
   (out,
    Q,
    push,
    in,
    ap_clk);
  output [31:0]out;
  input [2:0]Q;
  input push;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire push;

  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_U/U_threshold_accel_fifo_w32_d3_S_x_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S
   (out_mat_cols_channel_empty_n,
    out_mat_cols_channel_full_n,
    empty_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_channel_write_out_mat_cols_channel,
    out_mat_rows_channel_empty_n,
    Q,
    img_out_c_empty_n,
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
    in);
  output out_mat_cols_channel_empty_n;
  output out_mat_cols_channel_full_n;
  output empty_n_reg_0;
  output [31:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_channel_write_out_mat_cols_channel;
  input out_mat_rows_channel_empty_n;
  input [0:0]Q;
  input img_out_c_empty_n;
  input xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;
  input [31:0]in;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]Q;
  wire [1:1]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_out_mat_cols_channel;
  wire empty_n_i_1__20_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__35_n_0;
  wire img_out_c_empty_n;
  wire [31:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire [31:0]out;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_cols_channel_full_n;
  wire out_mat_rows_channel_empty_n;
  wire push;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_ShiftReg_9 U_threshold_accel_fifo_w32_d4_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_out_mat_cols_channel(ap_sync_reg_channel_write_out_mat_cols_channel),
        .buff0_reg(\mOutPtr_reg_n_0_[1] ),
        .buff0_reg_0(\mOutPtr_reg_n_0_[2] ),
        .buff0_reg_1(\mOutPtr_reg_n_0_[0] ),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .out_mat_cols_channel_full_n(out_mat_cols_channel_full_n),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__20
       (.I0(push),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I5(out_mat_cols_channel_empty_n),
        .O(empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_0),
        .Q(out_mat_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFBFBF0F000000)) 
    full_n_i_1__35
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(addr),
        .I2(push),
        .I3(out_mat_cols_channel_empty_n),
        .I4(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I5(out_mat_cols_channel_full_n),
        .O(full_n_i_1__35_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    full_n_i_2__17
       (.I0(out_mat_cols_channel_empty_n),
        .I1(out_mat_rows_channel_empty_n),
        .I2(Q),
        .I3(img_out_c_empty_n),
        .O(empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__35_n_0),
        .Q(out_mat_cols_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I1(out_mat_cols_channel_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(out_mat_cols_channel_empty_n),
        .I3(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(out_mat_cols_channel_empty_n),
        .I4(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4
   (out_mat_rows_channel_empty_n,
    out_mat_rows_channel_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    buff0_reg,
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
    in);
  output out_mat_rows_channel_empty_n;
  output out_mat_rows_channel_full_n;
  output [15:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input buff0_reg;
  input xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;
  input [15:0]in;

  wire Block_entry1_proc_U0_ap_start;
  wire [1:1]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire buff0_reg;
  wire empty_n_i_1__19_n_0;
  wire full_n_i_1__34_n_0;
  wire [15:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire [15:0]out;
  wire out_mat_rows_channel_empty_n;
  wire out_mat_rows_channel_full_n;
  wire push;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_ShiftReg U_threshold_accel_fifo_w32_d4_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .buff0_reg(buff0_reg),
        .buff0_reg_0(\mOutPtr_reg_n_0_[1] ),
        .buff0_reg_1(\mOutPtr_reg_n_0_[2] ),
        .buff0_reg_2(\mOutPtr_reg_n_0_[0] ),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .out_mat_rows_channel_full_n(out_mat_rows_channel_full_n),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(out_mat_rows_channel_empty_n),
        .I4(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I5(push),
        .O(empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_0),
        .Q(out_mat_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFBFBF0F000000)) 
    full_n_i_1__34
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(addr),
        .I2(push),
        .I3(out_mat_rows_channel_empty_n),
        .I4(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I5(out_mat_rows_channel_full_n),
        .O(full_n_i_1__34_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__34_n_0),
        .Q(out_mat_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I1(out_mat_rows_channel_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(out_mat_rows_channel_empty_n),
        .I3(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(out_mat_rows_channel_empty_n),
        .I4(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_ShiftReg
   (push,
    \mOutPtr_reg[1] ,
    out,
    out_mat_rows_channel_full_n,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    in,
    ap_clk);
  output push;
  output [0:0]\mOutPtr_reg[1] ;
  output [15:0]out;
  input out_mat_rows_channel_full_n;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input [15:0]in;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_2;
  wire [15:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [15:0]out;
  wire out_mat_rows_channel_full_n;
  wire push;

  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(out_mat_rows_channel_full_n),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(buff0_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(buff0_reg_2),
        .I1(buff0_reg_1),
        .O(addr));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(buff0_reg_0),
        .I1(buff0_reg_1),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_rows_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w32_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_ShiftReg_9
   (push,
    \mOutPtr_reg[1] ,
    out,
    out_mat_cols_channel_full_n,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_channel_write_out_mat_cols_channel,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    in,
    ap_clk);
  output push;
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input out_mat_cols_channel_full_n;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_channel_write_out_mat_cols_channel;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input [31:0]in;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_out_mat_cols_channel;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire out_mat_cols_channel_full_n;
  wire push;

  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h00A8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(out_mat_cols_channel_full_n),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_out_mat_cols_channel),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__3 
       (.I0(buff0_reg_1),
        .I1(buff0_reg_0),
        .O(addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(buff0_reg),
        .I1(buff0_reg_0),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\out_mat_cols_channel_U/U_threshold_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S
   (AxiStream2MatStream_2_U0_ap_start,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[1][3] ,
    last_blk_pxl_width_U0_ap_continue,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    AxiStream2Mat_U0_ap_start,
    ap_done_reg,
    \mOutPtr_reg[2]_1 ,
    \mOutPtr_reg[0]_1 );
  output AxiStream2MatStream_2_U0_ap_start;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[1][3] ;
  output last_blk_pxl_width_U0_ap_continue;
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[1][3]_0 ;
  input AxiStream2Mat_U0_ap_start;
  input ap_done_reg;
  input \mOutPtr_reg[2]_1 ;
  input \mOutPtr_reg[0]_1 ;

  wire AxiStream2MatStream_2_U0_ap_start;
  wire AxiStream2Mat_U0_ap_start;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire empty_n_i_1_n_0;
  wire full_n_i_1__16_n_0;
  wire last_blk_pxl_width_U0_ap_continue;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S_ShiftReg U_threshold_accel_fifo_w4_d2_S_ShiftReg
       (.AxiStream2Mat_U0_ap_start(AxiStream2Mat_U0_ap_start),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][3]_1 (last_blk_pxl_width_U0_ap_continue),
        .\SRL_SIG_reg[1][3]_2 (\SRL_SIG_reg[1][3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(AxiStream2MatStream_2_U0_ap_start),
        .I5(push),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(AxiStream2MatStream_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__16
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(push),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(last_blk_pxl_width_U0_ap_continue),
        .O(full_n_i_1__16_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_0),
        .Q(last_blk_pxl_width_U0_ap_continue),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h999959556666A6AA)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(last_blk_pxl_width_U0_ap_continue),
        .I2(\SRL_SIG_reg[1][3]_0 ),
        .I3(AxiStream2Mat_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(AxiStream2MatStream_2_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFE7F7F80018080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(push),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(AxiStream2MatStream_2_U0_ap_start),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA20)) 
    \mOutPtr[2]_i_2__2 
       (.I0(last_blk_pxl_width_U0_ap_continue),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(AxiStream2Mat_U0_ap_start),
        .I3(ap_done_reg),
        .O(push));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg[2]_0 ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S_ShiftReg
   (\SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[0][3]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][3]_1 ,
    \SRL_SIG_reg[1][3]_2 ,
    AxiStream2Mat_U0_ap_start,
    ap_done_reg);
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  input \SRL_SIG_reg[0][3]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][3]_1 ;
  input \SRL_SIG_reg[1][3]_2 ;
  input AxiStream2Mat_U0_ap_start;
  input ap_done_reg;

  wire AxiStream2Mat_U0_ap_start;
  wire \SRL_SIG[1][3]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][3]_1 ;
  wire \SRL_SIG_reg[1][3]_2 ;
  wire ap_clk;
  wire ap_done_reg;

  LUT6 #(
    .INIT(64'hBBBBFBFF88880800)) 
    \SRL_SIG[1][3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\SRL_SIG_reg[1][3]_1 ),
        .I2(\SRL_SIG_reg[1][3]_2 ),
        .I3(AxiStream2Mat_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[1][3]_0 ),
        .O(\SRL_SIG[1][3]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][3]_1 ),
        .Q(\SRL_SIG_reg[0][3]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][3]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1][3]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S_x
   (MatStream2AxiStream_2_U0_ap_start,
    \SRL_SIG_reg[0][3] ,
    last_blk_pxl_width_1_U0_ap_continue,
    full_n_reg_0,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg,
    last_blk_width_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    \SRL_SIG_reg[0][3]_0 ,
    ap_rst_n,
    ap_done_reg,
    ap_done_reg_reg,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready,
    Q,
    full_n_reg_1);
  output MatStream2AxiStream_2_U0_ap_start;
  output \SRL_SIG_reg[0][3] ;
  output last_blk_pxl_width_1_U0_ap_continue;
  output full_n_reg_0;
  output ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg;
  output [0:0]last_blk_width_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input \SRL_SIG_reg[0][3]_0 ;
  input ap_rst_n;
  input ap_done_reg;
  input ap_done_reg_reg;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  input [0:0]Q;
  input full_n_reg_1;

  wire MatStream2AxiStream_2_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg;
  wire empty_n_i_1__7_n_0;
  wire full_n_i_1__23_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire last_blk_pxl_width_1_U0_ap_continue;
  wire [0:0]last_blk_width_channel_dout;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S_x_ShiftReg U_threshold_accel_fifo_w4_d2_S_x_ShiftReg
       (.\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[1][3]_0 (last_blk_pxl_width_1_U0_ap_continue),
        .\SRL_SIG_reg[1][3]_1 (ap_done_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg(ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .last_blk_width_channel_dout(last_blk_width_channel_dout),
        .\last_blk_width_read_reg_142_reg[3] (\mOutPtr_reg_n_0_[2] ),
        .\last_blk_width_read_reg_142_reg[3]_0 (\mOutPtr_reg_n_0_[0] ),
        .push(push));
  LUT6 #(
    .INIT(64'h4040404040444040)) 
    ap_done_reg_i_1__2
       (.I0(last_blk_pxl_width_1_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(ap_done_reg_reg),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .I5(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(MatStream2AxiStream_2_U0_ap_start),
        .I4(Q),
        .I5(push),
        .O(empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_0),
        .Q(MatStream2AxiStream_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__23
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(full_n_reg_1),
        .I5(last_blk_pxl_width_1_U0_ap_continue),
        .O(full_n_i_1__23_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_0),
        .Q(last_blk_pxl_width_1_U0_ap_continue),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(MatStream2AxiStream_2_U0_ap_start),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(MatStream2AxiStream_2_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(push),
        .I3(MatStream2AxiStream_2_U0_ap_start),
        .I4(Q),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w4_d2_S_x_ShiftReg
   (\SRL_SIG_reg[0][3]_0 ,
    push,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg,
    last_blk_width_channel_dout,
    \SRL_SIG_reg[0][3]_1 ,
    ap_clk,
    \SRL_SIG_reg[1][3]_0 ,
    ap_done_reg,
    \SRL_SIG_reg[1][3]_1 ,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready,
    \last_blk_width_read_reg_142_reg[3] ,
    \last_blk_width_read_reg_142_reg[3]_0 );
  output \SRL_SIG_reg[0][3]_0 ;
  output push;
  output ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg;
  output [0:0]last_blk_width_channel_dout;
  input \SRL_SIG_reg[0][3]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[1][3]_0 ;
  input ap_done_reg;
  input \SRL_SIG_reg[1][3]_1 ;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  input \last_blk_width_read_reg_142_reg[3] ;
  input \last_blk_width_read_reg_142_reg[3]_0 ;

  wire \SRL_SIG[1][3]_i_1__0_n_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][3]_1 ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire [0:0]last_blk_width_channel_dout;
  wire \last_blk_width_read_reg_142_reg[3] ;
  wire \last_blk_width_read_reg_142_reg[3]_0 ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .I1(grp_Mat2Axi_fu_62_ap_start_reg),
        .O(ap_sync_reg_Mat2AxiStream_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[1][3]_i_1__0 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(push),
        .I2(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG[1][3]_i_1__0_n_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][3]_1 ),
        .Q(\SRL_SIG_reg[0][3]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][3]_i_1__0_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \last_blk_width_read_reg_142[3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\last_blk_width_read_reg_142_reg[3] ),
        .I2(\last_blk_width_read_reg_142_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(last_blk_width_channel_dout));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h88888A88)) 
    \mOutPtr[2]_i_2__6 
       (.I0(\SRL_SIG_reg[1][3]_0 ),
        .I1(ap_done_reg),
        .I2(\SRL_SIG_reg[1][3]_1 ),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg),
        .I4(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d4_S
   (dout_c_empty_n,
    dout_c_full_n,
    ap_sync_reg_entry_proc4_U0_ap_ready_reg,
    out,
    ap_rst_n_inv,
    ap_clk,
    grp_Mat2Axi_fu_62_ap_start_reg,
    \mOutPtr_reg[1]_0 ,
    AxiStream2Axi_U0_dout_read,
    ap_rst_n,
    grp_Mat2Axi_fu_62_ap_ready,
    \dout_1_reg_93_reg[63] );
  output dout_c_empty_n;
  output dout_c_full_n;
  output ap_sync_reg_entry_proc4_U0_ap_ready_reg;
  output [63:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input \mOutPtr_reg[1]_0 ;
  input AxiStream2Axi_U0_dout_read;
  input ap_rst_n;
  input grp_Mat2Axi_fu_62_ap_ready;
  input [63:0]\dout_1_reg_93_reg[63] ;

  wire AxiStream2Axi_U0_dout_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_entry_proc4_U0_ap_ready_reg;
  wire [63:0]\dout_1_reg_93_reg[63] ;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire empty_n_i_1__11_n_0;
  wire full_n_i_1__24_n_0;
  wire grp_Mat2Axi_fu_62_ap_ready;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire [63:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d4_S_ShiftReg U_threshold_accel_fifo_w64_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .\dout_1_reg_93_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\dout_1_reg_93_reg[0]_0 (\mOutPtr_reg_n_0_[2] ),
        .\dout_1_reg_93_reg[0]_1 (\mOutPtr_reg_n_0_[0] ),
        .\dout_1_reg_93_reg[63] (dout_c_full_n),
        .\dout_1_reg_93_reg[63]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_1_reg_93_reg[63]_1 (\dout_1_reg_93_reg[63] ),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'h00A0E0A0)) 
    ap_sync_reg_entry_proc4_U0_ap_ready_i_1
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(dout_c_full_n),
        .I2(ap_rst_n),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg),
        .I4(grp_Mat2Axi_fu_62_ap_ready),
        .O(ap_sync_reg_entry_proc4_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(AxiStream2Axi_U0_dout_read),
        .I4(push),
        .I5(dout_c_empty_n),
        .O(empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_0),
        .Q(dout_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__24
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(push),
        .I4(AxiStream2Axi_U0_dout_read),
        .I5(dout_c_full_n),
        .O(full_n_i_1__24_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_0),
        .Q(dout_c_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(grp_Mat2Axi_fu_62_ap_start_reg),
        .I1(dout_c_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(AxiStream2Axi_U0_dout_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDBBBBBB42444444)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AxiStream2Axi_U0_dout_read),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(dout_c_full_n),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(AxiStream2Axi_U0_dout_read),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d4_S_ShiftReg
   (push,
    out,
    grp_Mat2Axi_fu_62_ap_start_reg,
    \dout_1_reg_93_reg[63] ,
    \dout_1_reg_93_reg[63]_0 ,
    \dout_1_reg_93_reg[0] ,
    \dout_1_reg_93_reg[0]_0 ,
    \dout_1_reg_93_reg[0]_1 ,
    \dout_1_reg_93_reg[63]_1 ,
    ap_clk);
  output push;
  output [63:0]out;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input \dout_1_reg_93_reg[63] ;
  input \dout_1_reg_93_reg[63]_0 ;
  input \dout_1_reg_93_reg[0] ;
  input \dout_1_reg_93_reg[0]_0 ;
  input \dout_1_reg_93_reg[0]_1 ;
  input [63:0]\dout_1_reg_93_reg[63]_1 ;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire \dout_1_reg_93_reg[0] ;
  wire \dout_1_reg_93_reg[0]_0 ;
  wire \dout_1_reg_93_reg[0]_1 ;
  wire \dout_1_reg_93_reg[63] ;
  wire \dout_1_reg_93_reg[63]_0 ;
  wire [63:0]\dout_1_reg_93_reg[63]_1 ;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire [63:0]out;
  wire push;

  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(grp_Mat2Axi_fu_62_ap_start_reg),
        .I1(\dout_1_reg_93_reg[63] ),
        .I2(\dout_1_reg_93_reg[63]_0 ),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(\dout_1_reg_93_reg[0]_1 ),
        .I1(\dout_1_reg_93_reg[0]_0 ),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(\dout_1_reg_93_reg[0] ),
        .I1(\dout_1_reg_93_reg[0]_0 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\xfMat2Array_8_0_1080_1920_1_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_threshold_accel_fifo_w64_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_1_reg_93_reg[63]_1 [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d5_S
   (img_out_c_empty_n,
    img_out_c_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read,
    mOutPtr16_out,
    full_n_reg_0,
    in,
    E);
  output img_out_c_empty_n;
  output img_out_c_full_n;
  output [63:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read;
  input mOutPtr16_out;
  input full_n_reg_0;
  input [63:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [1:1]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__24_n_0;
  wire empty_n_i_2__13_n_0;
  wire full_n_i_1__39_n_0;
  wire full_n_reg_0;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire [63:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__25_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__20_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [63:0]out;
  wire push;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d5_S_ShiftReg U_threshold_accel_fifo_w64_d5_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFE0F0)) 
    empty_n_i_1__24
       (.I0(mOutPtr_reg[3]),
        .I1(empty_n_i_2__13_n_0),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read),
        .I4(push),
        .O(empty_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__13
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .O(empty_n_i_2__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_0),
        .Q(img_out_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFF00FF0000)) 
    full_n_i_1__39
       (.I0(addr),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(img_out_c_full_n),
        .O(full_n_i_1__39_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__39_n_0),
        .Q(img_out_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \mOutPtr[2]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_8_0_1080_1920_1_2_1_U0_dstPtr_read),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w64_d5_S_ShiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [63:0]out;
  input [3:0]Q;
  input push;
  input [63:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire [2:0]addr;
  wire ap_clk;
  wire [63:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [63:0]out;
  wire push;

  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(addr[2]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][32]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][33]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][34]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][35]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][36]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][37]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][38]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][39]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][40]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][41]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][42]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][43]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][44]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][45]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][46]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][47]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][48]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][49]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][50]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][51]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][52]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][53]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][54]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][55]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][56]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][57]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][58]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][59]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][60]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][61]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][62]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][63]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\\img_out_c_U/U_threshold_accel_fifo_w64_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S
   (ldata_empty_n,
    ldata_full_n,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][0] ,
    D,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    icmp_ln1071_reg_756,
    \mOutPtr_reg[2]_0 ,
    push,
    \SRL_SIG_reg[0][7] );
  output ldata_empty_n;
  output ldata_full_n;
  output [0:0]\mOutPtr_reg[0]_0 ;
  output [0:0]\SRL_SIG_reg[0][0] ;
  output [7:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input icmp_ln1071_reg_756;
  input \mOutPtr_reg[2]_0 ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]\SRL_SIG_reg[0][0] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__2_n_0;
  wire full_n_i_1__17_n_0;
  wire icmp_ln1071_reg_756;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire [2:1]mOutPtr;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire push;
  wire \shl_ln1071_reg_774[7]_i_2_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_ShiftReg U_threshold_accel_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .icmp_ln1071_reg_756(icmp_ln1071_reg_756),
        .mOutPtr(mOutPtr[2]),
        .push(push),
        .\shl_ln1071_reg_774_reg[7] (\shl_ln1071_reg_774[7]_i_2_n_0 ),
        .\val_fu_96_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__2
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push),
        .I5(ldata_empty_n),
        .O(empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(ldata_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__17
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(ldata_full_n),
        .O(full_n_i_1__17_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_0),
        .Q(ldata_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \shl_ln1071_reg_774[7]_i_2 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\shl_ln1071_reg_774[7]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_ShiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    D,
    icmp_ln1071_reg_756,
    \shl_ln1071_reg_774_reg[7] ,
    mOutPtr,
    \val_fu_96_reg[7] ,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [0:0]\SRL_SIG_reg[0][0]_0 ;
  output [7:0]D;
  input icmp_ln1071_reg_756;
  input \shl_ln1071_reg_774_reg[7] ;
  input [0:0]mOutPtr;
  input \val_fu_96_reg[7] ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]\SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire icmp_ln1071_reg_756;
  wire [0:0]mOutPtr;
  wire push;
  wire \shl_ln1071_reg_774_reg[7] ;
  wire \val_fu_96_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \shl_ln1071_reg_774[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(icmp_ln1071_reg_756),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(\shl_ln1071_reg_774_reg[7] ),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \val_fu_96[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(mOutPtr),
        .I2(\val_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x
   (ldata_empty_n,
    ldata_full_n,
    \SRL_SIG_reg[0][7] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    push,
    \mOutPtr_reg[1]_0 ,
    ap_enable_reg_pp0_iter1,
    Q,
    D);
  output ldata_empty_n;
  output ldata_full_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input push;
  input \mOutPtr_reg[1]_0 ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]Q;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire empty_n_i_1__12_n_0;
  wire full_n_i_1__27_n_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x_ShiftReg U_threshold_accel_fifo_w8_d2_S_x_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\ldata_read_reg_135_reg[0] (\mOutPtr_reg_n_0_[2] ),
        .\ldata_read_reg_135_reg[0]_0 (\mOutPtr_reg_n_0_[0] ),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push),
        .I5(ldata_empty_n),
        .O(empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_0),
        .Q(ldata_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__27
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(ldata_full_n),
        .O(full_n_i_1__27_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_0),
        .Q(ldata_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0
   (\mOutPtr_reg[2]_0 ,
    in_mat_data_empty_n,
    in_mat_data_full_n,
    in_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][7] ,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr16_out,
    mOutPtr0__0,
    E,
    D);
  output [1:0]\mOutPtr_reg[2]_0 ;
  output in_mat_data_empty_n;
  output in_mat_data_full_n;
  output [3:0]in_mat_data_dout;
  output [7:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr16_out;
  input mOutPtr0__0;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__15_n_0;
  wire full_n_i_1__30_n_0;
  wire [3:0]in_mat_data_dout;
  wire in_mat_data_empty_n;
  wire in_mat_data_full_n;
  wire [1:1]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [1:0]\mOutPtr_reg[2]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12 U_threshold_accel_fifo_w8_d2_S_x0_ShiftReg
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .\icmp_ln89_reg_139[0]_i_6 (\mOutPtr_reg[2]_0 [0]),
        .\icmp_ln89_reg_139[0]_i_6_0 (\mOutPtr_reg[2]_0 [1]),
        .in_mat_data_dout(in_mat_data_dout));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__15
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg[2]_0 [1]),
        .I2(mOutPtr),
        .I3(\mOutPtr_reg[2]_0 [0]),
        .I4(mOutPtr0__0),
        .I5(in_mat_data_empty_n),
        .O(empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_0),
        .Q(in_mat_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__30
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[2]_0 [0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0__0),
        .I5(in_mat_data_full_n),
        .O(full_n_i_1__30_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__30_n_0),
        .Q(in_mat_data_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln89_reg_139[0]_i_11 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(\mOutPtr_reg[2]_0 [1]),
        .O(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr0__0),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__16 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(mOutPtr),
        .I2(mOutPtr16_out),
        .I3(mOutPtr0__0),
        .I4(\mOutPtr_reg[2]_0 [1]),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg[2]_0 [1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0_3
   (\mOutPtr_reg[0]_0 ,
    out_mat_data_empty_n,
    out_mat_data_full_n,
    \icmp_ln1315_reg_446_reg[0] ,
    \icmp_ln1315_reg_446_reg[0]_0 ,
    \icmp_ln1315_reg_446_reg[0]_1 ,
    \icmp_ln1315_reg_446_reg[0]_2 ,
    \icmp_ln1315_reg_446_reg[0]_3 ,
    \icmp_ln1315_reg_446_reg[0]_4 ,
    \icmp_ln1315_reg_446_reg[0]_5 ,
    \icmp_ln1315_reg_446_reg[0]_6 ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr16_out,
    mOutPtr0__0,
    icmp_ln1315_reg_446,
    icmp_ln1301_reg_437,
    \SRL_SIG_reg[0][7] ,
    push,
    \SRL_SIG_reg[0][7]_0 );
  output [0:0]\mOutPtr_reg[0]_0 ;
  output out_mat_data_empty_n;
  output out_mat_data_full_n;
  output \icmp_ln1315_reg_446_reg[0] ;
  output \icmp_ln1315_reg_446_reg[0]_0 ;
  output \icmp_ln1315_reg_446_reg[0]_1 ;
  output \icmp_ln1315_reg_446_reg[0]_2 ;
  output \icmp_ln1315_reg_446_reg[0]_3 ;
  output \icmp_ln1315_reg_446_reg[0]_4 ;
  output \icmp_ln1315_reg_446_reg[0]_5 ;
  output \icmp_ln1315_reg_446_reg[0]_6 ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr16_out;
  input mOutPtr0__0;
  input icmp_ln1315_reg_446;
  input icmp_ln1301_reg_437;
  input \SRL_SIG_reg[0][7] ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;

  wire \SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__18_n_0;
  wire full_n_i_1__33_n_0;
  wire icmp_ln1301_reg_437;
  wire icmp_ln1315_reg_446;
  wire \icmp_ln1315_reg_446_reg[0] ;
  wire \icmp_ln1315_reg_446_reg[0]_0 ;
  wire \icmp_ln1315_reg_446_reg[0]_1 ;
  wire \icmp_ln1315_reg_446_reg[0]_2 ;
  wire \icmp_ln1315_reg_446_reg[0]_3 ;
  wire \icmp_ln1315_reg_446_reg[0]_4 ;
  wire \icmp_ln1315_reg_446_reg[0]_5 ;
  wire \icmp_ln1315_reg_446_reg[0]_6 ;
  wire [2:1]mOutPtr;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__19_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire out_mat_data_empty_n;
  wire out_mat_data_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0_ShiftReg U_threshold_accel_fifo_w8_d2_S_x0_ShiftReg
       (.\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] (\mOutPtr_reg[0]_0 ),
        .icmp_ln1301_reg_437(icmp_ln1301_reg_437),
        .icmp_ln1315_reg_446(icmp_ln1315_reg_446),
        .\icmp_ln1315_reg_446_reg[0] (\icmp_ln1315_reg_446_reg[0] ),
        .\icmp_ln1315_reg_446_reg[0]_0 (\icmp_ln1315_reg_446_reg[0]_0 ),
        .\icmp_ln1315_reg_446_reg[0]_1 (\icmp_ln1315_reg_446_reg[0]_1 ),
        .\icmp_ln1315_reg_446_reg[0]_2 (\icmp_ln1315_reg_446_reg[0]_2 ),
        .\icmp_ln1315_reg_446_reg[0]_3 (\icmp_ln1315_reg_446_reg[0]_3 ),
        .\icmp_ln1315_reg_446_reg[0]_4 (\icmp_ln1315_reg_446_reg[0]_4 ),
        .\icmp_ln1315_reg_446_reg[0]_5 (\icmp_ln1315_reg_446_reg[0]_5 ),
        .\icmp_ln1315_reg_446_reg[0]_6 (\icmp_ln1315_reg_446_reg[0]_6 ),
        .mOutPtr(mOutPtr[2]),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__18
       (.I0(mOutPtr16_out),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr0__0),
        .I5(out_mat_data_empty_n),
        .O(empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_0),
        .Q(out_mat_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFF0000)) 
    full_n_i_1__33
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr16_out),
        .I4(mOutPtr0__0),
        .I5(out_mat_data_full_n),
        .O(full_n_i_1__33_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__33_n_0),
        .Q(out_mat_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr16_out),
        .I2(mOutPtr0__0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr0__0),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__19_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__19_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0_ShiftReg
   (\icmp_ln1315_reg_446_reg[0] ,
    \icmp_ln1315_reg_446_reg[0]_0 ,
    \icmp_ln1315_reg_446_reg[0]_1 ,
    \icmp_ln1315_reg_446_reg[0]_2 ,
    \icmp_ln1315_reg_446_reg[0]_3 ,
    \icmp_ln1315_reg_446_reg[0]_4 ,
    \icmp_ln1315_reg_446_reg[0]_5 ,
    \icmp_ln1315_reg_446_reg[0]_6 ,
    icmp_ln1315_reg_446,
    icmp_ln1301_reg_437,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ,
    mOutPtr,
    \SRL_SIG_reg[0][7]_0 ,
    push,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk);
  output \icmp_ln1315_reg_446_reg[0] ;
  output \icmp_ln1315_reg_446_reg[0]_0 ;
  output \icmp_ln1315_reg_446_reg[0]_1 ;
  output \icmp_ln1315_reg_446_reg[0]_2 ;
  output \icmp_ln1315_reg_446_reg[0]_3 ;
  output \icmp_ln1315_reg_446_reg[0]_4 ;
  output \icmp_ln1315_reg_446_reg[0]_5 ;
  output \icmp_ln1315_reg_446_reg[0]_6 ;
  input icmp_ln1315_reg_446;
  input icmp_ln1301_reg_437;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  input [0:0]mOutPtr;
  input \SRL_SIG_reg[0][7]_0 ;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;

  wire \SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  wire icmp_ln1301_reg_437;
  wire icmp_ln1315_reg_446;
  wire \icmp_ln1315_reg_446_reg[0] ;
  wire \icmp_ln1315_reg_446_reg[0]_0 ;
  wire \icmp_ln1315_reg_446_reg[0]_1 ;
  wire \icmp_ln1315_reg_446_reg[0]_2 ;
  wire \icmp_ln1315_reg_446_reg[0]_3 ;
  wire \icmp_ln1315_reg_446_reg[0]_4 ;
  wire \icmp_ln1315_reg_446_reg[0]_5 ;
  wire \icmp_ln1315_reg_446_reg[0]_6 ;
  wire [0:0]mOutPtr;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_1 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\SRL_SIG_reg[0][7]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[0]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [0]),
        .O(\icmp_ln1315_reg_446_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[1]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\icmp_ln1315_reg_446_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[2]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\icmp_ln1315_reg_446_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[3]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [3]),
        .O(\icmp_ln1315_reg_446_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[4]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [4]),
        .O(\icmp_ln1315_reg_446_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[5]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\icmp_ln1315_reg_446_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[6]_i_1 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [6]),
        .O(\icmp_ln1315_reg_446_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2222202200002000)) 
    \ap_phi_reg_pp0_iter3_val_1_reg_158[7]_i_2 
       (.I0(icmp_ln1315_reg_446),
        .I1(icmp_ln1301_reg_437),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .I4(mOutPtr),
        .I5(\SRL_SIG_reg[0]_0 [7]),
        .O(\icmp_ln1315_reg_446_reg[0] ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d2_S_x0_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x0_ShiftReg_12
   (in_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][7]_0 ,
    \icmp_ln89_reg_139[0]_i_6 ,
    \icmp_ln89_reg_139[0]_i_6_0 ,
    E,
    D,
    ap_clk);
  output [3:0]in_mat_data_dout;
  output [7:0]Q;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \icmp_ln89_reg_139[0]_i_6 ;
  input \icmp_ln89_reg_139[0]_i_6_0 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire ap_clk;
  wire \icmp_ln89_reg_139[0]_i_6 ;
  wire \icmp_ln89_reg_139[0]_i_6_0 ;
  wire [3:0]in_mat_data_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln89_reg_139[0]_i_12 
       (.I0(Q[7]),
        .I1(\icmp_ln89_reg_139[0]_i_6 ),
        .I2(\icmp_ln89_reg_139[0]_i_6_0 ),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .O(in_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln89_reg_139[0]_i_13 
       (.I0(Q[5]),
        .I1(\icmp_ln89_reg_139[0]_i_6 ),
        .I2(\icmp_ln89_reg_139[0]_i_6_0 ),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .O(in_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln89_reg_139[0]_i_14 
       (.I0(Q[3]),
        .I1(\icmp_ln89_reg_139[0]_i_6 ),
        .I2(\icmp_ln89_reg_139[0]_i_6_0 ),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .O(in_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln89_reg_139[0]_i_15 
       (.I0(Q[1]),
        .I1(\icmp_ln89_reg_139[0]_i_6 ),
        .I2(\icmp_ln89_reg_139[0]_i_6_0 ),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .O(in_mat_data_dout[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_x_ShiftReg
   (\SRL_SIG_reg[0][7]_0 ,
    \ldata_read_reg_135_reg[0] ,
    \ldata_read_reg_135_reg[0]_0 ,
    push,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \ldata_read_reg_135_reg[0] ;
  input \ldata_read_reg_135_reg[0]_0 ;
  input push;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire \ldata_read_reg_135_reg[0] ;
  wire \ldata_read_reg_135_reg[0]_0 ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ldata_read_reg_135[7]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\ldata_read_reg_135_reg[0] ),
        .I2(\ldata_read_reg_135_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S
   (maxval_c_empty_n,
    maxval_c_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    full_n_reg_0,
    in);
  output maxval_c_empty_n;
  output maxval_c_full_n;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input full_n_reg_0;
  input [7:0]in;

  wire [1:1]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__22_n_0;
  wire full_n_i_1__37_n_0;
  wire full_n_reg_0;
  wire [7:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire maxval_c_empty_n;
  wire maxval_c_full_n;
  wire [7:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S_ShiftReg_10 U_threshold_accel_fifo_w8_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .\maxval_read_reg_132_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\maxval_read_reg_132_reg[7] (\mOutPtr_reg_n_0_[1] ),
        .\maxval_read_reg_132_reg[7]_0 (\mOutPtr_reg_n_0_[2] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__22
       (.I0(push),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(full_n_reg_0),
        .I5(maxval_c_empty_n),
        .O(empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_0),
        .Q(maxval_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFBFBF0F000000)) 
    full_n_i_1__37
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(addr),
        .I2(push),
        .I3(maxval_c_empty_n),
        .I4(full_n_reg_0),
        .I5(maxval_c_full_n),
        .O(full_n_i_1__37_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__37_n_0),
        .Q(maxval_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(maxval_c_empty_n),
        .I2(push),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(push),
        .I2(maxval_c_empty_n),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(push),
        .I3(maxval_c_empty_n),
        .I4(full_n_reg_0),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S_5
   (thresh_c_empty_n,
    thresh_c_full_n,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    full_n_reg_0,
    in);
  output thresh_c_empty_n;
  output thresh_c_full_n;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input full_n_reg_0;
  input [7:0]in;

  wire [1:1]addr;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__23_n_0;
  wire full_n_i_1__38_n_0;
  wire full_n_reg_0;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [7:0]out;
  wire push;
  wire thresh_c_empty_n;
  wire thresh_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S_ShiftReg U_threshold_accel_fifo_w8_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__23
       (.I0(push),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(full_n_reg_0),
        .I5(thresh_c_empty_n),
        .O(empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_0),
        .Q(thresh_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFBFBF0F000000)) 
    full_n_i_1__38
       (.I0(mOutPtr[0]),
        .I1(addr),
        .I2(push),
        .I3(thresh_c_empty_n),
        .I4(full_n_reg_0),
        .I5(thresh_c_full_n),
        .O(full_n_i_1__38_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__38_n_0),
        .Q(thresh_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(thresh_c_empty_n),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(thresh_c_empty_n),
        .I3(full_n_reg_0),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(thresh_c_empty_n),
        .I4(full_n_reg_0),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S_ShiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [7:0]out;
  input [2:0]mOutPtr;
  input push;
  input [7:0]in;
  input ap_clk;

  wire [0:0]addr;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\thresh_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_fifo_w8_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d4_S_ShiftReg_10
   (\mOutPtr_reg[1] ,
    out,
    \maxval_read_reg_132_reg[7] ,
    \maxval_read_reg_132_reg[7]_0 ,
    \maxval_read_reg_132_reg[0] ,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [7:0]out;
  input \maxval_read_reg_132_reg[7] ;
  input \maxval_read_reg_132_reg[7]_0 ;
  input \maxval_read_reg_132_reg[0] ;
  input push;
  input [7:0]in;
  input ap_clk;

  wire [0:0]addr;
  wire ap_clk;
  wire [7:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire \maxval_read_reg_132_reg[0] ;
  wire \maxval_read_reg_132_reg[7] ;
  wire \maxval_read_reg_132_reg[7]_0 ;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(\maxval_read_reg_132_reg[0] ),
        .I1(\maxval_read_reg_132_reg[7]_0 ),
        .O(addr));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(\maxval_read_reg_132_reg[7] ),
        .I1(\maxval_read_reg_132_reg[7]_0 ),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\maxval_c_U/U_threshold_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init
   (empty_n_reg,
    SR,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_rst_n,
    grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg,
    Q,
    out_mat_data_empty_n,
    ap_enable_reg_pp0_iter2,
    ap_done_cache_reg_0,
    icmp_ln1315_reg_446,
    ldata_full_n,
    icmp_ln1324_reg_466_pp0_iter3_reg,
    ap_enable_reg_pp0_iter4,
    icmp_ln1301_reg_437_pp0_iter3_reg);
  output empty_n_reg;
  output [0:0]SR;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input ap_rst_n;
  input grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg;
  input [1:0]Q;
  input out_mat_data_empty_n;
  input ap_enable_reg_pp0_iter2;
  input ap_done_cache_reg_0;
  input icmp_ln1315_reg_446;
  input ldata_full_n;
  input icmp_ln1324_reg_466_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter4;
  input icmp_ln1301_reg_437_pp0_iter3_reg;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg;
  wire icmp_ln1301_reg_437_pp0_iter3_reg;
  wire icmp_ln1315_reg_446;
  wire icmp_ln1324_reg_466_pp0_iter3_reg;
  wire ldata_full_n;
  wire out_mat_data_empty_n;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[0]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(empty_n_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h040004000400FFFF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(out_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_done_cache_reg_0),
        .I3(icmp_ln1315_reg_446),
        .I4(\ap_CS_fsm[3]_i_3_n_0 ),
        .I5(ldata_full_n),
        .O(empty_n_reg));
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(icmp_ln1324_reg_466_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln1301_reg_437_pp0_iter3_reg),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__2
       (.I0(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(empty_n_reg),
        .I4(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .O(ap_loop_init_int_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \j_fu_84[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(empty_n_reg),
        .I2(grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_18
   (S,
    SR,
    ap_block_pp0_stage0_11001__0,
    E,
    ap_enable_reg_pp0_iter1_reg,
    \j_fu_46_reg[9] ,
    ap_sig_allocacmp_j_load,
    D,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[1] ,
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln71_fu_89_p2_carry__0,
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg,
    Q,
    CO,
    ap_enable_reg_pp0_iter1,
    in_mat_data_empty_n,
    ap_enable_reg_pp0_iter2,
    out_mat_data_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[1]_1 ,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [1:0]S;
  output [0:0]SR;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output [3:0]\j_fu_46_reg[9] ;
  output [15:0]ap_sig_allocacmp_j_load;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[1] ;
  output grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]icmp_ln71_fu_89_p2_carry__0;
  input grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg;
  input [15:0]Q;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input in_mat_data_empty_n;
  input ap_enable_reg_pp0_iter2;
  input out_mat_data_full_n;
  input ap_rst_n;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0;
  input \ap_CS_fsm_reg[1]_1 ;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_load;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg;
  wire grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg;
  wire [0:0]grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0;
  wire [15:0]icmp_ln71_fu_89_p2_carry__0;
  wire icmp_ln71_fu_89_p2_carry__0_i_3_n_0;
  wire icmp_ln71_fu_89_p2_carry_i_5_n_0;
  wire icmp_ln71_fu_89_p2_carry_i_6_n_0;
  wire icmp_ln71_fu_89_p2_carry_i_7_n_0;
  wire icmp_ln71_fu_89_p2_carry_i_8_n_0;
  wire in_mat_data_empty_n;
  wire [3:0]\j_fu_46_reg[9] ;
  wire out_mat_data_full_n;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__0_i_1
       (.I0(Q[8]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__0_i_2
       (.I0(Q[7]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__0_i_3
       (.I0(Q[6]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__0_i_4
       (.I0(Q[5]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__1_i_1
       (.I0(Q[12]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__1_i_2
       (.I0(Q[11]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__1_i_3
       (.I0(Q[10]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__1_i_4
       (.I0(Q[9]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__2_i_1
       (.I0(Q[15]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry_i_1
       (.I0(Q[0]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry_i_4
       (.I0(Q[2]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln71_fu_95_p2_carry_i_5
       (.I0(Q[1]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_load[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1015)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm_reg[1]_0 [1]),
        .I3(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[1]_0 [2]),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I1(CO),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_i_1
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln71_fu_89_p2_carry__0_i_1
       (.I0(icmp_ln71_fu_89_p2_carry__0[15]),
        .I1(ap_loop_init_int),
        .I2(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I3(Q[15]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln71_fu_89_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln71_fu_89_p2_carry__0[12]),
        .I4(icmp_ln71_fu_89_p2_carry__0_i_3_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln71_fu_89_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(icmp_ln71_fu_89_p2_carry__0[13]),
        .I2(Q[14]),
        .I3(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln71_fu_89_p2_carry__0[14]),
        .O(icmp_ln71_fu_89_p2_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln71_fu_89_p2_carry_i_1
       (.I0(Q[9]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln71_fu_89_p2_carry__0[9]),
        .I4(icmp_ln71_fu_89_p2_carry_i_5_n_0),
        .O(\j_fu_46_reg[9] [3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln71_fu_89_p2_carry_i_2
       (.I0(Q[6]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln71_fu_89_p2_carry__0[6]),
        .I4(icmp_ln71_fu_89_p2_carry_i_6_n_0),
        .O(\j_fu_46_reg[9] [2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln71_fu_89_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln71_fu_89_p2_carry__0[3]),
        .I4(icmp_ln71_fu_89_p2_carry_i_7_n_0),
        .O(\j_fu_46_reg[9] [1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln71_fu_89_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(icmp_ln71_fu_89_p2_carry__0[0]),
        .I4(icmp_ln71_fu_89_p2_carry_i_8_n_0),
        .O(\j_fu_46_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln71_fu_89_p2_carry_i_5
       (.I0(Q[10]),
        .I1(icmp_ln71_fu_89_p2_carry__0[10]),
        .I2(Q[11]),
        .I3(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln71_fu_89_p2_carry__0[11]),
        .O(icmp_ln71_fu_89_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln71_fu_89_p2_carry_i_6
       (.I0(Q[7]),
        .I1(icmp_ln71_fu_89_p2_carry__0[7]),
        .I2(Q[8]),
        .I3(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln71_fu_89_p2_carry__0[8]),
        .O(icmp_ln71_fu_89_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln71_fu_89_p2_carry_i_7
       (.I0(Q[4]),
        .I1(icmp_ln71_fu_89_p2_carry__0[4]),
        .I2(Q[5]),
        .I3(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln71_fu_89_p2_carry__0[5]),
        .O(icmp_ln71_fu_89_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln71_fu_89_p2_carry_i_8
       (.I0(Q[1]),
        .I1(icmp_ln71_fu_89_p2_carry__0[1]),
        .I2(Q[2]),
        .I3(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(icmp_ln71_fu_89_p2_carry__0[2]),
        .O(icmp_ln71_fu_89_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_46[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_46[15]_i_1 
       (.I0(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \j_fu_46[15]_i_2 
       (.I0(CO),
        .I1(grp_Threshold_0_0_1080_1920_1_2_2_Pipeline_colLoop_fu_82_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_mat_data_empty_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_mat_data_full_n),
        .O(E));
  LUT4 #(
    .INIT(16'h4F44)) 
    \j_fu_46[15]_i_3 
       (.I0(out_mat_data_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(in_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001__0));
endmodule

(* ORIG_REF_NAME = "threshold_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_23
   (ap_done_reg_reg,
    \ap_CS_fsm_reg[3] ,
    ap_done_reg_reg_0,
    \ap_CS_fsm_reg[1] ,
    empty_n_reg,
    D,
    empty_n_reg_0,
    SR,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg,
    j_fu_92,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0,
    ap_rst_n,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done,
    \ap_CS_fsm_reg[0]_0 ,
    grp_Axi2Mat_fu_84_ap_ready,
    ap_loop_exit_ready_pp0_iter4_reg,
    grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg,
    Q,
    E,
    AxiStream2MatStream_2_U0_ap_start,
    ldata_empty_n,
    ap_enable_reg_pp0_iter5,
    icmp_ln1084_reg_705_pp0_iter4_reg,
    in_mat_data_full_n,
    ap_enable_reg_pp0_iter3,
    icmp_ln1065_reg_709,
    icmp_ln1054_reg_693_pp0_iter2_reg,
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready,
    ap_start,
    ap_sync_ready,
    CO,
    ap_enable_reg_pp0_iter1,
    \j_fu_92_reg[0] ,
    in_mat_rows_c_full_n,
    in_mat_cols_c_full_n,
    Array2xfMat_8_0_1080_1920_1_2_U0_ap_start);
  output ap_done_reg_reg;
  output \ap_CS_fsm_reg[3] ;
  output ap_done_reg_reg_0;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output empty_n_reg;
  output [1:0]D;
  output empty_n_reg_0;
  output [0:0]SR;
  output ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  output j_fu_92;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0;
  input ap_rst_n;
  input [2:0]\ap_CS_fsm_reg[0] ;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  input \ap_CS_fsm_reg[0]_0 ;
  input grp_Axi2Mat_fu_84_ap_ready;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg;
  input [3:0]Q;
  input [0:0]E;
  input AxiStream2MatStream_2_U0_ap_start;
  input ldata_empty_n;
  input ap_enable_reg_pp0_iter5;
  input icmp_ln1084_reg_705_pp0_iter4_reg;
  input in_mat_data_full_n;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln1065_reg_709;
  input icmp_ln1054_reg_693_pp0_iter2_reg;
  input ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  input ap_start;
  input ap_sync_ready;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input [0:0]\j_fu_92_reg[0] ;
  input in_mat_rows_c_full_n;
  input in_mat_cols_c_full_n;
  input Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;

  wire Array2xfMat_8_0_1080_1920_1_2_U0_ap_start;
  wire AxiStream2MatStream_2_U0_ap_start;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire grp_Axi2Mat_fu_84_ap_ready;
  wire grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg;
  wire \icmp_ln1054_reg_693[0]_i_3_n_0 ;
  wire icmp_ln1054_reg_693_pp0_iter2_reg;
  wire icmp_ln1065_reg_709;
  wire icmp_ln1084_reg_705_pp0_iter4_reg;
  wire in_mat_cols_c_full_n;
  wire in_mat_data_full_n;
  wire in_mat_rows_c_full_n;
  wire j_fu_92;
  wire [0:0]\j_fu_92_reg[0] ;
  wire ldata_empty_n;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0000000D)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(E),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000007FFF4CCC)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(in_mat_rows_c_full_n),
        .I1(\ap_CS_fsm_reg[0] [0]),
        .I2(in_mat_cols_c_full_n),
        .I3(Array2xfMat_8_0_1080_1920_1_2_U0_ap_start),
        .I4(ap_done_reg_reg_0),
        .I5(\ap_CS_fsm_reg[0] [1]),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_reg_reg_0),
        .I1(\ap_CS_fsm_reg[0] [1]),
        .I2(\ap_CS_fsm_reg[0] [0]),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hDFDF55DF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(Q[3]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_done_cache),
        .I4(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__0
       (.I0(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter4_reg),
        .I2(empty_n_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    ap_done_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0),
        .I2(ap_rst_n),
        .I3(ap_done_reg_reg_0),
        .O(ap_done_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hCACEFFFF)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(ap_loop_init_int),
        .I2(empty_n_reg),
        .I3(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_start),
        .I4(ap_sync_ready),
        .O(ap_sync_reg_Array2xfMat_8_0_1080_1920_1_2_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_i_1
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_rst_n),
        .I4(ap_done_reg_reg_0),
        .O(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_i_2
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done_reg_0),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_84_ap_done),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(grp_Axi2Mat_fu_84_ap_ready),
        .I5(\ap_CS_fsm_reg[0] [2]),
        .O(ap_done_reg_reg_0));
  LUT5 #(
    .INIT(32'h1111F111)) 
    \icmp_ln1054_reg_693[0]_i_2 
       (.I0(\icmp_ln1054_reg_693[0]_i_3_n_0 ),
        .I1(ldata_empty_n),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(icmp_ln1084_reg_705_pp0_iter4_reg),
        .I4(in_mat_data_full_n),
        .O(empty_n_reg));
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln1054_reg_693[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(icmp_ln1065_reg_709),
        .I2(icmp_ln1054_reg_693_pp0_iter2_reg),
        .O(\icmp_ln1054_reg_693[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3320202020202020)) 
    \j_fu_92[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(empty_n_reg),
        .I2(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\j_fu_92_reg[0] ),
        .O(j_fu_92));
  LUT6 #(
    .INIT(64'h2020AA2000000000)) 
    \mOutPtr[0]_i_2__2 
       (.I0(AxiStream2MatStream_2_U0_ap_start),
        .I1(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter4_reg),
        .I4(empty_n_reg),
        .I5(Q[3]),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rem_fu_84[31]_i_1 
       (.I0(ap_loop_init_int),
        .I1(empty_n_reg),
        .I2(grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58_ap_start_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_24
   (ap_enable_reg_pp0_iter1_reg,
    \bus_wide_gen.data_valid_reg ,
    E,
    SR,
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready,
    D,
    \ap_CS_fsm_reg[12] ,
    S,
    ap_sig_allocacmp_c_1,
    mul_ln1021_reg_179_reg,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[11] ,
    start_once_reg_reg,
    \ap_CS_fsm_reg[2] ,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg,
    ap_rst_n_inv,
    ap_clk,
    CO,
    ap_enable_reg_pp0_iter1,
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    gmem1_RVALID,
    ldata_full_n,
    ap_enable_reg_pp0_iter2,
    Q,
    \ap_CS_fsm_reg[0] ,
    \c_fu_56_reg[21] ,
    P,
    start_once_reg,
    start_for_AxiStream2Mat_U0_full_n,
    grp_Axi2Mat_fu_84_ap_start_reg,
    grp_Axi2Mat_fu_84_ap_start_reg_reg,
    grp_Axi2Mat_fu_84_ap_start_reg_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0);
  output ap_enable_reg_pp0_iter1_reg;
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]E;
  output [0:0]SR;
  output grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready;
  output [1:0]D;
  output \ap_CS_fsm_reg[12] ;
  output [3:0]S;
  output [21:0]ap_sig_allocacmp_c_1;
  output [3:0]mul_ln1021_reg_179_reg;
  output [0:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[11] ;
  output start_once_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input gmem1_RVALID;
  input ldata_full_n;
  input ap_enable_reg_pp0_iter2;
  input [2:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input [21:0]\c_fu_56_reg[21] ;
  input [21:0]P;
  input start_once_reg;
  input start_for_AxiStream2Mat_U0_full_n;
  input grp_Axi2Mat_fu_84_ap_start_reg;
  input [1:0]grp_Axi2Mat_fu_84_ap_start_reg_reg;
  input grp_Axi2Mat_fu_84_ap_start_reg_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [21:0]P;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:0]ap_sig_allocacmp_c_1;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0;
  wire \bus_wide_gen.data_valid_reg ;
  wire [21:0]\c_fu_56_reg[21] ;
  wire gmem1_RVALID;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready;
  wire grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg;
  wire grp_Axi2Mat_fu_84_ap_start_reg;
  wire [1:0]grp_Axi2Mat_fu_84_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_84_ap_start_reg_reg_0;
  wire icmp_ln1021_fu_92_p2_carry__0_i_5_n_0;
  wire icmp_ln1021_fu_92_p2_carry__0_i_6_n_0;
  wire icmp_ln1021_fu_92_p2_carry__0_i_7_n_0;
  wire icmp_ln1021_fu_92_p2_carry_i_5_n_0;
  wire icmp_ln1021_fu_92_p2_carry_i_6_n_0;
  wire icmp_ln1021_fu_92_p2_carry_i_7_n_0;
  wire icmp_ln1021_fu_92_p2_carry_i_8_n_0;
  wire ldata_full_n;
  wire [3:0]mul_ln1021_reg_179_reg;
  wire start_for_AxiStream2Mat_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\bus_wide_gen.data_valid_reg ),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8A008A8A00000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(gmem1_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ldata_full_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_ready));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_i_1
       (.I0(grp_Axi2Mat_fu_84_ap_start_reg_reg_0),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg_0),
        .O(ap_sync_reg_grp_Axi2Mat_fu_84_ap_ready_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__0_i_1
       (.I0(\c_fu_56_reg[21] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__0_i_2
       (.I0(\c_fu_56_reg[21] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__0_i_3
       (.I0(\c_fu_56_reg[21] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__0_i_4
       (.I0(\c_fu_56_reg[21] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__1_i_1
       (.I0(\c_fu_56_reg[21] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__1_i_2
       (.I0(\c_fu_56_reg[21] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__1_i_3
       (.I0(\c_fu_56_reg[21] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__1_i_4
       (.I0(\c_fu_56_reg[21] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__2_i_1
       (.I0(\c_fu_56_reg[21] [16]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__2_i_2
       (.I0(\c_fu_56_reg[21] [15]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__2_i_3
       (.I0(\c_fu_56_reg[21] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__2_i_4
       (.I0(\c_fu_56_reg[21] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__3_i_1
       (.I0(\c_fu_56_reg[21] [20]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__3_i_2
       (.I0(\c_fu_56_reg[21] [19]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__3_i_3
       (.I0(\c_fu_56_reg[21] [18]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__3_i_4
       (.I0(\c_fu_56_reg[21] [17]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry__4_i_1
       (.I0(\c_fu_56_reg[21] [21]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry_i_1
       (.I0(\c_fu_56_reg[21] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry_i_2
       (.I0(\c_fu_56_reg[21] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry_i_3
       (.I0(\c_fu_56_reg[21] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry_i_4
       (.I0(\c_fu_56_reg[21] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    c_2_fu_98_p2_carry_i_5
       (.I0(\c_fu_56_reg[21] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .O(ap_sig_allocacmp_c_1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \c_fu_56[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\c_fu_56_reg[21] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \c_fu_56[21]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(CO),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \c_fu_56[21]_i_2 
       (.I0(gmem1_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ldata_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(CO),
        .O(E));
  LUT4 #(
    .INIT(16'h4F44)) 
    \c_fu_56[21]_i_3 
       (.I0(gmem1_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ldata_full_n),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(CO),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Axi2Mat_fu_84_ap_start_reg_i_1
       (.I0(grp_Axi2Mat_fu_84_ap_start_reg_reg[1]),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(grp_Axi2Mat_fu_84_ap_start_reg_reg_0),
        .I3(grp_Axi2Mat_fu_84_ap_start_reg_reg[0]),
        .I4(grp_Axi2Mat_fu_84_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln1021_fu_92_p2_carry__0_i_1
       (.I0(P[21]),
        .I1(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\c_fu_56_reg[21] [21]),
        .O(mul_ln1021_reg_179_reg[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln1021_fu_92_p2_carry__0_i_2
       (.I0(icmp_ln1021_fu_92_p2_carry__0_i_5_n_0),
        .I1(\c_fu_56_reg[21] [18]),
        .I2(ap_loop_init_int),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(P[18]),
        .O(mul_ln1021_reg_179_reg[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln1021_fu_92_p2_carry__0_i_3
       (.I0(icmp_ln1021_fu_92_p2_carry__0_i_6_n_0),
        .I1(\c_fu_56_reg[21] [15]),
        .I2(ap_loop_init_int),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(P[15]),
        .O(mul_ln1021_reg_179_reg[1]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln1021_fu_92_p2_carry__0_i_4
       (.I0(icmp_ln1021_fu_92_p2_carry__0_i_7_n_0),
        .I1(\c_fu_56_reg[21] [12]),
        .I2(ap_loop_init_int),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(P[12]),
        .O(mul_ln1021_reg_179_reg[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1021_fu_92_p2_carry__0_i_5
       (.I0(\c_fu_56_reg[21] [20]),
        .I1(P[20]),
        .I2(\c_fu_56_reg[21] [19]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[19]),
        .O(icmp_ln1021_fu_92_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1021_fu_92_p2_carry__0_i_6
       (.I0(\c_fu_56_reg[21] [17]),
        .I1(P[17]),
        .I2(\c_fu_56_reg[21] [16]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[16]),
        .O(icmp_ln1021_fu_92_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1021_fu_92_p2_carry__0_i_7
       (.I0(\c_fu_56_reg[21] [14]),
        .I1(P[14]),
        .I2(\c_fu_56_reg[21] [13]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[13]),
        .O(icmp_ln1021_fu_92_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln1021_fu_92_p2_carry_i_1
       (.I0(icmp_ln1021_fu_92_p2_carry_i_5_n_0),
        .I1(\c_fu_56_reg[21] [9]),
        .I2(ap_loop_init_int),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(P[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln1021_fu_92_p2_carry_i_2
       (.I0(icmp_ln1021_fu_92_p2_carry_i_6_n_0),
        .I1(\c_fu_56_reg[21] [6]),
        .I2(ap_loop_init_int),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(P[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0888A222)) 
    icmp_ln1021_fu_92_p2_carry_i_3
       (.I0(icmp_ln1021_fu_92_p2_carry_i_7_n_0),
        .I1(\c_fu_56_reg[21] [3]),
        .I2(ap_loop_init_int),
        .I3(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I4(P[3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00002AD5)) 
    icmp_ln1021_fu_92_p2_carry_i_4
       (.I0(\c_fu_56_reg[21] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I3(P[0]),
        .I4(icmp_ln1021_fu_92_p2_carry_i_8_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1021_fu_92_p2_carry_i_5
       (.I0(\c_fu_56_reg[21] [11]),
        .I1(P[11]),
        .I2(\c_fu_56_reg[21] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[10]),
        .O(icmp_ln1021_fu_92_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1021_fu_92_p2_carry_i_6
       (.I0(\c_fu_56_reg[21] [8]),
        .I1(P[8]),
        .I2(\c_fu_56_reg[21] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[7]),
        .O(icmp_ln1021_fu_92_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1021_fu_92_p2_carry_i_7
       (.I0(\c_fu_56_reg[21] [5]),
        .I1(P[5]),
        .I2(\c_fu_56_reg[21] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[4]),
        .O(icmp_ln1021_fu_92_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    icmp_ln1021_fu_92_p2_carry_i_8
       (.I0(\c_fu_56_reg[21] [2]),
        .I1(P[2]),
        .I2(\c_fu_56_reg[21] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108_ap_start_reg),
        .I5(P[1]),
        .O(icmp_ln1021_fu_92_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(start_once_reg),
        .I2(start_for_AxiStream2Mat_U0_full_n),
        .I3(grp_Axi2Mat_fu_84_ap_start_reg),
        .O(start_once_reg_reg));
endmodule

(* ORIG_REF_NAME = "threshold_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_flow_control_loop_pipe_sequential_init_8
   (ap_loop_init_int_reg_0,
    empty_n_reg,
    SR,
    D,
    \i_fu_58_reg[2] ,
    ap_sig_allocacmp_i_1,
    \i_fu_58_reg[5] ,
    \i_fu_58_reg[8] ,
    \i_fu_58_reg[11] ,
    \i_fu_58_reg[14] ,
    \i_fu_58_reg[17] ,
    \i_fu_58_reg[20] ,
    grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg,
    ap_loop_init_int_reg_1,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    ap_done_cache_reg_0,
    CO,
    Q,
    ldata_empty_n,
    ap_done_cache_reg_1,
    gmem2_WREADY,
    ap_enable_reg_pp0_iter2,
    icmp_ln1379_fu_96_p2_carry_i_4,
    \i_fu_58_reg[21] ,
    icmp_ln1379_fu_96_p2_carry_i_4_0,
    icmp_ln1379_fu_96_p2_carry_i_3,
    icmp_ln1379_fu_96_p2_carry_i_3_0,
    icmp_ln1379_fu_96_p2_carry_i_2,
    icmp_ln1379_fu_96_p2_carry_i_2_0,
    icmp_ln1379_fu_96_p2_carry_i_1,
    icmp_ln1379_fu_96_p2_carry_i_1_0,
    icmp_ln1379_fu_96_p2_carry__0_i_4,
    icmp_ln1379_fu_96_p2_carry__0_i_4_0,
    icmp_ln1379_fu_96_p2_carry__0_i_3,
    icmp_ln1379_fu_96_p2_carry__0_i_3_0,
    icmp_ln1379_fu_96_p2_carry__0_i_2,
    icmp_ln1379_fu_96_p2_carry__0_i_2_0);
  output ap_loop_init_int_reg_0;
  output empty_n_reg;
  output [0:0]SR;
  output [1:0]D;
  output \i_fu_58_reg[2] ;
  output [21:0]ap_sig_allocacmp_i_1;
  output \i_fu_58_reg[5] ;
  output \i_fu_58_reg[8] ;
  output \i_fu_58_reg[11] ;
  output \i_fu_58_reg[14] ;
  output \i_fu_58_reg[17] ;
  output \i_fu_58_reg[20] ;
  output grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg;
  output [0:0]ap_loop_init_int_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input [0:0]CO;
  input [1:0]Q;
  input ldata_empty_n;
  input ap_done_cache_reg_1;
  input gmem2_WREADY;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln1379_fu_96_p2_carry_i_4;
  input [21:0]\i_fu_58_reg[21] ;
  input icmp_ln1379_fu_96_p2_carry_i_4_0;
  input icmp_ln1379_fu_96_p2_carry_i_3;
  input icmp_ln1379_fu_96_p2_carry_i_3_0;
  input icmp_ln1379_fu_96_p2_carry_i_2;
  input icmp_ln1379_fu_96_p2_carry_i_2_0;
  input icmp_ln1379_fu_96_p2_carry_i_1;
  input icmp_ln1379_fu_96_p2_carry_i_1_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_4;
  input icmp_ln1379_fu_96_p2_carry__0_i_4_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_3;
  input icmp_ln1379_fu_96_p2_carry__0_i_3_0;
  input icmp_ln1379_fu_96_p2_carry__0_i_2;
  input icmp_ln1379_fu_96_p2_carry__0_i_2_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_i_1__3_n_0;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:0]ap_sig_allocacmp_i_1;
  wire empty_n_reg;
  wire gmem2_WREADY;
  wire grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg;
  wire \i_fu_58_reg[11] ;
  wire \i_fu_58_reg[14] ;
  wire \i_fu_58_reg[17] ;
  wire \i_fu_58_reg[20] ;
  wire [21:0]\i_fu_58_reg[21] ;
  wire \i_fu_58_reg[2] ;
  wire \i_fu_58_reg[5] ;
  wire \i_fu_58_reg[8] ;
  wire icmp_ln1379_fu_96_p2_carry__0_i_2;
  wire icmp_ln1379_fu_96_p2_carry__0_i_2_0;
  wire icmp_ln1379_fu_96_p2_carry__0_i_3;
  wire icmp_ln1379_fu_96_p2_carry__0_i_3_0;
  wire icmp_ln1379_fu_96_p2_carry__0_i_4;
  wire icmp_ln1379_fu_96_p2_carry__0_i_4_0;
  wire icmp_ln1379_fu_96_p2_carry_i_1;
  wire icmp_ln1379_fu_96_p2_carry_i_1_0;
  wire icmp_ln1379_fu_96_p2_carry_i_2;
  wire icmp_ln1379_fu_96_p2_carry_i_2_0;
  wire icmp_ln1379_fu_96_p2_carry_i_3;
  wire icmp_ln1379_fu_96_p2_carry_i_3_0;
  wire icmp_ln1379_fu_96_p2_carry_i_4;
  wire icmp_ln1379_fu_96_p2_carry_i_4_0;
  wire ldata_empty_n;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__0_i_1
       (.I0(\i_fu_58_reg[21] [8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__0_i_2
       (.I0(\i_fu_58_reg[21] [7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__0_i_3
       (.I0(\i_fu_58_reg[21] [6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__0_i_4
       (.I0(\i_fu_58_reg[21] [5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__1_i_1
       (.I0(\i_fu_58_reg[21] [12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__1_i_2
       (.I0(\i_fu_58_reg[21] [11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__1_i_3
       (.I0(\i_fu_58_reg[21] [10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__1_i_4
       (.I0(\i_fu_58_reg[21] [9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__2_i_1
       (.I0(\i_fu_58_reg[21] [16]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__2_i_2
       (.I0(\i_fu_58_reg[21] [15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__2_i_3
       (.I0(\i_fu_58_reg[21] [14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__2_i_4
       (.I0(\i_fu_58_reg[21] [13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__3_i_1
       (.I0(\i_fu_58_reg[21] [20]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__3_i_2
       (.I0(\i_fu_58_reg[21] [19]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__3_i_3
       (.I0(\i_fu_58_reg[21] [18]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__3_i_4
       (.I0(\i_fu_58_reg[21] [17]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry__4_i_1
       (.I0(\i_fu_58_reg[21] [21]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry_i_1
       (.I0(\i_fu_58_reg[21] [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry_i_2
       (.I0(\i_fu_58_reg[21] [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry_i_3
       (.I0(\i_fu_58_reg[21] [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry_i_4
       (.I0(\i_fu_58_reg[21] [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln1379_fu_102_p2_carry_i_5
       (.I0(\i_fu_58_reg[21] [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q[0]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache_reg_0),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(empty_n_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__3
       (.I0(ap_done_cache_reg_0),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_reg_0),
        .I3(empty_n_reg),
        .I4(ap_done_cache_reg_0),
        .O(ap_loop_init_int_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_0),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_58[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\i_fu_58_reg[21] [0]),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \i_fu_58[21]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(empty_n_reg),
        .I3(CO),
        .O(SR));
  LUT4 #(
    .INIT(16'h4F44)) 
    \i_fu_58[21]_i_3 
       (.I0(ldata_empty_n),
        .I1(ap_done_cache_reg_1),
        .I2(gmem2_WREADY),
        .I3(ap_enable_reg_pp0_iter2),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry__0_i_5
       (.I0(icmp_ln1379_fu_96_p2_carry__0_i_2),
        .I1(\i_fu_58_reg[21] [20]),
        .I2(icmp_ln1379_fu_96_p2_carry__0_i_2_0),
        .I3(\i_fu_58_reg[21] [19]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[20] ));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry__0_i_6
       (.I0(icmp_ln1379_fu_96_p2_carry__0_i_3),
        .I1(\i_fu_58_reg[21] [17]),
        .I2(icmp_ln1379_fu_96_p2_carry__0_i_3_0),
        .I3(\i_fu_58_reg[21] [16]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[17] ));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry__0_i_7
       (.I0(icmp_ln1379_fu_96_p2_carry__0_i_4),
        .I1(\i_fu_58_reg[21] [14]),
        .I2(icmp_ln1379_fu_96_p2_carry__0_i_4_0),
        .I3(\i_fu_58_reg[21] [13]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[14] ));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry_i_10
       (.I0(icmp_ln1379_fu_96_p2_carry_i_4),
        .I1(\i_fu_58_reg[21] [2]),
        .I2(icmp_ln1379_fu_96_p2_carry_i_4_0),
        .I3(\i_fu_58_reg[21] [1]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln1379_fu_96_p2_carry_i_6
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry_i_7
       (.I0(icmp_ln1379_fu_96_p2_carry_i_1),
        .I1(\i_fu_58_reg[21] [11]),
        .I2(icmp_ln1379_fu_96_p2_carry_i_1_0),
        .I3(\i_fu_58_reg[21] [10]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[11] ));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry_i_8
       (.I0(icmp_ln1379_fu_96_p2_carry_i_2),
        .I1(\i_fu_58_reg[21] [8]),
        .I2(icmp_ln1379_fu_96_p2_carry_i_2_0),
        .I3(\i_fu_58_reg[21] [7]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[8] ));
  LUT6 #(
    .INIT(64'h5F5FF99FF99FF99F)) 
    icmp_ln1379_fu_96_p2_carry_i_9
       (.I0(icmp_ln1379_fu_96_p2_carry_i_3),
        .I1(\i_fu_58_reg[21] [5]),
        .I2(icmp_ln1379_fu_96_p2_carry_i_3_0),
        .I3(\i_fu_58_reg[21] [4]),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\i_fu_58_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi
   (m_axi_gmem1_ARADDR,
    gmem1_ARREADY,
    gmem1_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    pop,
    m_axi_gmem1_BREADY,
    Q,
    m_axi_gmem1_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    \bus_wide_gen.data_buf_reg[31] ,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RVALID,
    D,
    m_axi_gmem1_BVALID,
    in,
    E);
  output [61:0]m_axi_gmem1_ARADDR;
  output gmem1_ARREADY;
  output gmem1_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output pop;
  output m_axi_gmem1_BREADY;
  output [7:0]Q;
  output [3:0]m_axi_gmem1_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.data_buf_reg[31] ;
  input m_axi_gmem1_ARREADY;
  input m_axi_gmem1_RVALID;
  input [32:0]D;
  input m_axi_gmem1_BVALID;
  input [85:0]in;
  input [0:0]E;

  wire [63:0]ARADDR_Dummy;
  wire [25:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buff_rdata/push ;
  wire burst_end;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [85:0]in;
  wire load_unit_n_3;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire [3:0]m_axi_gmem1_ARLEN;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RVALID;
  wire pop;
  wire push;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q({burst_end,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[95] ({ARLEN_Dummy[25],ARLEN_Dummy[21:0]}),
        .din(RLAST_Dummy),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(load_unit_n_3),
        .\state_reg[0] (RVALID_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(pop),
        .Q(ARADDR_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (Q),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .din({burst_end,RLAST_Dummy,RDATA_Dummy}),
        .gmem1_ARREADY(gmem1_ARREADY),
        .gmem1_RVALID(gmem1_RVALID),
        .in(in),
        .load_p2(\rreq_burst_conv/rs_req/load_p2 ),
        .\mOutPtr_reg[3] (E),
        .\mOutPtr_reg[6] (RVALID_Dummy),
        .push(push),
        .push_0(\buff_rdata/push ),
        .\tmp_len_reg[25]_0 ({ARLEN_Dummy[25],ARLEN_Dummy[21:0]}),
        .tmp_valid_reg_0(load_unit_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_burst_converter
   (m_axi_gmem1_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    m_axi_gmem1_ARLEN,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    s_ready_t_reg_0,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem1_ARREADY,
    ost_ctrl_ready,
    \dout_reg[0] ,
    D,
    load_p2);
  output [61:0]m_axi_gmem1_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem1_ARLEN;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input s_ready_t_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem1_ARREADY;
  input ost_ctrl_ready;
  input \dout_reg[0] ;
  input [86:0]D;
  input load_p2;

  wire [86:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.addr_step[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_5_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire load_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire [3:0]m_axi_gmem1_ARLEN;
  wire m_axi_gmem1_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_15_in;
  wire [11:2]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_132;
  wire rs_req_n_133;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_6;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[37]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[37]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[45]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[45]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[45]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[53]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[53]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[53]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem1_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem1_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_gmem1_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_gmem1_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[61]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[61]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[61]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[60]),
        .O(\could_multi_bursts.addr_buf[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem1_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem1_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[33]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[33]_i_2_n_0 ,\could_multi_bursts.addr_buf[33]_i_3_n_0 ,\could_multi_bursts.addr_buf[33]_i_4_n_0 ,\could_multi_bursts.addr_buf[33]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[37]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[37]_i_2_n_0 ,\could_multi_bursts.addr_buf[37]_i_3_n_0 ,\could_multi_bursts.addr_buf[37]_i_4_n_0 ,\could_multi_bursts.addr_buf[37]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[41]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[41]_i_2_n_0 ,\could_multi_bursts.addr_buf[41]_i_3_n_0 ,\could_multi_bursts.addr_buf[41]_i_4_n_0 ,\could_multi_bursts.addr_buf[41]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[45]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[45]_i_2_n_0 ,\could_multi_bursts.addr_buf[45]_i_3_n_0 ,\could_multi_bursts.addr_buf[45]_i_4_n_0 ,\could_multi_bursts.addr_buf[45]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[49]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[49]_i_2_n_0 ,\could_multi_bursts.addr_buf[49]_i_3_n_0 ,\could_multi_bursts.addr_buf[49]_i_4_n_0 ,\could_multi_bursts.addr_buf[49]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[53]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[53]_i_2_n_0 ,\could_multi_bursts.addr_buf[53]_i_3_n_0 ,\could_multi_bursts.addr_buf[53]_i_4_n_0 ,\could_multi_bursts.addr_buf[53]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[57]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[57]_i_2_n_0 ,\could_multi_bursts.addr_buf[57]_i_3_n_0 ,\could_multi_bursts.addr_buf[57]_i_4_n_0 ,\could_multi_bursts.addr_buf[57]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[61]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[61]_i_2_n_0 ,\could_multi_bursts.addr_buf[61]_i_3_n_0 ,\could_multi_bursts.addr_buf[61]_i_4_n_0 ,\could_multi_bursts.addr_buf[61]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[63]_i_3_n_0 ,\could_multi_bursts.addr_buf[63]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst_n_inv));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .S(rs_req_n_2));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem1_ARLEN[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem1_ARLEN[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem1_ARLEN[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem1_ARLEN[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hD5FF555515005555)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_valid),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(req_handling_reg_n_0),
        .I5(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(rs_req_n_2),
        .I5(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[7]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(rs_req_n_2),
        .I3(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(beat_len[8]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[8]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCACA0ACA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I2(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I3(rs_req_n_2),
        .I4(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_5 
       (.I0(beat_len[9]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_5_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBFAABFAAFFAABFAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(\could_multi_bursts.burst_valid_reg_0 ),
        .I5(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(ap_rst_n_inv));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_132),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[7]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[7]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[13]),
        .I1(sect_total[13]),
        .I2(sect_total_buf_reg[14]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[14]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total[6]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .I3(sect_total[1]),
        .I4(sect_total_buf_reg[1]),
        .I5(last_sect_i_8_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_5
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[10]),
        .I4(sect_total_buf_reg[10]),
        .I5(last_sect_i_10_n_0),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .I3(sect_total[15]),
        .I4(sect_total_buf_reg[15]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(sect_total_buf_reg[8]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[8]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[2]),
        .I1(sect_total[2]),
        .I2(sect_total_buf_reg[18]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[18]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_gmem1_ARREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_133),
        .Q(req_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_reg_slice rs_req
       (.D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.last_loop_reg (rs_req_n_2),
        .\could_multi_bursts.len_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\data_p1_reg[11]_0 ({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}),
        .\data_p1_reg[3]_0 ({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}),
        .\data_p1_reg[89]_0 (sect_total1),
        .\data_p2_reg[95]_0 (D),
        .first_sect_reg(\could_multi_bursts.sect_handling_reg_n_0 ),
        .first_sect_reg_0(\could_multi_bursts.last_loop_reg_n_0 ),
        .last_sect_reg(rs_req_n_133),
        .last_sect_reg_0(last_sect_i_2_n_0),
        .load_p2(load_p2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREADY_0(ost_ctrl_valid),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5_0 (sect_total),
        .\sect_total_reg[12] (rs_req_n_132),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(ost_ctrl_valid),
        .I2(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I3(req_handling_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  LUT6 #(
    .INIT(64'h8AAA00AA00AA00AA)) 
    \sect_addr_buf[63]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(rs_req_n_132),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_125),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[5]),
        .I1(rs_req_n_126),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_127),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_128),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_129),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[11]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[10]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[9]),
        .I1(rs_req_n_122),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_123),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_124),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_129),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_128),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst_n_inv));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized0
   (gmem1_ARREADY,
    empty_n_reg_0,
    E,
    Q,
    S,
    \dout_reg[72] ,
    \dout_reg[68] ,
    D,
    \dout_reg[80] ,
    \dout_reg[84] ,
    \dout_reg[85] ,
    tmp_valid_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    \dout_reg[85]_0 ,
    ARREADY_Dummy,
    \dout_reg[85]_1 ,
    in,
    \mOutPtr_reg[3]_0 );
  output gmem1_ARREADY;
  output empty_n_reg_0;
  output [0:0]E;
  output [85:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[72] ;
  output [3:0]\dout_reg[68] ;
  output [0:0]D;
  output [3:0]\dout_reg[80] ;
  output [3:0]\dout_reg[84] ;
  output [0:0]\dout_reg[85] ;
  output tmp_valid_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input \dout_reg[85]_0 ;
  input ARREADY_Dummy;
  input \dout_reg[85]_1 ;
  input [85:0]in;
  input [0:0]\mOutPtr_reg[3]_0 ;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [85:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [3:0]\dout_reg[68] ;
  wire [3:0]\dout_reg[72] ;
  wire [3:0]\dout_reg[80] ;
  wire [3:0]\dout_reg[84] ;
  wire [0:0]\dout_reg[85] ;
  wire \dout_reg[85]_0 ;
  wire \dout_reg[85]_1 ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__14_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire gmem1_ARREADY;
  wire [85:0]in;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__23_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [0:0]\mOutPtr_reg[3]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire tmp_valid_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_srl__parameterized0 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(empty_n_reg_0),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[68]_0 (\dout_reg[68] ),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[84]_0 (\dout_reg[84] ),
        .\dout_reg[85]_0 (\dout_reg[85] ),
        .\dout_reg[85]_1 (empty_n_reg_n_0),
        .\dout_reg[85]_2 (\dout_reg[85]_1 ),
        .\dout_reg[85]_3 (\dout_reg[85]_0 ),
        .\dout_reg[85]_4 (\raddr_reg_n_0_[0] ),
        .\dout_reg[85]_5 (\raddr_reg_n_0_[1] ),
        .\dout_reg[85]_6 (\raddr_reg_n_0_[2] ),
        .in(in),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_valid_reg(tmp_valid_reg));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    dout_vld_i_1__0
       (.I0(rreq_valid),
        .I1(\dout_reg[85]_0 ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[85]_1 ),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(rreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEF0FE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__14_n_0),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(empty_n_reg_0),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    empty_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_2__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFDFFF55FFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__14_n_0),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(gmem1_ARREADY),
        .O(full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem1_ARREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \mOutPtr[1]_i_1__1 
       (.I0(empty_n_reg_0),
        .I1(push),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \mOutPtr[2]_i_1__23 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(empty_n_reg_0),
        .I4(push),
        .O(\mOutPtr[2]_i_1__23_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[2]_i_1__23_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[3]_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(empty_n_reg_0),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF005FA0F00CFF00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC0CCCC)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(\dout_reg[85]_0 ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[85]_1 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized2
   (full_n_reg_0,
    din,
    push,
    ost_ctrl_info,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    ost_ctrl_valid,
    \mOutPtr_reg[0]_0 ,
    Q,
    RREADY_Dummy,
    \dout_reg[0] );
  output full_n_reg_0;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input ost_ctrl_valid;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0] ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire [0:0]\dout_reg[0] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__24_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[3]_i_2__0_n_0 ;
  wire \raddr[3]_i_3__0_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .din(din),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (Q),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__3
       (.I0(burst_valid),
        .I1(\dout_reg[0] ),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(empty_n_reg_n_0),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(ost_ctrl_valid),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__24 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__1 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080808088888888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(burst_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__24_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \raddr[1]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__0 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__0 
       (.I0(\raddr[3]_i_3__0_n_0 ),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(p_8_in),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \raddr[3]_i_2__0 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(burst_valid),
        .I4(full_n_reg_0),
        .I5(ost_ctrl_valid),
        .O(\raddr[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \raddr[3]_i_4 
       (.I0(burst_valid),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__0_n_0 ),
        .D(\raddr[3]_i_2__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized2_17
   (ost_ctrl_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    RBURST_READY_Dummy);
  output ost_ctrl_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input RBURST_READY_Dummy;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__1_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__25_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_rlast;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire pop;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__2
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(need_rlast),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFF8C88)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(ost_ctrl_valid),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_0),
        .I2(ost_ctrl_valid),
        .I3(pop),
        .I4(ost_ctrl_ready),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    full_n_i_3
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \mOutPtr[1]_i_1__3 
       (.I0(empty_n_reg_n_0),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(ost_ctrl_valid),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__25 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(p_12_in),
        .O(\mOutPtr[2]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h59AA)) 
    \mOutPtr[4]_i_1__2 
       (.I0(ost_ctrl_valid),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \mOutPtr[4]_i_3__1 
       (.I0(ost_ctrl_valid),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .I3(empty_n_reg_n_0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__25_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \dout_reg[3] ,
    Q,
    full_n_reg_1,
    \dout_reg[1] ,
    \dout_reg[3]_0 ,
    E,
    D,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg_2,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[31] ,
    beat_valid,
    dout,
    \dout_reg[0] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[1]_0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \dout_reg[3] ;
  output [1:0]Q;
  output full_n_reg_1;
  output \dout_reg[1] ;
  output \dout_reg[3]_0 ;
  output [0:0]E;
  output [7:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg_2;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input beat_valid;
  input [8:0]dout;
  input \dout_reg[0] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [1:0]\dout_reg[3]_1 ;
  input [1:0]\dout_reg[1]_0 ;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[1] ;
  wire [1:0]\dout_reg[1]_0 ;
  wire \dout_reg[3] ;
  wire \dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[3]_i_3_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_5),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[31]_1 (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .dout(dout),
        .\dout_reg[0]_0 (full_n_reg_1),
        .\dout_reg[0]_1 (\bus_wide_gen.offset_valid ),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (\dout_reg[1]_0 ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (\dout_reg[3]_0 ),
        .\dout_reg[3]_2 (raddr_reg),
        .\dout_reg[3]_3 (\dout_reg[3]_1 ),
        .dout_vld_reg(U_fifo_srl_n_15),
        .dout_vld_reg_0(E),
        .dout_vld_reg_1(D),
        .dout_vld_reg_2(empty_n_reg_n_0),
        .full_n_reg(full_n_reg_2),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_1_in(p_1_in),
        .pop(pop),
        .\raddr_reg[0] (\raddr[3]_i_3_n_0 ),
        .\raddr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .s_ready_t_reg(U_fifo_srl_n_6));
  LUT3 #(
    .INIT(8'h80)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_15),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAAAFFFF2AAAC000)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(full_n_reg_0),
        .I2(full_n_reg_2),
        .I3(ARREADY_Dummy),
        .I4(pop),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_2),
        .I2(ARREADY_Dummy),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[3]_i_3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .O(\raddr[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    mem_reg,
    dout,
    dout_vld_reg_0,
    dout_vld_reg_1,
    mem_reg_0,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[6]_0 ,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    push_0,
    \bus_wide_gen.offset_valid ,
    Q,
    \bus_wide_gen.data_buf_reg[23] ,
    gmem1_RVALID,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf_reg[23]_1 ,
    din);
  output beat_valid;
  output full_n_reg_0;
  output mem_reg;
  output [8:0]dout;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output mem_reg_0;
  output [23:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\mOutPtr_reg[6]_0 ;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input push_0;
  input \bus_wide_gen.offset_valid ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[23] ;
  input gmem1_RVALID;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23]_1 ;
  input [33:0]din;

  wire [23:0]D;
  wire [1:0]Q;
  wire U_fifo_mem_n_14;
  wire U_fifo_mem_n_15;
  wire U_fifo_mem_n_16;
  wire U_fifo_mem_n_17;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23]_1 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire gmem1_RVALID;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__22_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__8_n_0 ;
  wire \mOutPtr[4]_i_3__7_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1__1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_2_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3__0_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire [0:0]\mOutPtr_reg[6]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire mem_reg;
  wire mem_reg_0;
  wire pop;
  wire push_0;
  wire \raddr[0]_i_1__7_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[6]_i_2_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding_reg;
  wire [7:1]rnext;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.data_buf_reg[23] (beat_valid),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[23]_1 (\bus_wide_gen.data_buf_reg[23]_0 ),
        .\bus_wide_gen.data_buf_reg[23]_2 (\bus_wide_gen.data_buf_reg[23]_1 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(U_fifo_mem_n_14),
        .dout_vld_reg_0(dout_vld_reg_0),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(empty_n_reg_n_0),
        .mem_reg_3({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .push_0(push_0),
        .\raddr_reg[0] (U_fifo_mem_n_15),
        .\raddr_reg[3] (U_fifo_mem_n_16),
        .\raddr_reg[4] (U_fifo_mem_n_17),
        .\raddr_reg[7] ({rnext[7],rnext[3:1]}),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_0_[0] ),
        .\raddr_reg_reg[1]_1 (\raddr_reg_n_0_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_0_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_0_[3] ),
        .\raddr_reg_reg[4]_0 (\raddr_reg_n_0_[4] ),
        .\raddr_reg_reg[5]_0 (\raddr_reg_n_0_[5] ),
        .\raddr_reg_reg[6]_0 (\raddr_reg_n_0_[6] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_0_[7] ),
        .ready_for_outstanding_reg(ready_for_outstanding_reg));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(gmem1_RVALID),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(ready_for_outstanding_reg),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFEAC02A)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(\mOutPtr_reg[6]_0 ),
        .I2(full_n_reg_0),
        .I3(U_fifo_mem_n_14),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDF5FFF5F)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(U_fifo_mem_n_14),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[6]_0 ),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .I3(full_n_i_3__0_n_0),
        .O(full_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[6]_0 ),
        .I1(full_n_reg_0),
        .I2(U_fifo_mem_n_14),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9A9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg[6]_0 ),
        .I4(full_n_reg_0),
        .I5(U_fifo_mem_n_14),
        .O(\mOutPtr[2]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAA9AAA9AAA9)) 
    \mOutPtr[3]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(push_0),
        .I5(U_fifo_mem_n_14),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hA6665666A666A666)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr[4]_i_2__8_n_0 ),
        .I2(push_0),
        .I3(U_fifo_mem_n_14),
        .I4(\mOutPtr[4]_i_3__7_n_0 ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mOutPtr[4]_i_2__8 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[4]_i_3__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr[5]_i_2_n_0 ),
        .I2(\mOutPtr_reg[6]_0 ),
        .I3(full_n_reg_0),
        .I4(U_fifo_mem_n_14),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA999999959999999)) 
    \mOutPtr[6]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .I2(\mOutPtr_reg[6]_0 ),
        .I3(full_n_reg_0),
        .I4(U_fifo_mem_n_14),
        .I5(\mOutPtr[7]_i_2_n_0 ),
        .O(\mOutPtr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBF40BF40FF00C03F)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[7]_i_2_n_0 ),
        .I1(U_fifo_mem_n_14),
        .I2(push_0),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr[7]_i_3_n_0 ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[7]_i_2 
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[7]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[8]_i_1__0 
       (.I0(U_fifo_mem_n_14),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[6]_0 ),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h669A9A9AAA9A9A9A)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr[8]_i_3__0_n_0 ),
        .I3(push_0),
        .I4(U_fifo_mem_n_14),
        .I5(\mOutPtr[8]_i_4_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[8]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr[7]_i_3_n_0 ),
        .O(\mOutPtr[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .I2(\mOutPtr[4]_i_3__7_n_0 ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[0]_i_1__7 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(U_fifo_mem_n_15),
        .O(\raddr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \raddr[5]_i_1 
       (.I0(U_fifo_mem_n_17),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(U_fifo_mem_n_15),
        .O(\raddr[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[6]_i_1 
       (.I0(U_fifo_mem_n_14),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \raddr[6]_i_2 
       (.I0(U_fifo_mem_n_17),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(U_fifo_mem_n_15),
        .O(\raddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(U_fifo_mem_n_16),
        .Q(\raddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    gmem1_ARREADY,
    RREADY_Dummy,
    tmp_valid_reg_0,
    gmem1_RVALID,
    RBURST_READY_Dummy,
    E,
    load_p2,
    Q,
    \tmp_len_reg[25]_0 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    push,
    \mOutPtr_reg[6] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    push_0,
    in,
    \mOutPtr_reg[3] ,
    din);
  output \bus_wide_gen.offset_full_n ;
  output gmem1_ARREADY;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output gmem1_RVALID;
  output RBURST_READY_Dummy;
  output [0:0]E;
  output load_p2;
  output [63:0]Q;
  output [22:0]\tmp_len_reg[25]_0 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input push;
  input [0:0]\mOutPtr_reg[6] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input push_0;
  input [85:0]in;
  input [0:0]\mOutPtr_reg[3] ;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [63:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_2 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [33:0]din;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire gmem1_ARREADY;
  wire gmem1_RVALID;
  wire [85:0]in;
  wire last_beat;
  wire load_p2;
  wire [0:0]\mOutPtr_reg[3] ;
  wire [0:0]\mOutPtr_reg[6] ;
  wire next_rreq;
  wire push;
  wire push_0;
  wire [21:0]rreq_len;
  wire [25:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [22:0]\tmp_len_reg[25]_0 ;
  wire tmp_valid_reg_0;
  wire [3:1]NLW_tmp_len0_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__4_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .Q(\bus_wide_gen.data_buf1__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.rreq_offset_n_7 ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.rreq_offset_n_2 ),
        .\bus_wide_gen.data_buf_reg[23]_1 ({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .din(din),
        .dout({last_beat,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .dout_vld_reg_0(buff_rdata_n_12),
        .dout_vld_reg_1(buff_rdata_n_13),
        .full_n_reg_0(RREADY_Dummy),
        .gmem1_RVALID(gmem1_RVALID),
        .\mOutPtr_reg[6]_0 (\mOutPtr_reg[6] ),
        .mem_reg(buff_rdata_n_2),
        .mem_reg_0(buff_rdata_n_14),
        .push_0(push_0),
        .ready_for_outstanding_reg(\bus_wide_gen.rreq_offset_n_6 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rreq_offset_n_8 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_13),
        .Q(gmem1_RVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_9 ,\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 ,\bus_wide_gen.rreq_offset_n_15 ,\bus_wide_gen.rreq_offset_n_16 }),
        .E(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf1__0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_18 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_17 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout({last_beat,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11}),
        .\dout_reg[0] (buff_rdata_n_12),
        .\dout_reg[1] (\bus_wide_gen.rreq_offset_n_6 ),
        .\dout_reg[1]_0 (\tmp_len_reg[25]_0 [1:0]),
        .\dout_reg[3] (\bus_wide_gen.rreq_offset_n_2 ),
        .\dout_reg[3]_0 (\bus_wide_gen.rreq_offset_n_7 ),
        .\dout_reg[3]_1 (Q[1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(load_p2),
        .full_n_reg_2(tmp_valid_reg_0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_18 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_17 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0[0]),
        .E(next_rreq),
        .Q({rreq_len,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88}),
        .S({fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dout_reg[68] ({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}),
        .\dout_reg[72] ({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}),
        .\dout_reg[80] ({fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105}),
        .\dout_reg[84] ({fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109}),
        .\dout_reg[85] (fifo_rreq_n_110),
        .\dout_reg[85]_0 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[85]_1 (tmp_valid_reg_0),
        .empty_n_reg_0(E),
        .gmem1_ARREADY(gmem1_ARREADY),
        .in(in),
        .\mOutPtr_reg[3]_0 (\mOutPtr_reg[3] ),
        .push(push),
        .tmp_valid_reg(fifo_rreq_n_111));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(RBURST_READY_Dummy),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(rreq_len[0]),
        .DI(rreq_len[4:1]),
        .O(tmp_len0[4:1]),
        .S({fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[8:5]),
        .O(tmp_len0[8:5]),
        .S({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[12:9]),
        .O(tmp_len0[12:9]),
        .S({fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92}));
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[16:13]),
        .O(tmp_len0[16:13]),
        .S({fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105}));
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(rreq_len[20:17]),
        .O(tmp_len0[20:17]),
        .S({fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109}));
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({NLW_tmp_len0_carry__4_CO_UNCONNECTED[3:1],tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rreq_len[21]}),
        .O({NLW_tmp_len0_carry__4_O_UNCONNECTED[3:2],tmp_len0[25],tmp_len0[21]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_110}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[0]),
        .Q(\tmp_len_reg[25]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[25]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[25]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[25]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[25]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[25]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[25]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[25]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[25]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[25]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[25]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[25]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[25]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[25]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[25]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[25]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[25]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[25]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[25]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[25]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[25]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[25]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[25]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_111),
        .Q(tmp_valid_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_mem__parameterized0
   (mem_reg_0,
    dout,
    \raddr_reg[7] ,
    dout_vld_reg,
    \raddr_reg[0] ,
    \raddr_reg[3] ,
    \raddr_reg[4] ,
    dout_vld_reg_0,
    mem_reg_1,
    D,
    ap_rst_n,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[1]_1 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[4]_0 ,
    \raddr_reg_reg[5]_0 ,
    \raddr_reg_reg[6]_0 ,
    \bus_wide_gen.data_buf_reg[23] ,
    mem_reg_2,
    \bus_wide_gen.offset_valid ,
    Q,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf_reg[23]_1 ,
    \bus_wide_gen.data_buf_reg[23]_2 ,
    ap_clk,
    ap_rst_n_inv,
    mem_reg_3,
    din,
    push_0);
  output mem_reg_0;
  output [8:0]dout;
  output [3:0]\raddr_reg[7] ;
  output dout_vld_reg;
  output \raddr_reg[0] ;
  output \raddr_reg[3] ;
  output \raddr_reg[4] ;
  output dout_vld_reg_0;
  output mem_reg_1;
  output [23:0]D;
  input ap_rst_n;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[1]_1 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[4]_0 ;
  input \raddr_reg_reg[5]_0 ;
  input \raddr_reg_reg[6]_0 ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input mem_reg_2;
  input \bus_wide_gen.offset_valid ;
  input [1:0]Q;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input \bus_wide_gen.data_buf_reg[23]_1 ;
  input [23:0]\bus_wide_gen.data_buf_reg[23]_2 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]mem_reg_3;
  input [33:0]din;
  input push_0;

  wire [23:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_ready;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_buf_reg[23]_1 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23]_2 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire [33:0]din;
  wire [8:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [7:0]mem_reg_3;
  wire mem_reg_i_1__0_n_0;
  wire mem_reg_n_0;
  wire mem_reg_n_1;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_2;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_3;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire push_0;
  wire [7:0]raddr_reg;
  wire \raddr_reg[6]_i_4_n_0 ;
  wire [3:0]\raddr_reg[7] ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire raddr_reg_0_sn_1;
  wire raddr_reg_3_sn_1;
  wire raddr_reg_4_sn_1;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[1]_1 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[4]_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire \raddr_reg_reg[6]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire ready_for_outstanding_reg;
  wire [6:0]rnext;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  assign \raddr_reg[0]  = raddr_reg_0_sn_1;
  assign \raddr_reg[3]  = raddr_reg_3_sn_1;
  assign \raddr_reg[4]  = raddr_reg_4_sn_1;
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_15),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(dout[0]),
        .I1(mem_reg_n_7),
        .I2(Q[0]),
        .I3(mem_reg_n_31),
        .I4(Q[1]),
        .I5(mem_reg_n_15),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_5),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(mem_reg_n_29),
        .I1(Q[0]),
        .I2(dout[2]),
        .I3(Q[1]),
        .I4(mem_reg_n_5),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_4),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(mem_reg_n_28),
        .I1(Q[0]),
        .I2(dout[3]),
        .I3(Q[1]),
        .I4(mem_reg_n_4),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_3),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(mem_reg_n_27),
        .I1(Q[0]),
        .I2(dout[4]),
        .I3(Q[1]),
        .I4(mem_reg_n_3),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_2),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(mem_reg_n_26),
        .I1(Q[0]),
        .I2(dout[5]),
        .I3(Q[1]),
        .I4(mem_reg_n_2),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_1),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(mem_reg_n_25),
        .I1(Q[0]),
        .I2(dout[6]),
        .I3(Q[1]),
        .I4(mem_reg_n_1),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_0),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(mem_reg_n_24),
        .I1(Q[0]),
        .I2(dout[7]),
        .I3(Q[1]),
        .I4(mem_reg_n_0),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[16]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_31),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(dout[0]),
        .I1(Q[0]),
        .I2(mem_reg_n_31),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[17]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_30),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(dout[1]),
        .I1(Q[0]),
        .I2(mem_reg_n_30),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[18]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_29),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(dout[2]),
        .I1(Q[0]),
        .I2(mem_reg_n_29),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[19]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_28),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(dout[3]),
        .I1(Q[0]),
        .I2(mem_reg_n_28),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_14),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(dout[1]),
        .I1(mem_reg_n_6),
        .I2(Q[0]),
        .I3(mem_reg_n_30),
        .I4(Q[1]),
        .I5(mem_reg_n_14),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[20]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_27),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(dout[4]),
        .I1(Q[0]),
        .I2(mem_reg_n_27),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[21]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_26),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(dout[5]),
        .I1(Q[0]),
        .I2(mem_reg_n_26),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[22]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_25),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(dout[6]),
        .I1(Q[0]),
        .I2(mem_reg_n_25),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_24),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(dout[7]),
        .I1(Q[0]),
        .I2(mem_reg_n_24),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_13),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(dout[2]),
        .I1(mem_reg_n_5),
        .I2(Q[0]),
        .I3(mem_reg_n_29),
        .I4(Q[1]),
        .I5(mem_reg_n_13),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_12),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(dout[3]),
        .I1(mem_reg_n_4),
        .I2(Q[0]),
        .I3(mem_reg_n_28),
        .I4(Q[1]),
        .I5(mem_reg_n_12),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_11),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(dout[4]),
        .I1(mem_reg_n_3),
        .I2(Q[0]),
        .I3(mem_reg_n_27),
        .I4(Q[1]),
        .I5(mem_reg_n_11),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_10),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(dout[5]),
        .I1(mem_reg_n_2),
        .I2(Q[0]),
        .I3(mem_reg_n_26),
        .I4(Q[1]),
        .I5(mem_reg_n_10),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_9),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(dout[6]),
        .I1(mem_reg_n_1),
        .I2(Q[0]),
        .I3(mem_reg_n_25),
        .I4(Q[1]),
        .I5(mem_reg_n_9),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_8),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(dout[7]),
        .I1(mem_reg_n_0),
        .I2(Q[0]),
        .I3(mem_reg_n_24),
        .I4(Q[1]),
        .I5(mem_reg_n_8),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_7),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(mem_reg_n_31),
        .I1(Q[0]),
        .I2(dout[0]),
        .I3(Q[1]),
        .I4(mem_reg_n_7),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF077F088F000)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I2(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[23]_1 ),
        .I4(mem_reg_n_6),
        .I5(\bus_wide_gen.data_buf_reg[23]_2 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(mem_reg_n_30),
        .I1(Q[0]),
        .I2(dout[1]),
        .I3(Q[1]),
        .I4(mem_reg_n_6),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hBFB3)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(dout[8]),
        .I1(ap_rst_n),
        .I2(ready_for_outstanding_reg),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dout[3]_i_3 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(dout[8]),
        .O(dout_vld_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({mem_reg_n_0,mem_reg_n_1,mem_reg_n_2,mem_reg_n_3,mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15}),
        .DOBDO({dout[7:0],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP({burst_ready,dout[8]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst_n_inv),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({push_0,push_0,push_0,push_0}));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(mem_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_4
       (.I0(ready_for_outstanding_reg),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(mem_reg_2),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[4]_0 ),
        .I5(raddr_reg_0_sn_1),
        .O(raddr_reg_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \raddr_reg[0]_i_1 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(raddr_reg_0_sn_1),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hC0D2)) 
    \raddr_reg[1]_i_1 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(dout_vld_reg),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(raddr_reg_0_sn_1),
        .O(\raddr_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hCC00DF20)) 
    \raddr_reg[2]_i_1 
       (.I0(\raddr_reg_reg[1]_1 ),
        .I1(dout_vld_reg),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(raddr_reg_0_sn_1),
        .O(\raddr_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCC14CC44CC44CC44)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr_reg_0_sn_1),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(dout_vld_reg),
        .I4(\raddr_reg_reg[1]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \raddr_reg[4]_i_1 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(dout_vld_reg),
        .I2(raddr_reg_3_sn_1),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hA0B4)) 
    \raddr_reg[5]_i_1 
       (.I0(dout_vld_reg),
        .I1(raddr_reg_4_sn_1),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(raddr_reg_0_sn_1),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hAA00BF40)) 
    \raddr_reg[6]_i_1 
       (.I0(dout_vld_reg),
        .I1(raddr_reg_4_sn_1),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .I4(raddr_reg_0_sn_1),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_2 
       (.I0(\raddr_reg_reg[4]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[1]_1 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(raddr_reg_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr_reg[6]_i_3 
       (.I0(\raddr_reg[6]_i_4_n_0 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(raddr_reg_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[6]_i_4 
       (.I0(\raddr_reg_reg[7]_0 ),
        .I1(\raddr_reg_reg[5]_0 ),
        .I2(\raddr_reg_reg[4]_0 ),
        .I3(\raddr_reg_reg[6]_0 ),
        .O(\raddr_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0E1E0F0F0)) 
    \raddr_reg[7]_i_1 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[1]_0 ),
        .I4(\raddr_reg_reg[1]_1 ),
        .I5(\raddr_reg[7]_i_3_n_0 ),
        .O(\raddr_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[6]_0 ),
        .I1(\raddr_reg_reg[4]_0 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg_reg[2]_0 ),
        .I1(\raddr_reg_reg[3]_0 ),
        .O(\raddr_reg[7]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [0]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [1]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [2]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [3]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(burst_ready),
        .I1(ready_for_outstanding_reg),
        .O(mem_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_read
   (m_axi_gmem1_ARADDR,
    ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    push,
    Q,
    \state_reg[0] ,
    din,
    m_axi_gmem1_ARLEN,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    s_ready_t_reg_0,
    \bus_wide_gen.offset_full_n ,
    RREADY_Dummy,
    m_axi_gmem1_ARREADY,
    RBURST_READY_Dummy,
    m_axi_gmem1_RVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    D,
    load_p2);
  output [61:0]m_axi_gmem1_ARADDR;
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output push;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [0:0]din;
  output [3:0]m_axi_gmem1_ARLEN;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input s_ready_t_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input RREADY_Dummy;
  input m_axi_gmem1_ARREADY;
  input RBURST_READY_Dummy;
  input m_axi_gmem1_RVALID;
  input [63:0]\data_p2_reg[63] ;
  input [22:0]\data_p2_reg[95] ;
  input [32:0]D;
  input load_p2;

  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [63:0]\data_p2_reg[63] ;
  wire [22:0]\data_p2_reg[95] ;
  wire [0:0]din;
  wire fifo_burst_n_0;
  wire load_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire [3:0]m_axi_gmem1_ARLEN;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire push_0;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized2 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din(din),
        .\dout_reg[0] (\state_reg[0] ),
        .full_n_reg_0(fifo_burst_n_0),
        .\mOutPtr_reg[0]_0 (push),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_fifo__parameterized2_17 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_burst_converter rreq_burst_conv
       (.D({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\dout_reg[0] (fifo_burst_n_0),
        .load_p2(load_p2),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_reg_slice__parameterized2 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[32]_0 (Q),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_rst_n_0,
    \could_multi_bursts.last_loop_reg ,
    next_req,
    E,
    m_axi_gmem1_ARREADY_0,
    D,
    Q,
    \sect_total_reg[12] ,
    last_sect_reg,
    \data_p1_reg[89]_0 ,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    req_handling_reg,
    last_sect_reg_0,
    s_ready_t_reg_1,
    \bus_wide_gen.offset_full_n ,
    req_handling_reg_0,
    first_sect_reg,
    first_sect_reg_0,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    ost_ctrl_ready,
    \could_multi_bursts.len_buf_reg[0] ,
    m_axi_gmem1_ARREADY,
    \sect_total[19]_i_5_0 ,
    \data_p2_reg[95]_0 ,
    S,
    \sect_total_reg[3]_i_2_0 ,
    \sect_total_reg[3] ,
    load_p2);
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output \could_multi_bursts.last_loop_reg ;
  output next_req;
  output [0:0]E;
  output [0:0]m_axi_gmem1_ARREADY_0;
  output [51:0]D;
  output [73:0]Q;
  output \sect_total_reg[12] ;
  output last_sect_reg;
  output [19:0]\data_p1_reg[89]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input req_handling_reg;
  input last_sect_reg_0;
  input s_ready_t_reg_1;
  input \bus_wide_gen.offset_full_n ;
  input req_handling_reg_0;
  input first_sect_reg;
  input first_sect_reg_0;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input ost_ctrl_ready;
  input \could_multi_bursts.len_buf_reg[0] ;
  input m_axi_gmem1_ARREADY;
  input [19:0]\sect_total[19]_i_5_0 ;
  input [86:0]\data_p2_reg[95]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2_0 ;
  input [3:0]\sect_total_reg[3] ;
  input load_p2;

  wire [51:0]D;
  wire [0:0]E;
  wire [73:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.last_loop_reg ;
  wire \could_multi_bursts.len_buf_reg[0] ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[89]_i_2_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[89]_0 ;
  wire [95:0]data_p2;
  wire [86:0]\data_p2_reg[95]_0 ;
  wire first_sect_reg;
  wire first_sect_reg_0;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem1_ARREADY;
  wire [0:0]m_axi_gmem1_ARREADY_0;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire [25:0]p_1_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4_n_0 ;
  wire [19:0]\sect_total[19]_i_5_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[19]_i_7_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[12] ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2_0 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000008CFF00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h008CFF8000730080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(next_req),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[1:0]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[65:64],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S(Q[69:66]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S(Q[73:70]));
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(\could_multi_bursts.len_buf_reg[0] ),
        .I2(first_sect_reg),
        .I3(ost_ctrl_ready),
        .O(m_axi_gmem1_ARREADY_0));
  LUT6 #(
    .INIT(64'h7070F070FFFFFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(first_sect_reg_0),
        .I1(ost_ctrl_ready),
        .I2(first_sect_reg),
        .I3(\could_multi_bursts.len_buf_reg[0] ),
        .I4(m_axi_gmem1_ARREADY),
        .I5(req_handling_reg_0),
        .O(\could_multi_bursts.last_loop_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444444D0D000D0)) 
    \data_p1[89]_i_1 
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_2 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[89]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(p_1_in[19]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_2_n_0 ),
        .Q(p_1_in[25]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[69]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[68]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[67]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[66]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[73]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[72]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[71]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[70]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[65]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(p_1_in[1]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(p_1_in[0]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(req_handling_reg),
        .I2(\could_multi_bursts.last_loop_reg ),
        .I3(last_sect_reg_0),
        .I4(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEFAAAAEEEF2220)) 
    req_handling_i_1
       (.I0(next_req),
        .I1(\could_multi_bursts.last_loop_reg ),
        .I2(req_handling_reg),
        .I3(\sect_total_reg[12] ),
        .I4(req_handling_reg_0),
        .I5(req_valid),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hFF44FF44DF55FF55)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(next_req),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  LUT5 #(
    .INIT(32'hEE2E2E2E)) 
    \sect_cnt[51]_i_1 
       (.I0(req_valid),
        .I1(req_handling_reg_0),
        .I2(first_sect_reg),
        .I3(m_axi_gmem1_ARREADY_0),
        .I4(first_sect_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00A8AAAA)) 
    \sect_total[19]_i_1 
       (.I0(req_valid),
        .I1(\sect_total_reg[12] ),
        .I2(req_handling_reg),
        .I3(\could_multi_bursts.last_loop_reg ),
        .I4(req_handling_reg_0),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_4_n_0 ),
        .I1(\sect_total[19]_i_5_0 [12]),
        .I2(\sect_total[19]_i_5_0 [9]),
        .I3(\sect_total[19]_i_5_0 [17]),
        .I4(\sect_total[19]_i_5_0 [4]),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(\sect_total_reg[12] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_5_0 [10]),
        .I1(\sect_total[19]_i_5_0 [5]),
        .I2(\sect_total[19]_i_5_0 [16]),
        .I3(\sect_total[19]_i_5_0 [14]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_5_0 [0]),
        .I1(\sect_total[19]_i_5_0 [1]),
        .I2(\sect_total[19]_i_5_0 [7]),
        .I3(\sect_total[19]_i_5_0 [8]),
        .I4(\sect_total[19]_i_6_n_0 ),
        .I5(\sect_total[19]_i_7_n_0 ),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_5_0 [19]),
        .I1(\sect_total[19]_i_5_0 [6]),
        .I2(\sect_total[19]_i_5_0 [15]),
        .I3(\sect_total[19]_i_5_0 [2]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_total[19]_i_7 
       (.I0(\sect_total[19]_i_5_0 [13]),
        .I1(\sect_total[19]_i_5_0 [11]),
        .I2(\sect_total[19]_i_5_0 [18]),
        .I3(\sect_total[19]_i_5_0 [3]),
        .O(\sect_total[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [11:8]),
        .S({p_1_in[25],p_1_in[25],p_1_in[21:20]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [15:12]),
        .S({p_1_in[25],p_1_in[25],p_1_in[25],p_1_in[25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [19:16]),
        .S({p_1_in[25],p_1_in[25],p_1_in[25],p_1_in[25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [3:0]),
        .S(p_1_in[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[73:70]),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[69:66]),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[65:64],p_1_in[1:0]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [7:4]),
        .S(p_1_in[19:16]));
  LUT6 #(
    .INIT(64'hFF777F77C0000000)) 
    \state[0]_i_1 
       (.I0(next_req),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DDD5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h700070007000FF00)) 
    \state[1]_i_2 
       (.I0(first_sect_reg_0),
        .I1(m_axi_gmem1_ARREADY_0),
        .I2(first_sect_reg),
        .I3(req_handling_reg_0),
        .I4(req_handling_reg),
        .I5(\sect_total_reg[12] ),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_reg_slice__parameterized1
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__4_n_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [0:0]next__0;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(m_axi_gmem1_BREADY),
        .I1(m_axi_gmem1_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__4_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem1_BVALID),
        .O(next__0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_gmem1_BVALID),
        .I1(m_axi_gmem1_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_gmem1_BREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    \data_p1_reg[32]_0 ,
    ap_rst_n_inv,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem1_RVALID,
    D);
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem1_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem1_RVALID;
  wire [1:0]next__0;
  wire push;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[32]_i_1__0 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem1_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_2 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem1_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem1_RVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem1_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_srl__parameterized0
   (E,
    Q,
    S,
    \dout_reg[72]_0 ,
    \dout_reg[68]_0 ,
    D,
    \dout_reg[80]_0 ,
    \dout_reg[84]_0 ,
    \dout_reg[85]_0 ,
    tmp_valid_reg,
    \dout_reg[85]_1 ,
    \dout_reg[85]_2 ,
    ARREADY_Dummy,
    \dout_reg[85]_3 ,
    rreq_valid,
    push,
    in,
    \dout_reg[85]_4 ,
    \dout_reg[85]_5 ,
    \dout_reg[85]_6 ,
    ap_clk,
    ap_rst_n_inv);
  output [0:0]E;
  output [85:0]Q;
  output [3:0]S;
  output [3:0]\dout_reg[72]_0 ;
  output [3:0]\dout_reg[68]_0 ;
  output [0:0]D;
  output [3:0]\dout_reg[80]_0 ;
  output [3:0]\dout_reg[84]_0 ;
  output [0:0]\dout_reg[85]_0 ;
  output tmp_valid_reg;
  input \dout_reg[85]_1 ;
  input \dout_reg[85]_2 ;
  input ARREADY_Dummy;
  input \dout_reg[85]_3 ;
  input rreq_valid;
  input push;
  input [85:0]in;
  input \dout_reg[85]_4 ;
  input \dout_reg[85]_5 ;
  input \dout_reg[85]_6 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [85:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]\dout_reg[68]_0 ;
  wire [3:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[80]_0 ;
  wire [3:0]\dout_reg[84]_0 ;
  wire [0:0]\dout_reg[85]_0 ;
  wire \dout_reg[85]_1 ;
  wire \dout_reg[85]_2 ;
  wire \dout_reg[85]_3 ;
  wire \dout_reg[85]_4 ;
  wire \dout_reg[85]_5 ;
  wire \dout_reg[85]_6 ;
  wire [85:0]in;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][65]_srl6_n_0 ;
  wire \mem_reg[5][66]_srl6_n_0 ;
  wire \mem_reg[5][67]_srl6_n_0 ;
  wire \mem_reg[5][68]_srl6_n_0 ;
  wire \mem_reg[5][69]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][70]_srl6_n_0 ;
  wire \mem_reg[5][71]_srl6_n_0 ;
  wire \mem_reg[5][72]_srl6_n_0 ;
  wire \mem_reg[5][73]_srl6_n_0 ;
  wire \mem_reg[5][74]_srl6_n_0 ;
  wire \mem_reg[5][75]_srl6_n_0 ;
  wire \mem_reg[5][76]_srl6_n_0 ;
  wire \mem_reg[5][77]_srl6_n_0 ;
  wire \mem_reg[5][78]_srl6_n_0 ;
  wire \mem_reg[5][79]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][80]_srl6_n_0 ;
  wire \mem_reg[5][81]_srl6_n_0 ;
  wire \mem_reg[5][82]_srl6_n_0 ;
  wire \mem_reg[5][83]_srl6_n_0 ;
  wire \mem_reg[5][84]_srl6_n_0 ;
  wire \mem_reg[5][85]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire push;
  wire rreq_valid;
  wire tmp_valid_i_2_n_0;
  wire tmp_valid_i_3_n_0;
  wire tmp_valid_i_4_n_0;
  wire tmp_valid_i_5_n_0;
  wire tmp_valid_i_6_n_0;
  wire tmp_valid_reg;

  LUT5 #(
    .INIT(32'hA222AAAA)) 
    \dout[85]_i_1 
       (.I0(\dout_reg[85]_1 ),
        .I1(\dout_reg[85]_2 ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[85]_3 ),
        .I4(rreq_valid),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][65]_srl6_n_0 ),
        .Q(Q[65]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][66]_srl6_n_0 ),
        .Q(Q[66]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][67]_srl6_n_0 ),
        .Q(Q[67]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][68]_srl6_n_0 ),
        .Q(Q[68]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][69]_srl6_n_0 ),
        .Q(Q[69]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][70]_srl6_n_0 ),
        .Q(Q[70]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][71]_srl6_n_0 ),
        .Q(Q[71]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][72]_srl6_n_0 ),
        .Q(Q[72]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][73]_srl6_n_0 ),
        .Q(Q[73]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][74]_srl6_n_0 ),
        .Q(Q[74]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][75]_srl6_n_0 ),
        .Q(Q[75]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][76]_srl6_n_0 ),
        .Q(Q[76]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][77]_srl6_n_0 ),
        .Q(Q[77]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][78]_srl6_n_0 ),
        .Q(Q[78]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][79]_srl6_n_0 ),
        .Q(Q[79]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][80]_srl6_n_0 ),
        .Q(Q[80]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][81]_srl6_n_0 ),
        .Q(Q[81]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][82]_srl6_n_0 ),
        .Q(Q[82]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][83]_srl6_n_0 ),
        .Q(Q[83]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][84]_srl6_n_0 ),
        .Q(Q[84]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][85]_srl6_n_0 ),
        .Q(Q[85]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][65]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[5][65]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][66]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][66]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[5][66]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][67]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][67]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[5][67]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][68]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][68]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[5][68]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][69]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[5][69]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][70]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[5][70]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][71]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][71]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[5][71]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][72]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][72]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[5][72]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][73]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][73]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[5][73]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][74]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][74]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[5][74]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][75]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][75]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[5][75]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][76]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][76]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[5][76]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][77]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][77]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[5][77]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][78]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[5][78]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][79]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][79]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[5][79]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][80]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][80]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[5][80]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][81]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][81]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[5][81]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][82]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][82]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[5][82]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][83]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][83]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[5][83]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][84]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][84]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[5][84]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][85]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][85]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[5][85]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[85]_4 ),
        .A1(\dout_reg[85]_5 ),
        .A2(\dout_reg[85]_6 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(Q[72]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(Q[71]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(Q[70]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(Q[69]),
        .O(\dout_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(Q[76]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(Q[75]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(Q[74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(Q[73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(Q[80]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(Q[79]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(Q[78]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(Q[77]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1
       (.I0(Q[84]),
        .O(\dout_reg[84]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2
       (.I0(Q[83]),
        .O(\dout_reg[84]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3
       (.I0(Q[82]),
        .O(\dout_reg[84]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4
       (.I0(Q[81]),
        .O(\dout_reg[84]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1
       (.I0(Q[85]),
        .O(\dout_reg[85]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[68]),
        .O(\dout_reg[68]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(Q[67]),
        .O(\dout_reg[68]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(Q[66]),
        .O(\dout_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4
       (.I0(Q[65]),
        .O(\dout_reg[68]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'hFF2A2A2AFF2AFF2A)) 
    tmp_valid_i_1
       (.I0(\dout_reg[85]_2 ),
        .I1(ARREADY_Dummy),
        .I2(\dout_reg[85]_3 ),
        .I3(rreq_valid),
        .I4(tmp_valid_i_2_n_0),
        .I5(tmp_valid_i_3_n_0),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_2
       (.I0(tmp_valid_i_4_n_0),
        .I1(Q[65]),
        .I2(Q[66]),
        .I3(Q[64]),
        .I4(Q[67]),
        .I5(tmp_valid_i_5_n_0),
        .O(tmp_valid_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tmp_valid_i_3
       (.I0(Q[82]),
        .I1(Q[81]),
        .I2(Q[80]),
        .I3(Q[83]),
        .I4(Q[84]),
        .I5(Q[85]),
        .O(tmp_valid_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_4
       (.I0(Q[68]),
        .I1(Q[69]),
        .I2(Q[70]),
        .I3(Q[71]),
        .O(tmp_valid_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_5
       (.I0(Q[74]),
        .I1(Q[73]),
        .I2(Q[72]),
        .I3(Q[75]),
        .I4(tmp_valid_i_6_n_0),
        .O(tmp_valid_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6
       (.I0(Q[77]),
        .I1(Q[76]),
        .I2(Q[79]),
        .I3(Q[78]),
        .O(tmp_valid_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_srl__parameterized1
   (pop,
    din,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst_n_inv,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    RREADY_Dummy,
    \dout_reg[0]_2 ,
    burst_valid);
  output pop;
  output [0:0]din;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input ap_rst_n_inv;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input RREADY_Dummy;
  input [0:0]\dout_reg[0]_2 ;
  input burst_valid;

  wire [3:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire last_burst;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire pop;
  wire push;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(RREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(burst_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_burst),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(last_burst),
        .I2(burst_valid),
        .O(din));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    \dout_reg[3]_0 ,
    Q,
    E,
    s_ready_t_reg,
    D,
    \raddr_reg[3] ,
    \dout_reg[1]_0 ,
    dout_vld_reg,
    \dout_reg[3]_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n,
    ARREADY_Dummy,
    full_n_reg,
    full_n_reg_0,
    p_1_in,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \raddr_reg[0] ,
    \dout_reg[3]_2 ,
    \dout_reg[0]_0 ,
    dout_vld_reg_2,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_1 ,
    beat_valid,
    dout,
    \dout_reg[0]_2 ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    \dout_reg[3]_3 ,
    \dout_reg[1]_1 ,
    ap_clk,
    ap_rst_n_inv);
  output ap_rst_n_0;
  output pop;
  output \dout_reg[3]_0 ;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output [3:0]D;
  output [2:0]\raddr_reg[3] ;
  output \dout_reg[1]_0 ;
  output dout_vld_reg;
  output \dout_reg[3]_1 ;
  output [0:0]dout_vld_reg_0;
  output [7:0]dout_vld_reg_1;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n;
  input ARREADY_Dummy;
  input full_n_reg;
  input full_n_reg_0;
  input p_1_in;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \raddr_reg[0] ;
  input [3:0]\dout_reg[3]_2 ;
  input \dout_reg[0]_0 ;
  input dout_vld_reg_2;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_1 ;
  input beat_valid;
  input [8:0]dout;
  input \dout_reg[0]_2 ;
  input \bus_wide_gen.data_buf_reg[31]_1 ;
  input [1:0]\dout_reg[3]_3 ;
  input [1:0]\dout_reg[1]_1 ;
  input ap_clk;
  input ap_rst_n_inv;

  wire ARREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[31]_1 ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [8:0]dout;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[1]_0 ;
  wire [1:0]\dout_reg[1]_1 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [3:0]\dout_reg[3]_2 ;
  wire [1:0]\dout_reg[3]_3 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire [7:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire p_1_in;
  wire pop;
  wire \raddr_reg[0] ;
  wire [2:0]\raddr_reg[3] ;
  wire [0:0]s_ready_t_reg;

  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[0]),
        .O(dout_vld_reg_1[0]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[1]),
        .O(dout_vld_reg_1[1]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[2]),
        .O(dout_vld_reg_1[2]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[3]),
        .O(dout_vld_reg_1[3]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[4]),
        .O(dout_vld_reg_1[4]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[5]),
        .O(dout_vld_reg_1[5]));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[6]),
        .O(dout_vld_reg_1[6]));
  LUT4 #(
    .INIT(16'h5545)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h000F888800000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(beat_valid),
        .I1(\dout_reg[3]_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\dout_reg[3]_0 ),
        .I5(dout[7]),
        .O(dout_vld_reg_1[7]));
  LUT6 #(
    .INIT(64'h4010005500004055)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(Q[0]),
        .O(\dout_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000000802040F0)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I5(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\dout_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I3(ap_rst_n),
        .I4(\dout_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E22E0000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(ap_rst_n),
        .I5(\dout_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(beat_valid),
        .I1(\dout_reg[0]_1 ),
        .I2(\bus_wide_gen.data_buf_reg[31]_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(Q[0]),
        .I1(beat_valid),
        .I2(\dout_reg[0]_1 ),
        .I3(\bus_wide_gen.data_buf_reg[31]_1 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \dout[3]_i_1 
       (.I0(dout_vld_reg_2),
        .I1(dout[8]),
        .I2(beat_valid),
        .I3(\dout_reg[1]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000004F80102)) 
    \dout[3]_i_2 
       (.I0(\dout_reg_n_0_[1] ),
        .I1(\dout_reg_n_0_[0] ),
        .I2(\dout_reg[0]_2 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\dout_reg[1]_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[1]_0 ),
        .I2(beat_valid),
        .I3(dout[8]),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(pop),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg),
        .I4(full_n_reg_0),
        .I5(p_1_in),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[1]_i_1 
       (.I0(full_n_reg_0),
        .I1(full_n_reg),
        .I2(ARREADY_Dummy),
        .I3(pop),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \mOutPtr[2]_i_1__21 
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\dout_reg[0]_0 ),
        .I4(pop),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\dout_reg[0]_0 ),
        .I5(pop),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1 
       (.I0(pop),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .I3(full_n_reg_0),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [4]),
        .I1(\mOutPtr_reg[4] [3]),
        .I2(\mOutPtr[4]_i_3_n_0 ),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hD5550000FFFFFFFF)) 
    \mOutPtr[4]_i_3 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[1]_0 ),
        .I2(beat_valid),
        .I3(dout[8]),
        .I4(dout_vld_reg_2),
        .I5(\dout_reg[0]_0 ),
        .O(\mOutPtr[4]_i_3_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\dout_reg[1]_1 [0]),
        .I1(\dout_reg[3]_3 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\dout_reg[3]_3 [0]),
        .I1(\dout_reg[1]_1 [0]),
        .I2(\dout_reg[3]_3 [1]),
        .I3(\dout_reg[1]_1 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_3 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(\dout_reg[0]_0 ),
        .CLK(ap_clk),
        .D(\dout_reg[3]_3 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \raddr[1]_i_1__6 
       (.I0(pop),
        .I1(\dout_reg[0]_0 ),
        .I2(dout_vld_reg_2),
        .I3(\dout_reg[3]_2 [0]),
        .I4(\dout_reg[3]_2 [1]),
        .O(\raddr_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \raddr[2]_i_1 
       (.I0(\dout_reg[3]_2 [0]),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[0]_0 ),
        .I3(pop),
        .I4(\dout_reg[3]_2 [2]),
        .I5(\dout_reg[3]_2 [1]),
        .O(\raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00FFFD000000FD00)) 
    \raddr[3]_i_1 
       (.I0(\raddr_reg[0] ),
        .I1(\dout_reg[3]_2 [3]),
        .I2(\dout_reg[3]_2 [2]),
        .I3(pop),
        .I4(\dout_reg[0]_0 ),
        .I5(dout_vld_reg_2),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \raddr[3]_i_2 
       (.I0(\dout_reg[3]_2 [3]),
        .I1(\dout_reg[3]_2 [1]),
        .I2(\dout_reg[3]_2 [0]),
        .I3(dout_vld_reg_2),
        .I4(\mOutPtr[4]_i_3_n_0 ),
        .I5(\dout_reg[3]_2 [2]),
        .O(\raddr_reg[3] [2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_write
   (m_axi_gmem1_BREADY,
    m_axi_gmem1_BVALID,
    ap_rst_n_inv,
    ap_clk);
  output m_axi_gmem1_BREADY;
  input m_axi_gmem1_BVALID;
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem1_m_axi_reg_slice__parameterized1 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi
   (ap_rst_n_inv,
    gmem2_AWREADY,
    gmem2_WREADY,
    gmem2_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    pop,
    empty_n_reg,
    \dout_reg[36] ,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    mOutPtr18_out,
    Q,
    full_n_reg_1,
    \mOutPtr_reg[0] ,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_AWREADY,
    push,
    in,
    \mOutPtr_reg[1] ,
    we,
    mem_reg);
  output ap_rst_n_inv;
  output gmem2_AWREADY;
  output gmem2_WREADY;
  output gmem2_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output pop;
  output empty_n_reg;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem2_WVALID;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg;
  input ap_rst_n;
  input full_n_reg;
  input full_n_reg_0;
  input mOutPtr18_out;
  input [1:0]Q;
  input full_n_reg_1;
  input [1:0]\mOutPtr_reg[0] ;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_BVALID;
  input m_axi_gmem2_RVALID;
  input m_axi_gmem2_AWREADY;
  input push;
  input [85:0]in;
  input \mOutPtr_reg[1] ;
  input we;
  input [7:0]mem_reg;

  wire [63:0]AWADDR_Dummy;
  wire [30:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [1:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_7;
  wire bus_write_n_8;
  wire [65:0]\data_p1_reg[67] ;
  wire [36:0]\dout_reg[36] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [85:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire [7:0]mem_reg;
  wire need_wrsp;
  wire p_4_in;
  wire pop;
  wire push;
  wire resp_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire tmp_valid;
  wire ursp_ready;
  wire wdata_valid;
  wire we;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_valid_reg (bus_write_n_8),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[89] ({AWLEN_Dummy[30],AWLEN_Dummy[21:0]}),
        .\dout_reg[36] (\dout_reg[36] ),
        .last_resp(last_resp),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wdata_valid(wdata_valid),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WSTRB_Dummy(WSTRB_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 (bus_write_n_8),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_7),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg(pop),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(resp_valid),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(gmem2_AWREADY),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .mem_reg(mem_reg),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .push(push),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_len_reg[30]_0 ({AWLEN_Dummy[30],AWLEN_Dummy[21:0]}),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wdata_valid(wdata_valid),
        .we(we),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy,
    \could_multi_bursts.sect_handling_reg_0 ,
    p_8_in,
    empty_n_reg,
    p_12_in,
    push,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    ost_ctrl_ready,
    AWREADY_Dummy_0,
    \raddr_reg[0] ,
    pop,
    \raddr_reg[0]_0 ,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    D,
    E);
  output [0:0]SR;
  output [65:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output p_8_in;
  output empty_n_reg;
  output p_12_in;
  output push;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_ready;
  input AWREADY_Dummy_0;
  input \raddr_reg[0] ;
  input pop;
  input \raddr_reg[0]_0 ;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input [86:0]D;
  input [0:0]E;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [86:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire [4:0]\could_multi_bursts.addr_step1 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_6_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_7_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_8_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire empty_n_reg;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [65:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [4:0]p_0_in;
  wire p_12_in;
  wire p_15_in;
  wire [11:2]p_1_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_122;
  wire rs_req_n_123;
  wire rs_req_n_124;
  wire rs_req_n_125;
  wire rs_req_n_126;
  wire rs_req_n_127;
  wire rs_req_n_128;
  wire rs_req_n_129;
  wire rs_req_n_13;
  wire rs_req_n_130;
  wire rs_req_n_131;
  wire rs_req_n_133;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_16;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_167;
  wire rs_req_n_168;
  wire rs_req_n_169;
  wire rs_req_n_17;
  wire rs_req_n_170;
  wire rs_req_n_171;
  wire rs_req_n_172;
  wire rs_req_n_173;
  wire rs_req_n_174;
  wire rs_req_n_175;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_6;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire tmp_valid;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.addr_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.addr_buf[34]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.addr_buf[34]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.addr_buf[34]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.addr_buf[38]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.addr_buf[38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.addr_buf[38]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.addr_buf[38]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.addr_buf[42]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.addr_buf[42]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.addr_buf[42]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.addr_buf[42]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.addr_buf[46]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.addr_buf[46]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.addr_buf[46]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.addr_buf[46]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.addr_buf[50]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.addr_buf[50]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.addr_buf[50]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.addr_buf[50]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.addr_buf[54]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.addr_buf[54]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.addr_buf[54]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.addr_buf[54]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.addr_buf[58]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.addr_buf[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.addr_buf[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.addr_buf[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.addr_buf[62]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.addr_buf[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 ,\could_multi_bursts.addr_buf[30]_i_4_n_0 ,\could_multi_bursts.addr_buf[30]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .Q(in[32]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[34]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[34]_i_2_n_0 ,\could_multi_bursts.addr_buf[34]_i_3_n_0 ,\could_multi_bursts.addr_buf[34]_i_4_n_0 ,\could_multi_bursts.addr_buf[34]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .Q(in[36]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[38]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[38]_i_2_n_0 ,\could_multi_bursts.addr_buf[38]_i_3_n_0 ,\could_multi_bursts.addr_buf[38]_i_4_n_0 ,\could_multi_bursts.addr_buf[38]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ),
        .Q(in[39]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .Q(in[40]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[42]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[42]_i_2_n_0 ,\could_multi_bursts.addr_buf[42]_i_3_n_0 ,\could_multi_bursts.addr_buf[42]_i_4_n_0 ,\could_multi_bursts.addr_buf[42]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .Q(in[44]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[46]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[46]_i_2_n_0 ,\could_multi_bursts.addr_buf[46]_i_3_n_0 ,\could_multi_bursts.addr_buf[46]_i_4_n_0 ,\could_multi_bursts.addr_buf[46]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ),
        .Q(in[47]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .Q(in[48]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[50]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[50]_i_2_n_0 ,\could_multi_bursts.addr_buf[50]_i_3_n_0 ,\could_multi_bursts.addr_buf[50]_i_4_n_0 ,\could_multi_bursts.addr_buf[50]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .Q(in[52]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[54]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[54]_i_2_n_0 ,\could_multi_bursts.addr_buf[54]_i_3_n_0 ,\could_multi_bursts.addr_buf[54]_i_4_n_0 ,\could_multi_bursts.addr_buf[54]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ),
        .Q(in[55]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .Q(in[56]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[58]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[58]_i_2_n_0 ,\could_multi_bursts.addr_buf[58]_i_3_n_0 ,\could_multi_bursts.addr_buf[58]_i_4_n_0 ,\could_multi_bursts.addr_buf[58]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .Q(in[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[62]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[62]_i_2_n_0 ,\could_multi_bursts.addr_buf[62]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h7F800000)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[3] ),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[3] ),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step1 [4]));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [0]),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [1]),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [2]),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [3]),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step1 [4]),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(AWVALID_Dummy),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(ost_ctrl_ready),
        .I3(AWREADY_Dummy_0),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(AWVALID_Dummy),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_15_in),
        .I4(\could_multi_bursts.last_loop_i_4_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[4]),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0C1D0C0C0C1D3F0C)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(end_from_4k[9]),
        .I1(single_sect__18),
        .I2(beat_len[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[62]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[63]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[64]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[65]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[4]),
        .I3(end_from_4k[4]),
        .I4(single_sect__18),
        .I5(beat_len[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[5]),
        .I3(end_from_4k[5]),
        .I4(single_sect__18),
        .I5(beat_len[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_15_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[6]),
        .I3(end_from_4k[6]),
        .I4(single_sect__18),
        .I5(beat_len[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_15_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[7]),
        .I3(end_from_4k[7]),
        .I4(single_sect__18),
        .I5(beat_len[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I2(p_15_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[8]),
        .I3(end_from_4k[8]),
        .I4(single_sect__18),
        .I5(beat_len[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(AWREADY_Dummy_0),
        .I2(AWVALID_Dummy),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I1(start_to_4k[9]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .I3(p_15_in),
        .I4(beat_len[9]),
        .I5(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAFF0000FF)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_6_n_0 ),
        .I1(end_from_4k[9]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_7_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_8_n_0 ),
        .I5(p_15_in),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(last_sect_reg_n_0),
        .I1(first_sect_reg_n_0),
        .I2(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \could_multi_bursts.loop_cnt[5]_i_6 
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .O(\could_multi_bursts.loop_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \could_multi_bursts.loop_cnt[5]_i_7 
       (.I0(last_sect_reg_n_0),
        .I1(first_sect_reg_n_0),
        .I2(single_sect__18),
        .O(\could_multi_bursts.loop_cnt[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_8 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_8_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_121,rs_req_n_122,rs_req_n_123}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    last_sect_i_10__0
       (.I0(sect_total[18]),
        .I1(sect_total[19]),
        .O(last_sect_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[16]),
        .I1(sect_total_buf_reg[17]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[15]),
        .I4(sect_total_buf_reg[19]),
        .I5(sect_total_buf_reg[18]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h1010101F)) 
    last_sect_i_12__0
       (.I0(sect_total[3]),
        .I1(sect_total[4]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[3]),
        .I4(sect_total_buf_reg[4]),
        .O(last_sect_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    last_sect_i_13
       (.I0(sect_total[6]),
        .I1(sect_total[7]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'hA080FFFFA0800000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(p_15_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h8888888888A88888)) 
    last_sect_i_3__0
       (.I0(last_sect_i_7__0_n_0),
        .I1(last_sect_i_8__0_n_0),
        .I2(last_sect_i_9__0_n_0),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[0]),
        .I5(sect_total_buf_reg[1]),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    last_sect_i_4__0
       (.I0(sect_total_buf_reg[11]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[10]),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[13]),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    last_sect_i_5__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(sect_total[15]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[17]),
        .I4(sect_total[16]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    last_sect_i_6__0
       (.I0(sect_total[11]),
        .I1(sect_total[12]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[10]),
        .I4(sect_total[14]),
        .I5(sect_total[13]),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h010101F100000000)) 
    last_sect_i_7__0
       (.I0(sect_total_buf_reg[9]),
        .I1(sect_total_buf_reg[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total[9]),
        .I4(sect_total[8]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    last_sect_i_8__0
       (.I0(sect_total[2]),
        .I1(sect_total[5]),
        .I2(last_sect_i_13_n_0),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .I5(sect_total[1]),
        .O(last_sect_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    last_sect_i_9__0
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total_buf_reg[6]),
        .I2(sect_total_buf_reg[5]),
        .I3(sect_total_buf_reg[2]),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    \mOutPtr[4]_i_3__3 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\raddr_reg[0] ),
        .I5(pop),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h88080000)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\raddr_reg[0] ),
        .O(push));
  LUT4 #(
    .INIT(16'h8808)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .O(ost_ctrl_valid));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__3 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__1 
       (.I0(p_12_in),
        .I1(\raddr_reg[0]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h77F7FFFF00000000)) 
    \raddr[3]_i_4__0 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(AWREADY_Dummy_0),
        .I4(\raddr_reg[0] ),
        .I5(pop),
        .O(p_8_in));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_133),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice rs_req
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121,rs_req_n_122,rs_req_n_123,rs_req_n_124,rs_req_n_125,rs_req_n_126,rs_req_n_127,rs_req_n_128,rs_req_n_129,rs_req_n_130,rs_req_n_131}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_2),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.loop_cnt[5]_i_10_0 (sect_total),
        .\data_p1_reg[11]_0 ({rs_req_n_172,rs_req_n_173,rs_req_n_174,rs_req_n_175}),
        .\data_p1_reg[3]_0 ({rs_req_n_164,rs_req_n_165,rs_req_n_166,rs_req_n_167}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_168,rs_req_n_169,rs_req_n_170,rs_req_n_171}),
        .\data_p1_reg[89]_0 (sect_total1),
        .\data_p2_reg[89]_0 (D),
        .\data_p2_reg[89]_1 (E),
        .last_sect_reg(rs_req_n_133),
        .last_sect_reg_0(last_sect_i_2__0_n_0),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total_buf_reg[0] (AWVALID_Dummy),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2__0_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18),
        .tmp_valid(tmp_valid));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[0]),
        .I3(end_from_4k[0]),
        .I4(single_sect__18),
        .I5(beat_len[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[1]),
        .I3(end_from_4k[1]),
        .I4(single_sect__18),
        .I5(beat_len[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[2]),
        .I3(end_from_4k[2]),
        .I4(single_sect__18),
        .I5(beat_len[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDB90000FDB9)) 
    \sect_len_buf[3]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(last_sect_reg_n_0),
        .I2(start_to_4k[3]),
        .I3(end_from_4k[3]),
        .I4(single_sect__18),
        .I5(beat_len[3]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[6]),
        .I1(rs_req_n_125),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[5]),
        .I1(rs_req_n_126),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[4]),
        .I1(rs_req_n_127),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[3]),
        .I1(rs_req_n_128),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[2]),
        .I1(rs_req_n_129),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[11]),
        .I1(rs_req_n_120),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[10]),
        .I1(rs_req_n_121),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[9]),
        .I1(rs_req_n_122),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[8]),
        .I1(rs_req_n_123),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[7]),
        .I1(rs_req_n_124),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_121),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_129),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_128),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_127),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_126),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_125),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_124),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_123),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_122),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_129),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_128),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_127),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_126),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_125),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_124),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_123),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_122),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_121),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \dout_reg[32] ,
    \dout_reg[33] ,
    \dout_reg[32]_0 ,
    dout_vld_reg_0,
    E,
    p_54_in,
    \dout_reg[31] ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.len_cnt_reg_10_sp_1 ,
    \dout_reg[30] ,
    tmp_valid_reg,
    S,
    \dout_reg[22] ,
    \dout_reg[29] ,
    D,
    dout_vld_reg_1,
    dout_vld_reg_2,
    SR,
    ap_clk,
    ap_rst_n,
    AWREADY_Dummy,
    full_n_reg_1,
    \bus_wide_gen.ready_for_data__0 ,
    CO,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    Q,
    \bus_wide_gen.data_gen[2].data_buf_reg[16] ,
    \bus_wide_gen.len_cnt_reg ,
    \dout_reg[33]_0 ,
    \dout_reg[29]_0 ,
    \dout_reg[1] );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \dout_reg[32] ;
  output [0:0]\dout_reg[33] ;
  output [0:0]\dout_reg[32]_0 ;
  output [0:0]dout_vld_reg_0;
  output [0:0]E;
  output p_54_in;
  output \dout_reg[31] ;
  output [0:0]\bus_wide_gen.first_pad_reg ;
  output [0:0]\bus_wide_gen.first_pad_reg_0 ;
  output \bus_wide_gen.len_cnt_reg_10_sp_1 ;
  output [0:0]\dout_reg[30] ;
  output [0:0]tmp_valid_reg;
  output [3:0]S;
  output [3:0]\dout_reg[22] ;
  output [1:0]\dout_reg[29] ;
  output [2:0]D;
  output dout_vld_reg_1;
  output dout_vld_reg_2;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWREADY_Dummy;
  input full_n_reg_1;
  input \bus_wide_gen.ready_for_data__0 ;
  input [0:0]CO;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input [2:0]Q;
  input \bus_wide_gen.data_gen[2].data_buf_reg[16] ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;
  input [1:0]\dout_reg[33]_0 ;
  input [22:0]\dout_reg[29]_0 ;
  input [1:0]\dout_reg[1] ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_22;
  wire U_fifo_srl_n_37;
  wire U_fifo_srl_n_39;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg[16] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.first_pad_reg ;
  wire [0:0]\bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.len_cnt[0]_i_10_n_0 ;
  wire \bus_wide_gen.len_cnt[0]_i_9_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg_10_sn_1 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\dout_reg[1] ;
  wire [3:0]\dout_reg[22] ;
  wire [1:0]\dout_reg[29] ;
  wire [22:0]\dout_reg[29]_0 ;
  wire [0:0]\dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire [0:0]\dout_reg[32]_0 ;
  wire [0:0]\dout_reg[33] ;
  wire [1:0]\dout_reg[33]_0 ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_1_in;
  wire p_54_in;
  wire p_56_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[3]_i_3__2_n_0 ;
  wire [3:0]raddr_reg;
  wire [0:0]tmp_valid_reg;

  assign \bus_wide_gen.len_cnt_reg_10_sp_1  = \bus_wide_gen.len_cnt_reg_10_sn_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(CO),
        .D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_2),
        .Q(raddr_reg),
        .S(S),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[24] (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.first_pad_reg_1 (D),
        .\bus_wide_gen.len_cnt[0]_i_4_0 (\bus_wide_gen.len_cnt[0]_i_9_n_0 ),
        .\bus_wide_gen.len_cnt[0]_i_4_1 (\bus_wide_gen.len_cnt[0]_i_10_n_0 ),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg_10_sp_1 (\bus_wide_gen.len_cnt_reg_10_sn_1 ),
        .\bus_wide_gen.len_cnt_reg_11_sp_1 (U_fifo_srl_n_22),
        .\bus_wide_gen.len_cnt_reg_18_sp_1 (U_fifo_srl_n_18),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0]_0 (Q),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[22]_0 (\dout_reg[22] ),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[29]_1 (\dout_reg[29]_0 ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[32]_1 (\dout_reg[32]_0 ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[33]_1 (\dout_reg[33]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(E),
        .dout_vld_reg_1(dout_vld_reg_1),
        .dout_vld_reg_2(dout_vld_reg_2),
        .dout_vld_reg_3(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_37),
        .full_n_reg(U_fifo_srl_n_39),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\mOutPtr_reg[4]_0 (\mOutPtr[4]_i_4_n_0 ),
        .p_1_in(p_1_in),
        .p_54_in(p_54_in),
        .p_56_in(p_56_in),
        .pop(pop),
        .push(push),
        .\raddr_reg[0] (\raddr[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(U_fifo_srl_n_22),
        .I1(\bus_wide_gen.data_gen[2].data_buf_reg[16] ),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(U_fifo_srl_n_18),
        .O(p_56_in));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.len_cnt[0]_i_10 
       (.I0(Q[0]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.len_cnt[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.len_cnt[0]_i_9 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.len_cnt[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[89]_i_1 
       (.I0(full_n_reg_1),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg_0),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_37),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_4 
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.offset_valid ),
        .O(\mOutPtr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_39),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_39),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_39),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_39),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_39),
        .D(U_fifo_srl_n_7),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \raddr[3]_i_3__2 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[1]),
        .O(\raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized0
   (wreq_valid,
    full_n_reg_0,
    valid_length,
    \dout_reg[85] ,
    D,
    S,
    \dout_reg[72] ,
    \dout_reg[76] ,
    \dout_reg[80] ,
    \dout_reg[84] ,
    \dout_reg[85]_0 ,
    s_ready_t_reg,
    SR,
    ap_clk,
    ap_rst_n,
    next_wreq,
    Q,
    full_n_reg_1,
    AWREADY_Dummy,
    \dout_reg[85]_1 ,
    \dout_reg[85]_2 ,
    wrsp_ready,
    push,
    in,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 );
  output wreq_valid;
  output full_n_reg_0;
  output valid_length;
  output [85:0]\dout_reg[85] ;
  output [0:0]D;
  output [3:0]S;
  output [3:0]\dout_reg[72] ;
  output [3:0]\dout_reg[76] ;
  output [3:0]\dout_reg[80] ;
  output [3:0]\dout_reg[84] ;
  output [0:0]\dout_reg[85]_0 ;
  output s_ready_t_reg;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input next_wreq;
  input [0:0]Q;
  input full_n_reg_1;
  input AWREADY_Dummy;
  input \dout_reg[85]_1 ;
  input \dout_reg[85]_2 ;
  input wrsp_ready;
  input push;
  input [85:0]in;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]\mOutPtr_reg[0]_0 ;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\dout_reg[72] ;
  wire [3:0]\dout_reg[76] ;
  wire [3:0]\dout_reg[80] ;
  wire [3:0]\dout_reg[84] ;
  wire [85:0]\dout_reg[85] ;
  wire [0:0]\dout_reg[85]_0 ;
  wire \dout_reg[85]_1 ;
  wire \dout_reg[85]_2 ;
  wire dout_vld_i_1__5_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [85:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[0]_i_2_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [1:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[76]_0 (\dout_reg[76] ),
        .\dout_reg[80]_0 (\dout_reg[80] ),
        .\dout_reg[84]_0 (\dout_reg[84] ),
        .\dout_reg[85]_0 (\dout_reg[85] ),
        .\dout_reg[85]_1 (\dout_reg[85]_0 ),
        .\dout_reg[85]_2 (empty_n_reg_n_0),
        .\dout_reg[85]_3 (\dout_reg[85]_1 ),
        .\dout_reg[85]_4 (\dout_reg[85]_2 ),
        .\dout_reg[85]_5 (\raddr_reg_n_0_[0] ),
        .\dout_reg[85]_6 (\raddr_reg_n_0_[1] ),
        .in(in),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(wreq_valid),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[85]_1 ),
        .I3(\dout_reg[85]_2 ),
        .I4(wreq_valid),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h777F88808880777F)) 
    \mOutPtr[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 [0]),
        .I3(\mOutPtr_reg[0]_0 [1]),
        .I4(\mOutPtr[0]_i_2_n_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22A2A2A2FFFFFFFF)) 
    \mOutPtr[0]_i_2 
       (.I0(wreq_valid),
        .I1(wrsp_ready),
        .I2(\dout_reg[85]_2 ),
        .I3(\dout_reg[85]_1 ),
        .I4(AWREADY_Dummy),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFF755510008AA)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(wreq_valid),
        .I2(next_wreq),
        .I3(empty_n_reg_n_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h7E7F8180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(p_12_in),
        .I3(p_8_in),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000075000000)) 
    \mOutPtr[2]_i_2 
       (.I0(empty_n_reg_n_0),
        .I1(next_wreq),
        .I2(wreq_valid),
        .I3(full_n_reg_0),
        .I4(Q),
        .I5(full_n_reg_1),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'hF7000000F700F700)) 
    \mOutPtr[2]_i_3 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(full_n_reg_1),
        .I3(empty_n_reg_n_0),
        .I4(next_wreq),
        .I5(wreq_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2FDF2FDFD0200020)) 
    \raddr[0]_i_1 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(empty_n_reg_n_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA9AAAAA2AAA2A2A)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(empty_n_reg_n_0),
        .I3(next_wreq),
        .I4(wreq_valid),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized1
   (dout_vld_reg_0,
    gmem2_WREADY,
    dout_vld_reg_1,
    E,
    dout_vld_reg_2,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_0,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.data_gen[3].strb_buf_reg[3] ,
    \bus_wide_gen.offset_valid ,
    mOutPtr18_out,
    \bus_wide_gen.ready_for_data__0 ,
    we,
    mem_reg);
  output dout_vld_reg_0;
  output gmem2_WREADY;
  output dout_vld_reg_1;
  output [0:0]E;
  output [0:0]dout_vld_reg_2;
  output [8:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_0;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.first_pad_reg ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.data_gen[3].strb_buf_reg[3] ;
  input \bus_wide_gen.offset_valid ;
  input mOutPtr18_out;
  input \bus_wide_gen.ready_for_data__0 ;
  input we;
  input [7:0]mem_reg;

  wire [0:0]E;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[3].strb_buf_reg[3] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [8:0]dout;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire empty_n_i_1__25_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire gmem2_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_3_n_0 ;
  wire \mOutPtr[6]_i_5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire [7:0]mem_reg;
  wire [5:0]raddr;
  wire [5:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout(dout),
        .dout_vld_reg(dout_vld_reg_1),
        .mem_reg_0(empty_n_reg_n_0),
        .mem_reg_1(dout_vld_reg_0),
        .mem_reg_2(mem_reg),
        .raddr(raddr),
        .rnext(rnext),
        .we(we));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.data_gen[3].strb_buf_reg[3] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.offset_valid ),
        .O(dout_vld_reg_2));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF69990)) 
    empty_n_i_1__25
       (.I0(dout_vld_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_i_2__4_n_0),
        .I3(mOutPtr18_out),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr[6]_i_3_n_0 ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(gmem2_WREADY),
        .I3(dout_vld_reg_1),
        .I4(full_n_reg_0),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(full_n_i_3__2_n_0),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(gmem2_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FE01)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr[5]_i_3__0_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[6]_i_1__0 
       (.I0(dout_vld_reg_1),
        .I1(full_n_reg_0),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr[6]_i_3_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[6]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized2
   (next_wreq,
    \dout_reg[0] ,
    wrsp_ready,
    wrsp_read__0,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    wreq_valid,
    \tmp_addr_reg[63] ,
    \bus_wide_gen.offset_full_n ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output next_wreq;
  output \dout_reg[0] ;
  output wrsp_ready;
  output wrsp_read__0;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input wreq_valid;
  input \tmp_addr_reg[63] ;
  input \bus_wide_gen.offset_full_n ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire AWREADY_Dummy;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__5_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__2_n_0 ;
  wire [3:0]raddr_reg;
  wire \tmp_addr_reg[63] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_read__0;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized1 U_fifo_srl
       (.D({U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_4),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_1),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (next_wreq),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_14),
        .full_n_reg(wrsp_read__0),
        .full_n_reg_0(full_n_i_2__5_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[0]_0 (wrsp_ready),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[0] (U_fifo_srl_n_9),
        .valid_length(valid_length),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_14),
        .Q(wrsp_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\tmp_addr_reg[63] ),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(AWREADY_Dummy),
        .O(next_wreq));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized2_15
   (last_resp,
    dout_vld_reg_0,
    ost_ctrl_ready,
    ost_ctrl_valid,
    ost_ctrl_info,
    ap_clk,
    SR,
    ap_rst_n,
    p_4_in,
    Q,
    ursp_ready,
    wrsp_type);
  output last_resp;
  output dout_vld_reg_0;
  output ost_ctrl_ready;
  input ost_ctrl_valid;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input p_4_in;
  input [0:0]Q;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__13_n_0;
  wire full_n_i_2__12_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_4_in;
  wire p_8_in;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[3]_i_2__4_n_0 ;
  wire \raddr[3]_i_3__4_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized1_16 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_1),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__10_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    empty_n_i_3__1
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_n_0),
        .I3(Q),
        .I4(p_4_in),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(full_n_i_2__12_n_0),
        .I2(ost_ctrl_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_0),
        .Q(ost_ctrl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__6 
       (.I0(dout_vld_reg_0),
        .I1(p_4_in),
        .I2(Q),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__5 
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(p_4_in),
        .I3(dout_vld_reg_0),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5D5)) 
    \raddr[3]_i_1__4 
       (.I0(\raddr[3]_i_3__4_n_0 ),
        .I1(raddr_reg[0]),
        .I2(p_8_in),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E1E1E1)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__4 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_0 ),
        .D(\raddr[3]_i_2__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized3
   (gmem2_BVALID,
    full_n_reg_0,
    empty_n_reg_0,
    p_4_in,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    full_n_reg_1,
    wrsp_read__0,
    empty_n_reg_1,
    Q,
    wrsp_type,
    last_resp,
    need_wrsp);
  output gmem2_BVALID;
  output full_n_reg_0;
  output empty_n_reg_0;
  output p_4_in;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_1;
  input wrsp_read__0;
  input [1:0]empty_n_reg_1;
  input [0:0]Q;
  input wrsp_type;
  input last_resp;
  input need_wrsp;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire [1:0]empty_n_reg_1;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__7_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem2_BVALID;
  wire last_resp;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire need_wrsp;
  wire p_12_in;
  wire p_4_in;
  wire wrsp_read__0;
  wire wrsp_type;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(gmem2_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[2]_i_3__0_n_0 ),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDF5F5FF)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_0),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(wrsp_read__0),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h6F90)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr[2]_i_3__0_n_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h7EFF8100)) 
    \mOutPtr[2]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h57FF555500000000)) 
    \mOutPtr[2]_i_2__0 
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_1[1]),
        .I2(empty_n_reg_1[0]),
        .I3(Q),
        .I4(gmem2_BVALID),
        .I5(wrsp_read__0),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h59595999AAAAAAAA)) 
    \mOutPtr[2]_i_3__0 
       (.I0(wrsp_read__0),
        .I1(gmem2_BVALID),
        .I2(Q),
        .I3(empty_n_reg_1[0]),
        .I4(empty_n_reg_1[1]),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(full_n_reg_0),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_4_in));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized5
   (full_n_reg_0,
    dout_vld_reg_0,
    dout_vld_reg_1,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 );
  output full_n_reg_0;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire dout_vld_i_1__9_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__8_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2__0_n_0 ;
  wire \mOutPtr[8]_i_4__0_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire \mOutPtr[8]_i_7_n_0 ;
  wire \mOutPtr[8]_i_8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;
  wire pop;

  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \bus_wide_gen.data_valid_i_1__1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hC0C00C08)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(beat_valid),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hEEAEEEEE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(dout_vld_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__6_n_0),
        .I1(empty_n_i_3__2_n_0),
        .I2(\mOutPtr_reg_n_0_[8] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_1_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[7] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(empty_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hFDF5FFF5)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(full_n_i_1__9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    full_n_i_2__8
       (.I0(full_n_i_3__3_n_0),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_2__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__7 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h3FC0EE11)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_5_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_7_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00EE11)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[8]_i_5_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_7_n_0 ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(Q),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE01010EFEF101)) 
    \mOutPtr[8]_i_2__0 
       (.I0(\mOutPtr[8]_i_4__0_n_0 ),
        .I1(\mOutPtr[8]_i_5_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_7_n_0 ),
        .I4(\mOutPtr_reg_n_0_[8] ),
        .I5(\mOutPtr[8]_i_8_n_0 ),
        .O(\mOutPtr[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h20FF0000)) 
    \mOutPtr[8]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_4__0 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[8]_i_6 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[8]_i_7 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[8]_i_8 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    full_n_reg_0,
    pop,
    empty_n_reg_0,
    E,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.first_pad ,
    WVALID_Dummy_reg,
    ap_rst_n_0,
    SR,
    ap_clk,
    ap_rst_n,
    ost_ctrl_valid,
    \raddr_reg[0]_0 ,
    p_8_in,
    p_12_in,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    \bus_wide_gen.last_pad__0 ,
    WLAST_Dummy_reg_1,
    AWREADY_Dummy_0,
    AWVALID_Dummy,
    \mOutPtr_reg[4]_0 ,
    ost_ctrl_ready,
    push,
    in);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output pop;
  output empty_n_reg_0;
  output [0:0]E;
  output \bus_wide_gen.ready_for_data__0 ;
  output \bus_wide_gen.first_pad ;
  output WVALID_Dummy_reg;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ost_ctrl_valid;
  input \raddr_reg[0]_0 ;
  input p_8_in;
  input p_12_in;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input \bus_wide_gen.last_pad__0 ;
  input WLAST_Dummy_reg_1;
  input AWREADY_Dummy_0;
  input AWVALID_Dummy;
  input \mOutPtr_reg[4]_0 ;
  input ost_ctrl_ready;
  input push;
  input [3:0]in;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_5;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_0;
  wire full_n_i_2__9_n_0;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;
  wire \raddr_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized4 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(pop),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_0),
        .ap_rst_n_1(ap_rst_n_0),
        .\bus_wide_gen.data_valid_reg (E),
        .\dout_reg[3]_0 (empty_n_reg_0),
        .\dout_reg[3]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_3),
        .full_n_reg(U_fifo_srl_n_5),
        .full_n_reg_0(full_n_i_2__9_n_0),
        .in(in),
        .\mOutPtr_reg[4] (full_n_reg_0),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.last_pad__0 ),
        .O(\bus_wide_gen.first_pad ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__7_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(U_fifo_srl_n_5),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_i_4__0
       (.I0(dout_vld_reg_0),
        .I1(WLAST_Dummy_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__2 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5D5)) 
    \raddr[3]_i_1__2 
       (.I0(\raddr_reg[0]_0 ),
        .I1(raddr_reg[0]),
        .I2(p_8_in),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E1E1E1)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(empty_n_reg_0),
        .I4(p_12_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized7
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    AWVALID_Dummy,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output [65:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWVALID_Dummy;
  input req_en__0;
  input rs_req_ready;
  input [65:0]in;

  wire AWVALID_Dummy;
  wire [65:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__11_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_2__10_n_0;
  wire full_n_reg_0;
  wire [65:0]in;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__5_n_0 ;
  wire \raddr[3]_i_1__5_n_0 ;
  wire \raddr[3]_i_2__5_n_0 ;
  wire \raddr[3]_i_3__5_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized5 U_fifo_srl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (full_n_reg_0),
        .\dout_reg[67]_0 (Q),
        .\dout_reg[67]_1 (req_fifo_valid),
        .\dout_reg[67]_2 (empty_n_reg_n_0),
        .in(in),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_vld_i_1__11
       (.I0(req_fifo_valid),
        .I1(empty_n_reg_n_0),
        .I2(req_en__0),
        .I3(rs_req_ready),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(req_fifo_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__9 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__7 
       (.I0(p_12_in),
        .I1(p_8_in),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h2AFF000000000000)) 
    \mOutPtr[4]_i_3__8 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(AWVALID_Dummy),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h0000D500D500D500)) 
    \mOutPtr[4]_i_4__1 
       (.I0(req_fifo_valid),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(AWVALID_Dummy),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__5 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5D5)) 
    \raddr[3]_i_1__5 
       (.I0(\raddr[3]_i_3__5_n_0 ),
        .I1(raddr_reg[0]),
        .I2(p_8_in),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E1E1E1)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__5 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[2]_i_1__5_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_0 ),
        .D(\raddr[3]_i_2__5_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized8
   (full_n_reg_0,
    \bus_wide_gen.data_valid_reg ,
    req_en__0,
    Q,
    m_axi_gmem2_WVALID,
    E,
    D,
    m_axi_gmem2_WREADY_0,
    dout_vld_reg_0,
    full_n_reg_1,
    ap_rst_n_0,
    full_n_reg_2,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[1] ,
    WVALID_Dummy,
    WVALID_Dummy_reg,
    wdata_valid,
    m_axi_gmem2_WREADY,
    flying_req_reg,
    \data_p2_reg[2] ,
    \last_cnt_reg[4] ,
    in,
    req_fifo_valid,
    rs_req_ready);
  output full_n_reg_0;
  output \bus_wide_gen.data_valid_reg ;
  output req_en__0;
  output [36:0]Q;
  output m_axi_gmem2_WVALID;
  output [0:0]E;
  output [3:0]D;
  output m_axi_gmem2_WREADY_0;
  output [0:0]dout_vld_reg_0;
  output full_n_reg_1;
  output ap_rst_n_0;
  output full_n_reg_2;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[1] ;
  input WVALID_Dummy;
  input WVALID_Dummy_reg;
  input wdata_valid;
  input m_axi_gmem2_WREADY;
  input flying_req_reg;
  input \data_p2_reg[2] ;
  input [4:0]\last_cnt_reg[4] ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;

  wire [3:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_39;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_valid_reg ;
  wire \data_p2_reg[2] ;
  wire dout_vld_i_1__12_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__9_n_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__12_n_0;
  wire full_n_i_2__11_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [36:0]in;
  wire \last_cnt_reg[1] ;
  wire [4:0]\last_cnt_reg[4] ;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire m_axi_gmem2_WVALID;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire \raddr[0]_i_1__5_n_0 ;
  wire \raddr[1]_i_1__5_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__6_n_0 ;
  wire \raddr[3]_i_3__6_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire wdata_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized6 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p2_reg[2] (\data_p2_reg[2] ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[36]_0 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(U_fifo_srl_n_39),
        .flying_req_reg_0(flying_req_reg),
        .in(in),
        .\last_cnt_reg[1] (full_n_reg_0),
        .\last_cnt_reg[1]_0 (\last_cnt_reg[1] ),
        .\last_cnt_reg[4] (\last_cnt_reg[4] ),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(m_axi_gmem2_WREADY_0),
        .pop(pop),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(WVALID_Dummy_reg),
        .I3(WVALID_Dummy),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hF7550000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_4 
       (.I0(WVALID_Dummy),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .I3(WVALID_Dummy_reg),
        .I4(wdata_valid),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h10555555)) 
    \data_buf[31]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(WVALID_Dummy_reg),
        .I4(WVALID_Dummy),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    \data_buf[31]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(WVALID_Dummy_reg),
        .I3(WVALID_Dummy),
        .I4(ap_rst_n),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(fifo_valid),
        .I2(m_axi_gmem2_WREADY),
        .I3(U_fifo_srl_n_39),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(fifo_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__10_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_0),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(pop),
        .O(full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[1]_i_1__11 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \mOutPtr[2]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__10 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__10 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .O(\mOutPtr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__6 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__10_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_WVALID_INST_0
       (.I0(U_fifo_srl_n_39),
        .I1(fifo_valid),
        .O(m_axi_gmem2_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9999999969999999)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[1] ),
        .I5(pop),
        .O(\raddr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__6 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5D5)) 
    \raddr[3]_i_1__6 
       (.I0(\raddr[3]_i_3__6_n_0 ),
        .I1(raddr_reg[0]),
        .I2(p_8_in_0),
        .I3(raddr_reg[3]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E1E1E1)) 
    \raddr[3]_i_2__6 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(empty_n_reg_n_0),
        .I4(p_12_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \raddr[3]_i_3__6 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \raddr[3]_i_4__1 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(p_8_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__5_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__6_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_load
   (RREADY_Dummy,
    SR,
    ap_clk,
    ap_rst_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_2;
  wire \bus_wide_gen.data_valid_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_1__0_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized5 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.data_valid_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .dout_vld_reg_0(buff_rdata_n_1),
        .dout_vld_reg_1(buff_rdata_n_2),
        .full_n_reg_0(RREADY_Dummy));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_1),
        .Q(\bus_wide_gen.data_valid_reg_n_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h82A0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_valid_reg_n_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_2),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.split_cnt_buf[1]_i_1__0_n_0 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_mem
   (rnext,
    dout_vld_reg,
    dout,
    raddr,
    mem_reg_0,
    mem_reg_1,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.ready_for_data__0 ,
    ap_rst_n,
    ap_clk,
    we,
    SR,
    Q,
    mem_reg_2);
  output [5:0]rnext;
  output dout_vld_reg;
  output [8:0]dout;
  input [5:0]raddr;
  input mem_reg_0;
  input mem_reg_1;
  input \bus_wide_gen.offset_valid ;
  input \bus_wide_gen.ready_for_data__0 ;
  input ap_rst_n;
  input ap_clk;
  input we;
  input [0:0]SR;
  input [5:0]Q;
  input [7:0]mem_reg_2;

  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [8:0]dout;
  wire dout_vld_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_2;
  wire mem_reg_i_2__0_n_0;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire [5:0]rnext;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "567" *) 
  (* RTL_RAM_NAME = "inst/gmem2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mem_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],dout}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2__0_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hA222FFFF)) 
    mem_reg_i_2__0
       (.I0(mem_reg_0),
        .I1(mem_reg_1),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(ap_rst_n),
        .O(mem_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h4A4AAA4AAA4AAA4A)) 
    \raddr_reg[0]_i_1__0 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(\bus_wide_gen.offset_valid ),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h60AA)) 
    \raddr_reg[1]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(dout_vld_reg),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h60C0CCCC)) 
    \raddr_reg[2]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[2]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(raddr[0]),
        .I4(dout_vld_reg),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6AAA0000AAAAAAAA)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(\raddr_reg[5]_i_2_n_0 ),
        .I5(dout_vld_reg),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h6A0AAA0A)) 
    \raddr_reg[4]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(dout_vld_reg),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .I4(\raddr_reg[5]_i_3_n_0 ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h60C0C0C0CCCCCCCC)) 
    \raddr_reg[5]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg[5]_i_3_n_0 ),
        .I4(raddr[3]),
        .I5(dout_vld_reg),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \raddr_reg[5]_i_4 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(mem_reg_1),
        .I3(mem_reg_0),
        .O(dout_vld_reg));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    ap_clk,
    m_axi_gmem2_RVALID,
    RREADY_Dummy);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem2_RVALID;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem2_RVALID;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice
   (s_ready_t_reg_0,
    SR,
    ap_rst_n_0,
    next_req,
    E,
    p_15_in,
    D,
    Q,
    single_sect__18,
    last_sect_reg,
    \data_p1_reg[89]_0 ,
    \data_p1_reg[75]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    ap_rst_n,
    last_sect_reg_0,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    req_handling_reg,
    req_handling_reg_0,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    AWREADY_Dummy_0,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \could_multi_bursts.loop_cnt[5]_i_10_0 ,
    \data_p2_reg[89]_0 ,
    S,
    \sect_total_reg[3]_i_2__0_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[89]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output ap_rst_n_0;
  output next_req;
  output [0:0]E;
  output p_15_in;
  output [51:0]D;
  output [73:0]Q;
  output single_sect__18;
  output last_sect_reg;
  output [19:0]\data_p1_reg[89]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input ap_rst_n;
  input last_sect_reg_0;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input req_handling_reg;
  input req_handling_reg_0;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input AWREADY_Dummy_0;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\could_multi_bursts.loop_cnt[5]_i_10_0 ;
  input [86:0]\data_p2_reg[89]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2__0_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[89]_1 ;

  wire AWREADY_Dummy_0;
  wire [51:0]D;
  wire [0:0]E;
  wire [73:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire [19:0]\could_multi_bursts.loop_cnt[5]_i_10_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_10_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_11_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_9_n_0 ;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[64]_i_1__0_n_0 ;
  wire \data_p1[65]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__0_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[89]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[89]_0 ;
  wire [86:0]\data_p2_reg[89]_0 ;
  wire [0:0]\data_p2_reg[89]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [25:0]p_1_in;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2__0_0 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire tmp_valid;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h000000FF0000B000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(tmp_valid),
        .I3(state__0[1]),
        .I4(next_req),
        .I5(state__0[0]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h41441111D8888888)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state__0[0]),
        .I1(next_req),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(tmp_valid),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[1:0]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[65:64],\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S(Q[69:66]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S(Q[73:70]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \could_multi_bursts.loop_cnt[5]_i_10 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_11_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_10_0 [12]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_10_0 [13]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_10_0 [10]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_10_0 [11]),
        .O(\could_multi_bursts.loop_cnt[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.loop_cnt[5]_i_11 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_10_0 [14]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_10_0 [15]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_10_0 [16]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_10_0 [17]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_10_0 [19]),
        .I5(\could_multi_bursts.loop_cnt[5]_i_10_0 [18]),
        .O(\could_multi_bursts.loop_cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \could_multi_bursts.loop_cnt[5]_i_5__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_10_0 [1]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_10_0 [0]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_10_0 [3]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_10_0 [2]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_9_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[5]_i_10_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.loop_cnt[5]_i_9 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_10_0 [4]),
        .I1(\could_multi_bursts.loop_cnt[5]_i_10_0 [5]),
        .I2(\could_multi_bursts.loop_cnt[5]_i_10_0 [6]),
        .I3(\could_multi_bursts.loop_cnt[5]_i_10_0 [7]),
        .I4(\could_multi_bursts.loop_cnt[5]_i_10_0 [9]),
        .I5(\could_multi_bursts.loop_cnt[5]_i_10_0 [8]),
        .O(\could_multi_bursts.loop_cnt[5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [32]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [62]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__0 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [64]),
        .O(\data_p1[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [65]),
        .O(\data_p1[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [66]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [67]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [68]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [69]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [70]),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [71]),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [72]),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [73]),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [74]),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [75]),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [76]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [77]),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [78]),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [79]),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [80]),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [81]),
        .O(\data_p1[81]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [82]),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [83]),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [84]),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [85]),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A200FF00A2A2)) 
    \data_p1[89]_i_1__0 
       (.I0(tmp_valid),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_req),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_2__0 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [86]),
        .O(\data_p1[89]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[89]_0 [9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__0_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(p_1_in[14]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(p_1_in[15]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(p_1_in[16]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(p_1_in[18]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(p_1_in[19]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(p_1_in[20]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(p_1_in[21]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_2__0_n_0 ),
        .Q(p_1_in[25]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [64]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [65]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [66]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [67]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [68]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [69]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [70]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [71]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [72]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [73]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [74]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [75]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [76]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [77]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [78]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [79]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [80]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [81]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [82]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [83]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [84]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [85]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [86]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[89]_1 ),
        .D(\data_p2_reg[89]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[69]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[68]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[67]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[66]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(Q[73]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[72]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[71]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[70]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[65]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(p_1_in[1]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(p_1_in[0]),
        .O(\data_p1_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1__0
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1__0
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg_0),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hFBFF3131FFFF3131)) 
    s_ready_t_i_1__2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(next_req),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(s_ready_t_reg_0),
        .I5(tmp_valid),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(AWREADY_Dummy_0),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_15_in));
  LUT5 #(
    .INIT(32'hA8FF0000)) 
    \sect_total[19]_i_1__0 
       (.I0(p_15_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_handling_reg_0),
        .I4(req_valid),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(p_1_in[1]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(p_1_in[0]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [11:8]),
        .S({p_1_in[25],p_1_in[25],p_1_in[21:20]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [15:12]),
        .S({p_1_in[25],p_1_in[25],p_1_in[25],p_1_in[25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [19:16]),
        .S({p_1_in[25],p_1_in[25],p_1_in[25],p_1_in[25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [3:0]),
        .S(p_1_in[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[73:70]),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[69:66]),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[65:64],p_1_in[1:0]}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[89]_0 [7:4]),
        .S(p_1_in[19:16]));
  LUT6 #(
    .INIT(64'hDF55FFFFC0000000)) 
    \state[0]_i_1__1 
       (.I0(next_req),
        .I1(\bus_wide_gen.offset_full_n ),
        .I2(s_ready_t_reg_0),
        .I3(tmp_valid),
        .I4(state),
        .I5(req_valid),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20AAFFFF)) 
    \state[1]_i_1__1 
       (.I0(state),
        .I1(\bus_wide_gen.offset_full_n ),
        .I2(s_ready_t_reg_0),
        .I3(tmp_valid),
        .I4(req_valid),
        .I5(next_req),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    \last_cnt_reg[4] ,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    Q,
    D,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem2_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[4] ;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [3:0]Q;
  input [65:0]D;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem2_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1__1_n_0 ;
  wire \data_p1[65]_i_1__1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__5_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000F0080)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(m_axi_gmem2_AWREADY),
        .I4(state__0[0]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00880077FF800080)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[0]),
        .I4(m_axi_gmem2_AWREADY),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0080F088)) 
    \data_p1[63]_i_1__1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem2_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00FF000F)) 
    s_ready_t_i_1__5
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem2_AWREADY),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF88000000)) 
    \state[0]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem2_AWREADY),
        .I3(rs_req_ready),
        .I4(state),
        .I5(m_axi_gmem2_AWVALID),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1__4 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem2_AWVALID),
        .I4(m_axi_gmem2_AWREADY),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(m_axi_gmem2_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    m_axi_gmem2_BVALID,
    p_4_in);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem2_BVALID;
  input p_4_in;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem2_BVALID;
  wire [1:0]next__0;
  wire p_4_in;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem2_BVALID),
        .I3(p_4_in),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(p_4_in),
        .I2(m_axi_gmem2_BVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__3
       (.I0(state__0[1]),
        .I1(p_4_in),
        .I2(m_axi_gmem2_BVALID),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8080)) 
    \state[0]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem2_BVALID),
        .I2(state),
        .I3(p_4_in),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__2 
       (.I0(p_4_in),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem2_BVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    m_axi_gmem2_RVALID,
    RREADY_Dummy);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem2_RVALID;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem2_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem2_RVALID),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem2_RVALID),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__4
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(m_axi_gmem2_RVALID),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(Q),
        .I3(m_axi_gmem2_RVALID),
        .I4(state),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__3 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(m_axi_gmem2_RVALID),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl
   (ap_rst_n_0,
    pop,
    E,
    push,
    D,
    \mOutPtr_reg[0] ,
    \dout_reg[32]_0 ,
    \dout_reg[33]_0 ,
    \dout_reg[32]_1 ,
    dout_vld_reg,
    dout_vld_reg_0,
    p_54_in,
    \dout_reg[31]_0 ,
    \bus_wide_gen.len_cnt_reg_18_sp_1 ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.len_cnt_reg_10_sp_1 ,
    \bus_wide_gen.len_cnt_reg_11_sp_1 ,
    \dout_reg[30]_0 ,
    S,
    \dout_reg[22]_0 ,
    \dout_reg[29]_0 ,
    \bus_wide_gen.first_pad_reg_1 ,
    empty_n_reg,
    dout_vld_reg_1,
    full_n_reg,
    dout_vld_reg_2,
    ap_rst_n,
    p_1_in,
    AWREADY_Dummy,
    full_n_reg_0,
    full_n_reg_1,
    dout_vld_reg_3,
    Q,
    \raddr_reg[0] ,
    \mOutPtr_reg[4] ,
    \mOutPtr_reg[4]_0 ,
    \bus_wide_gen.data_gen[3].data_buf_reg[24] ,
    p_56_in,
    \bus_wide_gen.ready_for_data__0 ,
    CO,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    \dout_reg[0]_0 ,
    \bus_wide_gen.len_cnt[0]_i_4_0 ,
    \bus_wide_gen.len_cnt[0]_i_4_1 ,
    \bus_wide_gen.len_cnt_reg ,
    \dout_reg[33]_1 ,
    \dout_reg[29]_1 ,
    \dout_reg[1]_0 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output push;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[0] ;
  output \dout_reg[32]_0 ;
  output [0:0]\dout_reg[33]_0 ;
  output [0:0]\dout_reg[32]_1 ;
  output [0:0]dout_vld_reg;
  output [0:0]dout_vld_reg_0;
  output p_54_in;
  output \dout_reg[31]_0 ;
  output \bus_wide_gen.len_cnt_reg_18_sp_1 ;
  output [0:0]\bus_wide_gen.first_pad_reg ;
  output [0:0]\bus_wide_gen.first_pad_reg_0 ;
  output \bus_wide_gen.len_cnt_reg_10_sp_1 ;
  output \bus_wide_gen.len_cnt_reg_11_sp_1 ;
  output [0:0]\dout_reg[30]_0 ;
  output [3:0]S;
  output [3:0]\dout_reg[22]_0 ;
  output [1:0]\dout_reg[29]_0 ;
  output [2:0]\bus_wide_gen.first_pad_reg_1 ;
  output empty_n_reg;
  output dout_vld_reg_1;
  output [0:0]full_n_reg;
  output dout_vld_reg_2;
  input ap_rst_n;
  input p_1_in;
  input AWREADY_Dummy;
  input full_n_reg_0;
  input full_n_reg_1;
  input dout_vld_reg_3;
  input [3:0]Q;
  input \raddr_reg[0] ;
  input [4:0]\mOutPtr_reg[4] ;
  input \mOutPtr_reg[4]_0 ;
  input \bus_wide_gen.data_gen[3].data_buf_reg[24] ;
  input p_56_in;
  input \bus_wide_gen.ready_for_data__0 ;
  input [0:0]CO;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input [2:0]\dout_reg[0]_0 ;
  input \bus_wide_gen.len_cnt[0]_i_4_0 ;
  input \bus_wide_gen.len_cnt[0]_i_4_1 ;
  input [29:0]\bus_wide_gen.len_cnt_reg ;
  input [1:0]\dout_reg[33]_1 ;
  input [22:0]\dout_reg[29]_1 ;
  input [1:0]\dout_reg[1]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg[24] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [1:0]\bus_wide_gen.din ;
  wire [0:0]\bus_wide_gen.first_pad_reg ;
  wire [0:0]\bus_wide_gen.first_pad_reg_0 ;
  wire [2:0]\bus_wide_gen.first_pad_reg_1 ;
  wire \bus_wide_gen.len_cnt[0]_i_4_0 ;
  wire \bus_wide_gen.len_cnt[0]_i_4_1 ;
  wire \bus_wide_gen.len_cnt[0]_i_6_n_0 ;
  wire \bus_wide_gen.len_cnt[0]_i_7_n_0 ;
  wire \bus_wide_gen.len_cnt[0]_i_8_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg_10_sn_1 ;
  wire \bus_wide_gen.len_cnt_reg_11_sn_1 ;
  wire \bus_wide_gen.len_cnt_reg_18_sn_1 ;
  wire \bus_wide_gen.pad_oh2__0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout[33]_i_2_n_0 ;
  wire \dout[33]_i_4_n_0 ;
  wire \dout[33]_i_5_n_0 ;
  wire \dout[33]_i_6_n_0 ;
  wire \dout[33]_i_7_n_0 ;
  wire \dout[33]_i_8_n_0 ;
  wire \dout[33]_i_9_n_0 ;
  wire [2:0]\dout_reg[0]_0 ;
  wire [1:0]\dout_reg[1]_0 ;
  wire [3:0]\dout_reg[22]_0 ;
  wire [1:0]\dout_reg[29]_0 ;
  wire [22:0]\dout_reg[29]_1 ;
  wire [0:0]\dout_reg[30]_0 ;
  wire \dout_reg[31]_0 ;
  wire \dout_reg[32]_0 ;
  wire [0:0]\dout_reg[32]_1 ;
  wire [0:0]\dout_reg[33]_0 ;
  wire [1:0]\dout_reg[33]_1 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[10] ;
  wire \dout_reg_n_0_[11] ;
  wire \dout_reg_n_0_[12] ;
  wire \dout_reg_n_0_[13] ;
  wire \dout_reg_n_0_[14] ;
  wire \dout_reg_n_0_[15] ;
  wire \dout_reg_n_0_[16] ;
  wire \dout_reg_n_0_[17] ;
  wire \dout_reg_n_0_[18] ;
  wire \dout_reg_n_0_[19] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[20] ;
  wire \dout_reg_n_0_[21] ;
  wire \dout_reg_n_0_[22] ;
  wire \dout_reg_n_0_[23] ;
  wire \dout_reg_n_0_[24] ;
  wire \dout_reg_n_0_[25] ;
  wire \dout_reg_n_0_[26] ;
  wire \dout_reg_n_0_[27] ;
  wire \dout_reg_n_0_[28] ;
  wire \dout_reg_n_0_[29] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[32] ;
  wire \dout_reg_n_0_[33] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire \dout_reg_n_0_[6] ;
  wire \dout_reg_n_0_[7] ;
  wire \dout_reg_n_0_[8] ;
  wire \dout_reg_n_0_[9] ;
  wire [0:0]dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mem_reg[14][0]_srl15_i_2__4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_2__4_n_1 ;
  wire \mem_reg[14][0]_srl15_i_2__4_n_2 ;
  wire \mem_reg[14][0]_srl15_i_2__4_n_3 ;
  wire \mem_reg[14][0]_srl15_i_2__4_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2__4_n_5 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_1 ;
  wire \mem_reg[14][10]_srl15_i_1_n_2 ;
  wire \mem_reg[14][10]_srl15_i_1_n_3 ;
  wire \mem_reg[14][10]_srl15_i_1_n_4 ;
  wire \mem_reg[14][10]_srl15_i_1_n_5 ;
  wire \mem_reg[14][10]_srl15_i_1_n_6 ;
  wire \mem_reg[14][10]_srl15_i_1_n_7 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \mem_reg[14][14]_srl15_i_1_n_4 ;
  wire \mem_reg[14][14]_srl15_i_1_n_5 ;
  wire \mem_reg[14][14]_srl15_i_1_n_6 ;
  wire \mem_reg[14][14]_srl15_i_1_n_7 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_1 ;
  wire \mem_reg[14][18]_srl15_i_1_n_2 ;
  wire \mem_reg[14][18]_srl15_i_1_n_3 ;
  wire \mem_reg[14][18]_srl15_i_1_n_4 ;
  wire \mem_reg[14][18]_srl15_i_1_n_5 ;
  wire \mem_reg[14][18]_srl15_i_1_n_6 ;
  wire \mem_reg[14][18]_srl15_i_1_n_7 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \mem_reg[14][22]_srl15_i_1_n_4 ;
  wire \mem_reg[14][22]_srl15_i_1_n_5 ;
  wire \mem_reg[14][22]_srl15_i_1_n_6 ;
  wire \mem_reg[14][22]_srl15_i_1_n_7 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_i_1_n_1 ;
  wire \mem_reg[14][26]_srl15_i_1_n_2 ;
  wire \mem_reg[14][26]_srl15_i_1_n_3 ;
  wire \mem_reg[14][26]_srl15_i_1_n_4 ;
  wire \mem_reg[14][26]_srl15_i_1_n_5 ;
  wire \mem_reg[14][26]_srl15_i_1_n_6 ;
  wire \mem_reg[14][26]_srl15_i_1_n_7 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_1 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_2 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_3 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_4 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_5 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_6 ;
  wire \mem_reg[14][2]_srl15_i_1__1_n_7 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_i_1_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \mem_reg[14][6]_srl15_i_1_n_4 ;
  wire \mem_reg[14][6]_srl15_i_1_n_5 ;
  wire \mem_reg[14][6]_srl15_i_1_n_6 ;
  wire \mem_reg[14][6]_srl15_i_1_n_7 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_12_in;
  wire p_1_in;
  wire [30:30]p_1_out;
  wire p_54_in;
  wire p_56_in;
  wire pop;
  wire push;
  wire \raddr_reg[0] ;
  wire [1:0]\NLW_mem_reg[14][0]_srl15_i_2__4_O_UNCONNECTED ;
  wire [3:3]\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED ;

  assign \bus_wide_gen.len_cnt_reg_10_sp_1  = \bus_wide_gen.len_cnt_reg_10_sn_1 ;
  assign \bus_wide_gen.len_cnt_reg_11_sp_1  = \bus_wide_gen.len_cnt_reg_11_sn_1 ;
  assign \bus_wide_gen.len_cnt_reg_18_sp_1  = \bus_wide_gen.len_cnt_reg_18_sn_1 ;
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hFB333333)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(\dout_reg_n_0_[32] ),
        .I1(ap_rst_n),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(p_56_in),
        .O(\dout_reg[32]_1 ));
  LUT6 #(
    .INIT(64'h0080008000808880)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.pad_oh2__0 ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(\dout_reg_n_0_[32] ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg [11]),
        .I1(\bus_wide_gen.len_cnt_reg [12]),
        .I2(\bus_wide_gen.len_cnt_reg [13]),
        .I3(\bus_wide_gen.len_cnt_reg [14]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .O(\bus_wide_gen.len_cnt_reg_11_sn_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(CO),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.din [1]),
        .I5(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h0020AA2000200020)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\dout_reg[0]_0 [0]),
        .I3(\bus_wide_gen.pad_oh2__0 ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(\dout_reg_n_0_[32] ),
        .O(\bus_wide_gen.first_pad_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(p_56_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(ap_rst_n),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(p_56_in),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ),
        .O(\dout_reg[33]_0 ));
  LUT6 #(
    .INIT(64'h0020AA2000200020)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\dout_reg[0]_0 [1]),
        .I3(\bus_wide_gen.pad_oh2__0 ),
        .I4(\dout_reg_n_0_[32] ),
        .I5(\dout_reg_n_0_[33] ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I3(CO),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.data_gen[2].data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF3333333B3333333)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.din [0]),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(\bus_wide_gen.din [1]),
        .O(\dout_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I1(\dout_reg[31]_0 ),
        .I2(burst_valid),
        .I3(WREADY_Dummy),
        .I4(\bus_wide_gen.data_valid_reg ),
        .I5(\bus_wide_gen.data_valid_reg_0 ),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_1 
       (.I0(\dout_reg_n_0_[22] ),
        .I1(\bus_wide_gen.len_cnt_reg [22]),
        .I2(\dout_reg_n_0_[23] ),
        .I3(\bus_wide_gen.len_cnt_reg [23]),
        .I4(\bus_wide_gen.len_cnt_reg [21]),
        .I5(\dout_reg_n_0_[21] ),
        .O(\dout_reg[22]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_2 
       (.I0(\dout_reg_n_0_[20] ),
        .I1(\bus_wide_gen.len_cnt_reg [20]),
        .I2(\dout_reg_n_0_[18] ),
        .I3(\bus_wide_gen.len_cnt_reg [18]),
        .I4(\bus_wide_gen.len_cnt_reg [19]),
        .I5(\dout_reg_n_0_[19] ),
        .O(\dout_reg[22]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_3 
       (.I0(\dout_reg_n_0_[16] ),
        .I1(\bus_wide_gen.len_cnt_reg [16]),
        .I2(\dout_reg_n_0_[17] ),
        .I3(\bus_wide_gen.len_cnt_reg [17]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\dout_reg_n_0_[15] ),
        .O(\dout_reg[22]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__0_i_4 
       (.I0(\dout_reg_n_0_[14] ),
        .I1(\bus_wide_gen.len_cnt_reg [14]),
        .I2(\dout_reg_n_0_[12] ),
        .I3(\bus_wide_gen.len_cnt_reg [12]),
        .I4(\bus_wide_gen.len_cnt_reg [13]),
        .I5(\dout_reg_n_0_[13] ),
        .O(\dout_reg[22]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__1_i_1 
       (.I0(\dout_reg_n_0_[29] ),
        .I1(\bus_wide_gen.len_cnt_reg [29]),
        .I2(\dout_reg_n_0_[28] ),
        .I3(\bus_wide_gen.len_cnt_reg [28]),
        .I4(\bus_wide_gen.len_cnt_reg [27]),
        .I5(\dout_reg_n_0_[27] ),
        .O(\dout_reg[29]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry__1_i_2 
       (.I0(\dout_reg_n_0_[26] ),
        .I1(\bus_wide_gen.len_cnt_reg [26]),
        .I2(\dout_reg_n_0_[24] ),
        .I3(\bus_wide_gen.len_cnt_reg [24]),
        .I4(\bus_wide_gen.len_cnt_reg [25]),
        .I5(\dout_reg_n_0_[25] ),
        .O(\dout_reg[29]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_1 
       (.I0(\dout_reg_n_0_[10] ),
        .I1(\bus_wide_gen.len_cnt_reg [10]),
        .I2(\dout_reg_n_0_[11] ),
        .I3(\bus_wide_gen.len_cnt_reg [11]),
        .I4(\bus_wide_gen.len_cnt_reg [9]),
        .I5(\dout_reg_n_0_[9] ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_2 
       (.I0(\dout_reg_n_0_[8] ),
        .I1(\bus_wide_gen.len_cnt_reg [8]),
        .I2(\dout_reg_n_0_[6] ),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(\bus_wide_gen.len_cnt_reg [7]),
        .I5(\dout_reg_n_0_[7] ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_3 
       (.I0(\dout_reg_n_0_[4] ),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\dout_reg_n_0_[5] ),
        .I3(\bus_wide_gen.len_cnt_reg [5]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .I5(\dout_reg_n_0_[3] ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.last_beat0_carry_i_4 
       (.I0(\dout_reg_n_0_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [1]),
        .I5(\dout_reg_n_0_[1] ),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\dout_reg[31]_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I3(CO),
        .I4(ap_rst_n),
        .O(dout_vld_reg_2));
  LUT6 #(
    .INIT(64'h8088AAAA00000000)) 
    \bus_wide_gen.len_cnt[0]_i_2 
       (.I0(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I1(burst_valid),
        .I2(WREADY_Dummy),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(\bus_wide_gen.data_valid_reg_0 ),
        .I5(\dout_reg[31]_0 ),
        .O(p_54_in));
  LUT6 #(
    .INIT(64'hFFFFEA00EA00EA00)) 
    \bus_wide_gen.len_cnt[0]_i_4 
       (.I0(\bus_wide_gen.len_cnt[0]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt[0]_i_7_n_0 ),
        .I2(\bus_wide_gen.len_cnt[0]_i_8_n_0 ),
        .I3(\dout[33]_i_6_n_0 ),
        .I4(\dout_reg[32]_0 ),
        .I5(\dout[33]_i_4_n_0 ),
        .O(\dout_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h0080008000808880)) 
    \bus_wide_gen.len_cnt[0]_i_6 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.din [0]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.pad_oh2__0 ),
        .I4(\dout_reg_n_0_[33] ),
        .I5(\dout_reg_n_0_[32] ),
        .O(\bus_wide_gen.len_cnt[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[0]_i_7 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.din [0]),
        .O(\bus_wide_gen.len_cnt[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0C30BBBB0C308888)) 
    \bus_wide_gen.len_cnt[0]_i_8 
       (.I0(\bus_wide_gen.len_cnt[0]_i_4_0 ),
        .I1(\bus_wide_gen.din [0]),
        .I2(\dout_reg_n_0_[32] ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(\bus_wide_gen.pad_oh2__0 ),
        .I5(\bus_wide_gen.len_cnt[0]_i_4_1 ),
        .O(\bus_wide_gen.len_cnt[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h222E)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\bus_wide_gen.pad_oh2__0 ),
        .I2(\dout_reg_n_0_[33] ),
        .I3(\dout_reg_n_0_[32] ),
        .O(\bus_wide_gen.first_pad_reg_1 [0]));
  LUT5 #(
    .INIT(32'h04F40404)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\dout_reg[0]_0 [0]),
        .I2(\bus_wide_gen.pad_oh2__0 ),
        .I3(\dout_reg_n_0_[33] ),
        .I4(\dout_reg_n_0_[32] ),
        .O(\bus_wide_gen.first_pad_reg_1 [1]));
  LUT5 #(
    .INIT(32'h04F40404)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\dout_reg[0]_0 [1]),
        .I2(\bus_wide_gen.pad_oh2__0 ),
        .I3(\dout_reg_n_0_[32] ),
        .I4(\dout_reg_n_0_[33] ),
        .O(\bus_wide_gen.first_pad_reg_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bus_wide_gen.pad_oh_reg[3]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg_18_sn_1 ),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.pad_oh2__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bus_wide_gen.pad_oh_reg[3]_i_4 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [18]),
        .I2(\bus_wide_gen.len_cnt_reg [19]),
        .I3(\bus_wide_gen.len_cnt_reg [20]),
        .I4(\bus_wide_gen.len_cnt_reg [21]),
        .I5(\bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ),
        .O(\bus_wide_gen.len_cnt_reg_18_sn_1 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ),
        .I4(\bus_wide_gen.len_cnt_reg_10_sn_1 ),
        .I5(\bus_wide_gen.len_cnt_reg_11_sn_1 ),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.pad_oh_reg[3]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg [22]),
        .I1(\bus_wide_gen.len_cnt_reg [23]),
        .I2(\bus_wide_gen.len_cnt_reg [24]),
        .I3(\bus_wide_gen.len_cnt_reg [25]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bus_wide_gen.pad_oh_reg[3]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg [28]),
        .I1(\bus_wide_gen.len_cnt_reg [29]),
        .I2(\bus_wide_gen.len_cnt_reg [27]),
        .I3(\bus_wide_gen.len_cnt_reg [26]),
        .I4(\bus_wide_gen.len_cnt_reg [16]),
        .I5(\bus_wide_gen.len_cnt_reg [17]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\bus_wide_gen.len_cnt_reg [4]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.pad_oh_reg[3]_i_9 
       (.I0(\bus_wide_gen.len_cnt_reg [10]),
        .I1(\bus_wide_gen.len_cnt_reg [9]),
        .I2(\bus_wide_gen.len_cnt_reg [8]),
        .I3(\bus_wide_gen.len_cnt_reg [7]),
        .O(\bus_wide_gen.len_cnt_reg_10_sn_1 ));
  LUT6 #(
    .INIT(64'hEA00FFFFEA00EA00)) 
    \dout[33]_i_1 
       (.I0(\dout[33]_i_2_n_0 ),
        .I1(\dout_reg[32]_0 ),
        .I2(\dout[33]_i_4_n_0 ),
        .I3(\dout[33]_i_5_n_0 ),
        .I4(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I5(dout_vld_reg_3),
        .O(pop));
  LUT6 #(
    .INIT(64'hAA88A0000088A000)) 
    \dout[33]_i_2 
       (.I0(\dout[33]_i_6_n_0 ),
        .I1(\dout[33]_i_7_n_0 ),
        .I2(\dout[33]_i_8_n_0 ),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.din [1]),
        .I5(\dout[33]_i_9_n_0 ),
        .O(\dout[33]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h80808F80)) 
    \dout[33]_i_3 
       (.I0(\dout_reg_n_0_[32] ),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\bus_wide_gen.pad_oh2__0 ),
        .I3(\dout_reg[0]_0 [2]),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\dout_reg[32]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h777F0000)) 
    \dout[33]_i_4 
       (.I0(CO),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(\bus_wide_gen.din [1]),
        .I3(\bus_wide_gen.din [0]),
        .I4(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\dout[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888088808080808)) 
    \dout[33]_i_5 
       (.I0(CO),
        .I1(dout_vld_reg_3),
        .I2(\bus_wide_gen.data_valid_reg_0 ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(WREADY_Dummy),
        .I5(burst_valid),
        .O(\dout[33]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \dout[33]_i_6 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(CO),
        .O(\dout[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dout[33]_i_7 
       (.I0(\dout_reg_n_0_[32] ),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\bus_wide_gen.len_cnt_reg_18_sn_1 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I5(\dout_reg[0]_0 [0]),
        .O(\dout[33]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \dout[33]_i_8 
       (.I0(\dout_reg_n_0_[33] ),
        .I1(\dout_reg_n_0_[32] ),
        .I2(\bus_wide_gen.len_cnt_reg_18_sn_1 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I5(\dout_reg[0]_0 [1]),
        .O(\dout[33]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hF1FF0000)) 
    \dout[33]_i_9 
       (.I0(\dout_reg_n_0_[32] ),
        .I1(\dout_reg_n_0_[33] ),
        .I2(\bus_wide_gen.len_cnt_reg_18_sn_1 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_5_n_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\dout[33]_i_9_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[10] ),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[11] ),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[12] ),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[13] ),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[14] ),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[15] ),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[16] ),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[17] ),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[18] ),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[19] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[20] ),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[21] ),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[22] ),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[23] ),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[24] ),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[25] ),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[26] ),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[27] ),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[28] ),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[29] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\bus_wide_gen.din [0]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\bus_wide_gen.din [1]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[32] ),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[33] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[6] ),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[7] ),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[8] ),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__4
       (.I0(dout_vld_reg_3),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[24] ),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(CO),
        .I4(\dout_reg[31]_0 ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(AWREADY_Dummy),
        .I3(full_n_reg_0),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \mOutPtr[1]_i_1__4 
       (.I0(AWREADY_Dummy),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(pop),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \mOutPtr[2]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F20D)) 
    \mOutPtr[3]_i_1__3 
       (.I0(push),
        .I1(pop),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__8 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0202020202222222)) 
    \mOutPtr[4]_i_3__2 
       (.I0(push),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(\dout[33]_i_5_n_0 ),
        .I3(\dout[33]_i_4_n_0 ),
        .I4(\dout_reg[32]_0 ),
        .I5(\dout[33]_i_2_n_0 ),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__4_n_5 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(AWREADY_Dummy),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][0]_srl15_i_2__4 
       (.CI(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2__4_n_0 ,\mem_reg[14][0]_srl15_i_2__4_n_1 ,\mem_reg[14][0]_srl15_i_2__4_n_2 ,\mem_reg[14][0]_srl15_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\dout_reg[29]_1 [1:0]}),
        .O({\mem_reg[14][0]_srl15_i_2__4_n_4 ,\mem_reg[14][0]_srl15_i_2__4_n_5 ,\NLW_mem_reg[14][0]_srl15_i_2__4_O_UNCONNECTED [1:0]}),
        .S({\dout_reg[29]_1 [3:2],\dout_reg[1]_0 }));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][10]_srl15_i_1 
       (.CI(\mem_reg[14][6]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][10]_srl15_i_1_n_0 ,\mem_reg[14][10]_srl15_i_1_n_1 ,\mem_reg[14][10]_srl15_i_1_n_2 ,\mem_reg[14][10]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][10]_srl15_i_1_n_4 ,\mem_reg[14][10]_srl15_i_1_n_5 ,\mem_reg[14][10]_srl15_i_1_n_6 ,\mem_reg[14][10]_srl15_i_1_n_7 }),
        .S(\dout_reg[29]_1 [15:12]));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][14]_srl15_i_1 
       (.CI(\mem_reg[14][10]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][14]_srl15_i_1_n_0 ,\mem_reg[14][14]_srl15_i_1_n_1 ,\mem_reg[14][14]_srl15_i_1_n_2 ,\mem_reg[14][14]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][14]_srl15_i_1_n_4 ,\mem_reg[14][14]_srl15_i_1_n_5 ,\mem_reg[14][14]_srl15_i_1_n_6 ,\mem_reg[14][14]_srl15_i_1_n_7 }),
        .S(\dout_reg[29]_1 [19:16]));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][18]_srl15_i_1 
       (.CI(\mem_reg[14][14]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][18]_srl15_i_1_n_0 ,\mem_reg[14][18]_srl15_i_1_n_1 ,\mem_reg[14][18]_srl15_i_1_n_2 ,\mem_reg[14][18]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][18]_srl15_i_1_n_4 ,\mem_reg[14][18]_srl15_i_1_n_5 ,\mem_reg[14][18]_srl15_i_1_n_6 ,\mem_reg[14][18]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_1 [22],\dout_reg[29]_1 [22:20]}));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__4_n_4 ),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][22]_srl15_i_1 
       (.CI(\mem_reg[14][18]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][22]_srl15_i_1_n_0 ,\mem_reg[14][22]_srl15_i_1_n_1 ,\mem_reg[14][22]_srl15_i_1_n_2 ,\mem_reg[14][22]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][22]_srl15_i_1_n_4 ,\mem_reg[14][22]_srl15_i_1_n_5 ,\mem_reg[14][22]_srl15_i_1_n_6 ,\mem_reg[14][22]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_1 [22],\dout_reg[29]_1 [22],\dout_reg[29]_1 [22],\dout_reg[29]_1 [22]}));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][26]_srl15_i_1 
       (.CI(\mem_reg[14][22]_srl15_i_1_n_0 ),
        .CO({\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED [3],\mem_reg[14][26]_srl15_i_1_n_1 ,\mem_reg[14][26]_srl15_i_1_n_2 ,\mem_reg[14][26]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][26]_srl15_i_1_n_4 ,\mem_reg[14][26]_srl15_i_1_n_5 ,\mem_reg[14][26]_srl15_i_1_n_6 ,\mem_reg[14][26]_srl15_i_1_n_7 }),
        .S({\dout_reg[29]_1 [22],\dout_reg[29]_1 [22],\dout_reg[29]_1 [22],\dout_reg[29]_1 [22]}));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__1_n_7 ),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][2]_srl15_i_1__1 
       (.CI(\mem_reg[14][0]_srl15_i_2__4_n_0 ),
        .CO({\mem_reg[14][2]_srl15_i_1__1_n_0 ,\mem_reg[14][2]_srl15_i_1__1_n_1 ,\mem_reg[14][2]_srl15_i_1__1_n_2 ,\mem_reg[14][2]_srl15_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][2]_srl15_i_1__1_n_4 ,\mem_reg[14][2]_srl15_i_1__1_n_5 ,\mem_reg[14][2]_srl15_i_1__1_n_6 ,\mem_reg[14][2]_srl15_i_1__1_n_7 }),
        .S(\dout_reg[29]_1 [7:4]));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(p_1_out),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][30]_srl15_i_1 
       (.I0(\dout_reg[33]_1 [0]),
        .I1(\dout_reg[29]_1 [0]),
        .O(p_1_out));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][31]_srl15_i_1_n_0 ),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mem_reg[14][31]_srl15_i_1 
       (.I0(\dout_reg[33]_1 [0]),
        .I1(\dout_reg[29]_1 [0]),
        .I2(\dout_reg[33]_1 [1]),
        .I3(\dout_reg[29]_1 [1]),
        .O(\mem_reg[14][31]_srl15_i_1_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_1 [0]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_1 [1]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__1_n_6 ),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__1_n_5 ),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__1_n_4 ),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][6]_srl15_i_1 
       (.CI(\mem_reg[14][2]_srl15_i_1__1_n_0 ),
        .CO({\mem_reg[14][6]_srl15_i_1_n_0 ,\mem_reg[14][6]_srl15_i_1_n_1 ,\mem_reg[14][6]_srl15_i_1_n_2 ,\mem_reg[14][6]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][6]_srl15_i_1_n_4 ,\mem_reg[14][6]_srl15_i_1_n_5 ,\mem_reg[14][6]_srl15_i_1_n_6 ,\mem_reg[14][6]_srl15_i_1_n_7 }),
        .S(\dout_reg[29]_1 [11:8]));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h99996999)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg_3),
        .I3(push),
        .I4(pop),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAA5595)) 
    \raddr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(dout_vld_reg_3),
        .I2(push),
        .I3(pop),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AF00AC0)) 
    \raddr[3]_i_1__1 
       (.I0(dout_vld_reg_3),
        .I1(Q[0]),
        .I2(pop),
        .I3(push),
        .I4(\raddr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E1E1E1)) 
    \raddr[3]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(dout_vld_reg_3),
        .I4(p_12_in),
        .I5(Q[0]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized0
   (valid_length,
    \dout_reg[85]_0 ,
    D,
    S,
    \dout_reg[72]_0 ,
    \dout_reg[76]_0 ,
    \dout_reg[80]_0 ,
    \dout_reg[84]_0 ,
    \dout_reg[85]_1 ,
    s_ready_t_reg,
    \dout_reg[85]_2 ,
    AWREADY_Dummy,
    \dout_reg[85]_3 ,
    \dout_reg[85]_4 ,
    wrsp_ready,
    tmp_valid_reg,
    push,
    in,
    \dout_reg[85]_5 ,
    \dout_reg[85]_6 ,
    ap_clk,
    SR);
  output valid_length;
  output [85:0]\dout_reg[85]_0 ;
  output [0:0]D;
  output [3:0]S;
  output [3:0]\dout_reg[72]_0 ;
  output [3:0]\dout_reg[76]_0 ;
  output [3:0]\dout_reg[80]_0 ;
  output [3:0]\dout_reg[84]_0 ;
  output [0:0]\dout_reg[85]_1 ;
  output s_ready_t_reg;
  input \dout_reg[85]_2 ;
  input AWREADY_Dummy;
  input \dout_reg[85]_3 ;
  input \dout_reg[85]_4 ;
  input wrsp_ready;
  input tmp_valid_reg;
  input push;
  input [85:0]in;
  input \dout_reg[85]_5 ;
  input \dout_reg[85]_6 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[76]_0 ;
  wire [3:0]\dout_reg[80]_0 ;
  wire [3:0]\dout_reg[84]_0 ;
  wire [85:0]\dout_reg[85]_0 ;
  wire [0:0]\dout_reg[85]_1 ;
  wire \dout_reg[85]_2 ;
  wire \dout_reg[85]_3 ;
  wire \dout_reg[85]_4 ;
  wire \dout_reg[85]_5 ;
  wire \dout_reg[85]_6 ;
  wire [85:0]in;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[2][0]_srl3_n_0 ;
  wire \mem_reg[2][10]_srl3_n_0 ;
  wire \mem_reg[2][11]_srl3_n_0 ;
  wire \mem_reg[2][12]_srl3_n_0 ;
  wire \mem_reg[2][13]_srl3_n_0 ;
  wire \mem_reg[2][14]_srl3_n_0 ;
  wire \mem_reg[2][15]_srl3_n_0 ;
  wire \mem_reg[2][16]_srl3_n_0 ;
  wire \mem_reg[2][17]_srl3_n_0 ;
  wire \mem_reg[2][18]_srl3_n_0 ;
  wire \mem_reg[2][19]_srl3_n_0 ;
  wire \mem_reg[2][1]_srl3_n_0 ;
  wire \mem_reg[2][20]_srl3_n_0 ;
  wire \mem_reg[2][21]_srl3_n_0 ;
  wire \mem_reg[2][22]_srl3_n_0 ;
  wire \mem_reg[2][23]_srl3_n_0 ;
  wire \mem_reg[2][24]_srl3_n_0 ;
  wire \mem_reg[2][25]_srl3_n_0 ;
  wire \mem_reg[2][26]_srl3_n_0 ;
  wire \mem_reg[2][27]_srl3_n_0 ;
  wire \mem_reg[2][28]_srl3_n_0 ;
  wire \mem_reg[2][29]_srl3_n_0 ;
  wire \mem_reg[2][2]_srl3_n_0 ;
  wire \mem_reg[2][30]_srl3_n_0 ;
  wire \mem_reg[2][31]_srl3_n_0 ;
  wire \mem_reg[2][32]_srl3_n_0 ;
  wire \mem_reg[2][33]_srl3_n_0 ;
  wire \mem_reg[2][34]_srl3_n_0 ;
  wire \mem_reg[2][35]_srl3_n_0 ;
  wire \mem_reg[2][36]_srl3_n_0 ;
  wire \mem_reg[2][37]_srl3_n_0 ;
  wire \mem_reg[2][38]_srl3_n_0 ;
  wire \mem_reg[2][39]_srl3_n_0 ;
  wire \mem_reg[2][3]_srl3_n_0 ;
  wire \mem_reg[2][40]_srl3_n_0 ;
  wire \mem_reg[2][41]_srl3_n_0 ;
  wire \mem_reg[2][42]_srl3_n_0 ;
  wire \mem_reg[2][43]_srl3_n_0 ;
  wire \mem_reg[2][44]_srl3_n_0 ;
  wire \mem_reg[2][45]_srl3_n_0 ;
  wire \mem_reg[2][46]_srl3_n_0 ;
  wire \mem_reg[2][47]_srl3_n_0 ;
  wire \mem_reg[2][48]_srl3_n_0 ;
  wire \mem_reg[2][49]_srl3_n_0 ;
  wire \mem_reg[2][4]_srl3_n_0 ;
  wire \mem_reg[2][50]_srl3_n_0 ;
  wire \mem_reg[2][51]_srl3_n_0 ;
  wire \mem_reg[2][52]_srl3_n_0 ;
  wire \mem_reg[2][53]_srl3_n_0 ;
  wire \mem_reg[2][54]_srl3_n_0 ;
  wire \mem_reg[2][55]_srl3_n_0 ;
  wire \mem_reg[2][56]_srl3_n_0 ;
  wire \mem_reg[2][57]_srl3_n_0 ;
  wire \mem_reg[2][58]_srl3_n_0 ;
  wire \mem_reg[2][59]_srl3_n_0 ;
  wire \mem_reg[2][5]_srl3_n_0 ;
  wire \mem_reg[2][60]_srl3_n_0 ;
  wire \mem_reg[2][61]_srl3_n_0 ;
  wire \mem_reg[2][62]_srl3_n_0 ;
  wire \mem_reg[2][63]_srl3_n_0 ;
  wire \mem_reg[2][64]_srl3_n_0 ;
  wire \mem_reg[2][65]_srl3_n_0 ;
  wire \mem_reg[2][66]_srl3_n_0 ;
  wire \mem_reg[2][67]_srl3_n_0 ;
  wire \mem_reg[2][68]_srl3_n_0 ;
  wire \mem_reg[2][69]_srl3_n_0 ;
  wire \mem_reg[2][6]_srl3_n_0 ;
  wire \mem_reg[2][70]_srl3_n_0 ;
  wire \mem_reg[2][71]_srl3_n_0 ;
  wire \mem_reg[2][72]_srl3_n_0 ;
  wire \mem_reg[2][73]_srl3_n_0 ;
  wire \mem_reg[2][74]_srl3_n_0 ;
  wire \mem_reg[2][75]_srl3_n_0 ;
  wire \mem_reg[2][76]_srl3_n_0 ;
  wire \mem_reg[2][77]_srl3_n_0 ;
  wire \mem_reg[2][78]_srl3_n_0 ;
  wire \mem_reg[2][79]_srl3_n_0 ;
  wire \mem_reg[2][7]_srl3_n_0 ;
  wire \mem_reg[2][80]_srl3_n_0 ;
  wire \mem_reg[2][81]_srl3_n_0 ;
  wire \mem_reg[2][82]_srl3_n_0 ;
  wire \mem_reg[2][83]_srl3_n_0 ;
  wire \mem_reg[2][84]_srl3_n_0 ;
  wire \mem_reg[2][85]_srl3_n_0 ;
  wire \mem_reg[2][8]_srl3_n_0 ;
  wire \mem_reg[2][9]_srl3_n_0 ;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire valid_length;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[85]_i_1__0 
       (.I0(\dout_reg[85]_2 ),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[85]_3 ),
        .I3(\dout_reg[85]_4 ),
        .I4(wrsp_ready),
        .I5(tmp_valid_reg),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][0]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][10]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][11]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][12]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][13]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][14]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][15]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][16]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][17]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][18]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][19]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][1]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][20]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][21]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][22]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][23]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][24]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][25]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][26]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][27]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][28]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][29]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][2]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][30]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][31]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][32]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][33]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][34]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][35]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][36]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][37]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][38]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][39]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][3]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][40]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][41]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][42]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][43]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][44]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][45]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][46]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][47]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][48]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][49]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][4]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][50]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][51]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][52]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][53]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][54]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][55]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][56]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][57]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][58]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][59]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][5]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][60]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][61]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][62]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][63]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][64]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [64]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][65]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [65]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][66]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [66]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][67]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [67]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][68]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [68]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][69]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [69]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][6]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][70]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [70]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][71]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [71]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][72]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [72]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][73]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [73]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][74]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [74]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][75]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [75]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][76]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [76]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][77]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [77]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][78]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [78]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][79]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [79]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][7]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][80]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [80]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][81]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [81]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][82]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [82]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][83]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [83]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][84]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [84]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][85]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [85]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][8]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[2][9]_srl3_n_0 ),
        .Q(\dout_reg[85]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\mem_reg[14][0]_srl15_i_3_n_0 ),
        .I1(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I2(\dout_reg[85]_0 [78]),
        .I3(\dout_reg[85]_0 [79]),
        .I4(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .I5(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .O(valid_length));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\dout_reg[85]_0 [66]),
        .I1(\dout_reg[85]_0 [67]),
        .I2(\dout_reg[85]_0 [68]),
        .I3(\dout_reg[85]_0 [69]),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\dout_reg[85]_0 [77]),
        .I1(\dout_reg[85]_0 [76]),
        .I2(\dout_reg[85]_0 [75]),
        .I3(\dout_reg[85]_0 [74]),
        .I4(\dout_reg[85]_0 [64]),
        .I5(\dout_reg[85]_0 [65]),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\dout_reg[85]_0 [85]),
        .I1(\dout_reg[85]_0 [84]),
        .I2(\dout_reg[85]_0 [83]),
        .I3(\dout_reg[85]_0 [82]),
        .I4(\dout_reg[85]_0 [80]),
        .I5(\dout_reg[85]_0 [81]),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(\dout_reg[85]_0 [70]),
        .I1(\dout_reg[85]_0 [71]),
        .I2(\dout_reg[85]_0 [72]),
        .I3(\dout_reg[85]_0 [73]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][0]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[2][0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][10]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][11]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][12]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][13]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][14]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][15]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][16]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][17]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][18]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][19]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][1]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][20]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][21]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][22]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][23]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][24]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][25]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][26]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][27]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][28]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][29]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][2]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][30]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[2][30]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][31]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[2][31]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][32]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[2][32]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][33]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][34]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][35]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[2][35]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][36]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[2][36]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][37]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[2][37]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][38]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[2][38]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][39]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[2][39]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][3]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][40]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[2][40]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][41]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[2][41]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][42]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[2][42]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][43]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[2][43]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][44]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[2][44]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][45]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[2][45]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][46]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[2][46]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][47]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[2][47]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][48]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[2][48]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][49]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[2][49]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][4]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][50]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[2][50]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][51]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[2][51]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][52]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[2][52]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][53]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[2][53]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][54]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[2][54]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][55]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[2][55]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][56]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[2][56]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][57]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[2][57]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][58]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[2][58]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][59]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[2][59]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][5]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][60]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[2][60]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][61]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[2][61]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][62]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[2][62]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][63]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[2][63]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][64]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][64]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[2][64]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][65]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][65]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[2][65]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][66]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][66]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[2][66]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][67]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][67]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[2][67]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][68]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][68]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[2][68]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][69]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][69]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[2][69]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][6]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][70]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][70]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[2][70]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][71]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][71]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[2][71]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][72]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][72]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[2][72]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][73]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][73]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\mem_reg[2][73]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][74]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][74]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\mem_reg[2][74]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][75]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][75]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\mem_reg[2][75]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][76]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][76]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\mem_reg[2][76]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][77]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][77]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\mem_reg[2][77]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][78]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][78]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\mem_reg[2][78]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][79]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][79]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\mem_reg[2][79]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][7]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][80]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][80]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\mem_reg[2][80]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][81]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][81]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\mem_reg[2][81]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][82]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][82]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\mem_reg[2][82]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][83]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][83]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\mem_reg[2][83]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][84]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][84]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\mem_reg[2][84]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][85]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][85]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\mem_reg[2][85]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][8]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[2][9]_srl3 
       (.A0(\dout_reg[85]_5 ),
        .A1(\dout_reg[85]_6 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[2][9]_srl3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1__0
       (.I0(\dout_reg[85]_0 [72]),
        .O(\dout_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2__0
       (.I0(\dout_reg[85]_0 [71]),
        .O(\dout_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3__0
       (.I0(\dout_reg[85]_0 [70]),
        .O(\dout_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4__0
       (.I0(\dout_reg[85]_0 [69]),
        .O(\dout_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1__0
       (.I0(\dout_reg[85]_0 [76]),
        .O(\dout_reg[76]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2__0
       (.I0(\dout_reg[85]_0 [75]),
        .O(\dout_reg[76]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3__0
       (.I0(\dout_reg[85]_0 [74]),
        .O(\dout_reg[76]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4__0
       (.I0(\dout_reg[85]_0 [73]),
        .O(\dout_reg[76]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1__0
       (.I0(\dout_reg[85]_0 [80]),
        .O(\dout_reg[80]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2__0
       (.I0(\dout_reg[85]_0 [79]),
        .O(\dout_reg[80]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3__0
       (.I0(\dout_reg[85]_0 [78]),
        .O(\dout_reg[80]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4__0
       (.I0(\dout_reg[85]_0 [77]),
        .O(\dout_reg[80]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1__0
       (.I0(\dout_reg[85]_0 [84]),
        .O(\dout_reg[84]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2__0
       (.I0(\dout_reg[85]_0 [83]),
        .O(\dout_reg[84]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3__0
       (.I0(\dout_reg[85]_0 [82]),
        .O(\dout_reg[84]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4__0
       (.I0(\dout_reg[85]_0 [81]),
        .O(\dout_reg[84]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1__0
       (.I0(\dout_reg[85]_0 [85]),
        .O(\dout_reg[85]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1__0
       (.I0(\dout_reg[85]_0 [68]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2__0
       (.I0(\dout_reg[85]_0 [67]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3__0
       (.I0(\dout_reg[85]_0 [66]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_4__0
       (.I0(\dout_reg[85]_0 [65]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[0]_i_1__0 
       (.I0(\dout_reg[85]_0 [64]),
        .O(D));
  LUT6 #(
    .INIT(64'hBFAA3F003F003F00)) 
    tmp_valid_i_1__0
       (.I0(valid_length),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[85]_3 ),
        .I3(\dout_reg[85]_4 ),
        .I4(tmp_valid_reg),
        .I5(wrsp_ready),
        .O(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized1
   (\dout_reg[0]_0 ,
    ap_rst_n_0,
    p_12_in,
    p_8_in,
    E,
    full_n_reg,
    D,
    \raddr_reg[0] ,
    \mOutPtr_reg[0] ,
    empty_n_reg,
    \dout_reg[0]_1 ,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    wrsp_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output \dout_reg[0]_0 ;
  output ap_rst_n_0;
  output p_12_in;
  output p_8_in;
  output [0:0]E;
  output full_n_reg;
  output [2:0]D;
  output [0:0]\raddr_reg[0] ;
  output [3:0]\mOutPtr_reg[0] ;
  output empty_n_reg;
  input \dout_reg[0]_1 ;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input wrsp_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire [3:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__3_n_0 ;
  wire [0:0]\raddr_reg[0] ;
  wire valid_length;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[0]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_1),
        .I5(wrsp_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(dout_vld_reg),
        .I3(full_n_reg),
        .I4(wrsp_valid),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__4 
       (.I0(wrsp_valid),
        .I1(full_n_reg),
        .I2(dout_vld_reg),
        .I3(\dout_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__4 
       (.I0(dout_vld_reg_1),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_4__0 
       (.I0(dout_vld_reg),
        .I1(full_n_reg),
        .I2(wrsp_valid),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\dout_reg[0]_1 ),
        .O(p_12_in));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\dout_reg[0]_1 ),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__3 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5D5)) 
    \raddr[3]_i_1__3 
       (.I0(\raddr[3]_i_3__3_n_0 ),
        .I1(Q[0]),
        .I2(p_8_in),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E1E1E1)) 
    \raddr[3]_i_2__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(dout_vld_reg),
        .I4(p_12_in),
        .I5(Q[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__3 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(\raddr[3]_i_3__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized1_16
   (last_resp,
    empty_n_reg,
    ost_ctrl_valid,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    dout_vld_reg,
    dout_vld_reg_0,
    ursp_ready,
    wrsp_type,
    dout_vld_reg_1);
  output last_resp;
  output empty_n_reg;
  input ost_ctrl_valid;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input ursp_ready;
  input wrsp_type;
  input dout_vld_reg_1;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire pop;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__1 
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__13
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(ost_ctrl_valid),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized4
   (ap_rst_n_0,
    E,
    \bus_wide_gen.data_valid_reg ,
    empty_n_reg,
    WVALID_Dummy_reg,
    full_n_reg,
    ap_rst_n_1,
    ap_rst_n,
    full_n_reg_0,
    ost_ctrl_valid,
    \mOutPtr_reg[4] ,
    dout_vld_reg,
    \dout_reg[3]_0 ,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    AWREADY_Dummy_0,
    AWVALID_Dummy,
    \mOutPtr_reg[4]_0 ,
    ost_ctrl_ready,
    push,
    in,
    \dout_reg[3]_1 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]full_n_reg;
  output [0:0]ap_rst_n_1;
  input ap_rst_n;
  input full_n_reg_0;
  input ost_ctrl_valid;
  input \mOutPtr_reg[4] ;
  input dout_vld_reg;
  input \dout_reg[3]_0 ;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input AWREADY_Dummy_0;
  input AWVALID_Dummy;
  input \mOutPtr_reg[4]_0 ;
  input ost_ctrl_ready;
  input push;
  input [3:0]in;
  input [3:0]\dout_reg[3]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire \dout[3]_i_3__0_n_0 ;
  wire \dout[3]_i_4_n_0 ;
  wire \dout_reg[3]_0 ;
  wire [3:0]\dout_reg[3]_1 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire next_burst;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1__0 
       (.I0(next_burst),
        .I1(dout_vld_reg),
        .I2(\dout_reg[3]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00010000)) 
    \dout[3]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\dout[3]_i_3__0_n_0 ),
        .I3(\dout[3]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_valid_reg ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_3__0 
       (.I0(\dout_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\dout_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\dout[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[3]_i_4 
       (.I0(Q[2]),
        .I1(\dout_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(\dout_reg_n_0_[1] ),
        .O(\dout[3]_i_4_n_0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(\dout_reg[3]_0 ),
        .I1(dout_vld_reg),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\mOutPtr_reg[4] ),
        .I4(E),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT6 #(
    .INIT(64'h6A66AAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__9 
       (.I0(E),
        .I1(\mOutPtr_reg[4] ),
        .I2(AWREADY_Dummy_0),
        .I3(AWVALID_Dummy),
        .I4(\mOutPtr_reg[4]_0 ),
        .I5(ost_ctrl_ready),
        .O(full_n_reg));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_1 [0]),
        .A1(\dout_reg[3]_1 [1]),
        .A2(\dout_reg[3]_1 [2]),
        .A3(\dout_reg[3]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized5
   (\dout_reg[67]_0 ,
    \dout_reg[2]_0 ,
    AWVALID_Dummy,
    \dout_reg[67]_1 ,
    rs_req_ready,
    req_en__0,
    \dout_reg[67]_2 ,
    in,
    Q,
    ap_clk,
    SR);
  output [65:0]\dout_reg[67]_0 ;
  input \dout_reg[2]_0 ;
  input AWVALID_Dummy;
  input \dout_reg[67]_1 ;
  input rs_req_ready;
  input req_en__0;
  input \dout_reg[67]_2 ;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire [65:0]\dout_reg[67]_0 ;
  wire \dout_reg[67]_1 ;
  wire \dout_reg[67]_2 ;
  wire [65:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'hD500)) 
    \dout[67]_i_1 
       (.I0(\dout_reg[67]_1 ),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(\dout_reg[67]_2 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(AWVALID_Dummy),
        .O(push));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "threshold_accel_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_srl__parameterized6
   (req_en__0,
    Q,
    pop,
    flying_req_reg,
    E,
    D,
    m_axi_gmem2_WREADY_0,
    dout_vld_reg,
    fifo_valid,
    m_axi_gmem2_WREADY,
    flying_req_reg_0,
    \data_p2_reg[2] ,
    \last_cnt_reg[4] ,
    \dout_reg[0]_0 ,
    \last_cnt_reg[1] ,
    \last_cnt_reg[1]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    \dout_reg[36]_0 ,
    ap_clk,
    SR);
  output req_en__0;
  output [36:0]Q;
  output pop;
  output flying_req_reg;
  output [0:0]E;
  output [3:0]D;
  output m_axi_gmem2_WREADY_0;
  output [0:0]dout_vld_reg;
  input fifo_valid;
  input m_axi_gmem2_WREADY;
  input flying_req_reg_0;
  input \data_p2_reg[2] ;
  input [4:0]\last_cnt_reg[4] ;
  input \dout_reg[0]_0 ;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input [3:0]\dout_reg[36]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p2_reg[2] ;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[36]_0 ;
  wire [0:0]dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_0 ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire [4:0]\last_cnt_reg[4] ;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(dout_vld_reg));
  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[31]_i_1 
       (.I0(flying_req_reg),
        .I1(m_axi_gmem2_WREADY),
        .I2(fifo_valid),
        .I3(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(Q[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    flying_req_i_1
       (.I0(dout_vld_reg),
        .I1(flying_req_reg),
        .I2(m_axi_gmem2_WREADY),
        .I3(fifo_valid),
        .I4(Q[36]),
        .I5(flying_req_reg_0),
        .O(m_axi_gmem2_WREADY_0));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \last_cnt[1]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1] ),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(in[36]),
        .I4(\last_cnt_reg[4] [1]),
        .I5(\last_cnt_reg[4] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \last_cnt[2]_i_1 
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt[4]_i_4_n_0 ),
        .I2(\last_cnt_reg[4] [1]),
        .I3(\last_cnt_reg[4] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \last_cnt[3]_i_1 
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [0]),
        .I2(\last_cnt_reg[4] [1]),
        .I3(\last_cnt[4]_i_4_n_0 ),
        .I4(\last_cnt_reg[4] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1] ),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(in[36]),
        .O(E));
  LUT6 #(
    .INIT(64'hFF7FFEFF00800100)) 
    \last_cnt[4]_i_2 
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [0]),
        .I2(\last_cnt_reg[4] [1]),
        .I3(\last_cnt[4]_i_4_n_0 ),
        .I4(\last_cnt_reg[4] [3]),
        .I5(\last_cnt_reg[4] [4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8000)) 
    \last_cnt[4]_i_3 
       (.I0(Q[36]),
        .I1(fifo_valid),
        .I2(m_axi_gmem2_WREADY),
        .I3(flying_req_reg),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \last_cnt[4]_i_4 
       (.I0(in[36]),
        .I1(\last_cnt_reg[1]_0 ),
        .I2(\last_cnt_reg[1] ),
        .I3(p_8_in),
        .O(\last_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    m_axi_gmem2_WVALID_INST_0_i_1
       (.I0(flying_req_reg_0),
        .I1(\last_cnt_reg[4] [0]),
        .I2(\last_cnt_reg[4] [4]),
        .I3(\last_cnt_reg[4] [3]),
        .I4(\last_cnt_reg[4] [2]),
        .I5(\last_cnt_reg[4] [1]),
        .O(flying_req_reg));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(\last_cnt_reg[1] ),
        .I1(\last_cnt_reg[1]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[36]_0 [0]),
        .A1(\dout_reg[36]_0 [1]),
        .A2(\dout_reg[36]_0 [2]),
        .A3(\dout_reg[36]_0 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h80FF00FF80FF0000)) 
    \state[0]_i_2 
       (.I0(Q[36]),
        .I1(fifo_valid),
        .I2(m_axi_gmem2_WREADY),
        .I3(flying_req_reg_0),
        .I4(\data_p2_reg[2] ),
        .I5(\last_cnt_reg[4] [0]),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_store
   (wrsp_type,
    WSTRB_Dummy,
    \bus_wide_gen.offset_full_n ,
    full_n_reg,
    wdata_valid,
    gmem2_WREADY,
    gmem2_BVALID,
    ursp_ready,
    tmp_valid,
    WVALID_Dummy,
    dout_vld_reg,
    \bus_wide_gen.last_pad__0 ,
    E,
    empty_n_reg,
    p_4_in,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[30]_0 ,
    WDATA_Dummy,
    ap_clk,
    SR,
    \bus_wide_gen.first_pad ,
    dout_vld_reg_0,
    ap_rst_n,
    AWREADY_Dummy,
    full_n_reg_0,
    full_n_reg_1,
    \bus_wide_gen.ready_for_data__0 ,
    burst_valid,
    WREADY_Dummy,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ,
    mOutPtr18_out,
    Q,
    full_n_reg_2,
    \mOutPtr_reg[0] ,
    last_resp,
    dout_vld_reg_1,
    need_wrsp,
    push,
    in,
    \mOutPtr_reg[1] ,
    we,
    mem_reg);
  output wrsp_type;
  output [3:0]WSTRB_Dummy;
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output wdata_valid;
  output gmem2_WREADY;
  output gmem2_BVALID;
  output ursp_ready;
  output tmp_valid;
  output WVALID_Dummy;
  output dout_vld_reg;
  output \bus_wide_gen.last_pad__0 ;
  output [0:0]E;
  output empty_n_reg;
  output p_4_in;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [22:0]\tmp_len_reg[30]_0 ;
  output [31:0]WDATA_Dummy;
  input ap_clk;
  input [0:0]SR;
  input \bus_wide_gen.first_pad ;
  input dout_vld_reg_0;
  input ap_rst_n;
  input AWREADY_Dummy;
  input full_n_reg_0;
  input full_n_reg_1;
  input \bus_wide_gen.ready_for_data__0 ;
  input burst_valid;
  input WREADY_Dummy;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ;
  input mOutPtr18_out;
  input [1:0]Q;
  input full_n_reg_2;
  input [1:0]\mOutPtr_reg[0] ;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;
  input push;
  input [85:0]in;
  input \mOutPtr_reg[1] ;
  input we;
  input [7:0]mem_reg;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_6;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.data_buf028_out ;
  wire \bus_wide_gen.data_buf036_out ;
  wire \bus_wide_gen.data_buf044_out ;
  wire \bus_wide_gen.data_buf051_out ;
  wire \bus_wide_gen.data_gen[0].data_buf[7]_i_5_n_0 ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad17_in ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.last_beat0 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_0 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_1 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_2 ;
  wire \bus_wide_gen.last_beat0_carry__0_n_3 ;
  wire \bus_wide_gen.last_beat0_carry__1_n_3 ;
  wire \bus_wide_gen.last_beat0_carry_n_0 ;
  wire \bus_wide_gen.last_beat0_carry_n_1 ;
  wire \bus_wide_gen.last_beat0_carry_n_2 ;
  wire \bus_wide_gen.last_beat0_carry_n_3 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt[0]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_2 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_3 ;
  wire \bus_wide_gen.wreq_offset_n_4 ;
  wire \bus_wide_gen.wreq_offset_n_5 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [85:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]mem_reg;
  wire \mem_reg[14][0]_srl15_i_3__0_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4__0_n_0 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_0_in35_in;
  wire p_0_in43_in;
  wire p_4_in;
  wire p_54_in;
  wire push;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [30:0]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire [22:0]\tmp_len_reg[30]_0 ;
  wire tmp_valid;
  wire tmp_wstrb;
  wire ursp_ready;
  wire valid_length;
  wire wdata_valid;
  wire we;
  wire [21:0]wreq_len;
  wire wreq_valid;
  wire wrsp_read__0;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_tmp_len0_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__4_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized1 buff_wdata
       (.E(\bus_wide_gen.data_buf028_out ),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[3].strb_buf_reg[3] (\bus_wide_gen.wreq_offset_n_2 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_pad_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout({tmp_wstrb,buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13}),
        .dout_vld_reg_0(wdata_valid),
        .dout_vld_reg_1(dout_vld_reg),
        .dout_vld_reg_2(\bus_wide_gen.first_pad17_in ),
        .full_n_reg_0(full_n_reg_0),
        .gmem2_WREADY(gmem2_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .we(we));
  LUT5 #(
    .INIT(32'h00010000)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [4]),
        .I2(\bus_wide_gen.len_cnt_reg [5]),
        .I3(\bus_wide_gen.len_cnt_reg [6]),
        .I4(\bus_wide_gen.wreq_offset_n_11 ),
        .O(\bus_wide_gen.data_gen[0].data_buf[7]_i_5_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[0]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[1]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[4]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[5]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[6]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(buff_wdata_n_6),
        .Q(WDATA_Dummy[7]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[0]),
        .R(\bus_wide_gen.wreq_offset_n_4 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[10]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[11]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[12]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[13]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[14]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_6),
        .Q(WDATA_Dummy[15]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[8]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[9]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf044_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[1]),
        .R(\bus_wide_gen.wreq_offset_n_5 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[16]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[17]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[18]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[19]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[20]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[21]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[22]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(buff_wdata_n_6),
        .Q(WDATA_Dummy[23]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf036_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[2]),
        .R(\bus_wide_gen.wreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_13),
        .Q(WDATA_Dummy[24]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_12),
        .Q(WDATA_Dummy[25]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_11),
        .Q(WDATA_Dummy[26]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_10),
        .Q(WDATA_Dummy[27]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_9),
        .Q(WDATA_Dummy[28]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_8),
        .Q(WDATA_Dummy[29]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_7),
        .Q(WDATA_Dummy[30]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(buff_wdata_n_6),
        .Q(WDATA_Dummy[31]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf028_out ),
        .D(tmp_wstrb),
        .Q(WSTRB_Dummy[3]),
        .R(\bus_wide_gen.wreq_offset_n_12 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(\bus_wide_gen.first_pad ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  CARRY4 \bus_wide_gen.last_beat0_carry 
       (.CI(1'b0),
        .CO({\bus_wide_gen.last_beat0_carry_n_0 ,\bus_wide_gen.last_beat0_carry_n_1 ,\bus_wide_gen.last_beat0_carry_n_2 ,\bus_wide_gen.last_beat0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 }));
  CARRY4 \bus_wide_gen.last_beat0_carry__0 
       (.CI(\bus_wide_gen.last_beat0_carry_n_0 ),
        .CO({\bus_wide_gen.last_beat0_carry__0_n_0 ,\bus_wide_gen.last_beat0_carry__0_n_1 ,\bus_wide_gen.last_beat0_carry__0_n_2 ,\bus_wide_gen.last_beat0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__0_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 }));
  CARRY4 \bus_wide_gen.last_beat0_carry__1 
       (.CI(\bus_wide_gen.last_beat0_carry__0_n_0 ),
        .CO({\NLW_bus_wide_gen.last_beat0_carry__1_CO_UNCONNECTED [3:2],\bus_wide_gen.last_beat0 ,\bus_wide_gen.last_beat0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.last_beat0_carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(\bus_wide_gen.len_cnt[0]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_1 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_2 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 }),
        .S({\bus_wide_gen.len_cnt_reg [3:1],\bus_wide_gen.len_cnt[0]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [10]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [11]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [12]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[12]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [15:12]));
  FDRE \bus_wide_gen.len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [13]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [14]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [15]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [16]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [19:16]));
  FDRE \bus_wide_gen.len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [17]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [18]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [19]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [20]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[20]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [23:20]));
  FDRE \bus_wide_gen.len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [21]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [22]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [23]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [24]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[20]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[24]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [27:24]));
  FDRE \bus_wide_gen.len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [25]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [26]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [27]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [28]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.len_cnt_reg[28]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_reg [29:28]}));
  FDRE \bus_wide_gen.len_cnt_reg[29] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [29]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[0]_i_3_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[4]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [7:4]));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_reg [8]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_reg[8]_i_1_n_0 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_1 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 }),
        .S(\bus_wide_gen.len_cnt_reg [11:8]));
  FDRE \bus_wide_gen.len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(p_54_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_reg [9]),
        .R(\bus_wide_gen.wreq_offset_n_28 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(p_0_in43_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad17_in ),
        .D(p_0_in35_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(\bus_wide_gen.last_beat0 ),
        .D({p_0_in35_in,p_0_in43_in,\bus_wide_gen.wreq_offset_n_26 }),
        .E(\bus_wide_gen.data_buf051_out ),
        .Q({\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[1] }),
        .S({\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 }),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (wdata_valid),
        .\bus_wide_gen.data_gen[2].data_buf_reg[16] (\bus_wide_gen.data_gen[0].data_buf[7]_i_5_n_0 ),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.data_gen[2].strb_buf_reg[2]_0 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_0 (WVALID_Dummy),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.data_buf036_out ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.data_buf044_out ),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg_10_sp_1 (\bus_wide_gen.wreq_offset_n_11 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[1] ({\mem_reg[14][0]_srl15_i_3__0_n_0 ,\mem_reg[14][0]_srl15_i_4__0_n_0 }),
        .\dout_reg[22] ({\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 }),
        .\dout_reg[29] ({\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 }),
        .\dout_reg[29]_0 (\tmp_len_reg[30]_0 ),
        .\dout_reg[30] (\bus_wide_gen.wreq_offset_n_12 ),
        .\dout_reg[31] (\bus_wide_gen.last_pad__0 ),
        .\dout_reg[32] (\bus_wide_gen.wreq_offset_n_2 ),
        .\dout_reg[32]_0 (\bus_wide_gen.wreq_offset_n_4 ),
        .\dout_reg[33] (\bus_wide_gen.wreq_offset_n_3 ),
        .\dout_reg[33]_0 (\tmp_addr_reg[63]_0 [1:0]),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_5 ),
        .dout_vld_reg_1(\bus_wide_gen.wreq_offset_n_27 ),
        .dout_vld_reg_2(\bus_wide_gen.wreq_offset_n_28 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid),
        .p_54_in(p_54_in),
        .tmp_valid_reg(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized0 fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0[0]),
        .Q(Q[0]),
        .S({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[72] ({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .\dout_reg[76] ({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}),
        .\dout_reg[80] ({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}),
        .\dout_reg[84] ({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109}),
        .\dout_reg[85] ({wreq_len,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88}),
        .\dout_reg[85]_0 (fifo_wreq_n_110),
        .\dout_reg[85]_1 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[85]_2 (tmp_valid),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_2),
        .in(in),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .next_wreq(next_wreq),
        .push(push),
        .s_ready_t_reg(fifo_wreq_n_111),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized2 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .next_wreq(next_wreq),
        .\tmp_addr_reg[63] (tmp_valid),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_read__0(wrsp_read__0),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\tmp_len_reg[30]_0 [1]),
        .I1(\tmp_addr_reg[63]_0 [1]),
        .O(\mem_reg[14][0]_srl15_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_4__0 
       (.I0(\tmp_len_reg[30]_0 [0]),
        .I1(\tmp_addr_reg[63]_0 [0]),
        .O(\mem_reg[14][0]_srl15_i_4__0_n_0 ));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(wreq_len[0]),
        .DI(wreq_len[4:1]),
        .O(tmp_len0[4:1]),
        .S({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}));
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[8:5]),
        .O(tmp_len0[8:5]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}));
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[12:9]),
        .O(tmp_len0[12:9]),
        .S({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}));
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[16:13]),
        .O(tmp_len0[16:13]),
        .S({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}));
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[20:17]),
        .O(tmp_len0[20:17]),
        .S({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109}));
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({NLW_tmp_len0_carry__4_CO_UNCONNECTED[3:1],tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,wreq_len[21]}),
        .O({NLW_tmp_len0_carry__4_O_UNCONNECTED[3:2],tmp_len0[30],tmp_len0[21]}),
        .S({1'b0,1'b0,1'b1,fifo_wreq_n_110}));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[0]),
        .Q(\tmp_len_reg[30]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[30]_0 [10]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[30]_0 [11]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[30]_0 [12]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[30]_0 [13]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[30]_0 [14]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[30]_0 [15]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[30]_0 [16]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[30]_0 [17]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[30]_0 [18]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[30]_0 [19]),
        .R(SR));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[1]),
        .Q(\tmp_len_reg[30]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[30]_0 [20]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[30]_0 [21]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[30]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[30]_0 [22]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[30]_0 [3]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[30]_0 [4]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[30]_0 [5]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[30]_0 [6]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[30]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[30]_0 [8]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[30]_0 [9]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_111),
        .Q(tmp_valid),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized3 user_resp
       (.Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(\mOutPtr_reg[0] ),
        .full_n_reg_0(ursp_ready),
        .full_n_reg_1(full_n_reg_1),
        .gmem2_BVALID(gmem2_BVALID),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_4_in(p_4_in),
        .wrsp_read__0(wrsp_read__0),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_throttle
   (AWREADY_Dummy_0,
    full_n_reg,
    \bus_wide_gen.data_valid_reg ,
    Q,
    m_axi_gmem2_WVALID,
    full_n_reg_0,
    ap_rst_n_0,
    full_n_reg_1,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67] ,
    SR,
    ap_clk,
    ap_rst_n,
    \last_cnt_reg[1]_0 ,
    WVALID_Dummy,
    WVALID_Dummy_reg,
    wdata_valid,
    m_axi_gmem2_WREADY,
    \dout_reg[36] ,
    AWVALID_Dummy,
    m_axi_gmem2_AWREADY,
    in,
    \dout_reg[35] );
  output AWREADY_Dummy_0;
  output full_n_reg;
  output \bus_wide_gen.data_valid_reg ;
  output [36:0]Q;
  output m_axi_gmem2_WVALID;
  output full_n_reg_0;
  output ap_rst_n_0;
  output full_n_reg_1;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \last_cnt_reg[1]_0 ;
  input WVALID_Dummy;
  input WVALID_Dummy_reg;
  input wdata_valid;
  input m_axi_gmem2_WREADY;
  input \dout_reg[36] ;
  input AWVALID_Dummy;
  input m_axi_gmem2_AWREADY;
  input [65:0]in;
  input [35:0]\dout_reg[35] ;

  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [36:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_valid_reg ;
  wire data_fifo_n_41;
  wire data_fifo_n_42;
  wire data_fifo_n_43;
  wire data_fifo_n_44;
  wire data_fifo_n_45;
  wire data_fifo_n_46;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\dout_reg[35] ;
  wire \dout_reg[36] ;
  wire flying_req0;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [65:0]in;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[1]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_2;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_7;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_1;
  wire rs_req_ready;
  wire wdata_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized8 data_fifo
       (.D({data_fifo_n_42,data_fifo_n_43,data_fifo_n_44,data_fifo_n_45}),
        .E(data_fifo_n_41),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\data_p2_reg[2] (rs_req_n_1),
        .dout_vld_reg_0(flying_req0),
        .flying_req_reg(flying_req_reg_n_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .in({\dout_reg[36] ,\dout_reg[35] }),
        .\last_cnt_reg[1] (\last_cnt_reg[1]_0 ),
        .\last_cnt_reg[4] ({last_cnt_reg,last_cnt_reg__0}),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(data_fifo_n_46),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .wdata_valid(wdata_valid));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_46),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(data_fifo_n_45),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(data_fifo_n_44),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(data_fifo_n_43),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_41),
        .D(data_fifo_n_42),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized7 req_fifo
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_2,req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67}),
        .E(flying_req0),
        .Q(last_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[4] (rs_req_n_1),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_write
   (SR,
    last_resp,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \dout_reg[36] ,
    m_axi_gmem2_WVALID,
    \bus_wide_gen.first_pad ,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    wdata_valid,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    p_4_in,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BVALID,
    ursp_ready,
    wrsp_type,
    \data_p2_reg[63] ,
    \data_p2_reg[89] ,
    \bus_wide_gen.last_pad__0 ,
    m_axi_gmem2_AWREADY,
    E,
    WDATA_Dummy,
    WSTRB_Dummy);
  output [0:0]SR;
  output last_resp;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output \bus_wide_gen.data_valid_reg ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [36:0]\dout_reg[36] ;
  output m_axi_gmem2_WVALID;
  output \bus_wide_gen.first_pad ;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input wdata_valid;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input p_4_in;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_BVALID;
  input ursp_ready;
  input wrsp_type;
  input [63:0]\data_p2_reg[63] ;
  input [22:0]\data_p2_reg[89] ;
  input \bus_wide_gen.last_pad__0 ;
  input m_axi_gmem2_AWREADY;
  input [0:0]E;
  input [31:0]WDATA_Dummy;
  input [3:0]WSTRB_Dummy;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]WDATA_Dummy;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [22:0]\data_p2_reg[89] ;
  wire [36:0]\dout_reg[36] ;
  wire fifo_burst_n_1;
  wire fifo_burst_n_3;
  wire fifo_burst_n_7;
  wire fifo_burst_n_8;
  wire last_resp;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [7:0]p_0_in;
  wire p_12_in;
  wire p_3_in;
  wire p_4_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire [3:0]strb_buf;
  wire tmp_valid;
  wire ursp_ready;
  wire wdata_valid;
  wire wreq_burst_conv_n_70;
  wire wreq_burst_conv_n_72;
  wire wreq_throttle_n_41;
  wire wreq_throttle_n_42;
  wire wreq_throttle_n_43;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_7),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttle_n_41),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(wreq_throttle_n_42));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WDATA_Dummy[9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(wreq_throttle_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized6 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(p_3_in),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_8),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad__0 (\bus_wide_gen.last_pad__0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg_0(burst_valid),
        .empty_n_reg_0(fifo_burst_n_3),
        .full_n_reg_0(fifo_burst_n_1),
        .in(ost_ctrl_len),
        .\mOutPtr_reg[4]_0 (wreq_burst_conv_n_70),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push),
        .\raddr_reg[0]_0 (wreq_burst_conv_n_72));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_fifo__parameterized2_15 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_4_in(p_4_in),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[3]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .I2(len_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[3]),
        .I5(len_cnt_reg[5]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_8));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(p_0_in[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .p_4_in(p_4_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WSTRB_Dummy[0]),
        .Q(strb_buf[0]),
        .R(wreq_throttle_n_42));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WSTRB_Dummy[1]),
        .Q(strb_buf[1]),
        .R(wreq_throttle_n_42));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WSTRB_Dummy[2]),
        .Q(strb_buf[2]),
        .R(wreq_throttle_n_42));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_43),
        .D(WSTRB_Dummy[3]),
        .Q(strb_buf[3]),
        .R(wreq_throttle_n_42));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({\data_p2_reg[89] ,\data_p2_reg[63] }),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_70),
        .empty_n_reg(wreq_burst_conv_n_72),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .pop(pop),
        .push(push),
        .\raddr_reg[0] (fifo_burst_n_1),
        .\raddr_reg[0]_0 (fifo_burst_n_3),
        .s_ready_t_reg(AWREADY_Dummy),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len),
        .tmp_valid(tmp_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_gmem2_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .AWVALID_Dummy(AWVALID_Dummy),
        .Q(\dout_reg[36] ),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(burst_valid),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(wreq_throttle_n_42),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[35] ({strb_buf,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\dout_reg[36] (WLAST_Dummy_reg_n_0),
        .full_n_reg(WREADY_Dummy),
        .full_n_reg_0(wreq_throttle_n_41),
        .full_n_reg_1(wreq_throttle_n_43),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .wdata_valid(wdata_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_last_blk_pxl_width
   (ap_done_reg,
    \return_r_preg_reg[3]_0 ,
    ap_clk,
    \return_r_preg_reg[3]_1 ,
    AxiStream2Mat_U0_ap_start,
    ap_rst_n,
    last_blk_pxl_width_U0_ap_continue,
    \SRL_SIG_reg[0][3] ,
    ap_rst_n_inv);
  output ap_done_reg;
  output \return_r_preg_reg[3]_0 ;
  input ap_clk;
  input \return_r_preg_reg[3]_1 ;
  input AxiStream2Mat_U0_ap_start;
  input ap_rst_n;
  input last_blk_pxl_width_U0_ap_continue;
  input \SRL_SIG_reg[0][3] ;
  input ap_rst_n_inv;

  wire AxiStream2Mat_U0_ap_start;
  wire \SRL_SIG_reg[0][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire last_blk_pxl_width_U0_ap_continue;
  wire [3:3]return_r_preg;
  wire \return_r_preg[3]_i_1_n_0 ;
  wire \return_r_preg_reg[3]_0 ;
  wire \return_r_preg_reg[3]_1 ;

  LUT6 #(
    .INIT(64'hBBBBFFFF88880C00)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(return_r_preg),
        .I1(last_blk_pxl_width_U0_ap_continue),
        .I2(\return_r_preg_reg[3]_1 ),
        .I3(AxiStream2Mat_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[0][3] ),
        .O(\return_r_preg_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0000F400)) 
    ap_done_reg_i_1__0
       (.I0(\return_r_preg_reg[3]_1 ),
        .I1(AxiStream2Mat_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(last_blk_pxl_width_U0_ap_continue),
        .O(ap_done_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF04)) 
    \return_r_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(AxiStream2Mat_U0_ap_start),
        .I2(\return_r_preg_reg[3]_1 ),
        .I3(return_r_preg),
        .O(\return_r_preg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\return_r_preg[3]_i_1_n_0 ),
        .Q(return_r_preg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_last_blk_pxl_width_1
   (ap_done_reg,
    \ap_CS_fsm_reg[2] ,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_done_reg_reg_0,
    \return_r_preg_reg[3]_0 ,
    ap_done_reg_reg_1,
    ap_clk,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_rst_n,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1,
    Q,
    ap_sync_reg_addrbound_U0_ap_ready,
    grp_Mat2Axi_fu_62_ap_start_reg_reg,
    dout_c_full_n,
    \return_r_preg_reg[3]_1 ,
    ap_sync_reg_Mat2AxiStream_U0_ap_ready,
    ap_sync_entry_proc_U0_ap_ready,
    grp_Mat2Axi_fu_62_ap_start_reg_reg_0,
    last_blk_pxl_width_1_U0_ap_continue,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][3]_0 ,
    ap_rst_n_inv);
  output ap_done_reg;
  output \ap_CS_fsm_reg[2] ;
  output ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output ap_done_reg_reg_0;
  output \return_r_preg_reg[3]_0 ;
  input ap_done_reg_reg_1;
  input ap_clk;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_rst_n;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0;
  input ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1;
  input [0:0]Q;
  input ap_sync_reg_addrbound_U0_ap_ready;
  input grp_Mat2Axi_fu_62_ap_start_reg_reg;
  input dout_c_full_n;
  input \return_r_preg_reg[3]_1 ;
  input ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  input ap_sync_entry_proc_U0_ap_ready;
  input [1:0]grp_Mat2Axi_fu_62_ap_start_reg_reg_0;
  input last_blk_pxl_width_1_U0_ap_continue;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][3]_0 ;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_sync_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2_n_0;
  wire ap_sync_reg_addrbound_U0_ap_ready;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire grp_Mat2Axi_fu_62_ap_start_reg_reg;
  wire [1:0]grp_Mat2Axi_fu_62_ap_start_reg_reg_0;
  wire last_blk_pxl_width_1_U0_ap_continue;
  wire [3:3]return_r_preg;
  wire \return_r_preg[3]_i_1_n_0 ;
  wire \return_r_preg_reg[3]_0 ;
  wire \return_r_preg_reg[3]_1 ;

  LUT6 #(
    .INIT(64'hBFBFBFBF8080808C)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(return_r_preg),
        .I1(last_blk_pxl_width_1_U0_ap_continue),
        .I2(ap_done_reg),
        .I3(\return_r_preg_reg[3]_1 ),
        .I4(\SRL_SIG_reg[0][3] ),
        .I5(\SRL_SIG_reg[0][3]_0 ),
        .O(\return_r_preg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FAFAF2F0)) 
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_1
       (.I0(ap_sync_entry_proc_U0_ap_ready),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg),
        .I4(\return_r_preg_reg[3]_1 ),
        .I5(ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2_n_0),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(grp_Mat2Axi_fu_62_ap_start_reg),
        .I2(ap_rst_n),
        .O(ap_sync_reg_Mat2AxiStream_U0_ap_ready_i_2_n_0));
  LUT6 #(
    .INIT(64'hAA00AA002000AA00)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(\return_r_preg_reg[3]_1 ),
        .I2(ap_done_reg),
        .I3(ap_sync_entry_proc_U0_ap_ready),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .I5(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_1
       (.I0(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1),
        .O(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg));
  LUT6 #(
    .INIT(64'hA8A8A800A800A800)) 
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_2
       (.I0(ap_sync_Mat2AxiStream_U0_ap_ready),
        .I1(Q),
        .I2(ap_sync_reg_addrbound_U0_ap_ready),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg_reg),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .I5(dout_c_full_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hFAFEF0F0)) 
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_i_3
       (.I0(\return_r_preg_reg[3]_1 ),
        .I1(grp_Mat2Axi_fu_62_ap_start_reg),
        .I2(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_sync_entry_proc_U0_ap_ready),
        .O(ap_sync_Mat2AxiStream_U0_ap_ready));
  LUT6 #(
    .INIT(64'h88888888008A8888)) 
    ap_sync_reg_last_blk_pxl_width_1_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(\return_r_preg_reg[3]_1 ),
        .I2(ap_done_reg),
        .I3(ap_sync_entry_proc_U0_ap_ready),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .I5(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Mat2Axi_fu_62_ap_start_reg_i_1
       (.I0(grp_Mat2Axi_fu_62_ap_start_reg_reg_0[1]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0),
        .I3(grp_Mat2Axi_fu_62_ap_start_reg_reg_0[0]),
        .I4(grp_Mat2Axi_fu_62_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \return_r_preg[3]_i_1 
       (.I0(\return_r_preg_reg[3]_1 ),
        .I1(grp_Mat2Axi_fu_62_ap_start_reg),
        .I2(ap_sync_reg_Mat2AxiStream_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(return_r_preg),
        .O(\return_r_preg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\return_r_preg[3]_i_1_n_0 ),
        .Q(return_r_preg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_16ns_16ns_32_3_1
   (P,
    E,
    D,
    ap_clk,
    p_read,
    in,
    buff0_reg_0,
    grp_Mat2Axi_fu_62_ap_start_reg,
    ap_sync_reg_addrbound_U0_ap_ready,
    Q,
    buff0_reg_1,
    out_mat_rows_channel_empty_n,
    out_mat_cols_channel_empty_n,
    img_out_c_empty_n,
    p_channel_preg);
  output [21:0]P;
  output [0:0]E;
  output [21:0]D;
  input ap_clk;
  input [15:0]p_read;
  input [15:0]in;
  input buff0_reg_0;
  input grp_Mat2Axi_fu_62_ap_start_reg;
  input ap_sync_reg_addrbound_U0_ap_ready;
  input [1:0]Q;
  input [0:0]buff0_reg_1;
  input out_mat_rows_channel_empty_n;
  input out_mat_cols_channel_empty_n;
  input img_out_c_empty_n;
  input [21:0]p_channel_preg;

  wire [21:0]D;
  wire [0:0]E;
  wire [21:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_sync_reg_addrbound_U0_ap_ready;
  wire buff0_reg_0;
  wire [0:0]buff0_reg_1;
  wire buff0_reg_i_1_n_0;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire img_out_c_empty_n;
  wire [15:0]in;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_rows_channel_empty_n;
  wire [21:0]p_channel_preg;
  wire [15:0]p_read;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_buff0_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(P[0]),
        .I1(Q[1]),
        .I2(p_channel_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(P[10]),
        .I1(Q[1]),
        .I2(p_channel_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(P[11]),
        .I1(Q[1]),
        .I2(p_channel_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(P[12]),
        .I1(Q[1]),
        .I2(p_channel_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(P[13]),
        .I1(Q[1]),
        .I2(p_channel_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(P[14]),
        .I1(Q[1]),
        .I2(p_channel_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(P[15]),
        .I1(Q[1]),
        .I2(p_channel_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(P[16]),
        .I1(Q[1]),
        .I2(p_channel_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(P[17]),
        .I1(Q[1]),
        .I2(p_channel_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(P[18]),
        .I1(Q[1]),
        .I2(p_channel_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(P[19]),
        .I1(Q[1]),
        .I2(p_channel_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(P[1]),
        .I1(Q[1]),
        .I2(p_channel_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(P[20]),
        .I1(Q[1]),
        .I2(p_channel_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_2__0 
       (.I0(P[21]),
        .I1(Q[1]),
        .I2(p_channel_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(P[2]),
        .I1(Q[1]),
        .I2(p_channel_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(P[3]),
        .I1(Q[1]),
        .I2(p_channel_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(P[4]),
        .I1(Q[1]),
        .I2(p_channel_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(P[5]),
        .I1(Q[1]),
        .I2(p_channel_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(P[6]),
        .I1(Q[1]),
        .I2(p_channel_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(P[7]),
        .I1(Q[1]),
        .I2(p_channel_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(P[8]),
        .I1(Q[1]),
        .I2(p_channel_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(P[9]),
        .I1(Q[1]),
        .I2(p_channel_preg[9]),
        .O(D[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,p_read}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff0_reg_i_1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(buff0_reg_i_1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(buff0_reg_i_1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff0_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h04FF)) 
    buff0_reg_i_1
       (.I0(buff0_reg_0),
        .I1(grp_Mat2Axi_fu_62_ap_start_reg),
        .I2(ap_sync_reg_addrbound_U0_ap_ready),
        .I3(Q[0]),
        .O(buff0_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \trunc_ln1557_reg_87[15]_i_1 
       (.I0(buff0_reg_1),
        .I1(out_mat_rows_channel_empty_n),
        .I2(out_mat_cols_channel_empty_n),
        .I3(img_out_c_empty_n),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_2_1
   (E,
    D,
    ap_clk,
    out,
    buff0_reg_0,
    cols_c_empty_n_1,
    rows_c_empty_n_0,
    Q,
    ap_done_reg,
    AxiStream2MatStream_2_U0_ap_start);
  output [0:0]E;
  output [31:0]D;
  input ap_clk;
  input [31:0]out;
  input [31:0]buff0_reg_0;
  input cols_c_empty_n_1;
  input rows_c_empty_n_0;
  input [0:0]Q;
  input ap_done_reg;
  input AxiStream2MatStream_2_U0_ap_start;

  wire AxiStream2MatStream_2_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire \bound_reg_122[19]_i_2_n_0 ;
  wire \bound_reg_122[19]_i_3_n_0 ;
  wire \bound_reg_122[19]_i_4_n_0 ;
  wire \bound_reg_122[23]_i_2_n_0 ;
  wire \bound_reg_122[23]_i_3_n_0 ;
  wire \bound_reg_122[23]_i_4_n_0 ;
  wire \bound_reg_122[23]_i_5_n_0 ;
  wire \bound_reg_122[27]_i_2_n_0 ;
  wire \bound_reg_122[27]_i_3_n_0 ;
  wire \bound_reg_122[27]_i_4_n_0 ;
  wire \bound_reg_122[27]_i_5_n_0 ;
  wire \bound_reg_122[31]_i_2_n_0 ;
  wire \bound_reg_122[31]_i_3_n_0 ;
  wire \bound_reg_122[31]_i_4_n_0 ;
  wire \bound_reg_122[31]_i_5_n_0 ;
  wire \bound_reg_122_reg[19]_i_1_n_0 ;
  wire \bound_reg_122_reg[19]_i_1_n_1 ;
  wire \bound_reg_122_reg[19]_i_1_n_2 ;
  wire \bound_reg_122_reg[19]_i_1_n_3 ;
  wire \bound_reg_122_reg[23]_i_1_n_0 ;
  wire \bound_reg_122_reg[23]_i_1_n_1 ;
  wire \bound_reg_122_reg[23]_i_1_n_2 ;
  wire \bound_reg_122_reg[23]_i_1_n_3 ;
  wire \bound_reg_122_reg[27]_i_1_n_0 ;
  wire \bound_reg_122_reg[27]_i_1_n_1 ;
  wire \bound_reg_122_reg[27]_i_1_n_2 ;
  wire \bound_reg_122_reg[27]_i_1_n_3 ;
  wire \bound_reg_122_reg[31]_i_1_n_1 ;
  wire \bound_reg_122_reg[31]_i_1_n_2 ;
  wire \bound_reg_122_reg[31]_i_1_n_3 ;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire cols_c_empty_n_1;
  wire [31:0]out;
  wire rows_c_empty_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_bound_reg_122_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\bound_reg_122[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\bound_reg_122[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\bound_reg_122[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\bound_reg_122[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\bound_reg_122[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\bound_reg_122[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\bound_reg_122[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\bound_reg_122[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\bound_reg_122[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\bound_reg_122[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\bound_reg_122[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\bound_reg_122[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\bound_reg_122[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\bound_reg_122[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_122[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\bound_reg_122[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_122_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\bound_reg_122_reg[19]_i_1_n_0 ,\bound_reg_122_reg[19]_i_1_n_1 ,\bound_reg_122_reg[19]_i_1_n_2 ,\bound_reg_122_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\bound_reg_122[19]_i_2_n_0 ,\bound_reg_122[19]_i_3_n_0 ,\bound_reg_122[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_122_reg[23]_i_1 
       (.CI(\bound_reg_122_reg[19]_i_1_n_0 ),
        .CO({\bound_reg_122_reg[23]_i_1_n_0 ,\bound_reg_122_reg[23]_i_1_n_1 ,\bound_reg_122_reg[23]_i_1_n_2 ,\bound_reg_122_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\bound_reg_122[23]_i_2_n_0 ,\bound_reg_122[23]_i_3_n_0 ,\bound_reg_122[23]_i_4_n_0 ,\bound_reg_122[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_122_reg[27]_i_1 
       (.CI(\bound_reg_122_reg[23]_i_1_n_0 ),
        .CO({\bound_reg_122_reg[27]_i_1_n_0 ,\bound_reg_122_reg[27]_i_1_n_1 ,\bound_reg_122_reg[27]_i_1_n_2 ,\bound_reg_122_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\bound_reg_122[27]_i_2_n_0 ,\bound_reg_122[27]_i_3_n_0 ,\bound_reg_122[27]_i_4_n_0 ,\bound_reg_122[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_122_reg[31]_i_1 
       (.CI(\bound_reg_122_reg[27]_i_1_n_0 ),
        .CO({\NLW_bound_reg_122_reg[31]_i_1_CO_UNCONNECTED [3],\bound_reg_122_reg[31]_i_1_n_1 ,\bound_reg_122_reg[31]_i_1_n_2 ,\bound_reg_122_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\bound_reg_122[31]_i_2_n_0 ,\bound_reg_122[31]_i_3_n_0 ,\bound_reg_122[31]_i_4_n_0 ,\bound_reg_122[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \cols_bound_per_npc_read_reg_98[31]_i_1 
       (.I0(cols_c_empty_n_1),
        .I1(rows_c_empty_n_0),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(AxiStream2MatStream_2_U0_ap_start),
        .O(E));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[31],out[31],out[31],out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_AxiStream2Mat_U0
   (AxiStream2Mat_U0_ap_start,
    start_for_AxiStream2Mat_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    grp_Axi2Mat_fu_84_ap_start_reg,
    start_once_reg,
    \mOutPtr_reg[1]_0 );
  output AxiStream2Mat_U0_ap_start;
  output start_for_AxiStream2Mat_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_Axi2Mat_fu_84_ap_start_reg;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;

  wire [1:0]A;
  wire AxiStream2Mat_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__5_n_0;
  wire empty_n_i_2__11_n_0;
  wire full_n_i_1__20_n_0;
  wire grp_Axi2Mat_fu_84_ap_start_reg;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_AxiStream2Mat_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hEFFFEFEF000F0000)) 
    empty_n_i_1__5
       (.I0(A[0]),
        .I1(A[1]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(start_once_reg),
        .I4(empty_n_i_2__11_n_0),
        .I5(AxiStream2Mat_U0_ap_start),
        .O(empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    empty_n_i_2__11
       (.I0(grp_Axi2Mat_fu_84_ap_start_reg),
        .I1(start_for_AxiStream2Mat_U0_full_n),
        .I2(start_once_reg),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(AxiStream2Mat_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    full_n_i_1__20
       (.I0(A[0]),
        .I1(A[1]),
        .I2(start_once_reg),
        .I3(grp_Axi2Mat_fu_84_ap_start_reg),
        .I4(start_for_AxiStream2Mat_U0_full_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(full_n_i_1__20_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_0),
        .Q(start_for_AxiStream2Mat_U0_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_AxiStream2Mat_U0_full_n),
        .I1(grp_Axi2Mat_fu_84_ap_start_reg),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(A[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDBBBBBB42444444)) 
    \mOutPtr[1]_i_1 
       (.I0(A[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_once_reg),
        .I3(grp_Axi2Mat_fu_84_ap_start_reg),
        .I4(start_for_AxiStream2Mat_U0_full_n),
        .I5(A[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(A[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_1080_1920_1_2_2_U0
   (Threshold_0_0_1080_1920_1_2_2_U0_ap_start,
    start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    mOutPtr16_out,
    full_n,
    CO,
    Q,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[2]_0 );
  output Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  output start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input mOutPtr16_out;
  input full_n;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[2]_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire Threshold_0_0_1080_1920_1_2_2_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__21_n_0;
  wire full_n;
  wire full_n_i_1__36_n_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__21
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(full_n),
        .I5(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .O(empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_0),
        .Q(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    full_n_i_1__36
       (.I0(full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(mOutPtr16_out),
        .I5(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .O(full_n_i_1__36_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__36_n_0),
        .Q(start_for_Threshold_0_0_1080_1920_1_2_2_U0_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7F807F80807F80)) 
    \mOutPtr[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .I2(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Threshold_0_0_1080_1920_1_2_2_U0_ap_start),
        .I3(Q),
        .I4(CO),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEF7FF10110800)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2Array_8_0_1080_1920_1_2_1_s
   (mOutPtr18_out,
    full_n_reg,
    push,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    we,
    \ap_CS_fsm_reg[2]_2 ,
    dout_vld_reg,
    empty_n_reg,
    \mOutPtr_reg[0] ,
    mOutPtr16_out,
    mOutPtr0__0,
    E,
    icmp_ln1301_reg_437,
    icmp_ln1315_reg_446,
    m_axi_gmem2_WDATA,
    xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done,
    full_n_reg_0,
    pop,
    gmem2_AWREADY,
    gmem2_WREADY,
    gmem2_BVALID,
    dout_vld_reg_0,
    \mOutPtr_reg[0]_0 ,
    push_0,
    out_mat_data_empty_n,
    ap_rst_n,
    ap_clk,
    in,
    p_read,
    ap_rst_n_inv,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ,
    \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ,
    dstPtr_dout,
    out_mat_rows_channel_empty_n,
    out_mat_cols_channel_empty_n,
    img_out_c_empty_n);
  output mOutPtr18_out;
  output full_n_reg;
  output push;
  output [1:0]Q;
  output [2:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output we;
  output \ap_CS_fsm_reg[2]_2 ;
  output dout_vld_reg;
  output empty_n_reg;
  output \mOutPtr_reg[0] ;
  output mOutPtr16_out;
  output mOutPtr0__0;
  output [0:0]E;
  output icmp_ln1301_reg_437;
  output icmp_ln1315_reg_446;
  output [7:0]m_axi_gmem2_WDATA;
  output xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;
  output [85:0]full_n_reg_0;
  input pop;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input gmem2_BVALID;
  input dout_vld_reg_0;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input push_0;
  input out_mat_data_empty_n;
  input ap_rst_n;
  input ap_clk;
  input [31:0]in;
  input [15:0]p_read;
  input ap_rst_n_inv;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  input \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  input [63:0]dstPtr_dout;
  input out_mat_rows_channel_empty_n;
  input out_mat_cols_channel_empty_n;
  input img_out_c_empty_n;

  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ;
  wire \ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_n_0;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [63:0]dstPtr_dout;
  wire [63:0]dstPtr_read_reg_82;
  wire empty_n_reg;
  wire full_n_reg;
  wire [85:0]full_n_reg_0;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire grp_Mat2Axi_fu_62_ap_start_reg;
  wire grp_Mat2Axi_fu_62_n_106;
  wire grp_Mat2Axi_fu_62_n_15;
  wire grp_Mat2Axi_fu_62_n_17;
  wire icmp_ln1301_reg_437;
  wire icmp_ln1315_reg_446;
  wire img_out_c_empty_n;
  wire [31:0]in;
  wire mOutPtr0__0;
  wire mOutPtr16_out;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [7:0]m_axi_gmem2_WDATA;
  wire out_mat_cols_channel_empty_n;
  wire out_mat_data_empty_n;
  wire out_mat_rows_channel_empty_n;
  wire [15:0]p_read;
  wire pop;
  wire push;
  wire push_0;
  wire [15:0]trunc_ln1557_reg_87;
  wire we;
  wire xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done;

  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(img_out_c_empty_n),
        .I1(out_mat_cols_channel_empty_n),
        .I2(out_mat_rows_channel_empty_n),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .I4(\ap_CS_fsm_reg[2]_0 [1]),
        .I5(\ap_CS_fsm_reg[2]_0 [2]),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_62_n_15),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_62_n_17),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[0]),
        .Q(dstPtr_read_reg_82[0]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[10]),
        .Q(dstPtr_read_reg_82[10]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[11]),
        .Q(dstPtr_read_reg_82[11]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[12]),
        .Q(dstPtr_read_reg_82[12]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[13]),
        .Q(dstPtr_read_reg_82[13]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[14]),
        .Q(dstPtr_read_reg_82[14]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[15]),
        .Q(dstPtr_read_reg_82[15]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[16]),
        .Q(dstPtr_read_reg_82[16]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[17]),
        .Q(dstPtr_read_reg_82[17]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[18]),
        .Q(dstPtr_read_reg_82[18]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[19]),
        .Q(dstPtr_read_reg_82[19]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[1]),
        .Q(dstPtr_read_reg_82[1]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[20]),
        .Q(dstPtr_read_reg_82[20]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[21]),
        .Q(dstPtr_read_reg_82[21]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[22]),
        .Q(dstPtr_read_reg_82[22]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[23]),
        .Q(dstPtr_read_reg_82[23]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[24]),
        .Q(dstPtr_read_reg_82[24]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[25]),
        .Q(dstPtr_read_reg_82[25]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[26]),
        .Q(dstPtr_read_reg_82[26]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[27]),
        .Q(dstPtr_read_reg_82[27]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[28]),
        .Q(dstPtr_read_reg_82[28]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[29]),
        .Q(dstPtr_read_reg_82[29]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[2]),
        .Q(dstPtr_read_reg_82[2]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[30]),
        .Q(dstPtr_read_reg_82[30]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[31]),
        .Q(dstPtr_read_reg_82[31]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[32]),
        .Q(dstPtr_read_reg_82[32]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[33]),
        .Q(dstPtr_read_reg_82[33]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[34]),
        .Q(dstPtr_read_reg_82[34]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[35]),
        .Q(dstPtr_read_reg_82[35]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[36]),
        .Q(dstPtr_read_reg_82[36]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[37]),
        .Q(dstPtr_read_reg_82[37]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[38]),
        .Q(dstPtr_read_reg_82[38]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[39]),
        .Q(dstPtr_read_reg_82[39]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[3]),
        .Q(dstPtr_read_reg_82[3]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[40]),
        .Q(dstPtr_read_reg_82[40]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[41]),
        .Q(dstPtr_read_reg_82[41]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[42]),
        .Q(dstPtr_read_reg_82[42]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[43]),
        .Q(dstPtr_read_reg_82[43]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[44]),
        .Q(dstPtr_read_reg_82[44]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[45]),
        .Q(dstPtr_read_reg_82[45]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[46]),
        .Q(dstPtr_read_reg_82[46]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[47]),
        .Q(dstPtr_read_reg_82[47]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[48]),
        .Q(dstPtr_read_reg_82[48]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[49]),
        .Q(dstPtr_read_reg_82[49]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[4]),
        .Q(dstPtr_read_reg_82[4]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[50]),
        .Q(dstPtr_read_reg_82[50]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[51]),
        .Q(dstPtr_read_reg_82[51]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[52]),
        .Q(dstPtr_read_reg_82[52]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[53]),
        .Q(dstPtr_read_reg_82[53]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[54]),
        .Q(dstPtr_read_reg_82[54]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[55]),
        .Q(dstPtr_read_reg_82[55]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[56]),
        .Q(dstPtr_read_reg_82[56]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[57]),
        .Q(dstPtr_read_reg_82[57]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[58]),
        .Q(dstPtr_read_reg_82[58]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[59]),
        .Q(dstPtr_read_reg_82[59]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[5]),
        .Q(dstPtr_read_reg_82[5]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[60]),
        .Q(dstPtr_read_reg_82[60]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[61]),
        .Q(dstPtr_read_reg_82[61]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[62]),
        .Q(dstPtr_read_reg_82[62]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[63]),
        .Q(dstPtr_read_reg_82[63]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[6]),
        .Q(dstPtr_read_reg_82[6]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[7]),
        .Q(dstPtr_read_reg_82[7]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[8]),
        .Q(dstPtr_read_reg_82[8]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_82_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(dstPtr_dout[9]),
        .Q(dstPtr_read_reg_82[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Mat2Axi grp_Mat2Axi_fu_62
       (.D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_0 (grp_Mat2Axi_fu_62_n_106),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[0] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[1] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[2] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[3] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[4] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[5] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[6] ),
        .\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] (\ap_phi_reg_pp0_iter3_val_1_reg_158_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_done(ap_sync_reg_grp_Mat2Axi_fu_62_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_done_reg(grp_Mat2Axi_fu_62_n_15),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg(xfMat2Array_8_0_1080_1920_1_2_1_U0_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_0(grp_Mat2Axi_fu_62_n_17),
        .ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_1(ap_sync_reg_grp_Mat2Axi_fu_62_ap_ready_reg_n_0),
        .bound_reg_169_reg(trunc_ln1557_reg_87),
        .\dout_1_reg_93_reg[63] (dstPtr_read_reg_82),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .grp_Mat2Axi_fu_62_ap_start_reg(grp_Mat2Axi_fu_62_ap_start_reg),
        .grp_Mat2Axi_fu_62_ap_start_reg_reg(\ap_CS_fsm_reg[2]_0 ),
        .\icmp_ln1301_reg_437_reg[0] (icmp_ln1301_reg_437),
        .icmp_ln1315_reg_446(icmp_ln1315_reg_446),
        .img_out_c_empty_n(img_out_c_empty_n),
        .in(in),
        .mOutPtr0__0(mOutPtr0__0),
        .mOutPtr16_out(mOutPtr16_out),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .mem_reg(\ap_CS_fsm_reg[2]_2 ),
        .out_mat_cols_channel_empty_n(out_mat_cols_channel_empty_n),
        .out_mat_data_empty_n(out_mat_data_empty_n),
        .out_mat_rows_channel_empty_n(out_mat_rows_channel_empty_n),
        .p_read(p_read),
        .pop(pop),
        .push(push),
        .push_0(push_0),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    grp_Mat2Axi_fu_62_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_62_n_106),
        .Q(grp_Mat2Axi_fu_62_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_5
       (.I0(\ap_CS_fsm_reg[2]_0 [2]),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm_reg[2]_2 ));
  FDRE \trunc_ln1557_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[0]),
        .Q(trunc_ln1557_reg_87[0]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[10]),
        .Q(trunc_ln1557_reg_87[10]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[11]),
        .Q(trunc_ln1557_reg_87[11]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[12]),
        .Q(trunc_ln1557_reg_87[12]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[13]),
        .Q(trunc_ln1557_reg_87[13]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[14]),
        .Q(trunc_ln1557_reg_87[14]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[15]),
        .Q(trunc_ln1557_reg_87[15]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[1]),
        .Q(trunc_ln1557_reg_87[1]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[2]),
        .Q(trunc_ln1557_reg_87[2]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[3]),
        .Q(trunc_ln1557_reg_87[3]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[4]),
        .Q(trunc_ln1557_reg_87[4]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[5]),
        .Q(trunc_ln1557_reg_87[5]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[6]),
        .Q(trunc_ln1557_reg_87[6]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[7]),
        .Q(trunc_ln1557_reg_87[7]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[8]),
        .Q(trunc_ln1557_reg_87[8]),
        .R(1'b0));
  FDRE \trunc_ln1557_reg_87_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_read[9]),
        .Q(trunc_ln1557_reg_87[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
