// Seed: 3658073299
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input supply1 module_0,
    output tri1 id_3
    , id_7,
    output tri0 id_4,
    output tri0 id_5
);
  logic id_8;
  ;
  assign module_1.id_3 = 0;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri id_8,
    input tri0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2
  );
endmodule
