strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f40845634d0>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'amount', 'data']"];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4084563610>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f408450ee90>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f408450e290>",
		fillcolor=cadetblue,
		label="13:BS
out = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f408450e290>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:IF" -> "13:BS"	[cond="['load']",
		label=load,
		lineno=12];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f408457d6d0>",
		fillcolor=cadetblue,
		label="15:BS
out = (data << amount) | (data >> 32 - amount);",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f408457d6d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:IF" -> "15:BS"	[cond="['load']",
		label="!(load)",
		lineno=12];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"13:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
}
