

================================================================
== Vitis HLS Report for 'matrix_mult_Pipeline_row'
================================================================
* Date:           Wed Nov 12 14:50:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        reshape
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    2|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row     |        4|        4|         4|          1|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     86|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  12|      0|     84|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     40|    -|
|Register         |        -|   -|    266|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  12|    266|    242|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  26|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  12|  0|  84|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ABij_1_fu_189_p2  |         +|   0|  0|  39|          32|          32|
    |ABij_fu_184_p2    |         +|   0|  0|  39|          32|          32|
    |ap_condition_244  |       and|   0|  0|   2|           1|           1|
    |ap_condition_249  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0     |       xor|   0|  0|   2|           1|           2|
    |i_fu_140_p2       |       xor|   0|  0|   2|           1|           2|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  86|          68|          70|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_111_p4       |  13|          3|    1|          3|
    |i1_reg_108                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  40|          9|    4|          9|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i1_reg_108                        |   1|   0|    1|          0|
    |i_reg_219                         |   1|   0|    1|          0|
    |mul_ln15_1_reg_241                |  32|   0|   32|          0|
    |mul_ln15_2_reg_246                |  32|   0|   32|          0|
    |mul_ln15_3_reg_251                |  32|   0|   32|          0|
    |mul_ln15_reg_236                  |  32|   0|   32|          0|
    |tmp_5_reg_230                     |  32|   0|   32|          0|
    |trunc_ln15_reg_224                |  32|   0|   32|          0|
    |i1_reg_108                        |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 266|  32|  203|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------+-----+-----+------------+--------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_row|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_row|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_row|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_row|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_row|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_row|  return value|
|AB_address0  |  out|    2|   ap_memory|                        AB|         array|
|AB_ce0       |  out|    1|   ap_memory|                        AB|         array|
|AB_we0       |  out|    1|   ap_memory|                        AB|         array|
|AB_d0        |  out|   32|   ap_memory|                        AB|         array|
|AB_address1  |  out|    2|   ap_memory|                        AB|         array|
|AB_ce1       |  out|    1|   ap_memory|                        AB|         array|
|AB_we1       |  out|    1|   ap_memory|                        AB|         array|
|AB_d1        |  out|   32|   ap_memory|                        AB|         array|
|A_address0   |  out|    1|   ap_memory|                         A|         array|
|A_ce0        |  out|    1|   ap_memory|                         A|         array|
|A_q0         |   in|   64|   ap_memory|                         A|         array|
|tmp_1        |   in|   32|     ap_none|                     tmp_1|        scalar|
|empty_3      |   in|   32|     ap_none|                   empty_3|        scalar|
|tmp_3        |   in|   32|     ap_none|                     tmp_3|        scalar|
|empty        |   in|   32|     ap_none|                     empty|        scalar|
+-------------+-----+-----+------------+--------------------------+--------------+

