
lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d48  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e54  08002e54  00012e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e78  08002e78  00020054  2**0
                  CONTENTS
  4 .ARM          00000000  08002e78  08002e78  00020054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e78  08002e78  00020054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e78  08002e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e7c  08002e7c  00012e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  08002e80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000054  08002ed4  00020054  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b0  08002ed4  000201b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c47  00000000  00000000  0002007d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d49  00000000  00000000  00029cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac0  00000000  00000000  0002ba10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002c4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001e38  00000000  00000000  0002ce60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca31  00000000  00000000  0002ec98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082148  00000000  00000000  0003b6c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bd811  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002984  00000000  00000000  000bd864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000054 	.word	0x20000054
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e3c 	.word	0x08002e3c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000058 	.word	0x20000058
 8000148:	08002e3c 	.word	0x08002e3c

0800014c <seg0>:
 *      Author: ACER
 */
#include"7segment_bcd.h"
int buffer_led[4]={0};

void seg0(int num){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	f200 8112 	bhi.w	8000380 <seg0+0x234>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <seg0+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800018d 	.word	0x0800018d
 8000168:	080001bf 	.word	0x080001bf
 800016c:	080001f1 	.word	0x080001f1
 8000170:	08000223 	.word	0x08000223
 8000174:	08000255 	.word	0x08000255
 8000178:	08000287 	.word	0x08000287
 800017c:	080002b9 	.word	0x080002b9
 8000180:	080002eb 	.word	0x080002eb
 8000184:	0800031d 	.word	0x0800031d
 8000188:	0800034f 	.word	0x0800034f
	switch(num){
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 800018c:	2200      	movs	r2, #0
 800018e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000192:	487d      	ldr	r0, [pc, #500]	; (8000388 <seg0+0x23c>)
 8000194:	f001 fe3d 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 8000198:	2200      	movs	r2, #0
 800019a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800019e:	487a      	ldr	r0, [pc, #488]	; (8000388 <seg0+0x23c>)
 80001a0:	f001 fe37 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 80001a4:	2200      	movs	r2, #0
 80001a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001aa:	4877      	ldr	r0, [pc, #476]	; (8000388 <seg0+0x23c>)
 80001ac:	f001 fe31 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001b6:	4874      	ldr	r0, [pc, #464]	; (8000388 <seg0+0x23c>)
 80001b8:	f001 fe2b 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80001bc:	e0e0      	b.n	8000380 <seg0+0x234>
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001c4:	4870      	ldr	r0, [pc, #448]	; (8000388 <seg0+0x23c>)
 80001c6:	f001 fe24 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001d0:	486d      	ldr	r0, [pc, #436]	; (8000388 <seg0+0x23c>)
 80001d2:	f001 fe1e 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 80001d6:	2200      	movs	r2, #0
 80001d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001dc:	486a      	ldr	r0, [pc, #424]	; (8000388 <seg0+0x23c>)
 80001de:	f001 fe18 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001e8:	4867      	ldr	r0, [pc, #412]	; (8000388 <seg0+0x23c>)
 80001ea:	f001 fe12 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80001ee:	e0c7      	b.n	8000380 <seg0+0x234>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 80001f0:	2200      	movs	r2, #0
 80001f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001f6:	4864      	ldr	r0, [pc, #400]	; (8000388 <seg0+0x23c>)
 80001f8:	f001 fe0b 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000202:	4861      	ldr	r0, [pc, #388]	; (8000388 <seg0+0x23c>)
 8000204:	f001 fe05 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8000208:	2201      	movs	r2, #1
 800020a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800020e:	485e      	ldr	r0, [pc, #376]	; (8000388 <seg0+0x23c>)
 8000210:	f001 fdff 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, RESET);
 8000214:	2200      	movs	r2, #0
 8000216:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800021a:	485b      	ldr	r0, [pc, #364]	; (8000388 <seg0+0x23c>)
 800021c:	f001 fdf9 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000220:	e0ae      	b.n	8000380 <seg0+0x234>
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8000222:	2200      	movs	r2, #0
 8000224:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000228:	4857      	ldr	r0, [pc, #348]	; (8000388 <seg0+0x23c>)
 800022a:	f001 fdf2 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000234:	4854      	ldr	r0, [pc, #336]	; (8000388 <seg0+0x23c>)
 8000236:	f001 fdec 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 800023a:	2201      	movs	r2, #1
 800023c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000240:	4851      	ldr	r0, [pc, #324]	; (8000388 <seg0+0x23c>)
 8000242:	f001 fde6 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, SET);
 8000246:	2201      	movs	r2, #1
 8000248:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024c:	484e      	ldr	r0, [pc, #312]	; (8000388 <seg0+0x23c>)
 800024e:	f001 fde0 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000252:	e095      	b.n	8000380 <seg0+0x234>
	case 4:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8000254:	2200      	movs	r2, #0
 8000256:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800025a:	484b      	ldr	r0, [pc, #300]	; (8000388 <seg0+0x23c>)
 800025c:	f001 fdd9 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 8000260:	2201      	movs	r2, #1
 8000262:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000266:	4848      	ldr	r0, [pc, #288]	; (8000388 <seg0+0x23c>)
 8000268:	f001 fdd3 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 800026c:	2200      	movs	r2, #0
 800026e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000272:	4845      	ldr	r0, [pc, #276]	; (8000388 <seg0+0x23c>)
 8000274:	f001 fdcd 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800027e:	4842      	ldr	r0, [pc, #264]	; (8000388 <seg0+0x23c>)
 8000280:	f001 fdc7 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000284:	e07c      	b.n	8000380 <seg0+0x234>
	case 5:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 8000286:	2200      	movs	r2, #0
 8000288:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800028c:	483e      	ldr	r0, [pc, #248]	; (8000388 <seg0+0x23c>)
 800028e:	f001 fdc0 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 8000292:	2201      	movs	r2, #1
 8000294:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000298:	483b      	ldr	r0, [pc, #236]	; (8000388 <seg0+0x23c>)
 800029a:	f001 fdba 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002a4:	4838      	ldr	r0, [pc, #224]	; (8000388 <seg0+0x23c>)
 80002a6:	f001 fdb4 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, SET);
 80002aa:	2201      	movs	r2, #1
 80002ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002b0:	4835      	ldr	r0, [pc, #212]	; (8000388 <seg0+0x23c>)
 80002b2:	f001 fdae 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80002b6:	e063      	b.n	8000380 <seg0+0x234>
	case 6:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002be:	4832      	ldr	r0, [pc, #200]	; (8000388 <seg0+0x23c>)
 80002c0:	f001 fda7 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 80002c4:	2201      	movs	r2, #1
 80002c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002ca:	482f      	ldr	r0, [pc, #188]	; (8000388 <seg0+0x23c>)
 80002cc:	f001 fda1 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 80002d0:	2201      	movs	r2, #1
 80002d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002d6:	482c      	ldr	r0, [pc, #176]	; (8000388 <seg0+0x23c>)
 80002d8:	f001 fd9b 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002e2:	4829      	ldr	r0, [pc, #164]	; (8000388 <seg0+0x23c>)
 80002e4:	f001 fd95 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80002e8:	e04a      	b.n	8000380 <seg0+0x234>
	case 7:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 80002ea:	2200      	movs	r2, #0
 80002ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002f0:	4825      	ldr	r0, [pc, #148]	; (8000388 <seg0+0x23c>)
 80002f2:	f001 fd8e 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 80002f6:	2201      	movs	r2, #1
 80002f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002fc:	4822      	ldr	r0, [pc, #136]	; (8000388 <seg0+0x23c>)
 80002fe:	f001 fd88 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, SET);
 8000302:	2201      	movs	r2, #1
 8000304:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000308:	481f      	ldr	r0, [pc, #124]	; (8000388 <seg0+0x23c>)
 800030a:	f001 fd82 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, SET);
 800030e:	2201      	movs	r2, #1
 8000310:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000314:	481c      	ldr	r0, [pc, #112]	; (8000388 <seg0+0x23c>)
 8000316:	f001 fd7c 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800031a:	e031      	b.n	8000380 <seg0+0x234>
	case 8:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 800031c:	2201      	movs	r2, #1
 800031e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000322:	4819      	ldr	r0, [pc, #100]	; (8000388 <seg0+0x23c>)
 8000324:	f001 fd75 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800032e:	4816      	ldr	r0, [pc, #88]	; (8000388 <seg0+0x23c>)
 8000330:	f001 fd6f 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800033a:	4813      	ldr	r0, [pc, #76]	; (8000388 <seg0+0x23c>)
 800033c:	f001 fd69 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000346:	4810      	ldr	r0, [pc, #64]	; (8000388 <seg0+0x23c>)
 8000348:	f001 fd63 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800034c:	e018      	b.n	8000380 <seg0+0x234>
	case 9:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET);
 800034e:	2201      	movs	r2, #1
 8000350:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000354:	480c      	ldr	r0, [pc, #48]	; (8000388 <seg0+0x23c>)
 8000356:	f001 fd5c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000360:	4809      	ldr	r0, [pc, #36]	; (8000388 <seg0+0x23c>)
 8000362:	f001 fd56 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, RESET);
 8000366:	2200      	movs	r2, #0
 8000368:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800036c:	4806      	ldr	r0, [pc, #24]	; (8000388 <seg0+0x23c>)
 800036e:	f001 fd50 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, SET);
 8000372:	2201      	movs	r2, #1
 8000374:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000378:	4803      	ldr	r0, [pc, #12]	; (8000388 <seg0+0x23c>)
 800037a:	f001 fd4a 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800037e:	bf00      	nop

}
}
 8000380:	bf00      	nop
 8000382:	3708      	adds	r7, #8
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40010800 	.word	0x40010800

0800038c <seg1>:

void seg1(int num){
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	2b09      	cmp	r3, #9
 8000398:	f200 80fe 	bhi.w	8000598 <seg1+0x20c>
 800039c:	a201      	add	r2, pc, #4	; (adr r2, 80003a4 <seg1+0x18>)
 800039e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003a2:	bf00      	nop
 80003a4:	080003cd 	.word	0x080003cd
 80003a8:	080003fb 	.word	0x080003fb
 80003ac:	08000429 	.word	0x08000429
 80003b0:	08000457 	.word	0x08000457
 80003b4:	08000485 	.word	0x08000485
 80003b8:	080004b3 	.word	0x080004b3
 80003bc:	080004e1 	.word	0x080004e1
 80003c0:	0800050f 	.word	0x0800050f
 80003c4:	0800053d 	.word	0x0800053d
 80003c8:	0800056b 	.word	0x0800056b
	switch (num) {
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003d2:	4873      	ldr	r0, [pc, #460]	; (80005a0 <seg1+0x214>)
 80003d4:	f001 fd1d 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003de:	4870      	ldr	r0, [pc, #448]	; (80005a0 <seg1+0x214>)
 80003e0:	f001 fd17 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2101      	movs	r1, #1
 80003e8:	486e      	ldr	r0, [pc, #440]	; (80005a4 <seg1+0x218>)
 80003ea:	f001 fd12 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	2102      	movs	r1, #2
 80003f2:	486c      	ldr	r0, [pc, #432]	; (80005a4 <seg1+0x218>)
 80003f4:	f001 fd0d 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80003f8:	e0ce      	b.n	8000598 <seg1+0x20c>
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 80003fa:	2200      	movs	r2, #0
 80003fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000400:	4867      	ldr	r0, [pc, #412]	; (80005a0 <seg1+0x214>)
 8000402:	f001 fd06 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800040c:	4864      	ldr	r0, [pc, #400]	; (80005a0 <seg1+0x214>)
 800040e:	f001 fd00 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000412:	2200      	movs	r2, #0
 8000414:	2101      	movs	r1, #1
 8000416:	4863      	ldr	r0, [pc, #396]	; (80005a4 <seg1+0x218>)
 8000418:	f001 fcfb 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 800041c:	2201      	movs	r2, #1
 800041e:	2102      	movs	r1, #2
 8000420:	4860      	ldr	r0, [pc, #384]	; (80005a4 <seg1+0x218>)
 8000422:	f001 fcf6 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000426:	e0b7      	b.n	8000598 <seg1+0x20c>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800042e:	485c      	ldr	r0, [pc, #368]	; (80005a0 <seg1+0x214>)
 8000430:	f001 fcef 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800043a:	4859      	ldr	r0, [pc, #356]	; (80005a0 <seg1+0x214>)
 800043c:	f001 fce9 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8000440:	2201      	movs	r2, #1
 8000442:	2101      	movs	r1, #1
 8000444:	4857      	ldr	r0, [pc, #348]	; (80005a4 <seg1+0x218>)
 8000446:	f001 fce4 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2102      	movs	r1, #2
 800044e:	4855      	ldr	r0, [pc, #340]	; (80005a4 <seg1+0x218>)
 8000450:	f001 fcdf 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000454:	e0a0      	b.n	8000598 <seg1+0x20c>
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 8000456:	2200      	movs	r2, #0
 8000458:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800045c:	4850      	ldr	r0, [pc, #320]	; (80005a0 <seg1+0x214>)
 800045e:	f001 fcd8 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000462:	2200      	movs	r2, #0
 8000464:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000468:	484d      	ldr	r0, [pc, #308]	; (80005a0 <seg1+0x214>)
 800046a:	f001 fcd2 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 800046e:	2201      	movs	r2, #1
 8000470:	2101      	movs	r1, #1
 8000472:	484c      	ldr	r0, [pc, #304]	; (80005a4 <seg1+0x218>)
 8000474:	f001 fccd 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 8000478:	2201      	movs	r2, #1
 800047a:	2102      	movs	r1, #2
 800047c:	4849      	ldr	r0, [pc, #292]	; (80005a4 <seg1+0x218>)
 800047e:	f001 fcc8 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000482:	e089      	b.n	8000598 <seg1+0x20c>
	case 4:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800048a:	4845      	ldr	r0, [pc, #276]	; (80005a0 <seg1+0x214>)
 800048c:	f001 fcc1 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 8000490:	2201      	movs	r2, #1
 8000492:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000496:	4842      	ldr	r0, [pc, #264]	; (80005a0 <seg1+0x214>)
 8000498:	f001 fcbb 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 800049c:	2200      	movs	r2, #0
 800049e:	2101      	movs	r1, #1
 80004a0:	4840      	ldr	r0, [pc, #256]	; (80005a4 <seg1+0x218>)
 80004a2:	f001 fcb6 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 80004a6:	2200      	movs	r2, #0
 80004a8:	2102      	movs	r1, #2
 80004aa:	483e      	ldr	r0, [pc, #248]	; (80005a4 <seg1+0x218>)
 80004ac:	f001 fcb1 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80004b0:	e072      	b.n	8000598 <seg1+0x20c>
	case 5:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 80004b2:	2200      	movs	r2, #0
 80004b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004b8:	4839      	ldr	r0, [pc, #228]	; (80005a0 <seg1+0x214>)
 80004ba:	f001 fcaa 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004c4:	4836      	ldr	r0, [pc, #216]	; (80005a0 <seg1+0x214>)
 80004c6:	f001 fca4 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	2101      	movs	r1, #1
 80004ce:	4835      	ldr	r0, [pc, #212]	; (80005a4 <seg1+0x218>)
 80004d0:	f001 fc9f 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 80004d4:	2201      	movs	r2, #1
 80004d6:	2102      	movs	r1, #2
 80004d8:	4832      	ldr	r0, [pc, #200]	; (80005a4 <seg1+0x218>)
 80004da:	f001 fc9a 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80004de:	e05b      	b.n	8000598 <seg1+0x20c>
	case 6:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80004e6:	482e      	ldr	r0, [pc, #184]	; (80005a0 <seg1+0x214>)
 80004e8:	f001 fc93 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 80004ec:	2201      	movs	r2, #1
 80004ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004f2:	482b      	ldr	r0, [pc, #172]	; (80005a0 <seg1+0x214>)
 80004f4:	f001 fc8d 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 80004f8:	2201      	movs	r2, #1
 80004fa:	2101      	movs	r1, #1
 80004fc:	4829      	ldr	r0, [pc, #164]	; (80005a4 <seg1+0x218>)
 80004fe:	f001 fc88 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 8000502:	2200      	movs	r2, #0
 8000504:	2102      	movs	r1, #2
 8000506:	4827      	ldr	r0, [pc, #156]	; (80005a4 <seg1+0x218>)
 8000508:	f001 fc83 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800050c:	e044      	b.n	8000598 <seg1+0x20c>
	case 7:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, RESET);
 800050e:	2200      	movs	r2, #0
 8000510:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000514:	4822      	ldr	r0, [pc, #136]	; (80005a0 <seg1+0x214>)
 8000516:	f001 fc7c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 800051a:	2201      	movs	r2, #1
 800051c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000520:	481f      	ldr	r0, [pc, #124]	; (80005a0 <seg1+0x214>)
 8000522:	f001 fc76 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8000526:	2201      	movs	r2, #1
 8000528:	2101      	movs	r1, #1
 800052a:	481e      	ldr	r0, [pc, #120]	; (80005a4 <seg1+0x218>)
 800052c:	f001 fc71 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 8000530:	2201      	movs	r2, #1
 8000532:	2102      	movs	r1, #2
 8000534:	481b      	ldr	r0, [pc, #108]	; (80005a4 <seg1+0x218>)
 8000536:	f001 fc6c 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800053a:	e02d      	b.n	8000598 <seg1+0x20c>
	case 8:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, SET);
 800053c:	2201      	movs	r2, #1
 800053e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000542:	4817      	ldr	r0, [pc, #92]	; (80005a0 <seg1+0x214>)
 8000544:	f001 fc65 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800054e:	4814      	ldr	r0, [pc, #80]	; (80005a0 <seg1+0x214>)
 8000550:	f001 fc5f 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2101      	movs	r1, #1
 8000558:	4812      	ldr	r0, [pc, #72]	; (80005a4 <seg1+0x218>)
 800055a:	f001 fc5a 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2102      	movs	r1, #2
 8000562:	4810      	ldr	r0, [pc, #64]	; (80005a4 <seg1+0x218>)
 8000564:	f001 fc55 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000568:	e016      	b.n	8000598 <seg1+0x20c>
	case 9:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, SET);
 800056a:	2201      	movs	r2, #1
 800056c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000570:	480b      	ldr	r0, [pc, #44]	; (80005a0 <seg1+0x214>)
 8000572:	f001 fc4e 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET);
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800057c:	4808      	ldr	r0, [pc, #32]	; (80005a0 <seg1+0x214>)
 800057e:	f001 fc48 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	2101      	movs	r1, #1
 8000586:	4807      	ldr	r0, [pc, #28]	; (80005a4 <seg1+0x218>)
 8000588:	f001 fc43 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 800058c:	2201      	movs	r2, #1
 800058e:	2102      	movs	r1, #2
 8000590:	4804      	ldr	r0, [pc, #16]	; (80005a4 <seg1+0x218>)
 8000592:	f001 fc3e 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000596:	bf00      	nop

}
}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40010800 	.word	0x40010800
 80005a4:	40010c00 	.word	0x40010c00

080005a8 <seg2>:
void seg2(int num){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2b09      	cmp	r3, #9
 80005b4:	f200 8108 	bhi.w	80007c8 <seg2+0x220>
 80005b8:	a201      	add	r2, pc, #4	; (adr r2, 80005c0 <seg2+0x18>)
 80005ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005be:	bf00      	nop
 80005c0:	080005e9 	.word	0x080005e9
 80005c4:	08000619 	.word	0x08000619
 80005c8:	08000649 	.word	0x08000649
 80005cc:	08000679 	.word	0x08000679
 80005d0:	080006a9 	.word	0x080006a9
 80005d4:	080006d9 	.word	0x080006d9
 80005d8:	08000709 	.word	0x08000709
 80005dc:	08000739 	.word	0x08000739
 80005e0:	08000769 	.word	0x08000769
 80005e4:	08000799 	.word	0x08000799
	switch(num){
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 80005e8:	2200      	movs	r2, #0
 80005ea:	2104      	movs	r1, #4
 80005ec:	4878      	ldr	r0, [pc, #480]	; (80007d0 <seg2+0x228>)
 80005ee:	f001 fc10 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 80005f2:	2200      	movs	r2, #0
 80005f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f8:	4875      	ldr	r0, [pc, #468]	; (80007d0 <seg2+0x228>)
 80005fa:	f001 fc0a 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80005fe:	2200      	movs	r2, #0
 8000600:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000604:	4872      	ldr	r0, [pc, #456]	; (80007d0 <seg2+0x228>)
 8000606:	f001 fc04 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000610:	486f      	ldr	r0, [pc, #444]	; (80007d0 <seg2+0x228>)
 8000612:	f001 fbfe 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000616:	e0d7      	b.n	80007c8 <seg2+0x220>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2104      	movs	r1, #4
 800061c:	486c      	ldr	r0, [pc, #432]	; (80007d0 <seg2+0x228>)
 800061e:	f001 fbf8 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000628:	4869      	ldr	r0, [pc, #420]	; (80007d0 <seg2+0x228>)
 800062a:	f001 fbf2 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000634:	4866      	ldr	r0, [pc, #408]	; (80007d0 <seg2+0x228>)
 8000636:	f001 fbec 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);
 800063a:	2201      	movs	r2, #1
 800063c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000640:	4863      	ldr	r0, [pc, #396]	; (80007d0 <seg2+0x228>)
 8000642:	f001 fbe6 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000646:	e0bf      	b.n	80007c8 <seg2+0x220>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	2104      	movs	r1, #4
 800064c:	4860      	ldr	r0, [pc, #384]	; (80007d0 <seg2+0x228>)
 800064e:	f001 fbe0 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000658:	485d      	ldr	r0, [pc, #372]	; (80007d0 <seg2+0x228>)
 800065a:	f001 fbda 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 800065e:	2201      	movs	r2, #1
 8000660:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000664:	485a      	ldr	r0, [pc, #360]	; (80007d0 <seg2+0x228>)
 8000666:	f001 fbd4 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000670:	4857      	ldr	r0, [pc, #348]	; (80007d0 <seg2+0x228>)
 8000672:	f001 fbce 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000676:	e0a7      	b.n	80007c8 <seg2+0x220>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	2104      	movs	r1, #4
 800067c:	4854      	ldr	r0, [pc, #336]	; (80007d0 <seg2+0x228>)
 800067e:	f001 fbc8 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000688:	4851      	ldr	r0, [pc, #324]	; (80007d0 <seg2+0x228>)
 800068a:	f001 fbc2 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 800068e:	2201      	movs	r2, #1
 8000690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000694:	484e      	ldr	r0, [pc, #312]	; (80007d0 <seg2+0x228>)
 8000696:	f001 fbbc 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);
 800069a:	2201      	movs	r2, #1
 800069c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a0:	484b      	ldr	r0, [pc, #300]	; (80007d0 <seg2+0x228>)
 80006a2:	f001 fbb6 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80006a6:	e08f      	b.n	80007c8 <seg2+0x220>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2104      	movs	r1, #4
 80006ac:	4848      	ldr	r0, [pc, #288]	; (80007d0 <seg2+0x228>)
 80006ae:	f001 fbb0 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b8:	4845      	ldr	r0, [pc, #276]	; (80007d0 <seg2+0x228>)
 80006ba:	f001 fbaa 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006c4:	4842      	ldr	r0, [pc, #264]	; (80007d0 <seg2+0x228>)
 80006c6:	f001 fba4 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006d0:	483f      	ldr	r0, [pc, #252]	; (80007d0 <seg2+0x228>)
 80006d2:	f001 fb9e 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80006d6:	e077      	b.n	80007c8 <seg2+0x220>
	case 5:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	2104      	movs	r1, #4
 80006dc:	483c      	ldr	r0, [pc, #240]	; (80007d0 <seg2+0x228>)
 80006de:	f001 fb98 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e8:	4839      	ldr	r0, [pc, #228]	; (80007d0 <seg2+0x228>)
 80006ea:	f001 fb92 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80006ee:	2200      	movs	r2, #0
 80006f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f4:	4836      	ldr	r0, [pc, #216]	; (80007d0 <seg2+0x228>)
 80006f6:	f001 fb8c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);
 80006fa:	2201      	movs	r2, #1
 80006fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000700:	4833      	ldr	r0, [pc, #204]	; (80007d0 <seg2+0x228>)
 8000702:	f001 fb86 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000706:	e05f      	b.n	80007c8 <seg2+0x220>
	case 6:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2104      	movs	r1, #4
 800070c:	4830      	ldr	r0, [pc, #192]	; (80007d0 <seg2+0x228>)
 800070e:	f001 fb80 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);
 8000712:	2201      	movs	r2, #1
 8000714:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000718:	482d      	ldr	r0, [pc, #180]	; (80007d0 <seg2+0x228>)
 800071a:	f001 fb7a 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 800071e:	2201      	movs	r2, #1
 8000720:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000724:	482a      	ldr	r0, [pc, #168]	; (80007d0 <seg2+0x228>)
 8000726:	f001 fb74 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000730:	4827      	ldr	r0, [pc, #156]	; (80007d0 <seg2+0x228>)
 8000732:	f001 fb6e 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000736:	e047      	b.n	80007c8 <seg2+0x220>
	case 7:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	2104      	movs	r1, #4
 800073c:	4824      	ldr	r0, [pc, #144]	; (80007d0 <seg2+0x228>)
 800073e:	f001 fb68 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);
 8000742:	2201      	movs	r2, #1
 8000744:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000748:	4821      	ldr	r0, [pc, #132]	; (80007d0 <seg2+0x228>)
 800074a:	f001 fb62 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 800074e:	2201      	movs	r2, #1
 8000750:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000754:	481e      	ldr	r0, [pc, #120]	; (80007d0 <seg2+0x228>)
 8000756:	f001 fb5c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);
 800075a:	2201      	movs	r2, #1
 800075c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000760:	481b      	ldr	r0, [pc, #108]	; (80007d0 <seg2+0x228>)
 8000762:	f001 fb56 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000766:	e02f      	b.n	80007c8 <seg2+0x220>
	case 8:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);
 8000768:	2201      	movs	r2, #1
 800076a:	2104      	movs	r1, #4
 800076c:	4818      	ldr	r0, [pc, #96]	; (80007d0 <seg2+0x228>)
 800076e:	f001 fb50 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000778:	4815      	ldr	r0, [pc, #84]	; (80007d0 <seg2+0x228>)
 800077a:	f001 fb4a 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 800077e:	2200      	movs	r2, #0
 8000780:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000784:	4812      	ldr	r0, [pc, #72]	; (80007d0 <seg2+0x228>)
 8000786:	f001 fb44 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000790:	480f      	ldr	r0, [pc, #60]	; (80007d0 <seg2+0x228>)
 8000792:	f001 fb3e 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000796:	e017      	b.n	80007c8 <seg2+0x220>
	case 9:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);
 8000798:	2201      	movs	r2, #1
 800079a:	2104      	movs	r1, #4
 800079c:	480c      	ldr	r0, [pc, #48]	; (80007d0 <seg2+0x228>)
 800079e:	f001 fb38 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007a8:	4809      	ldr	r0, [pc, #36]	; (80007d0 <seg2+0x228>)
 80007aa:	f001 fb32 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007b4:	4806      	ldr	r0, [pc, #24]	; (80007d0 <seg2+0x228>)
 80007b6:	f001 fb2c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);
 80007ba:	2201      	movs	r2, #1
 80007bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007c0:	4803      	ldr	r0, [pc, #12]	; (80007d0 <seg2+0x228>)
 80007c2:	f001 fb26 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80007c6:	bf00      	nop
	}
}
 80007c8:	bf00      	nop
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40010c00 	.word	0x40010c00

080007d4 <seg3>:
void seg3(int num){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b09      	cmp	r3, #9
 80007e0:	f200 8112 	bhi.w	8000a08 <seg3+0x234>
 80007e4:	a201      	add	r2, pc, #4	; (adr r2, 80007ec <seg3+0x18>)
 80007e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ea:	bf00      	nop
 80007ec:	08000815 	.word	0x08000815
 80007f0:	08000847 	.word	0x08000847
 80007f4:	08000879 	.word	0x08000879
 80007f8:	080008ab 	.word	0x080008ab
 80007fc:	080008dd 	.word	0x080008dd
 8000800:	0800090f 	.word	0x0800090f
 8000804:	08000941 	.word	0x08000941
 8000808:	08000973 	.word	0x08000973
 800080c:	080009a5 	.word	0x080009a5
 8000810:	080009d7 	.word	0x080009d7
	switch(num){
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800081a:	487d      	ldr	r0, [pc, #500]	; (8000a10 <seg3+0x23c>)
 800081c:	f001 faf9 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000826:	487a      	ldr	r0, [pc, #488]	; (8000a10 <seg3+0x23c>)
 8000828:	f001 faf3 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000832:	4877      	ldr	r0, [pc, #476]	; (8000a10 <seg3+0x23c>)
 8000834:	f001 faed 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083e:	4874      	ldr	r0, [pc, #464]	; (8000a10 <seg3+0x23c>)
 8000840:	f001 fae7 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000844:	e0e0      	b.n	8000a08 <seg3+0x234>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800084c:	4870      	ldr	r0, [pc, #448]	; (8000a10 <seg3+0x23c>)
 800084e:	f001 fae0 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000858:	486d      	ldr	r0, [pc, #436]	; (8000a10 <seg3+0x23c>)
 800085a:	f001 fada 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000864:	486a      	ldr	r0, [pc, #424]	; (8000a10 <seg3+0x23c>)
 8000866:	f001 fad4 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000870:	4867      	ldr	r0, [pc, #412]	; (8000a10 <seg3+0x23c>)
 8000872:	f001 face 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000876:	e0c7      	b.n	8000a08 <seg3+0x234>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000878:	2200      	movs	r2, #0
 800087a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800087e:	4864      	ldr	r0, [pc, #400]	; (8000a10 <seg3+0x23c>)
 8000880:	f001 fac7 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088a:	4861      	ldr	r0, [pc, #388]	; (8000a10 <seg3+0x23c>)
 800088c:	f001 fac1 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 8000890:	2201      	movs	r2, #1
 8000892:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000896:	485e      	ldr	r0, [pc, #376]	; (8000a10 <seg3+0x23c>)
 8000898:	f001 fabb 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008a2:	485b      	ldr	r0, [pc, #364]	; (8000a10 <seg3+0x23c>)
 80008a4:	f001 fab5 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80008a8:	e0ae      	b.n	8000a08 <seg3+0x234>
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b0:	4857      	ldr	r0, [pc, #348]	; (8000a10 <seg3+0x23c>)
 80008b2:	f001 faae 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008bc:	4854      	ldr	r0, [pc, #336]	; (8000a10 <seg3+0x23c>)
 80008be:	f001 faa8 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 80008c2:	2201      	movs	r2, #1
 80008c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008c8:	4851      	ldr	r0, [pc, #324]	; (8000a10 <seg3+0x23c>)
 80008ca:	f001 faa2 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008d4:	484e      	ldr	r0, [pc, #312]	; (8000a10 <seg3+0x23c>)
 80008d6:	f001 fa9c 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80008da:	e095      	b.n	8000a08 <seg3+0x234>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008e2:	484b      	ldr	r0, [pc, #300]	; (8000a10 <seg3+0x23c>)
 80008e4:	f001 fa95 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4848      	ldr	r0, [pc, #288]	; (8000a10 <seg3+0x23c>)
 80008f0:	f001 fa8f 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008fa:	4845      	ldr	r0, [pc, #276]	; (8000a10 <seg3+0x23c>)
 80008fc:	f001 fa89 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000906:	4842      	ldr	r0, [pc, #264]	; (8000a10 <seg3+0x23c>)
 8000908:	f001 fa83 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800090c:	e07c      	b.n	8000a08 <seg3+0x234>
	case 5:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000914:	483e      	ldr	r0, [pc, #248]	; (8000a10 <seg3+0x23c>)
 8000916:	f001 fa7c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000920:	483b      	ldr	r0, [pc, #236]	; (8000a10 <seg3+0x23c>)
 8000922:	f001 fa76 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800092c:	4838      	ldr	r0, [pc, #224]	; (8000a10 <seg3+0x23c>)
 800092e:	f001 fa70 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 8000932:	2201      	movs	r2, #1
 8000934:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000938:	4835      	ldr	r0, [pc, #212]	; (8000a10 <seg3+0x23c>)
 800093a:	f001 fa6a 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800093e:	e063      	b.n	8000a08 <seg3+0x234>
	case 6:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000946:	4832      	ldr	r0, [pc, #200]	; (8000a10 <seg3+0x23c>)
 8000948:	f001 fa63 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 800094c:	2201      	movs	r2, #1
 800094e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000952:	482f      	ldr	r0, [pc, #188]	; (8000a10 <seg3+0x23c>)
 8000954:	f001 fa5d 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 8000958:	2201      	movs	r2, #1
 800095a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800095e:	482c      	ldr	r0, [pc, #176]	; (8000a10 <seg3+0x23c>)
 8000960:	f001 fa57 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 8000964:	2200      	movs	r2, #0
 8000966:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800096a:	4829      	ldr	r0, [pc, #164]	; (8000a10 <seg3+0x23c>)
 800096c:	f001 fa51 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000970:	e04a      	b.n	8000a08 <seg3+0x234>
	case 7:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000978:	4825      	ldr	r0, [pc, #148]	; (8000a10 <seg3+0x23c>)
 800097a:	f001 fa4a 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000984:	4822      	ldr	r0, [pc, #136]	; (8000a10 <seg3+0x23c>)
 8000986:	f001 fa44 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 800098a:	2201      	movs	r2, #1
 800098c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000990:	481f      	ldr	r0, [pc, #124]	; (8000a10 <seg3+0x23c>)
 8000992:	f001 fa3e 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800099c:	481c      	ldr	r0, [pc, #112]	; (8000a10 <seg3+0x23c>)
 800099e:	f001 fa38 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80009a2:	e031      	b.n	8000a08 <seg3+0x234>
	case 8:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009aa:	4819      	ldr	r0, [pc, #100]	; (8000a10 <seg3+0x23c>)
 80009ac:	f001 fa31 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009b6:	4816      	ldr	r0, [pc, #88]	; (8000a10 <seg3+0x23c>)
 80009b8:	f001 fa2b 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009c2:	4813      	ldr	r0, [pc, #76]	; (8000a10 <seg3+0x23c>)
 80009c4:	f001 fa25 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ce:	4810      	ldr	r0, [pc, #64]	; (8000a10 <seg3+0x23c>)
 80009d0:	f001 fa1f 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80009d4:	e018      	b.n	8000a08 <seg3+0x234>
	case 9:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 80009d6:	2201      	movs	r2, #1
 80009d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009dc:	480c      	ldr	r0, [pc, #48]	; (8000a10 <seg3+0x23c>)
 80009de:	f001 fa18 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e8:	4809      	ldr	r0, [pc, #36]	; (8000a10 <seg3+0x23c>)
 80009ea:	f001 fa12 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009f4:	4806      	ldr	r0, [pc, #24]	; (8000a10 <seg3+0x23c>)
 80009f6:	f001 fa0c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 80009fa:	2201      	movs	r2, #1
 80009fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a00:	4803      	ldr	r0, [pc, #12]	; (8000a10 <seg3+0x23c>)
 8000a02:	f001 fa06 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8000a06:	bf00      	nop

}
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40010c00 	.word	0x40010c00

08000a14 <display_seg>:

void display_seg(int num1,int num2){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
	num1=num1/10;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a22      	ldr	r2, [pc, #136]	; (8000aac <display_seg+0x98>)
 8000a22:	fb82 1203 	smull	r1, r2, r2, r3
 8000a26:	1092      	asrs	r2, r2, #2
 8000a28:	17db      	asrs	r3, r3, #31
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	607b      	str	r3, [r7, #4]
    num2=num2/10;
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	4a1e      	ldr	r2, [pc, #120]	; (8000aac <display_seg+0x98>)
 8000a32:	fb82 1203 	smull	r1, r2, r2, r3
 8000a36:	1092      	asrs	r2, r2, #2
 8000a38:	17db      	asrs	r3, r3, #31
 8000a3a:	1ad3      	subs	r3, r2, r3
 8000a3c:	603b      	str	r3, [r7, #0]
	seg0(num1 / 10);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a1a      	ldr	r2, [pc, #104]	; (8000aac <display_seg+0x98>)
 8000a42:	fb82 1203 	smull	r1, r2, r2, r3
 8000a46:	1092      	asrs	r2, r2, #2
 8000a48:	17db      	asrs	r3, r3, #31
 8000a4a:	1ad3      	subs	r3, r2, r3
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fb7d 	bl	800014c <seg0>
	seg1(num1 % 10);
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	4b15      	ldr	r3, [pc, #84]	; (8000aac <display_seg+0x98>)
 8000a56:	fb83 1302 	smull	r1, r3, r3, r2
 8000a5a:	1099      	asrs	r1, r3, #2
 8000a5c:	17d3      	asrs	r3, r2, #31
 8000a5e:	1ac9      	subs	r1, r1, r3
 8000a60:	460b      	mov	r3, r1
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	440b      	add	r3, r1
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	1ad1      	subs	r1, r2, r3
 8000a6a:	4608      	mov	r0, r1
 8000a6c:	f7ff fc8e 	bl	800038c <seg1>
	seg2(num2 / 10);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	4a0e      	ldr	r2, [pc, #56]	; (8000aac <display_seg+0x98>)
 8000a74:	fb82 1203 	smull	r1, r2, r2, r3
 8000a78:	1092      	asrs	r2, r2, #2
 8000a7a:	17db      	asrs	r3, r3, #31
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fd92 	bl	80005a8 <seg2>
	seg3(num2 % 10);
 8000a84:	683a      	ldr	r2, [r7, #0]
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <display_seg+0x98>)
 8000a88:	fb83 1302 	smull	r1, r3, r3, r2
 8000a8c:	1099      	asrs	r1, r3, #2
 8000a8e:	17d3      	asrs	r3, r2, #31
 8000a90:	1ac9      	subs	r1, r1, r3
 8000a92:	460b      	mov	r3, r1
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	440b      	add	r3, r1
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	1ad1      	subs	r1, r2, r3
 8000a9c:	4608      	mov	r0, r1
 8000a9e:	f7ff fe99 	bl	80007d4 <seg3>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	66666667 	.word	0x66666667

08000ab0 <getKeyInput>:
int button__pressed = 0;
int button_long_pressed = 0;
int button_flag[NUM_BUT] = {0};


void getKeyInput(){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_BUT;i++){
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	e089      	b.n	8000bd0 <getKeyInput+0x120>
  KeyReg2[i] = KeyReg1[i];
 8000abc:	4a49      	ldr	r2, [pc, #292]	; (8000be4 <getKeyInput+0x134>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ac4:	4948      	ldr	r1, [pc, #288]	; (8000be8 <getKeyInput+0x138>)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  KeyReg1[i] = KeyReg0[i];
 8000acc:	4a47      	ldr	r2, [pc, #284]	; (8000bec <getKeyInput+0x13c>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ad4:	4943      	ldr	r1, [pc, #268]	; (8000be4 <getKeyInput+0x134>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  // Add your key
		if (i == 0) {
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d10a      	bne.n	8000af8 <getKeyInput+0x48>
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	4842      	ldr	r0, [pc, #264]	; (8000bf0 <getKeyInput+0x140>)
 8000ae6:	f001 f97d 	bl	8001de4 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	4619      	mov	r1, r3
 8000aee:	4a3f      	ldr	r2, [pc, #252]	; (8000bec <getKeyInput+0x13c>)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000af6:	e01a      	b.n	8000b2e <getKeyInput+0x7e>
		} else if (i == 1) {
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	d10a      	bne.n	8000b14 <getKeyInput+0x64>
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000afe:	2110      	movs	r1, #16
 8000b00:	483b      	ldr	r0, [pc, #236]	; (8000bf0 <getKeyInput+0x140>)
 8000b02:	f001 f96f 	bl	8001de4 <HAL_GPIO_ReadPin>
 8000b06:	4603      	mov	r3, r0
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4a38      	ldr	r2, [pc, #224]	; (8000bec <getKeyInput+0x13c>)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b12:	e00c      	b.n	8000b2e <getKeyInput+0x7e>
		} else if (i == 2) {
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	d109      	bne.n	8000b2e <getKeyInput+0x7e>
			KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000b1a:	2120      	movs	r1, #32
 8000b1c:	4834      	ldr	r0, [pc, #208]	; (8000bf0 <getKeyInput+0x140>)
 8000b1e:	f001 f961 	bl	8001de4 <HAL_GPIO_ReadPin>
 8000b22:	4603      	mov	r3, r0
 8000b24:	4619      	mov	r1, r3
 8000b26:	4a31      	ldr	r2, [pc, #196]	; (8000bec <getKeyInput+0x13c>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

  if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000b2e:	4a2d      	ldr	r2, [pc, #180]	; (8000be4 <getKeyInput+0x134>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b36:	492d      	ldr	r1, [pc, #180]	; (8000bec <getKeyInput+0x13c>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	d143      	bne.n	8000bca <getKeyInput+0x11a>
 8000b42:	4a28      	ldr	r2, [pc, #160]	; (8000be4 <getKeyInput+0x134>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b4a:	4927      	ldr	r1, [pc, #156]	; (8000be8 <getKeyInput+0x138>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d139      	bne.n	8000bca <getKeyInput+0x11a>
    if (KeyReg2[i] != KeyReg3[i]){
 8000b56:	4a24      	ldr	r2, [pc, #144]	; (8000be8 <getKeyInput+0x138>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b5e:	4925      	ldr	r1, [pc, #148]	; (8000bf4 <getKeyInput+0x144>)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d017      	beq.n	8000b9a <getKeyInput+0xea>
      KeyReg3[i] = KeyReg2[i];
 8000b6a:	4a1f      	ldr	r2, [pc, #124]	; (8000be8 <getKeyInput+0x138>)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b72:	4920      	ldr	r1, [pc, #128]	; (8000bf4 <getKeyInput+0x144>)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      if (KeyReg3[i] == PRESSED_STATE){
 8000b7a:	4a1e      	ldr	r2, [pc, #120]	; (8000bf4 <getKeyInput+0x144>)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d121      	bne.n	8000bca <getKeyInput+0x11a>
        TimeOutForKeyPress = 500;
 8000b86:	4b1c      	ldr	r3, [pc, #112]	; (8000bf8 <getKeyInput+0x148>)
 8000b88:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000b8c:	601a      	str	r2, [r3, #0]
        //subKeyProcess();
        button_flag[i] = 1;
 8000b8e:	4a1b      	ldr	r2, [pc, #108]	; (8000bfc <getKeyInput+0x14c>)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2101      	movs	r1, #1
 8000b94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b98:	e017      	b.n	8000bca <getKeyInput+0x11a>
      }

    }else{
        TimeOutForKeyPress --;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <getKeyInput+0x148>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	4a15      	ldr	r2, [pc, #84]	; (8000bf8 <getKeyInput+0x148>)
 8000ba2:	6013      	str	r3, [r2, #0]
        if (TimeOutForKeyPress == 0){
 8000ba4:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <getKeyInput+0x148>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d10e      	bne.n	8000bca <getKeyInput+0x11a>
        	TimeOutForKeyPress = 500;
 8000bac:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <getKeyInput+0x148>)
 8000bae:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000bb2:	601a      	str	r2, [r3, #0]
        	if (KeyReg3[i] == PRESSED_STATE){
 8000bb4:	4a0f      	ldr	r2, [pc, #60]	; (8000bf4 <getKeyInput+0x144>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d104      	bne.n	8000bca <getKeyInput+0x11a>
        		//subKeyProcess();
        		button_flag[i] = 1;
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <getKeyInput+0x14c>)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0;i<NUM_BUT;i++){
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	f77f af72 	ble.w	8000abc <getKeyInput+0xc>
        	}
        }
    }
  }
}
}
 8000bd8:	bf00      	nop
 8000bda:	bf00      	nop
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	2000000c 	.word	0x2000000c
 8000be8:	20000018 	.word	0x20000018
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	40010c00 	.word	0x40010c00
 8000bf4:	20000024 	.word	0x20000024
 8000bf8:	20000030 	.word	0x20000030
 8000bfc:	20000070 	.word	0x20000070

08000c00 <button_mode>:
 *  Created on: Nov 15, 2024
 *      Author: ACER
 */
#include"button_read.h"

void button_mode(){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	getKeyInput();
 8000c04:	f7ff ff54 	bl	8000ab0 <getKeyInput>
	if(button_flag[0]==1){
 8000c08:	4b1d      	ldr	r3, [pc, #116]	; (8000c80 <button_mode+0x80>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d131      	bne.n	8000c74 <button_mode+0x74>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	481c      	ldr	r0, [pc, #112]	; (8000c84 <button_mode+0x84>)
 8000c14:	f001 f915 	bl	8001e42 <HAL_GPIO_TogglePin>
		//init
		reset_led();
 8000c18:	f000 fa30 	bl	800107c <reset_led>
		//fsm
		switch(mode){
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <button_mode+0x88>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	3b14      	subs	r3, #20
 8000c22:	2b03      	cmp	r3, #3
 8000c24:	d827      	bhi.n	8000c76 <button_mode+0x76>
 8000c26:	a201      	add	r2, pc, #4	; (adr r2, 8000c2c <button_mode+0x2c>)
 8000c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2c:	08000c3d 	.word	0x08000c3d
 8000c30:	08000c4b 	.word	0x08000c4b
 8000c34:	08000c59 	.word	0x08000c59
 8000c38:	08000c67 	.word	0x08000c67
		case AUTO:
			mode = MANUAL_RED;
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <button_mode+0x88>)
 8000c3e:	2215      	movs	r2, #21
 8000c40:	601a      	str	r2, [r3, #0]
			mode_light(1);
 8000c42:	2001      	movs	r0, #1
 8000c44:	f000 fa76 	bl	8001134 <mode_light>
			break;
 8000c48:	e015      	b.n	8000c76 <button_mode+0x76>
		case MANUAL_RED:

			mode = MANUAL_GREEN;
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <button_mode+0x88>)
 8000c4c:	2216      	movs	r2, #22
 8000c4e:	601a      	str	r2, [r3, #0]
			mode_light(2);
 8000c50:	2002      	movs	r0, #2
 8000c52:	f000 fa6f 	bl	8001134 <mode_light>
			break;
 8000c56:	e00e      	b.n	8000c76 <button_mode+0x76>
		case MANUAL_GREEN:

			mode = MANUAL_AMBER;
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <button_mode+0x88>)
 8000c5a:	2217      	movs	r2, #23
 8000c5c:	601a      	str	r2, [r3, #0]
			mode_light(3);
 8000c5e:	2003      	movs	r0, #3
 8000c60:	f000 fa68 	bl	8001134 <mode_light>
			break;
 8000c64:	e007      	b.n	8000c76 <button_mode+0x76>
		case MANUAL_AMBER:
			mode = MANUAL_RED;
 8000c66:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <button_mode+0x88>)
 8000c68:	2215      	movs	r2, #21
 8000c6a:	601a      	str	r2, [r3, #0]
			mode_light(1);
 8000c6c:	2001      	movs	r0, #1
 8000c6e:	f000 fa61 	bl	8001134 <mode_light>
			break;
 8000c72:	e000      	b.n	8000c76 <button_mode+0x76>
		}
	}
 8000c74:	bf00      	nop
	button_flag[0]=0;
 8000c76:	4b02      	ldr	r3, [pc, #8]	; (8000c80 <button_mode+0x80>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
}
 8000c7c:	bf00      	nop
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000070 	.word	0x20000070
 8000c84:	40010c00 	.word	0x40010c00
 8000c88:	20000034 	.word	0x20000034

08000c8c <fsm_auto>:
 *      Author: ACER
 */

#include "fsm_auto.h"

void fsm_auto(){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	if(mode == AUTO){
 8000c90:	4b55      	ldr	r3, [pc, #340]	; (8000de8 <fsm_auto+0x15c>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	2b14      	cmp	r3, #20
 8000c96:	f040 80a5 	bne.w	8000de4 <fsm_auto+0x158>
	switch(status){
 8000c9a:	4b54      	ldr	r3, [pc, #336]	; (8000dec <fsm_auto+0x160>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	2b04      	cmp	r3, #4
 8000ca0:	f200 809b 	bhi.w	8000dda <fsm_auto+0x14e>
 8000ca4:	a201      	add	r2, pc, #4	; (adr r2, 8000cac <fsm_auto+0x20>)
 8000ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000caa:	bf00      	nop
 8000cac:	08000cc1 	.word	0x08000cc1
 8000cb0:	08000cc9 	.word	0x08000cc9
 8000cb4:	08000d0d 	.word	0x08000d0d
 8000cb8:	08000d4b 	.word	0x08000d4b
 8000cbc:	08000d8f 	.word	0x08000d8f
	case INIT:
		status = RED_GREEN;
 8000cc0:	4b4a      	ldr	r3, [pc, #296]	; (8000dec <fsm_auto+0x160>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	601a      	str	r2, [r3, #0]
		break;
 8000cc6:	e088      	b.n	8000dda <fsm_auto+0x14e>
	case RED_GREEN:
		led_red_green();
 8000cc8:	f000 f9b8 	bl	800103c <led_red_green>
		display_seg(green_time-auto_timer+10, green_time+amber_time-auto_timer+10 );
 8000ccc:	4b48      	ldr	r3, [pc, #288]	; (8000df0 <fsm_auto+0x164>)
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	4b48      	ldr	r3, [pc, #288]	; (8000df4 <fsm_auto+0x168>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	f103 000a 	add.w	r0, r3, #10
 8000cda:	4b45      	ldr	r3, [pc, #276]	; (8000df0 <fsm_auto+0x164>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	4b46      	ldr	r3, [pc, #280]	; (8000df8 <fsm_auto+0x16c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	441a      	add	r2, r3
 8000ce4:	4b43      	ldr	r3, [pc, #268]	; (8000df4 <fsm_auto+0x168>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	330a      	adds	r3, #10
 8000cec:	4619      	mov	r1, r3
 8000cee:	f7ff fe91 	bl	8000a14 <display_seg>

		if(auto_timer >= green_time){
 8000cf2:	4b40      	ldr	r3, [pc, #256]	; (8000df4 <fsm_auto+0x168>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	4b3e      	ldr	r3, [pc, #248]	; (8000df0 <fsm_auto+0x164>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	db66      	blt.n	8000dcc <fsm_auto+0x140>
		 status = RED_AMBER;
 8000cfe:	4b3b      	ldr	r3, [pc, #236]	; (8000dec <fsm_auto+0x160>)
 8000d00:	2202      	movs	r2, #2
 8000d02:	601a      	str	r2, [r3, #0]
		 auto_timer=0;
 8000d04:	4b3b      	ldr	r3, [pc, #236]	; (8000df4 <fsm_auto+0x168>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d0a:	e05f      	b.n	8000dcc <fsm_auto+0x140>
	case RED_AMBER:
		led_red_amber();
 8000d0c:	f000 f9a6 	bl	800105c <led_red_amber>
		display_seg(amber_time - auto_timer+10, amber_time-auto_timer+10);
 8000d10:	4b39      	ldr	r3, [pc, #228]	; (8000df8 <fsm_auto+0x16c>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b37      	ldr	r3, [pc, #220]	; (8000df4 <fsm_auto+0x168>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	f103 000a 	add.w	r0, r3, #10
 8000d1e:	4b36      	ldr	r3, [pc, #216]	; (8000df8 <fsm_auto+0x16c>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	4b34      	ldr	r3, [pc, #208]	; (8000df4 <fsm_auto+0x168>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	330a      	adds	r3, #10
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f7ff fe72 	bl	8000a14 <display_seg>

		if(auto_timer >= amber_time){
 8000d30:	4b30      	ldr	r3, [pc, #192]	; (8000df4 <fsm_auto+0x168>)
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	4b30      	ldr	r3, [pc, #192]	; (8000df8 <fsm_auto+0x16c>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	db49      	blt.n	8000dd0 <fsm_auto+0x144>
		 status = GREEN_RED;
 8000d3c:	4b2b      	ldr	r3, [pc, #172]	; (8000dec <fsm_auto+0x160>)
 8000d3e:	2203      	movs	r2, #3
 8000d40:	601a      	str	r2, [r3, #0]
		 auto_timer=0;
 8000d42:	4b2c      	ldr	r3, [pc, #176]	; (8000df4 <fsm_auto+0x168>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d48:	e042      	b.n	8000dd0 <fsm_auto+0x144>
	case GREEN_RED:
		led_green_red();
 8000d4a:	f000 f957 	bl	8000ffc <led_green_red>
		display_seg(green_time+amber_time-auto_timer+10, green_time-auto_timer+10);
 8000d4e:	4b28      	ldr	r3, [pc, #160]	; (8000df0 <fsm_auto+0x164>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4b29      	ldr	r3, [pc, #164]	; (8000df8 <fsm_auto+0x16c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	441a      	add	r2, r3
 8000d58:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <fsm_auto+0x168>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	f103 000a 	add.w	r0, r3, #10
 8000d62:	4b23      	ldr	r3, [pc, #140]	; (8000df0 <fsm_auto+0x164>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <fsm_auto+0x168>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	330a      	adds	r3, #10
 8000d6e:	4619      	mov	r1, r3
 8000d70:	f7ff fe50 	bl	8000a14 <display_seg>

		if(auto_timer >= green_time){
 8000d74:	4b1f      	ldr	r3, [pc, #124]	; (8000df4 <fsm_auto+0x168>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <fsm_auto+0x164>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	db29      	blt.n	8000dd4 <fsm_auto+0x148>
		status = AMBER_RED;
 8000d80:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <fsm_auto+0x160>)
 8000d82:	2204      	movs	r2, #4
 8000d84:	601a      	str	r2, [r3, #0]
		auto_timer=0;
 8000d86:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <fsm_auto+0x168>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d8c:	e022      	b.n	8000dd4 <fsm_auto+0x148>
	case AMBER_RED:
		led_amber_red();
 8000d8e:	f000 f945 	bl	800101c <led_amber_red>
		display_seg(amber_time-auto_timer+10, amber_time-auto_timer+10);
 8000d92:	4b19      	ldr	r3, [pc, #100]	; (8000df8 <fsm_auto+0x16c>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <fsm_auto+0x168>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	f103 000a 	add.w	r0, r3, #10
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <fsm_auto+0x16c>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <fsm_auto+0x168>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	330a      	adds	r3, #10
 8000dac:	4619      	mov	r1, r3
 8000dae:	f7ff fe31 	bl	8000a14 <display_seg>

		if(auto_timer >= amber_time){
 8000db2:	4b10      	ldr	r3, [pc, #64]	; (8000df4 <fsm_auto+0x168>)
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <fsm_auto+0x16c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	db0c      	blt.n	8000dd8 <fsm_auto+0x14c>
		status = RED_GREEN;
 8000dbe:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <fsm_auto+0x160>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	601a      	str	r2, [r3, #0]
		auto_timer=0;
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <fsm_auto+0x168>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
		}
		break;
 8000dca:	e005      	b.n	8000dd8 <fsm_auto+0x14c>
		break;
 8000dcc:	bf00      	nop
 8000dce:	e004      	b.n	8000dda <fsm_auto+0x14e>
		break;
 8000dd0:	bf00      	nop
 8000dd2:	e002      	b.n	8000dda <fsm_auto+0x14e>
		break;
 8000dd4:	bf00      	nop
 8000dd6:	e000      	b.n	8000dda <fsm_auto+0x14e>
		break;
 8000dd8:	bf00      	nop
	}
	auto_timer+=1;
 8000dda:	4b06      	ldr	r3, [pc, #24]	; (8000df4 <fsm_auto+0x168>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	3301      	adds	r3, #1
 8000de0:	4a04      	ldr	r2, [pc, #16]	; (8000df4 <fsm_auto+0x168>)
 8000de2:	6013      	str	r3, [r2, #0]

	}
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000034 	.word	0x20000034
 8000dec:	2000007c 	.word	0x2000007c
 8000df0:	20000040 	.word	0x20000040
 8000df4:	20000080 	.word	0x20000080
 8000df8:	2000003c 	.word	0x2000003c

08000dfc <_first>:
 *      Author: ACER
 */

#include "fsm_man.h"

int _first(int *first_time) {
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	if (*first_time) {
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d004      	beq.n	8000e16 <_first+0x1a>
		*first_time = 0;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	601a      	str	r2, [r3, #0]
		return 1;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <_first+0x1c>
	}
	return 0;
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
	...

08000e24 <fsm_man>:
void fsm_man() {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	if (_first(&first_time)) {
 8000e28:	4866      	ldr	r0, [pc, #408]	; (8000fc4 <fsm_man+0x1a0>)
 8000e2a:	f7ff ffe7 	bl	8000dfc <_first>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d00b      	beq.n	8000e4c <fsm_man+0x28>
		temp_red = red_time;
 8000e34:	4b64      	ldr	r3, [pc, #400]	; (8000fc8 <fsm_man+0x1a4>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a64      	ldr	r2, [pc, #400]	; (8000fcc <fsm_man+0x1a8>)
 8000e3a:	6013      	str	r3, [r2, #0]
		temp_green = green_time;
 8000e3c:	4b64      	ldr	r3, [pc, #400]	; (8000fd0 <fsm_man+0x1ac>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a64      	ldr	r2, [pc, #400]	; (8000fd4 <fsm_man+0x1b0>)
 8000e42:	6013      	str	r3, [r2, #0]
		temp_amber = amber_time;
 8000e44:	4b64      	ldr	r3, [pc, #400]	; (8000fd8 <fsm_man+0x1b4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a64      	ldr	r2, [pc, #400]	; (8000fdc <fsm_man+0x1b8>)
 8000e4a:	6013      	str	r3, [r2, #0]
	}
	switch (mode) {
 8000e4c:	4b64      	ldr	r3, [pc, #400]	; (8000fe0 <fsm_man+0x1bc>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2b17      	cmp	r3, #23
 8000e52:	d046      	beq.n	8000ee2 <fsm_man+0xbe>
 8000e54:	2b17      	cmp	r3, #23
 8000e56:	dc67      	bgt.n	8000f28 <fsm_man+0x104>
 8000e58:	2b15      	cmp	r3, #21
 8000e5a:	d002      	beq.n	8000e62 <fsm_man+0x3e>
 8000e5c:	2b16      	cmp	r3, #22
 8000e5e:	d022      	beq.n	8000ea6 <fsm_man+0x82>
 8000e60:	e062      	b.n	8000f28 <fsm_man+0x104>
	case MANUAL_RED:
		if (man_timer >= 50) {
 8000e62:	4b60      	ldr	r3, [pc, #384]	; (8000fe4 <fsm_man+0x1c0>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2b31      	cmp	r3, #49	; 0x31
 8000e68:	dd0c      	ble.n	8000e84 <fsm_man+0x60>
			toggle_led_red();
 8000e6a:	f000 f91b 	bl	80010a4 <toggle_led_red>
			display_seg(temp_red, temp_red);
 8000e6e:	4b57      	ldr	r3, [pc, #348]	; (8000fcc <fsm_man+0x1a8>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a56      	ldr	r2, [pc, #344]	; (8000fcc <fsm_man+0x1a8>)
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	4611      	mov	r1, r2
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff fdcb 	bl	8000a14 <display_seg>
			man_timer = 0;
 8000e7e:	4b59      	ldr	r3, [pc, #356]	; (8000fe4 <fsm_man+0x1c0>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
		}

		if (button_flag[1] == 1) {
 8000e84:	4b58      	ldr	r3, [pc, #352]	; (8000fe8 <fsm_man+0x1c4>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d148      	bne.n	8000f1e <fsm_man+0xfa>
			button_flag[1] = 0;
 8000e8c:	4b56      	ldr	r3, [pc, #344]	; (8000fe8 <fsm_man+0x1c4>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	605a      	str	r2, [r3, #4]
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000e92:	2180      	movs	r1, #128	; 0x80
 8000e94:	4855      	ldr	r0, [pc, #340]	; (8000fec <fsm_man+0x1c8>)
 8000e96:	f000 ffd4 	bl	8001e42 <HAL_GPIO_TogglePin>
			temp_red += 10;
 8000e9a:	4b4c      	ldr	r3, [pc, #304]	; (8000fcc <fsm_man+0x1a8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	330a      	adds	r3, #10
 8000ea0:	4a4a      	ldr	r2, [pc, #296]	; (8000fcc <fsm_man+0x1a8>)
 8000ea2:	6013      	str	r3, [r2, #0]
		}

		break;
 8000ea4:	e03b      	b.n	8000f1e <fsm_man+0xfa>
	case MANUAL_GREEN:
		if (man_timer >= 50) {
 8000ea6:	4b4f      	ldr	r3, [pc, #316]	; (8000fe4 <fsm_man+0x1c0>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b31      	cmp	r3, #49	; 0x31
 8000eac:	dd0c      	ble.n	8000ec8 <fsm_man+0xa4>
			toggle_led_green();
 8000eae:	f000 f931 	bl	8001114 <toggle_led_green>
			display_seg(temp_green, temp_green);
 8000eb2:	4b48      	ldr	r3, [pc, #288]	; (8000fd4 <fsm_man+0x1b0>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a47      	ldr	r2, [pc, #284]	; (8000fd4 <fsm_man+0x1b0>)
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	4611      	mov	r1, r2
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fda9 	bl	8000a14 <display_seg>
			man_timer = 0;
 8000ec2:	4b48      	ldr	r3, [pc, #288]	; (8000fe4 <fsm_man+0x1c0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
		}

		if (button_flag[1] == 1) {
 8000ec8:	4b47      	ldr	r3, [pc, #284]	; (8000fe8 <fsm_man+0x1c4>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d128      	bne.n	8000f22 <fsm_man+0xfe>
			button_flag[1] = 0;
 8000ed0:	4b45      	ldr	r3, [pc, #276]	; (8000fe8 <fsm_man+0x1c4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	605a      	str	r2, [r3, #4]
			temp_green += 10;
 8000ed6:	4b3f      	ldr	r3, [pc, #252]	; (8000fd4 <fsm_man+0x1b0>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	330a      	adds	r3, #10
 8000edc:	4a3d      	ldr	r2, [pc, #244]	; (8000fd4 <fsm_man+0x1b0>)
 8000ede:	6013      	str	r3, [r2, #0]
		}

		break;
 8000ee0:	e01f      	b.n	8000f22 <fsm_man+0xfe>
	case MANUAL_AMBER:
		if (man_timer >= 50) {
 8000ee2:	4b40      	ldr	r3, [pc, #256]	; (8000fe4 <fsm_man+0x1c0>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b31      	cmp	r3, #49	; 0x31
 8000ee8:	dd0c      	ble.n	8000f04 <fsm_man+0xe0>
			toggle_led_amber();
 8000eea:	f000 f903 	bl	80010f4 <toggle_led_amber>
			display_seg(temp_amber, temp_amber);
 8000eee:	4b3b      	ldr	r3, [pc, #236]	; (8000fdc <fsm_man+0x1b8>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a3a      	ldr	r2, [pc, #232]	; (8000fdc <fsm_man+0x1b8>)
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fd8b 	bl	8000a14 <display_seg>
			man_timer = 0;
 8000efe:	4b39      	ldr	r3, [pc, #228]	; (8000fe4 <fsm_man+0x1c0>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
		}
		if (button_flag[1] == 1) {
 8000f04:	4b38      	ldr	r3, [pc, #224]	; (8000fe8 <fsm_man+0x1c4>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d10c      	bne.n	8000f26 <fsm_man+0x102>
			button_flag[1] = 0;
 8000f0c:	4b36      	ldr	r3, [pc, #216]	; (8000fe8 <fsm_man+0x1c4>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	605a      	str	r2, [r3, #4]
			temp_amber += 10;
 8000f12:	4b32      	ldr	r3, [pc, #200]	; (8000fdc <fsm_man+0x1b8>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	330a      	adds	r3, #10
 8000f18:	4a30      	ldr	r2, [pc, #192]	; (8000fdc <fsm_man+0x1b8>)
 8000f1a:	6013      	str	r3, [r2, #0]
		}

		break;
 8000f1c:	e003      	b.n	8000f26 <fsm_man+0x102>
		break;
 8000f1e:	bf00      	nop
 8000f20:	e002      	b.n	8000f28 <fsm_man+0x104>
		break;
 8000f22:	bf00      	nop
 8000f24:	e000      	b.n	8000f28 <fsm_man+0x104>
		break;
 8000f26:	bf00      	nop
	}

	if (temp_red == (temp_green + temp_amber)) {
 8000f28:	4b2a      	ldr	r3, [pc, #168]	; (8000fd4 <fsm_man+0x1b0>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	4b2b      	ldr	r3, [pc, #172]	; (8000fdc <fsm_man+0x1b8>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	441a      	add	r2, r3
 8000f32:	4b26      	ldr	r3, [pc, #152]	; (8000fcc <fsm_man+0x1a8>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d125      	bne.n	8000f86 <fsm_man+0x162>
		no_toggle_error();
 8000f3a:	f000 f8cf 	bl	80010dc <no_toggle_error>
		if (button_flag[2] == 1) {
 8000f3e:	4b2a      	ldr	r3, [pc, #168]	; (8000fe8 <fsm_man+0x1c4>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d131      	bne.n	8000faa <fsm_man+0x186>
			button_flag[2] = 0;
 8000f46:	4b28      	ldr	r3, [pc, #160]	; (8000fe8 <fsm_man+0x1c4>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8000f4c:	2180      	movs	r1, #128	; 0x80
 8000f4e:	4827      	ldr	r0, [pc, #156]	; (8000fec <fsm_man+0x1c8>)
 8000f50:	f000 ff77 	bl	8001e42 <HAL_GPIO_TogglePin>
			//init

			red_time = temp_red;
 8000f54:	4b1d      	ldr	r3, [pc, #116]	; (8000fcc <fsm_man+0x1a8>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a1b      	ldr	r2, [pc, #108]	; (8000fc8 <fsm_man+0x1a4>)
 8000f5a:	6013      	str	r3, [r2, #0]
			green_time = temp_green;
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	; (8000fd4 <fsm_man+0x1b0>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a1b      	ldr	r2, [pc, #108]	; (8000fd0 <fsm_man+0x1ac>)
 8000f62:	6013      	str	r3, [r2, #0]
			amber_time = temp_amber;
 8000f64:	4b1d      	ldr	r3, [pc, #116]	; (8000fdc <fsm_man+0x1b8>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a1b      	ldr	r2, [pc, #108]	; (8000fd8 <fsm_man+0x1b4>)
 8000f6a:	6013      	str	r3, [r2, #0]
			mode = AUTO;
 8000f6c:	4b1c      	ldr	r3, [pc, #112]	; (8000fe0 <fsm_man+0x1bc>)
 8000f6e:	2214      	movs	r2, #20
 8000f70:	601a      	str	r2, [r3, #0]
			auto_timer = 0;
 8000f72:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <fsm_man+0x1cc>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
			status = INIT;
 8000f78:	4b1e      	ldr	r3, [pc, #120]	; (8000ff4 <fsm_man+0x1d0>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
			mode_light(0);
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f000 f8d8 	bl	8001134 <mode_light>
 8000f84:	e011      	b.n	8000faa <fsm_man+0x186>
		}
	} else if (temp_red != (temp_green + temp_amber) && error_timer >= 50) {
 8000f86:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <fsm_man+0x1b0>)
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	4b14      	ldr	r3, [pc, #80]	; (8000fdc <fsm_man+0x1b8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	441a      	add	r2, r3
 8000f90:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <fsm_man+0x1a8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d008      	beq.n	8000faa <fsm_man+0x186>
 8000f98:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <fsm_man+0x1d4>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b31      	cmp	r3, #49	; 0x31
 8000f9e:	dd04      	ble.n	8000faa <fsm_man+0x186>
		toggle_error();
 8000fa0:	f000 f890 	bl	80010c4 <toggle_error>
		error_timer = 0;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <fsm_man+0x1d4>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
	}
	man_timer += 1;
 8000faa:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <fsm_man+0x1c0>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	4a0c      	ldr	r2, [pc, #48]	; (8000fe4 <fsm_man+0x1c0>)
 8000fb2:	6013      	str	r3, [r2, #0]
	error_timer += 1;
 8000fb4:	4b10      	ldr	r3, [pc, #64]	; (8000ff8 <fsm_man+0x1d4>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a0f      	ldr	r2, [pc, #60]	; (8000ff8 <fsm_man+0x1d4>)
 8000fbc:	6013      	str	r3, [r2, #0]
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000044 	.word	0x20000044
 8000fc8:	20000038 	.word	0x20000038
 8000fcc:	20000094 	.word	0x20000094
 8000fd0:	20000040 	.word	0x20000040
 8000fd4:	20000098 	.word	0x20000098
 8000fd8:	2000003c 	.word	0x2000003c
 8000fdc:	20000090 	.word	0x20000090
 8000fe0:	20000034 	.word	0x20000034
 8000fe4:	20000084 	.word	0x20000084
 8000fe8:	20000070 	.word	0x20000070
 8000fec:	40010c00 	.word	0x40010c00
 8000ff0:	20000080 	.word	0x20000080
 8000ff4:	2000007c 	.word	0x2000007c
 8000ff8:	20000088 	.word	0x20000088

08000ffc <led_green_red>:
 *  Created on: Oct 8, 2024
 *      Author: ACER
 */
#include"led_traffic.h"

void led_green_red(){
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0| GPIO_PIN_4,SET);
 8001000:	2201      	movs	r2, #1
 8001002:	2111      	movs	r1, #17
 8001004:	4804      	ldr	r0, [pc, #16]	; (8001018 <led_green_red+0x1c>)
 8001006:	f000 ff04 	bl	8001e12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1| GPIO_PIN_2| GPIO_PIN_3| GPIO_PIN_5,RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	212e      	movs	r1, #46	; 0x2e
 800100e:	4802      	ldr	r0, [pc, #8]	; (8001018 <led_green_red+0x1c>)
 8001010:	f000 feff 	bl	8001e12 <HAL_GPIO_WritePin>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40010800 	.word	0x40010800

0800101c <led_amber_red>:
void led_amber_red(){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2| GPIO_PIN_4,SET);
 8001020:	2201      	movs	r2, #1
 8001022:	2114      	movs	r1, #20
 8001024:	4804      	ldr	r0, [pc, #16]	; (8001038 <led_amber_red+0x1c>)
 8001026:	f000 fef4 	bl	8001e12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0| GPIO_PIN_1| GPIO_PIN_3| GPIO_PIN_5,RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	212b      	movs	r1, #43	; 0x2b
 800102e:	4802      	ldr	r0, [pc, #8]	; (8001038 <led_amber_red+0x1c>)
 8001030:	f000 feef 	bl	8001e12 <HAL_GPIO_WritePin>
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40010800 	.word	0x40010800

0800103c <led_red_green>:
void led_red_green(){
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1| GPIO_PIN_3,SET);
 8001040:	2201      	movs	r2, #1
 8001042:	210a      	movs	r1, #10
 8001044:	4804      	ldr	r0, [pc, #16]	; (8001058 <led_red_green+0x1c>)
 8001046:	f000 fee4 	bl	8001e12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0| GPIO_PIN_2| GPIO_PIN_4| GPIO_PIN_5,RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2135      	movs	r1, #53	; 0x35
 800104e:	4802      	ldr	r0, [pc, #8]	; (8001058 <led_red_green+0x1c>)
 8001050:	f000 fedf 	bl	8001e12 <HAL_GPIO_WritePin>

}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40010800 	.word	0x40010800

0800105c <led_red_amber>:
void led_red_amber(){
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1| GPIO_PIN_5,SET);
 8001060:	2201      	movs	r2, #1
 8001062:	2122      	movs	r1, #34	; 0x22
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <led_red_amber+0x1c>)
 8001066:	f000 fed4 	bl	8001e12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0| GPIO_PIN_2| GPIO_PIN_4| GPIO_PIN_3,RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	211d      	movs	r1, #29
 800106e:	4802      	ldr	r0, [pc, #8]	; (8001078 <led_red_amber+0x1c>)
 8001070:	f000 fecf 	bl	8001e12 <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40010800 	.word	0x40010800

0800107c <reset_led>:
void reset_led(){
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0|GPIO_PIN_1| GPIO_PIN_2|GPIO_PIN_5| GPIO_PIN_4| GPIO_PIN_3,RESET);
 8001080:	2200      	movs	r2, #0
 8001082:	213f      	movs	r1, #63	; 0x3f
 8001084:	4805      	ldr	r0, [pc, #20]	; (800109c <reset_led+0x20>)
 8001086:	f000 fec4 	bl	8001e12 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001090:	4803      	ldr	r0, [pc, #12]	; (80010a0 <reset_led+0x24>)
 8001092:	f000 febe 	bl	8001e12 <HAL_GPIO_WritePin>
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40010800 	.word	0x40010800
 80010a0:	40010c00 	.word	0x40010c00

080010a4 <toggle_led_red>:
void toggle_led_red(){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1| GPIO_PIN_4);
 80010a8:	2112      	movs	r1, #18
 80010aa:	4805      	ldr	r0, [pc, #20]	; (80010c0 <toggle_led_red+0x1c>)
 80010ac:	f000 fec9 	bl	8001e42 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0| GPIO_PIN_2| GPIO_PIN_3| GPIO_PIN_5,RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	212d      	movs	r1, #45	; 0x2d
 80010b4:	4802      	ldr	r0, [pc, #8]	; (80010c0 <toggle_led_red+0x1c>)
 80010b6:	f000 feac 	bl	8001e12 <HAL_GPIO_WritePin>

}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40010800 	.word	0x40010800

080010c4 <toggle_error>:
void toggle_error(){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 80010c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010cc:	4802      	ldr	r0, [pc, #8]	; (80010d8 <toggle_error+0x14>)
 80010ce:	f000 feb8 	bl	8001e42 <HAL_GPIO_TogglePin>
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40010c00 	.word	0x40010c00

080010dc <no_toggle_error>:
void no_toggle_error(){
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8,RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010e6:	4802      	ldr	r0, [pc, #8]	; (80010f0 <no_toggle_error+0x14>)
 80010e8:	f000 fe93 	bl	8001e12 <HAL_GPIO_WritePin>
}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40010c00 	.word	0x40010c00

080010f4 <toggle_led_amber>:
void toggle_led_amber(){
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_2|GPIO_PIN_5);
 80010f8:	2124      	movs	r1, #36	; 0x24
 80010fa:	4805      	ldr	r0, [pc, #20]	; (8001110 <toggle_led_amber+0x1c>)
 80010fc:	f000 fea1 	bl	8001e42 <HAL_GPIO_TogglePin>
    HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0| GPIO_PIN_1| GPIO_PIN_3| GPIO_PIN_4,RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	211b      	movs	r1, #27
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <toggle_led_amber+0x1c>)
 8001106:	f000 fe84 	bl	8001e12 <HAL_GPIO_WritePin>
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40010800 	.word	0x40010800

08001114 <toggle_led_green>:
void toggle_led_green(){
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3|GPIO_PIN_0);
 8001118:	2109      	movs	r1, #9
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <toggle_led_green+0x1c>)
 800111c:	f000 fe91 	bl	8001e42 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1| GPIO_PIN_2| GPIO_PIN_4| GPIO_PIN_5,RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	2136      	movs	r1, #54	; 0x36
 8001124:	4802      	ldr	r0, [pc, #8]	; (8001130 <toggle_led_green+0x1c>)
 8001126:	f000 fe74 	bl	8001e12 <HAL_GPIO_WritePin>
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40010800 	.word	0x40010800

08001134 <mode_light>:

void mode_light(int num){
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b03      	cmp	r3, #3
 8001140:	d866      	bhi.n	8001210 <mode_light+0xdc>
 8001142:	a201      	add	r2, pc, #4	; (adr r2, 8001148 <mode_light+0x14>)
 8001144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001148:	08001159 	.word	0x08001159
 800114c:	08001187 	.word	0x08001187
 8001150:	080011b5 	.word	0x080011b5
 8001154:	080011e3 	.word	0x080011e3
	switch(num){
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	2140      	movs	r1, #64	; 0x40
 800115c:	482e      	ldr	r0, [pc, #184]	; (8001218 <mode_light+0xe4>)
 800115e:	f000 fe58 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8001162:	2200      	movs	r2, #0
 8001164:	2180      	movs	r1, #128	; 0x80
 8001166:	482c      	ldr	r0, [pc, #176]	; (8001218 <mode_light+0xe4>)
 8001168:	f000 fe53 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001172:	4829      	ldr	r0, [pc, #164]	; (8001218 <mode_light+0xe4>)
 8001174:	f000 fe4d 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800117e:	4826      	ldr	r0, [pc, #152]	; (8001218 <mode_light+0xe4>)
 8001180:	f000 fe47 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 8001184:	e044      	b.n	8001210 <mode_light+0xdc>
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2140      	movs	r1, #64	; 0x40
 800118a:	4823      	ldr	r0, [pc, #140]	; (8001218 <mode_light+0xe4>)
 800118c:	f000 fe41 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	2180      	movs	r1, #128	; 0x80
 8001194:	4820      	ldr	r0, [pc, #128]	; (8001218 <mode_light+0xe4>)
 8001196:	f000 fe3c 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011a0:	481d      	ldr	r0, [pc, #116]	; (8001218 <mode_light+0xe4>)
 80011a2:	f000 fe36 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ac:	481a      	ldr	r0, [pc, #104]	; (8001218 <mode_light+0xe4>)
 80011ae:	f000 fe30 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80011b2:	e02d      	b.n	8001210 <mode_light+0xdc>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2140      	movs	r1, #64	; 0x40
 80011b8:	4817      	ldr	r0, [pc, #92]	; (8001218 <mode_light+0xe4>)
 80011ba:	f000 fe2a 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80011be:	2200      	movs	r2, #0
 80011c0:	2180      	movs	r1, #128	; 0x80
 80011c2:	4815      	ldr	r0, [pc, #84]	; (8001218 <mode_light+0xe4>)
 80011c4:	f000 fe25 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, SET);
 80011c8:	2201      	movs	r2, #1
 80011ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ce:	4812      	ldr	r0, [pc, #72]	; (8001218 <mode_light+0xe4>)
 80011d0:	f000 fe1f 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011da:	480f      	ldr	r0, [pc, #60]	; (8001218 <mode_light+0xe4>)
 80011dc:	f000 fe19 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 80011e0:	e016      	b.n	8001210 <mode_light+0xdc>
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	480c      	ldr	r0, [pc, #48]	; (8001218 <mode_light+0xe4>)
 80011e8:	f000 fe13 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80011ec:	2200      	movs	r2, #0
 80011ee:	2180      	movs	r1, #128	; 0x80
 80011f0:	4809      	ldr	r0, [pc, #36]	; (8001218 <mode_light+0xe4>)
 80011f2:	f000 fe0e 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, SET);
 80011f6:	2201      	movs	r2, #1
 80011f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011fc:	4806      	ldr	r0, [pc, #24]	; (8001218 <mode_light+0xe4>)
 80011fe:	f000 fe08 	bl	8001e12 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, SET);
 8001202:	2201      	movs	r2, #1
 8001204:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001208:	4803      	ldr	r0, [pc, #12]	; (8001218 <mode_light+0xe4>)
 800120a:	f000 fe02 	bl	8001e12 <HAL_GPIO_WritePin>
		break;
 800120e:	bf00      	nop
}
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40010800 	.word	0x40010800

0800121c <led_blink>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void led_blink(){
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 8001220:	2140      	movs	r1, #64	; 0x40
 8001222:	4802      	ldr	r0, [pc, #8]	; (800122c <led_blink+0x10>)
 8001224:	f000 fe0d 	bl	8001e42 <HAL_GPIO_TogglePin>
  }
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40010c00 	.word	0x40010c00

08001230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001234:	f000 faec 	bl	8001810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001238:	f000 f82c 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123c:	f000 f8b2 	bl	80013a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001240:	f000 f864 	bl	800130c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001244:	480e      	ldr	r0, [pc, #56]	; (8001280 <main+0x50>)
 8001246:	f001 fa41 	bl	80026cc <HAL_TIM_Base_Start_IT>
  SCH_INIT();
 800124a:	f000 f91f 	bl	800148c <SCH_INIT>

  SCH_ADD_TASK(led_blink, 10, 1000);
 800124e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001252:	210a      	movs	r1, #10
 8001254:	480b      	ldr	r0, [pc, #44]	; (8001284 <main+0x54>)
 8001256:	f000 f985 	bl	8001564 <SCH_ADD_TASK>
  SCH_ADD_TASK(fsm_auto, 10, 100);
 800125a:	2264      	movs	r2, #100	; 0x64
 800125c:	210a      	movs	r1, #10
 800125e:	480a      	ldr	r0, [pc, #40]	; (8001288 <main+0x58>)
 8001260:	f000 f980 	bl	8001564 <SCH_ADD_TASK>
  SCH_ADD_TASK(fsm_man, 10, 10);
 8001264:	220a      	movs	r2, #10
 8001266:	210a      	movs	r1, #10
 8001268:	4808      	ldr	r0, [pc, #32]	; (800128c <main+0x5c>)
 800126a:	f000 f97b 	bl	8001564 <SCH_ADD_TASK>
  SCH_ADD_TASK(button_mode,10,10);
 800126e:	220a      	movs	r2, #10
 8001270:	210a      	movs	r1, #10
 8001272:	4807      	ldr	r0, [pc, #28]	; (8001290 <main+0x60>)
 8001274:	f000 f976 	bl	8001564 <SCH_ADD_TASK>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_DISPATCH_TASK();
 8001278:	f000 f9d4 	bl	8001624 <SCH_DISPATCH_TASK>
 800127c:	e7fc      	b.n	8001278 <main+0x48>
 800127e:	bf00      	nop
 8001280:	2000009c 	.word	0x2000009c
 8001284:	0800121d 	.word	0x0800121d
 8001288:	08000c8d 	.word	0x08000c8d
 800128c:	08000e25 	.word	0x08000e25
 8001290:	08000c01 	.word	0x08000c01

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b090      	sub	sp, #64	; 0x40
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0318 	add.w	r3, r7, #24
 800129e:	2228      	movs	r2, #40	; 0x28
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f001 fdc2 	bl	8002e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b6:	2302      	movs	r3, #2
 80012b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ba:	2301      	movs	r3, #1
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012be:	2310      	movs	r3, #16
 80012c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012c2:	2300      	movs	r3, #0
 80012c4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c6:	f107 0318 	add.w	r3, r7, #24
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fdd2 	bl	8001e74 <HAL_RCC_OscConfig>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <SystemClock_Config+0x46>
  {
    Error_Handler();
 80012d6:	f000 f8d3 	bl	8001480 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012da:	230f      	movs	r3, #15
 80012dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012de:	2300      	movs	r3, #0
 80012e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f001 f83e 	bl	8002374 <HAL_RCC_ClockConfig>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012fe:	f000 f8bf 	bl	8001480 <Error_Handler>
  }
}
 8001302:	bf00      	nop
 8001304:	3740      	adds	r7, #64	; 0x40
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
	...

0800130c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	463b      	mov	r3, r7
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001328:	4b1d      	ldr	r3, [pc, #116]	; (80013a0 <MX_TIM2_Init+0x94>)
 800132a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800132e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001330:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001332:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001336:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001338:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <MX_TIM2_Init+0x94>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800133e:	4b18      	ldr	r3, [pc, #96]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001340:	2209      	movs	r2, #9
 8001342:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001344:	4b16      	ldr	r3, [pc, #88]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <MX_TIM2_Init+0x94>)
 800134c:	2200      	movs	r2, #0
 800134e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001350:	4813      	ldr	r0, [pc, #76]	; (80013a0 <MX_TIM2_Init+0x94>)
 8001352:	f001 f96b 	bl	800262c <HAL_TIM_Base_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800135c:	f000 f890 	bl	8001480 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	4619      	mov	r1, r3
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <MX_TIM2_Init+0x94>)
 800136e:	f001 fae9 	bl	8002944 <HAL_TIM_ConfigClockSource>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001378:	f000 f882 	bl	8001480 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800137c:	2300      	movs	r3, #0
 800137e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001384:	463b      	mov	r3, r7
 8001386:	4619      	mov	r1, r3
 8001388:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_TIM2_Init+0x94>)
 800138a:	f001 fcc1 	bl	8002d10 <HAL_TIMEx_MasterConfigSynchronization>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001394:	f000 f874 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	2000009c 	.word	0x2000009c

080013a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b8:	4b29      	ldr	r3, [pc, #164]	; (8001460 <MX_GPIO_Init+0xbc>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	4a28      	ldr	r2, [pc, #160]	; (8001460 <MX_GPIO_Init+0xbc>)
 80013be:	f043 0304 	orr.w	r3, r3, #4
 80013c2:	6193      	str	r3, [r2, #24]
 80013c4:	4b26      	ldr	r3, [pc, #152]	; (8001460 <MX_GPIO_Init+0xbc>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	607b      	str	r3, [r7, #4]
 80013ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d0:	4b23      	ldr	r3, [pc, #140]	; (8001460 <MX_GPIO_Init+0xbc>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	4a22      	ldr	r2, [pc, #136]	; (8001460 <MX_GPIO_Init+0xbc>)
 80013d6:	f043 0308 	orr.w	r3, r3, #8
 80013da:	6193      	str	r3, [r2, #24]
 80013dc:	4b20      	ldr	r3, [pc, #128]	; (8001460 <MX_GPIO_Init+0xbc>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	603b      	str	r3, [r7, #0]
 80013e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80013e8:	2200      	movs	r2, #0
 80013ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80013ee:	481d      	ldr	r0, [pc, #116]	; (8001464 <MX_GPIO_Init+0xc0>)
 80013f0:	f000 fd0f 	bl	8001e12 <HAL_GPIO_WritePin>
          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f64f 71c7 	movw	r1, #65479	; 0xffc7
 80013fa:	481b      	ldr	r0, [pc, #108]	; (8001468 <MX_GPIO_Init+0xc4>)
 80013fc:	f000 fd09 	bl	8001e12 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001400:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001404:	60bb      	str	r3, [r7, #8]
          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2302      	movs	r3, #2
 8001410:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 0308 	add.w	r3, r7, #8
 8001416:	4619      	mov	r1, r3
 8001418:	4812      	ldr	r0, [pc, #72]	; (8001464 <MX_GPIO_Init+0xc0>)
 800141a:	f000 fb69 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800141e:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 8001422:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001424:	2301      	movs	r3, #1
 8001426:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	2302      	movs	r3, #2
 800142e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001430:	f107 0308 	add.w	r3, r7, #8
 8001434:	4619      	mov	r1, r3
 8001436:	480c      	ldr	r0, [pc, #48]	; (8001468 <MX_GPIO_Init+0xc4>)
 8001438:	f000 fb5a 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800143c:	2338      	movs	r3, #56	; 0x38
 800143e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001444:	2301      	movs	r3, #1
 8001446:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2302      	movs	r3, #2
 800144a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	4619      	mov	r1, r3
 8001452:	4805      	ldr	r0, [pc, #20]	; (8001468 <MX_GPIO_Init+0xc4>)
 8001454:	f000 fb4c 	bl	8001af0 <HAL_GPIO_Init>

}
 8001458:	bf00      	nop
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40021000 	.word	0x40021000
 8001464:	40010800 	.word	0x40010800
 8001468:	40010c00 	.word	0x40010c00

0800146c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	SCH_UPDATE();
 8001474:	f000 f816 	bl	80014a4 <SCH_UPDATE>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001484:	b672      	cpsid	i
}
 8001486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001488:	e7fe      	b.n	8001488 <Error_Handler+0x8>
	...

0800148c <SCH_INIT>:


#include "scheduler.h"
sTasks SCH_TASKS_G[SCH_MAX_TASKS];
uint8_t index_val = 0;
void SCH_INIT(void){
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
	index_val = 0;
 8001490:	4b03      	ldr	r3, [pc, #12]	; (80014a0 <SCH_INIT+0x14>)
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
}
 8001496:	bf00      	nop
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	2000008c 	.word	0x2000008c

080014a4 <SCH_UPDATE>:
void SCH_UPDATE(void){
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
	for(int i=0;i<index_val;i++){
 80014aa:	2300      	movs	r3, #0
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	e048      	b.n	8001542 <SCH_UPDATE+0x9e>
		if(SCH_TASKS_G[i].Delay > 0 ) SCH_TASKS_G[i].Delay--;
 80014b0:	492a      	ldr	r1, [pc, #168]	; (800155c <SCH_UPDATE+0xb8>)
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	440b      	add	r3, r1
 80014be:	3304      	adds	r3, #4
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d013      	beq.n	80014ee <SCH_UPDATE+0x4a>
 80014c6:	4925      	ldr	r1, [pc, #148]	; (800155c <SCH_UPDATE+0xb8>)
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	4413      	add	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	3304      	adds	r3, #4
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	1e59      	subs	r1, r3, #1
 80014da:	4820      	ldr	r0, [pc, #128]	; (800155c <SCH_UPDATE+0xb8>)
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	4613      	mov	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4403      	add	r3, r0
 80014e8:	3304      	adds	r3, #4
 80014ea:	6019      	str	r1, [r3, #0]
 80014ec:	e026      	b.n	800153c <SCH_UPDATE+0x98>
		else {
			SCH_TASKS_G[i].Delay = SCH_TASKS_G[i].Period;
 80014ee:	491b      	ldr	r1, [pc, #108]	; (800155c <SCH_UPDATE+0xb8>)
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	3308      	adds	r3, #8
 80014fe:	6819      	ldr	r1, [r3, #0]
 8001500:	4816      	ldr	r0, [pc, #88]	; (800155c <SCH_UPDATE+0xb8>)
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	4613      	mov	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4413      	add	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4403      	add	r3, r0
 800150e:	3304      	adds	r3, #4
 8001510:	6019      	str	r1, [r3, #0]
			SCH_TASKS_G[i].RunMe+=1;
 8001512:	4912      	ldr	r1, [pc, #72]	; (800155c <SCH_UPDATE+0xb8>)
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	440b      	add	r3, r1
 8001520:	330c      	adds	r3, #12
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	b2d8      	uxtb	r0, r3
 8001528:	490c      	ldr	r1, [pc, #48]	; (800155c <SCH_UPDATE+0xb8>)
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	4613      	mov	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	440b      	add	r3, r1
 8001536:	330c      	adds	r3, #12
 8001538:	4602      	mov	r2, r0
 800153a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<index_val;i++){
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3301      	adds	r3, #1
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	4b07      	ldr	r3, [pc, #28]	; (8001560 <SCH_UPDATE+0xbc>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4293      	cmp	r3, r2
 800154c:	dbb0      	blt.n	80014b0 <SCH_UPDATE+0xc>
		}
	}
}
 800154e:	bf00      	nop
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	200000e4 	.word	0x200000e4
 8001560:	2000008c 	.word	0x2000008c

08001564 <SCH_ADD_TASK>:
void SCH_ADD_TASK(void (*pTask)(void), uint32_t Delay, uint32_t Period){
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
	if(index_val < SCH_MAX_TASKS)
 8001570:	4b29      	ldr	r3, [pc, #164]	; (8001618 <SCH_ADD_TASK+0xb4>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b09      	cmp	r3, #9
 8001576:	d80a      	bhi.n	800158e <SCH_ADD_TASK+0x2a>
	SCH_TASKS_G[index_val].pTask = pTask;
 8001578:	4b27      	ldr	r3, [pc, #156]	; (8001618 <SCH_ADD_TASK+0xb4>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	4619      	mov	r1, r3
 800157e:	4a27      	ldr	r2, [pc, #156]	; (800161c <SCH_ADD_TASK+0xb8>)
 8001580:	460b      	mov	r3, r1
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4413      	add	r3, r2
 800158a:	68fa      	ldr	r2, [r7, #12]
 800158c:	601a      	str	r2, [r3, #0]
	SCH_TASKS_G[index_val].Delay = Delay/10;
 800158e:	4b22      	ldr	r3, [pc, #136]	; (8001618 <SCH_ADD_TASK+0xb4>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	4618      	mov	r0, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4a22      	ldr	r2, [pc, #136]	; (8001620 <SCH_ADD_TASK+0xbc>)
 8001598:	fba2 2303 	umull	r2, r3, r2, r3
 800159c:	08da      	lsrs	r2, r3, #3
 800159e:	491f      	ldr	r1, [pc, #124]	; (800161c <SCH_ADD_TASK+0xb8>)
 80015a0:	4603      	mov	r3, r0
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4403      	add	r3, r0
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	440b      	add	r3, r1
 80015aa:	3304      	adds	r3, #4
 80015ac:	601a      	str	r2, [r3, #0]
	SCH_TASKS_G[index_val].Period = Period/10;
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <SCH_ADD_TASK+0xb4>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a1a      	ldr	r2, [pc, #104]	; (8001620 <SCH_ADD_TASK+0xbc>)
 80015b8:	fba2 2303 	umull	r2, r3, r2, r3
 80015bc:	08da      	lsrs	r2, r3, #3
 80015be:	4917      	ldr	r1, [pc, #92]	; (800161c <SCH_ADD_TASK+0xb8>)
 80015c0:	4603      	mov	r3, r0
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4403      	add	r3, r0
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	3308      	adds	r3, #8
 80015cc:	601a      	str	r2, [r3, #0]
	SCH_TASKS_G[index_val].RunMe = 0;
 80015ce:	4b12      	ldr	r3, [pc, #72]	; (8001618 <SCH_ADD_TASK+0xb4>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	4619      	mov	r1, r3
 80015d4:	4a11      	ldr	r2, [pc, #68]	; (800161c <SCH_ADD_TASK+0xb8>)
 80015d6:	460b      	mov	r3, r1
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	440b      	add	r3, r1
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	330c      	adds	r3, #12
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
	SCH_TASKS_G[index_val].TaskID = index_val;
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <SCH_ADD_TASK+0xb4>)
 80015e8:	781a      	ldrb	r2, [r3, #0]
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <SCH_ADD_TASK+0xb4>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4610      	mov	r0, r2
 80015f2:	4a0a      	ldr	r2, [pc, #40]	; (800161c <SCH_ADD_TASK+0xb8>)
 80015f4:	460b      	mov	r3, r1
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	440b      	add	r3, r1
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	3310      	adds	r3, #16
 8001600:	6018      	str	r0, [r3, #0]
	index_val++;
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <SCH_ADD_TASK+0xb4>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	3301      	adds	r3, #1
 8001608:	b2da      	uxtb	r2, r3
 800160a:	4b03      	ldr	r3, [pc, #12]	; (8001618 <SCH_ADD_TASK+0xb4>)
 800160c:	701a      	strb	r2, [r3, #0]
}
 800160e:	bf00      	nop
 8001610:	3714      	adds	r7, #20
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr
 8001618:	2000008c 	.word	0x2000008c
 800161c:	200000e4 	.word	0x200000e4
 8001620:	cccccccd 	.word	0xcccccccd

08001624 <SCH_DISPATCH_TASK>:
void SCH_DISPATCH_TASK(void){
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
	for(int i=0;i<index_val;i++){
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	e02b      	b.n	8001688 <SCH_DISPATCH_TASK+0x64>
		if(SCH_TASKS_G[i].RunMe > 0){
 8001630:	491b      	ldr	r1, [pc, #108]	; (80016a0 <SCH_DISPATCH_TASK+0x7c>)
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	4613      	mov	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	4413      	add	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	440b      	add	r3, r1
 800163e:	330c      	adds	r3, #12
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d01d      	beq.n	8001682 <SCH_DISPATCH_TASK+0x5e>
			(*SCH_TASKS_G[i].pTask)();
 8001646:	4916      	ldr	r1, [pc, #88]	; (80016a0 <SCH_DISPATCH_TASK+0x7c>)
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	4613      	mov	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	440b      	add	r3, r1
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4798      	blx	r3
			SCH_TASKS_G[i].RunMe -= 1;
 8001658:	4911      	ldr	r1, [pc, #68]	; (80016a0 <SCH_DISPATCH_TASK+0x7c>)
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	4613      	mov	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	440b      	add	r3, r1
 8001666:	330c      	adds	r3, #12
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	3b01      	subs	r3, #1
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	490c      	ldr	r1, [pc, #48]	; (80016a0 <SCH_DISPATCH_TASK+0x7c>)
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	4613      	mov	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4413      	add	r3, r2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	440b      	add	r3, r1
 800167c:	330c      	adds	r3, #12
 800167e:	4602      	mov	r2, r0
 8001680:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<index_val;i++){
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3301      	adds	r3, #1
 8001686:	607b      	str	r3, [r7, #4]
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <SCH_DISPATCH_TASK+0x80>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4293      	cmp	r3, r2
 8001692:	dbcd      	blt.n	8001630 <SCH_DISPATCH_TASK+0xc>
		}
	}
}
 8001694:	bf00      	nop
 8001696:	bf00      	nop
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200000e4 	.word	0x200000e4
 80016a4:	2000008c 	.word	0x2000008c

080016a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016ae:	4b15      	ldr	r3, [pc, #84]	; (8001704 <HAL_MspInit+0x5c>)
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	4a14      	ldr	r2, [pc, #80]	; (8001704 <HAL_MspInit+0x5c>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6193      	str	r3, [r2, #24]
 80016ba:	4b12      	ldr	r3, [pc, #72]	; (8001704 <HAL_MspInit+0x5c>)
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c6:	4b0f      	ldr	r3, [pc, #60]	; (8001704 <HAL_MspInit+0x5c>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <HAL_MspInit+0x5c>)
 80016cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d0:	61d3      	str	r3, [r2, #28]
 80016d2:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <HAL_MspInit+0x5c>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80016de:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <HAL_MspInit+0x60>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	4a04      	ldr	r2, [pc, #16]	; (8001708 <HAL_MspInit+0x60>)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016fa:	bf00      	nop
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	40021000 	.word	0x40021000
 8001708:	40010000 	.word	0x40010000

0800170c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800171c:	d113      	bne.n	8001746 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800171e:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <HAL_TIM_Base_MspInit+0x44>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	4a0b      	ldr	r2, [pc, #44]	; (8001750 <HAL_TIM_Base_MspInit+0x44>)
 8001724:	f043 0301 	orr.w	r3, r3, #1
 8001728:	61d3      	str	r3, [r2, #28]
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_TIM_Base_MspInit+0x44>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	201c      	movs	r0, #28
 800173c:	f000 f9a1 	bl	8001a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001740:	201c      	movs	r0, #28
 8001742:	f000 f9ba 	bl	8001aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000

08001754 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <NMI_Handler+0x4>

0800175a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800175e:	e7fe      	b.n	800175e <HardFault_Handler+0x4>

08001760 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001764:	e7fe      	b.n	8001764 <MemManage_Handler+0x4>

08001766 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800176a:	e7fe      	b.n	800176a <BusFault_Handler+0x4>

0800176c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001770:	e7fe      	b.n	8001770 <UsageFault_Handler+0x4>

08001772 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr

0800178a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr

08001796 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800179a:	f000 f87f 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <TIM2_IRQHandler+0x10>)
 80017aa:	f000 ffdb 	bl	8002764 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	2000009c 	.word	0x2000009c

080017b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr

080017c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017c4:	f7ff fff8 	bl	80017b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017c8:	480b      	ldr	r0, [pc, #44]	; (80017f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017ca:	490c      	ldr	r1, [pc, #48]	; (80017fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017cc:	4a0c      	ldr	r2, [pc, #48]	; (8001800 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017d0:	e002      	b.n	80017d8 <LoopCopyDataInit>

080017d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017d6:	3304      	adds	r3, #4

080017d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017dc:	d3f9      	bcc.n	80017d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017de:	4a09      	ldr	r2, [pc, #36]	; (8001804 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017e0:	4c09      	ldr	r4, [pc, #36]	; (8001808 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017e4:	e001      	b.n	80017ea <LoopFillZerobss>

080017e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017e8:	3204      	adds	r2, #4

080017ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017ec:	d3fb      	bcc.n	80017e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ee:	f001 faf9 	bl	8002de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017f2:	f7ff fd1d 	bl	8001230 <main>
  bx lr
 80017f6:	4770      	bx	lr
  ldr r0, =_sdata
 80017f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017fc:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001800:	08002e80 	.word	0x08002e80
  ldr r2, =_sbss
 8001804:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8001808:	200001b0 	.word	0x200001b0

0800180c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800180c:	e7fe      	b.n	800180c <ADC1_2_IRQHandler>
	...

08001810 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	4b08      	ldr	r3, [pc, #32]	; (8001838 <HAL_Init+0x28>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a07      	ldr	r2, [pc, #28]	; (8001838 <HAL_Init+0x28>)
 800181a:	f043 0310 	orr.w	r3, r3, #16
 800181e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001820:	2003      	movs	r0, #3
 8001822:	f000 f923 	bl	8001a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001826:	200f      	movs	r0, #15
 8001828:	f000 f808 	bl	800183c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182c:	f7ff ff3c 	bl	80016a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40022000 	.word	0x40022000

0800183c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_InitTick+0x54>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_InitTick+0x58>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001852:	fbb3 f3f1 	udiv	r3, r3, r1
 8001856:	fbb2 f3f3 	udiv	r3, r2, r3
 800185a:	4618      	mov	r0, r3
 800185c:	f000 f93b 	bl	8001ad6 <HAL_SYSTICK_Config>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e00e      	b.n	8001888 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2b0f      	cmp	r3, #15
 800186e:	d80a      	bhi.n	8001886 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001870:	2200      	movs	r2, #0
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	f04f 30ff 	mov.w	r0, #4294967295
 8001878:	f000 f903 	bl	8001a82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4a06      	ldr	r2, [pc, #24]	; (8001898 <HAL_InitTick+0x5c>)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000048 	.word	0x20000048
 8001894:	20000050 	.word	0x20000050
 8001898:	2000004c 	.word	0x2000004c

0800189c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <HAL_IncTick+0x1c>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_IncTick+0x20>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a03      	ldr	r2, [pc, #12]	; (80018bc <HAL_IncTick+0x20>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	20000050 	.word	0x20000050
 80018bc:	200001ac 	.word	0x200001ac

080018c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return uwTick;
 80018c4:	4b02      	ldr	r3, [pc, #8]	; (80018d0 <HAL_GetTick+0x10>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	200001ac 	.word	0x200001ac

080018d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <__NVIC_SetPriorityGrouping+0x44>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018f0:	4013      	ands	r3, r2
 80018f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001906:	4a04      	ldr	r2, [pc, #16]	; (8001918 <__NVIC_SetPriorityGrouping+0x44>)
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	60d3      	str	r3, [r2, #12]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <__NVIC_GetPriorityGrouping+0x18>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	0a1b      	lsrs	r3, r3, #8
 8001926:	f003 0307 	and.w	r3, r3, #7
}
 800192a:	4618      	mov	r0, r3
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	2b00      	cmp	r3, #0
 8001948:	db0b      	blt.n	8001962 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	f003 021f 	and.w	r2, r3, #31
 8001950:	4906      	ldr	r1, [pc, #24]	; (800196c <__NVIC_EnableIRQ+0x34>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	095b      	lsrs	r3, r3, #5
 8001958:	2001      	movs	r0, #1
 800195a:	fa00 f202 	lsl.w	r2, r0, r2
 800195e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	e000e100 	.word	0xe000e100

08001970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	6039      	str	r1, [r7, #0]
 800197a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001980:	2b00      	cmp	r3, #0
 8001982:	db0a      	blt.n	800199a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	b2da      	uxtb	r2, r3
 8001988:	490c      	ldr	r1, [pc, #48]	; (80019bc <__NVIC_SetPriority+0x4c>)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	0112      	lsls	r2, r2, #4
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	440b      	add	r3, r1
 8001994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001998:	e00a      	b.n	80019b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	b2da      	uxtb	r2, r3
 800199e:	4908      	ldr	r1, [pc, #32]	; (80019c0 <__NVIC_SetPriority+0x50>)
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	3b04      	subs	r3, #4
 80019a8:	0112      	lsls	r2, r2, #4
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	440b      	add	r3, r1
 80019ae:	761a      	strb	r2, [r3, #24]
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000e100 	.word	0xe000e100
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b089      	sub	sp, #36	; 0x24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f1c3 0307 	rsb	r3, r3, #7
 80019de:	2b04      	cmp	r3, #4
 80019e0:	bf28      	it	cs
 80019e2:	2304      	movcs	r3, #4
 80019e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	3304      	adds	r3, #4
 80019ea:	2b06      	cmp	r3, #6
 80019ec:	d902      	bls.n	80019f4 <NVIC_EncodePriority+0x30>
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	3b03      	subs	r3, #3
 80019f2:	e000      	b.n	80019f6 <NVIC_EncodePriority+0x32>
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f8:	f04f 32ff 	mov.w	r2, #4294967295
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43da      	mvns	r2, r3
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	401a      	ands	r2, r3
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	43d9      	mvns	r1, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	4313      	orrs	r3, r2
         );
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3724      	adds	r7, #36	; 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr

08001a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a38:	d301      	bcc.n	8001a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e00f      	b.n	8001a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <SysTick_Config+0x40>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a46:	210f      	movs	r1, #15
 8001a48:	f04f 30ff 	mov.w	r0, #4294967295
 8001a4c:	f7ff ff90 	bl	8001970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <SysTick_Config+0x40>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <SysTick_Config+0x40>)
 8001a58:	2207      	movs	r2, #7
 8001a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	e000e010 	.word	0xe000e010

08001a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ff2d 	bl	80018d4 <__NVIC_SetPriorityGrouping>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
 8001a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a94:	f7ff ff42 	bl	800191c <__NVIC_GetPriorityGrouping>
 8001a98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	6978      	ldr	r0, [r7, #20]
 8001aa0:	f7ff ff90 	bl	80019c4 <NVIC_EncodePriority>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aaa:	4611      	mov	r1, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ff5f 	bl	8001970 <__NVIC_SetPriority>
}
 8001ab2:	bf00      	nop
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff35 	bl	8001938 <__NVIC_EnableIRQ>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ffa2 	bl	8001a28 <SysTick_Config>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b08b      	sub	sp, #44	; 0x2c
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001afa:	2300      	movs	r3, #0
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001afe:	2300      	movs	r3, #0
 8001b00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b02:	e148      	b.n	8001d96 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b04:	2201      	movs	r2, #1
 8001b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	69fa      	ldr	r2, [r7, #28]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	f040 8137 	bne.w	8001d90 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4aa3      	ldr	r2, [pc, #652]	; (8001db4 <HAL_GPIO_Init+0x2c4>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d05e      	beq.n	8001bea <HAL_GPIO_Init+0xfa>
 8001b2c:	4aa1      	ldr	r2, [pc, #644]	; (8001db4 <HAL_GPIO_Init+0x2c4>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d875      	bhi.n	8001c1e <HAL_GPIO_Init+0x12e>
 8001b32:	4aa1      	ldr	r2, [pc, #644]	; (8001db8 <HAL_GPIO_Init+0x2c8>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d058      	beq.n	8001bea <HAL_GPIO_Init+0xfa>
 8001b38:	4a9f      	ldr	r2, [pc, #636]	; (8001db8 <HAL_GPIO_Init+0x2c8>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d86f      	bhi.n	8001c1e <HAL_GPIO_Init+0x12e>
 8001b3e:	4a9f      	ldr	r2, [pc, #636]	; (8001dbc <HAL_GPIO_Init+0x2cc>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d052      	beq.n	8001bea <HAL_GPIO_Init+0xfa>
 8001b44:	4a9d      	ldr	r2, [pc, #628]	; (8001dbc <HAL_GPIO_Init+0x2cc>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d869      	bhi.n	8001c1e <HAL_GPIO_Init+0x12e>
 8001b4a:	4a9d      	ldr	r2, [pc, #628]	; (8001dc0 <HAL_GPIO_Init+0x2d0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d04c      	beq.n	8001bea <HAL_GPIO_Init+0xfa>
 8001b50:	4a9b      	ldr	r2, [pc, #620]	; (8001dc0 <HAL_GPIO_Init+0x2d0>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d863      	bhi.n	8001c1e <HAL_GPIO_Init+0x12e>
 8001b56:	4a9b      	ldr	r2, [pc, #620]	; (8001dc4 <HAL_GPIO_Init+0x2d4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d046      	beq.n	8001bea <HAL_GPIO_Init+0xfa>
 8001b5c:	4a99      	ldr	r2, [pc, #612]	; (8001dc4 <HAL_GPIO_Init+0x2d4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d85d      	bhi.n	8001c1e <HAL_GPIO_Init+0x12e>
 8001b62:	2b12      	cmp	r3, #18
 8001b64:	d82a      	bhi.n	8001bbc <HAL_GPIO_Init+0xcc>
 8001b66:	2b12      	cmp	r3, #18
 8001b68:	d859      	bhi.n	8001c1e <HAL_GPIO_Init+0x12e>
 8001b6a:	a201      	add	r2, pc, #4	; (adr r2, 8001b70 <HAL_GPIO_Init+0x80>)
 8001b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b70:	08001beb 	.word	0x08001beb
 8001b74:	08001bc5 	.word	0x08001bc5
 8001b78:	08001bd7 	.word	0x08001bd7
 8001b7c:	08001c19 	.word	0x08001c19
 8001b80:	08001c1f 	.word	0x08001c1f
 8001b84:	08001c1f 	.word	0x08001c1f
 8001b88:	08001c1f 	.word	0x08001c1f
 8001b8c:	08001c1f 	.word	0x08001c1f
 8001b90:	08001c1f 	.word	0x08001c1f
 8001b94:	08001c1f 	.word	0x08001c1f
 8001b98:	08001c1f 	.word	0x08001c1f
 8001b9c:	08001c1f 	.word	0x08001c1f
 8001ba0:	08001c1f 	.word	0x08001c1f
 8001ba4:	08001c1f 	.word	0x08001c1f
 8001ba8:	08001c1f 	.word	0x08001c1f
 8001bac:	08001c1f 	.word	0x08001c1f
 8001bb0:	08001c1f 	.word	0x08001c1f
 8001bb4:	08001bcd 	.word	0x08001bcd
 8001bb8:	08001be1 	.word	0x08001be1
 8001bbc:	4a82      	ldr	r2, [pc, #520]	; (8001dc8 <HAL_GPIO_Init+0x2d8>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d013      	beq.n	8001bea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bc2:	e02c      	b.n	8001c1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	623b      	str	r3, [r7, #32]
          break;
 8001bca:	e029      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	623b      	str	r3, [r7, #32]
          break;
 8001bd4:	e024      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	3308      	adds	r3, #8
 8001bdc:	623b      	str	r3, [r7, #32]
          break;
 8001bde:	e01f      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	330c      	adds	r3, #12
 8001be6:	623b      	str	r3, [r7, #32]
          break;
 8001be8:	e01a      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d102      	bne.n	8001bf8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	623b      	str	r3, [r7, #32]
          break;
 8001bf6:	e013      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d105      	bne.n	8001c0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c00:	2308      	movs	r3, #8
 8001c02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	69fa      	ldr	r2, [r7, #28]
 8001c08:	611a      	str	r2, [r3, #16]
          break;
 8001c0a:	e009      	b.n	8001c20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69fa      	ldr	r2, [r7, #28]
 8001c14:	615a      	str	r2, [r3, #20]
          break;
 8001c16:	e003      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	623b      	str	r3, [r7, #32]
          break;
 8001c1c:	e000      	b.n	8001c20 <HAL_GPIO_Init+0x130>
          break;
 8001c1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	2bff      	cmp	r3, #255	; 0xff
 8001c24:	d801      	bhi.n	8001c2a <HAL_GPIO_Init+0x13a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	e001      	b.n	8001c2e <HAL_GPIO_Init+0x13e>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	2bff      	cmp	r3, #255	; 0xff
 8001c34:	d802      	bhi.n	8001c3c <HAL_GPIO_Init+0x14c>
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	e002      	b.n	8001c42 <HAL_GPIO_Init+0x152>
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3e:	3b08      	subs	r3, #8
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	210f      	movs	r1, #15
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	401a      	ands	r2, r3
 8001c54:	6a39      	ldr	r1, [r7, #32]
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 8090 	beq.w	8001d90 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c70:	4b56      	ldr	r3, [pc, #344]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	4a55      	ldr	r2, [pc, #340]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6193      	str	r3, [r2, #24]
 8001c7c:	4b53      	ldr	r3, [pc, #332]	; (8001dcc <HAL_GPIO_Init+0x2dc>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c88:	4a51      	ldr	r2, [pc, #324]	; (8001dd0 <HAL_GPIO_Init+0x2e0>)
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	089b      	lsrs	r3, r3, #2
 8001c8e:	3302      	adds	r3, #2
 8001c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c98:	f003 0303 	and.w	r3, r3, #3
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	220f      	movs	r2, #15
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a49      	ldr	r2, [pc, #292]	; (8001dd4 <HAL_GPIO_Init+0x2e4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d00d      	beq.n	8001cd0 <HAL_GPIO_Init+0x1e0>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a48      	ldr	r2, [pc, #288]	; (8001dd8 <HAL_GPIO_Init+0x2e8>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d007      	beq.n	8001ccc <HAL_GPIO_Init+0x1dc>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a47      	ldr	r2, [pc, #284]	; (8001ddc <HAL_GPIO_Init+0x2ec>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d101      	bne.n	8001cc8 <HAL_GPIO_Init+0x1d8>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	e004      	b.n	8001cd2 <HAL_GPIO_Init+0x1e2>
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e002      	b.n	8001cd2 <HAL_GPIO_Init+0x1e2>
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e000      	b.n	8001cd2 <HAL_GPIO_Init+0x1e2>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd4:	f002 0203 	and.w	r2, r2, #3
 8001cd8:	0092      	lsls	r2, r2, #2
 8001cda:	4093      	lsls	r3, r2
 8001cdc:	68fa      	ldr	r2, [r7, #12]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ce2:	493b      	ldr	r1, [pc, #236]	; (8001dd0 <HAL_GPIO_Init+0x2e0>)
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce6:	089b      	lsrs	r3, r3, #2
 8001ce8:	3302      	adds	r3, #2
 8001cea:	68fa      	ldr	r2, [r7, #12]
 8001cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d006      	beq.n	8001d0a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cfc:	4b38      	ldr	r3, [pc, #224]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	4937      	ldr	r1, [pc, #220]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	608b      	str	r3, [r1, #8]
 8001d08:	e006      	b.n	8001d18 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d0a:	4b35      	ldr	r3, [pc, #212]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	43db      	mvns	r3, r3
 8001d12:	4933      	ldr	r1, [pc, #204]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d14:	4013      	ands	r3, r2
 8001d16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d006      	beq.n	8001d32 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d24:	4b2e      	ldr	r3, [pc, #184]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	492d      	ldr	r1, [pc, #180]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	60cb      	str	r3, [r1, #12]
 8001d30:	e006      	b.n	8001d40 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d32:	4b2b      	ldr	r3, [pc, #172]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	4929      	ldr	r1, [pc, #164]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d4c:	4b24      	ldr	r3, [pc, #144]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	4923      	ldr	r1, [pc, #140]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	604b      	str	r3, [r1, #4]
 8001d58:	e006      	b.n	8001d68 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	491f      	ldr	r1, [pc, #124]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d64:	4013      	ands	r3, r2
 8001d66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d006      	beq.n	8001d82 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d74:	4b1a      	ldr	r3, [pc, #104]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4919      	ldr	r1, [pc, #100]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	600b      	str	r3, [r1, #0]
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d82:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	4915      	ldr	r1, [pc, #84]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d92:	3301      	adds	r3, #1
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f47f aeaf 	bne.w	8001b04 <HAL_GPIO_Init+0x14>
  }
}
 8001da6:	bf00      	nop
 8001da8:	bf00      	nop
 8001daa:	372c      	adds	r7, #44	; 0x2c
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	10320000 	.word	0x10320000
 8001db8:	10310000 	.word	0x10310000
 8001dbc:	10220000 	.word	0x10220000
 8001dc0:	10210000 	.word	0x10210000
 8001dc4:	10120000 	.word	0x10120000
 8001dc8:	10110000 	.word	0x10110000
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	40010000 	.word	0x40010000
 8001dd4:	40010800 	.word	0x40010800
 8001dd8:	40010c00 	.word	0x40010c00
 8001ddc:	40011000 	.word	0x40011000
 8001de0:	40010400 	.word	0x40010400

08001de4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	887b      	ldrh	r3, [r7, #2]
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	73fb      	strb	r3, [r7, #15]
 8001e00:	e001      	b.n	8001e06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	807b      	strh	r3, [r7, #2]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e22:	787b      	ldrb	r3, [r7, #1]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d003      	beq.n	8001e30 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e28:	887a      	ldrh	r2, [r7, #2]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e2e:	e003      	b.n	8001e38 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e30:	887b      	ldrh	r3, [r7, #2]
 8001e32:	041a      	lsls	r2, r3, #16
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	611a      	str	r2, [r3, #16]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr

08001e42 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b085      	sub	sp, #20
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	460b      	mov	r3, r1
 8001e4c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e54:	887a      	ldrh	r2, [r7, #2]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	041a      	lsls	r2, r3, #16
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	43d9      	mvns	r1, r3
 8001e60:	887b      	ldrh	r3, [r7, #2]
 8001e62:	400b      	ands	r3, r1
 8001e64:	431a      	orrs	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	611a      	str	r2, [r3, #16]
}
 8001e6a:	bf00      	nop
 8001e6c:	3714      	adds	r7, #20
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr

08001e74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b086      	sub	sp, #24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e26c      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f000 8087 	beq.w	8001fa2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e94:	4b92      	ldr	r3, [pc, #584]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 030c 	and.w	r3, r3, #12
 8001e9c:	2b04      	cmp	r3, #4
 8001e9e:	d00c      	beq.n	8001eba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ea0:	4b8f      	ldr	r3, [pc, #572]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d112      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x5e>
 8001eac:	4b8c      	ldr	r3, [pc, #560]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb8:	d10b      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eba:	4b89      	ldr	r3, [pc, #548]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d06c      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x12c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d168      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e246      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eda:	d106      	bne.n	8001eea <HAL_RCC_OscConfig+0x76>
 8001edc:	4b80      	ldr	r3, [pc, #512]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a7f      	ldr	r2, [pc, #508]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	e02e      	b.n	8001f48 <HAL_RCC_OscConfig+0xd4>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d10c      	bne.n	8001f0c <HAL_RCC_OscConfig+0x98>
 8001ef2:	4b7b      	ldr	r3, [pc, #492]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a7a      	ldr	r2, [pc, #488]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	4b78      	ldr	r3, [pc, #480]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a77      	ldr	r2, [pc, #476]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	e01d      	b.n	8001f48 <HAL_RCC_OscConfig+0xd4>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f14:	d10c      	bne.n	8001f30 <HAL_RCC_OscConfig+0xbc>
 8001f16:	4b72      	ldr	r3, [pc, #456]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a71      	ldr	r2, [pc, #452]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	4b6f      	ldr	r3, [pc, #444]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a6e      	ldr	r2, [pc, #440]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2c:	6013      	str	r3, [r2, #0]
 8001f2e:	e00b      	b.n	8001f48 <HAL_RCC_OscConfig+0xd4>
 8001f30:	4b6b      	ldr	r3, [pc, #428]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a6a      	ldr	r2, [pc, #424]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	4b68      	ldr	r3, [pc, #416]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a67      	ldr	r2, [pc, #412]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d013      	beq.n	8001f78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7ff fcb6 	bl	80018c0 <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f58:	f7ff fcb2 	bl	80018c0 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b64      	cmp	r3, #100	; 0x64
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e1fa      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6a:	4b5d      	ldr	r3, [pc, #372]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0f0      	beq.n	8001f58 <HAL_RCC_OscConfig+0xe4>
 8001f76:	e014      	b.n	8001fa2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f78:	f7ff fca2 	bl	80018c0 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f80:	f7ff fc9e 	bl	80018c0 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b64      	cmp	r3, #100	; 0x64
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e1e6      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f92:	4b53      	ldr	r3, [pc, #332]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x10c>
 8001f9e:	e000      	b.n	8001fa2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d063      	beq.n	8002076 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fae:	4b4c      	ldr	r3, [pc, #304]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 030c 	and.w	r3, r3, #12
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00b      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fba:	4b49      	ldr	r3, [pc, #292]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f003 030c 	and.w	r3, r3, #12
 8001fc2:	2b08      	cmp	r3, #8
 8001fc4:	d11c      	bne.n	8002000 <HAL_RCC_OscConfig+0x18c>
 8001fc6:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d116      	bne.n	8002000 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fd2:	4b43      	ldr	r3, [pc, #268]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d005      	beq.n	8001fea <HAL_RCC_OscConfig+0x176>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d001      	beq.n	8001fea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e1ba      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fea:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4939      	ldr	r1, [pc, #228]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffe:	e03a      	b.n	8002076 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d020      	beq.n	800204a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002008:	4b36      	ldr	r3, [pc, #216]	; (80020e4 <HAL_RCC_OscConfig+0x270>)
 800200a:	2201      	movs	r2, #1
 800200c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200e:	f7ff fc57 	bl	80018c0 <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002016:	f7ff fc53 	bl	80018c0 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e19b      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002028:	4b2d      	ldr	r3, [pc, #180]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0f0      	beq.n	8002016 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002034:	4b2a      	ldr	r3, [pc, #168]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	4927      	ldr	r1, [pc, #156]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 8002044:	4313      	orrs	r3, r2
 8002046:	600b      	str	r3, [r1, #0]
 8002048:	e015      	b.n	8002076 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800204a:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <HAL_RCC_OscConfig+0x270>)
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002050:	f7ff fc36 	bl	80018c0 <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002058:	f7ff fc32 	bl	80018c0 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e17a      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800206a:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1f0      	bne.n	8002058 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0308 	and.w	r3, r3, #8
 800207e:	2b00      	cmp	r3, #0
 8002080:	d03a      	beq.n	80020f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d019      	beq.n	80020be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800208a:	4b17      	ldr	r3, [pc, #92]	; (80020e8 <HAL_RCC_OscConfig+0x274>)
 800208c:	2201      	movs	r2, #1
 800208e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002090:	f7ff fc16 	bl	80018c0 <HAL_GetTick>
 8002094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002096:	e008      	b.n	80020aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002098:	f7ff fc12 	bl	80018c0 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d901      	bls.n	80020aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e15a      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020aa:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f0      	beq.n	8002098 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020b6:	2001      	movs	r0, #1
 80020b8:	f000 fa9a 	bl	80025f0 <RCC_Delay>
 80020bc:	e01c      	b.n	80020f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020be:	4b0a      	ldr	r3, [pc, #40]	; (80020e8 <HAL_RCC_OscConfig+0x274>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c4:	f7ff fbfc 	bl	80018c0 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ca:	e00f      	b.n	80020ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020cc:	f7ff fbf8 	bl	80018c0 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d908      	bls.n	80020ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e140      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000
 80020e4:	42420000 	.word	0x42420000
 80020e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ec:	4b9e      	ldr	r3, [pc, #632]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80020ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e9      	bne.n	80020cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	f000 80a6 	beq.w	8002252 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002106:	2300      	movs	r3, #0
 8002108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800210a:	4b97      	ldr	r3, [pc, #604]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10d      	bne.n	8002132 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002116:	4b94      	ldr	r3, [pc, #592]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	4a93      	ldr	r2, [pc, #588]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800211c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002120:	61d3      	str	r3, [r2, #28]
 8002122:	4b91      	ldr	r3, [pc, #580]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800212e:	2301      	movs	r3, #1
 8002130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002132:	4b8e      	ldr	r3, [pc, #568]	; (800236c <HAL_RCC_OscConfig+0x4f8>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213a:	2b00      	cmp	r3, #0
 800213c:	d118      	bne.n	8002170 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800213e:	4b8b      	ldr	r3, [pc, #556]	; (800236c <HAL_RCC_OscConfig+0x4f8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a8a      	ldr	r2, [pc, #552]	; (800236c <HAL_RCC_OscConfig+0x4f8>)
 8002144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800214a:	f7ff fbb9 	bl	80018c0 <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002152:	f7ff fbb5 	bl	80018c0 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b64      	cmp	r3, #100	; 0x64
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e0fd      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002164:	4b81      	ldr	r3, [pc, #516]	; (800236c <HAL_RCC_OscConfig+0x4f8>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216c:	2b00      	cmp	r3, #0
 800216e:	d0f0      	beq.n	8002152 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d106      	bne.n	8002186 <HAL_RCC_OscConfig+0x312>
 8002178:	4b7b      	ldr	r3, [pc, #492]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	4a7a      	ldr	r2, [pc, #488]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	6213      	str	r3, [r2, #32]
 8002184:	e02d      	b.n	80021e2 <HAL_RCC_OscConfig+0x36e>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d10c      	bne.n	80021a8 <HAL_RCC_OscConfig+0x334>
 800218e:	4b76      	ldr	r3, [pc, #472]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002190:	6a1b      	ldr	r3, [r3, #32]
 8002192:	4a75      	ldr	r2, [pc, #468]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002194:	f023 0301 	bic.w	r3, r3, #1
 8002198:	6213      	str	r3, [r2, #32]
 800219a:	4b73      	ldr	r3, [pc, #460]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4a72      	ldr	r2, [pc, #456]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	f023 0304 	bic.w	r3, r3, #4
 80021a4:	6213      	str	r3, [r2, #32]
 80021a6:	e01c      	b.n	80021e2 <HAL_RCC_OscConfig+0x36e>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	2b05      	cmp	r3, #5
 80021ae:	d10c      	bne.n	80021ca <HAL_RCC_OscConfig+0x356>
 80021b0:	4b6d      	ldr	r3, [pc, #436]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	4a6c      	ldr	r2, [pc, #432]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	f043 0304 	orr.w	r3, r3, #4
 80021ba:	6213      	str	r3, [r2, #32]
 80021bc:	4b6a      	ldr	r3, [pc, #424]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	4a69      	ldr	r2, [pc, #420]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021c2:	f043 0301 	orr.w	r3, r3, #1
 80021c6:	6213      	str	r3, [r2, #32]
 80021c8:	e00b      	b.n	80021e2 <HAL_RCC_OscConfig+0x36e>
 80021ca:	4b67      	ldr	r3, [pc, #412]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	4a66      	ldr	r2, [pc, #408]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	f023 0301 	bic.w	r3, r3, #1
 80021d4:	6213      	str	r3, [r2, #32]
 80021d6:	4b64      	ldr	r3, [pc, #400]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4a63      	ldr	r2, [pc, #396]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	f023 0304 	bic.w	r3, r3, #4
 80021e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d015      	beq.n	8002216 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ea:	f7ff fb69 	bl	80018c0 <HAL_GetTick>
 80021ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f0:	e00a      	b.n	8002208 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f2:	f7ff fb65 	bl	80018c0 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002200:	4293      	cmp	r3, r2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e0ab      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002208:	4b57      	ldr	r3, [pc, #348]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0ee      	beq.n	80021f2 <HAL_RCC_OscConfig+0x37e>
 8002214:	e014      	b.n	8002240 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002216:	f7ff fb53 	bl	80018c0 <HAL_GetTick>
 800221a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221c:	e00a      	b.n	8002234 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221e:	f7ff fb4f 	bl	80018c0 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	f241 3288 	movw	r2, #5000	; 0x1388
 800222c:	4293      	cmp	r3, r2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e095      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002234:	4b4c      	ldr	r3, [pc, #304]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1ee      	bne.n	800221e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002240:	7dfb      	ldrb	r3, [r7, #23]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d105      	bne.n	8002252 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002246:	4b48      	ldr	r3, [pc, #288]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4a47      	ldr	r2, [pc, #284]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800224c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002250:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	2b00      	cmp	r3, #0
 8002258:	f000 8081 	beq.w	800235e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800225c:	4b42      	ldr	r3, [pc, #264]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f003 030c 	and.w	r3, r3, #12
 8002264:	2b08      	cmp	r3, #8
 8002266:	d061      	beq.n	800232c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	69db      	ldr	r3, [r3, #28]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d146      	bne.n	80022fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002270:	4b3f      	ldr	r3, [pc, #252]	; (8002370 <HAL_RCC_OscConfig+0x4fc>)
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002276:	f7ff fb23 	bl	80018c0 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227e:	f7ff fb1f 	bl	80018c0 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e067      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002290:	4b35      	ldr	r3, [pc, #212]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1f0      	bne.n	800227e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022a4:	d108      	bne.n	80022b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022a6:	4b30      	ldr	r3, [pc, #192]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	492d      	ldr	r1, [pc, #180]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022b8:	4b2b      	ldr	r3, [pc, #172]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a19      	ldr	r1, [r3, #32]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	430b      	orrs	r3, r1
 80022ca:	4927      	ldr	r1, [pc, #156]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022d0:	4b27      	ldr	r3, [pc, #156]	; (8002370 <HAL_RCC_OscConfig+0x4fc>)
 80022d2:	2201      	movs	r2, #1
 80022d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d6:	f7ff faf3 	bl	80018c0 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022de:	f7ff faef 	bl	80018c0 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e037      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022f0:	4b1d      	ldr	r3, [pc, #116]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0f0      	beq.n	80022de <HAL_RCC_OscConfig+0x46a>
 80022fc:	e02f      	b.n	800235e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022fe:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <HAL_RCC_OscConfig+0x4fc>)
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7ff fadc 	bl	80018c0 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230c:	f7ff fad8 	bl	80018c0 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e020      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800231e:	4b12      	ldr	r3, [pc, #72]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0x498>
 800232a:	e018      	b.n	800235e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e013      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <HAL_RCC_OscConfig+0x4f4>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	429a      	cmp	r2, r3
 800234a:	d106      	bne.n	800235a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002356:	429a      	cmp	r2, r3
 8002358:	d001      	beq.n	800235e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e000      	b.n	8002360 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40021000 	.word	0x40021000
 800236c:	40007000 	.word	0x40007000
 8002370:	42420060 	.word	0x42420060

08002374 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0d0      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002388:	4b6a      	ldr	r3, [pc, #424]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	683a      	ldr	r2, [r7, #0]
 8002392:	429a      	cmp	r2, r3
 8002394:	d910      	bls.n	80023b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002396:	4b67      	ldr	r3, [pc, #412]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 0207 	bic.w	r2, r3, #7
 800239e:	4965      	ldr	r1, [pc, #404]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a6:	4b63      	ldr	r3, [pc, #396]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0307 	and.w	r3, r3, #7
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d001      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e0b8      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d020      	beq.n	8002406 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023d0:	4b59      	ldr	r3, [pc, #356]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4a58      	ldr	r2, [pc, #352]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e8:	4b53      	ldr	r3, [pc, #332]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	4a52      	ldr	r2, [pc, #328]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023f4:	4b50      	ldr	r3, [pc, #320]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	494d      	ldr	r1, [pc, #308]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002402:	4313      	orrs	r3, r2
 8002404:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d040      	beq.n	8002494 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d107      	bne.n	800242a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241a:	4b47      	ldr	r3, [pc, #284]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d115      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e07f      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d107      	bne.n	8002442 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002432:	4b41      	ldr	r3, [pc, #260]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d109      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e073      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002442:	4b3d      	ldr	r3, [pc, #244]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e06b      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002452:	4b39      	ldr	r3, [pc, #228]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f023 0203 	bic.w	r2, r3, #3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	4936      	ldr	r1, [pc, #216]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002460:	4313      	orrs	r3, r2
 8002462:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002464:	f7ff fa2c 	bl	80018c0 <HAL_GetTick>
 8002468:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	e00a      	b.n	8002482 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800246c:	f7ff fa28 	bl	80018c0 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	f241 3288 	movw	r2, #5000	; 0x1388
 800247a:	4293      	cmp	r3, r2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e053      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002482:	4b2d      	ldr	r3, [pc, #180]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 020c 	and.w	r2, r3, #12
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	429a      	cmp	r2, r3
 8002492:	d1eb      	bne.n	800246c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002494:	4b27      	ldr	r3, [pc, #156]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d210      	bcs.n	80024c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024a2:	4b24      	ldr	r3, [pc, #144]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f023 0207 	bic.w	r2, r3, #7
 80024aa:	4922      	ldr	r1, [pc, #136]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b20      	ldr	r3, [pc, #128]	; (8002534 <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0307 	and.w	r3, r3, #7
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e032      	b.n	800252a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d008      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024d0:	4b19      	ldr	r3, [pc, #100]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	4916      	ldr	r1, [pc, #88]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0308 	and.w	r3, r3, #8
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d009      	beq.n	8002502 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024ee:	4b12      	ldr	r3, [pc, #72]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	490e      	ldr	r1, [pc, #56]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002502:	f000 f821 	bl	8002548 <HAL_RCC_GetSysClockFreq>
 8002506:	4602      	mov	r2, r0
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	091b      	lsrs	r3, r3, #4
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	490a      	ldr	r1, [pc, #40]	; (800253c <HAL_RCC_ClockConfig+0x1c8>)
 8002514:	5ccb      	ldrb	r3, [r1, r3]
 8002516:	fa22 f303 	lsr.w	r3, r2, r3
 800251a:	4a09      	ldr	r2, [pc, #36]	; (8002540 <HAL_RCC_ClockConfig+0x1cc>)
 800251c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <HAL_RCC_ClockConfig+0x1d0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff f98a 	bl	800183c <HAL_InitTick>

  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40022000 	.word	0x40022000
 8002538:	40021000 	.word	0x40021000
 800253c:	08002e54 	.word	0x08002e54
 8002540:	20000048 	.word	0x20000048
 8002544:	2000004c 	.word	0x2000004c

08002548 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002548:	b480      	push	{r7}
 800254a:	b087      	sub	sp, #28
 800254c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	2300      	movs	r3, #0
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002562:	4b1e      	ldr	r3, [pc, #120]	; (80025dc <HAL_RCC_GetSysClockFreq+0x94>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b04      	cmp	r3, #4
 8002570:	d002      	beq.n	8002578 <HAL_RCC_GetSysClockFreq+0x30>
 8002572:	2b08      	cmp	r3, #8
 8002574:	d003      	beq.n	800257e <HAL_RCC_GetSysClockFreq+0x36>
 8002576:	e027      	b.n	80025c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002578:	4b19      	ldr	r3, [pc, #100]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800257a:	613b      	str	r3, [r7, #16]
      break;
 800257c:	e027      	b.n	80025ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	0c9b      	lsrs	r3, r3, #18
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	4a17      	ldr	r2, [pc, #92]	; (80025e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002588:	5cd3      	ldrb	r3, [r2, r3]
 800258a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d010      	beq.n	80025b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002596:	4b11      	ldr	r3, [pc, #68]	; (80025dc <HAL_RCC_GetSysClockFreq+0x94>)
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	0c5b      	lsrs	r3, r3, #17
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	4a11      	ldr	r2, [pc, #68]	; (80025e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025a2:	5cd3      	ldrb	r3, [r2, r3]
 80025a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a0d      	ldr	r2, [pc, #52]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80025aa:	fb02 f203 	mul.w	r2, r2, r3
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b4:	617b      	str	r3, [r7, #20]
 80025b6:	e004      	b.n	80025c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a0c      	ldr	r2, [pc, #48]	; (80025ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80025bc:	fb02 f303 	mul.w	r3, r2, r3
 80025c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	613b      	str	r3, [r7, #16]
      break;
 80025c6:	e002      	b.n	80025ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ca:	613b      	str	r3, [r7, #16]
      break;
 80025cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025ce:	693b      	ldr	r3, [r7, #16]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	371c      	adds	r7, #28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40021000 	.word	0x40021000
 80025e0:	007a1200 	.word	0x007a1200
 80025e4:	08002e64 	.word	0x08002e64
 80025e8:	08002e74 	.word	0x08002e74
 80025ec:	003d0900 	.word	0x003d0900

080025f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025f8:	4b0a      	ldr	r3, [pc, #40]	; (8002624 <RCC_Delay+0x34>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a0a      	ldr	r2, [pc, #40]	; (8002628 <RCC_Delay+0x38>)
 80025fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002602:	0a5b      	lsrs	r3, r3, #9
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	fb02 f303 	mul.w	r3, r2, r3
 800260a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800260c:	bf00      	nop
  }
  while (Delay --);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	1e5a      	subs	r2, r3, #1
 8002612:	60fa      	str	r2, [r7, #12]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1f9      	bne.n	800260c <RCC_Delay+0x1c>
}
 8002618:	bf00      	nop
 800261a:	bf00      	nop
 800261c:	3714      	adds	r7, #20
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr
 8002624:	20000048 	.word	0x20000048
 8002628:	10624dd3 	.word	0x10624dd3

0800262c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e041      	b.n	80026c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d106      	bne.n	8002658 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f7ff f85a 	bl	800170c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2202      	movs	r2, #2
 800265c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3304      	adds	r3, #4
 8002668:	4619      	mov	r1, r3
 800266a:	4610      	mov	r0, r2
 800266c:	f000 fa56 	bl	8002b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2201      	movs	r2, #1
 80026b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d001      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e035      	b.n	8002750 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2202      	movs	r2, #2
 80026e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a16      	ldr	r2, [pc, #88]	; (800275c <HAL_TIM_Base_Start_IT+0x90>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d009      	beq.n	800271a <HAL_TIM_Base_Start_IT+0x4e>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800270e:	d004      	beq.n	800271a <HAL_TIM_Base_Start_IT+0x4e>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a12      	ldr	r2, [pc, #72]	; (8002760 <HAL_TIM_Base_Start_IT+0x94>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d111      	bne.n	800273e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2b06      	cmp	r3, #6
 800272a:	d010      	beq.n	800274e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800273c:	e007      	b.n	800274e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f042 0201 	orr.w	r2, r2, #1
 800274c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40012c00 	.word	0x40012c00
 8002760:	40000400 	.word	0x40000400

08002764 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d020      	beq.n	80027c8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d01b      	beq.n	80027c8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f06f 0202 	mvn.w	r2, #2
 8002798:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	f003 0303 	and.w	r3, r3, #3
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f998 	bl	8002ae4 <HAL_TIM_IC_CaptureCallback>
 80027b4:	e005      	b.n	80027c2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 f98b 	bl	8002ad2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 f99a 	bl	8002af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d020      	beq.n	8002814 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d01b      	beq.n	8002814 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0204 	mvn.w	r2, #4
 80027e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2202      	movs	r2, #2
 80027ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f972 	bl	8002ae4 <HAL_TIM_IC_CaptureCallback>
 8002800:	e005      	b.n	800280e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f965 	bl	8002ad2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f974 	bl	8002af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	f003 0308 	and.w	r3, r3, #8
 800281a:	2b00      	cmp	r3, #0
 800281c:	d020      	beq.n	8002860 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f003 0308 	and.w	r3, r3, #8
 8002824:	2b00      	cmp	r3, #0
 8002826:	d01b      	beq.n	8002860 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f06f 0208 	mvn.w	r2, #8
 8002830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2204      	movs	r2, #4
 8002836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f94c 	bl	8002ae4 <HAL_TIM_IC_CaptureCallback>
 800284c:	e005      	b.n	800285a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f93f 	bl	8002ad2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 f94e 	bl	8002af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2b00      	cmp	r3, #0
 8002868:	d020      	beq.n	80028ac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	f003 0310 	and.w	r3, r3, #16
 8002870:	2b00      	cmp	r3, #0
 8002872:	d01b      	beq.n	80028ac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f06f 0210 	mvn.w	r2, #16
 800287c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2208      	movs	r2, #8
 8002882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f926 	bl	8002ae4 <HAL_TIM_IC_CaptureCallback>
 8002898:	e005      	b.n	80028a6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 f919 	bl	8002ad2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 f928 	bl	8002af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00c      	beq.n	80028d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d007      	beq.n	80028d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f06f 0201 	mvn.w	r2, #1
 80028c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7fe fdce 	bl	800146c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00c      	beq.n	80028f4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d007      	beq.n	80028f4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 fa6f 	bl	8002dd2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00c      	beq.n	8002918 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f8f8 	bl	8002b08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0320 	and.w	r3, r3, #32
 800291e:	2b00      	cmp	r3, #0
 8002920:	d00c      	beq.n	800293c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f003 0320 	and.w	r3, r3, #32
 8002928:	2b00      	cmp	r3, #0
 800292a:	d007      	beq.n	800293c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0220 	mvn.w	r2, #32
 8002934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fa42 	bl	8002dc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800293c:	bf00      	nop
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002958:	2b01      	cmp	r3, #1
 800295a:	d101      	bne.n	8002960 <HAL_TIM_ConfigClockSource+0x1c>
 800295c:	2302      	movs	r3, #2
 800295e:	e0b4      	b.n	8002aca <HAL_TIM_ConfigClockSource+0x186>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2202      	movs	r2, #2
 800296c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800297e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002986:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002998:	d03e      	beq.n	8002a18 <HAL_TIM_ConfigClockSource+0xd4>
 800299a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800299e:	f200 8087 	bhi.w	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a6:	f000 8086 	beq.w	8002ab6 <HAL_TIM_ConfigClockSource+0x172>
 80029aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ae:	d87f      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029b0:	2b70      	cmp	r3, #112	; 0x70
 80029b2:	d01a      	beq.n	80029ea <HAL_TIM_ConfigClockSource+0xa6>
 80029b4:	2b70      	cmp	r3, #112	; 0x70
 80029b6:	d87b      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029b8:	2b60      	cmp	r3, #96	; 0x60
 80029ba:	d050      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0x11a>
 80029bc:	2b60      	cmp	r3, #96	; 0x60
 80029be:	d877      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029c0:	2b50      	cmp	r3, #80	; 0x50
 80029c2:	d03c      	beq.n	8002a3e <HAL_TIM_ConfigClockSource+0xfa>
 80029c4:	2b50      	cmp	r3, #80	; 0x50
 80029c6:	d873      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029c8:	2b40      	cmp	r3, #64	; 0x40
 80029ca:	d058      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0x13a>
 80029cc:	2b40      	cmp	r3, #64	; 0x40
 80029ce:	d86f      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029d0:	2b30      	cmp	r3, #48	; 0x30
 80029d2:	d064      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x15a>
 80029d4:	2b30      	cmp	r3, #48	; 0x30
 80029d6:	d86b      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029d8:	2b20      	cmp	r3, #32
 80029da:	d060      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x15a>
 80029dc:	2b20      	cmp	r3, #32
 80029de:	d867      	bhi.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d05c      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x15a>
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d05a      	beq.n	8002a9e <HAL_TIM_ConfigClockSource+0x15a>
 80029e8:	e062      	b.n	8002ab0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6818      	ldr	r0, [r3, #0]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	6899      	ldr	r1, [r3, #8]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	f000 f96a 	bl	8002cd2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	609a      	str	r2, [r3, #8]
      break;
 8002a16:	e04f      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	6899      	ldr	r1, [r3, #8]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685a      	ldr	r2, [r3, #4]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f000 f953 	bl	8002cd2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689a      	ldr	r2, [r3, #8]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a3a:	609a      	str	r2, [r3, #8]
      break;
 8002a3c:	e03c      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	6859      	ldr	r1, [r3, #4]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	f000 f8ca 	bl	8002be4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2150      	movs	r1, #80	; 0x50
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 f921 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002a5c:	e02c      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	6859      	ldr	r1, [r3, #4]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	f000 f8e8 	bl	8002c40 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2160      	movs	r1, #96	; 0x60
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 f911 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002a7c:	e01c      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6859      	ldr	r1, [r3, #4]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f000 f8aa 	bl	8002be4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2140      	movs	r1, #64	; 0x40
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f901 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002a9c:	e00c      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4610      	mov	r0, r2
 8002aaa:	f000 f8f8 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002aae:	e003      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab4:	e000      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ab6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr

08002af6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr

08002b08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr
	...

08002b1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a2b      	ldr	r2, [pc, #172]	; (8002bdc <TIM_Base_SetConfig+0xc0>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d007      	beq.n	8002b44 <TIM_Base_SetConfig+0x28>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b3a:	d003      	beq.n	8002b44 <TIM_Base_SetConfig+0x28>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	4a28      	ldr	r2, [pc, #160]	; (8002be0 <TIM_Base_SetConfig+0xc4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d108      	bne.n	8002b56 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a20      	ldr	r2, [pc, #128]	; (8002bdc <TIM_Base_SetConfig+0xc0>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d007      	beq.n	8002b6e <TIM_Base_SetConfig+0x52>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b64:	d003      	beq.n	8002b6e <TIM_Base_SetConfig+0x52>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a1d      	ldr	r2, [pc, #116]	; (8002be0 <TIM_Base_SetConfig+0xc4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d108      	bne.n	8002b80 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a0d      	ldr	r2, [pc, #52]	; (8002bdc <TIM_Base_SetConfig+0xc0>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d103      	bne.n	8002bb4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d005      	beq.n	8002bd2 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	f023 0201 	bic.w	r2, r3, #1
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	611a      	str	r2, [r3, #16]
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	40012c00 	.word	0x40012c00
 8002be0:	40000400 	.word	0x40000400

08002be4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b087      	sub	sp, #28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	f023 0201 	bic.w	r2, r3, #1
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f023 030a 	bic.w	r3, r3, #10
 8002c20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	621a      	str	r2, [r3, #32]
}
 8002c36:	bf00      	nop
 8002c38:	371c      	adds	r7, #28
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	f023 0210 	bic.w	r2, r3, #16
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	031b      	lsls	r3, r3, #12
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c7c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	621a      	str	r2, [r3, #32]
}
 8002c94:	bf00      	nop
 8002c96:	371c      	adds	r7, #28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	f043 0307 	orr.w	r3, r3, #7
 8002cc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	609a      	str	r2, [r3, #8]
}
 8002cc8:	bf00      	nop
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bc80      	pop	{r7}
 8002cd0:	4770      	bx	lr

08002cd2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b087      	sub	sp, #28
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	021a      	lsls	r2, r3, #8
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	609a      	str	r2, [r3, #8]
}
 8002d06:	bf00      	nop
 8002d08:	371c      	adds	r7, #28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr

08002d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e041      	b.n	8002dac <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2202      	movs	r2, #2
 8002d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a14      	ldr	r2, [pc, #80]	; (8002db8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d009      	beq.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d74:	d004      	beq.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a10      	ldr	r2, [pc, #64]	; (8002dbc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d10c      	bne.n	8002d9a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40012c00 	.word	0x40012c00
 8002dbc:	40000400 	.word	0x40000400

08002dc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <__libc_init_array>:
 8002de4:	b570      	push	{r4, r5, r6, lr}
 8002de6:	2600      	movs	r6, #0
 8002de8:	4d0c      	ldr	r5, [pc, #48]	; (8002e1c <__libc_init_array+0x38>)
 8002dea:	4c0d      	ldr	r4, [pc, #52]	; (8002e20 <__libc_init_array+0x3c>)
 8002dec:	1b64      	subs	r4, r4, r5
 8002dee:	10a4      	asrs	r4, r4, #2
 8002df0:	42a6      	cmp	r6, r4
 8002df2:	d109      	bne.n	8002e08 <__libc_init_array+0x24>
 8002df4:	f000 f822 	bl	8002e3c <_init>
 8002df8:	2600      	movs	r6, #0
 8002dfa:	4d0a      	ldr	r5, [pc, #40]	; (8002e24 <__libc_init_array+0x40>)
 8002dfc:	4c0a      	ldr	r4, [pc, #40]	; (8002e28 <__libc_init_array+0x44>)
 8002dfe:	1b64      	subs	r4, r4, r5
 8002e00:	10a4      	asrs	r4, r4, #2
 8002e02:	42a6      	cmp	r6, r4
 8002e04:	d105      	bne.n	8002e12 <__libc_init_array+0x2e>
 8002e06:	bd70      	pop	{r4, r5, r6, pc}
 8002e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e0c:	4798      	blx	r3
 8002e0e:	3601      	adds	r6, #1
 8002e10:	e7ee      	b.n	8002df0 <__libc_init_array+0xc>
 8002e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e16:	4798      	blx	r3
 8002e18:	3601      	adds	r6, #1
 8002e1a:	e7f2      	b.n	8002e02 <__libc_init_array+0x1e>
 8002e1c:	08002e78 	.word	0x08002e78
 8002e20:	08002e78 	.word	0x08002e78
 8002e24:	08002e78 	.word	0x08002e78
 8002e28:	08002e7c 	.word	0x08002e7c

08002e2c <memset>:
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	4402      	add	r2, r0
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d100      	bne.n	8002e36 <memset+0xa>
 8002e34:	4770      	bx	lr
 8002e36:	f803 1b01 	strb.w	r1, [r3], #1
 8002e3a:	e7f9      	b.n	8002e30 <memset+0x4>

08002e3c <_init>:
 8002e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e3e:	bf00      	nop
 8002e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e42:	bc08      	pop	{r3}
 8002e44:	469e      	mov	lr, r3
 8002e46:	4770      	bx	lr

08002e48 <_fini>:
 8002e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e4a:	bf00      	nop
 8002e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e4e:	bc08      	pop	{r3}
 8002e50:	469e      	mov	lr, r3
 8002e52:	4770      	bx	lr
