

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'
================================================================
* Date:           Fri Mar 10 17:36:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  7.580 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_1  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     204|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      84|    -|
|Register         |        -|    -|     185|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     185|     288|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln344_2_fu_262_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln344_fu_253_p2     |         +|   0|  0|  16|           9|           9|
    |ctr_2_fu_241_p2         |         +|   0|  0|  39|          32|           1|
    |pos_2_fu_196_p2         |         +|   0|  0|  17|          10|           1|
    |pos_3_fu_212_p2         |         +|   0|  0|  17|          10|           2|
    |pos_4_fu_169_p2         |         +|   0|  0|  39|          32|           2|
    |and_ln337_fu_186_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln337_1_fu_175_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln337_fu_164_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln343_fu_235_p2    |      icmp|   0|  0|  15|          23|          14|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln337_fu_180_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 204|         195|         110|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  17|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |buf_r_address0               |  13|          3|   10|         30|
    |ctr_fu_54                    |   9|          2|   32|         64|
    |pos_fu_50                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  84|         19|   79|        170|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |buf_load_9_reg_349           |   8|   0|    8|          0|
    |buf_load_reg_344             |   8|   0|    8|          0|
    |ctr_1_reg_315                |  32|   0|   32|          0|
    |ctr_fu_54                    |  32|   0|   32|          0|
    |empty_reg_329                |  10|   0|   10|          0|
    |pos_4_reg_321                |  32|   0|   32|          0|
    |pos_fu_50                    |  32|   0|   32|          0|
    |sub_ln384_cast_reg_310       |   9|   0|   32|         23|
    |zext_ln368_cast_reg_305      |   8|   0|   32|         24|
    |zext_ln384_cast_reg_300      |   8|   0|    9|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 185|   0|  233|         48|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122|  return value|
|sub_ln384         |   in|    9|     ap_none|                                                           sub_ln384|        scalar|
|zext_ln368        |   in|    8|     ap_none|                                                          zext_ln368|        scalar|
|buf_r_address0    |  out|   10|   ap_memory|                                                               buf_r|         array|
|buf_r_ce0         |  out|    1|   ap_memory|                                                               buf_r|         array|
|buf_r_q0          |   in|    8|   ap_memory|                                                               buf_r|         array|
|buf_r_address1    |  out|   10|   ap_memory|                                                               buf_r|         array|
|buf_r_ce1         |  out|    1|   ap_memory|                                                               buf_r|         array|
|buf_r_q1          |   in|    8|   ap_memory|                                                               buf_r|         array|
|zext_ln384        |   in|    8|     ap_none|                                                          zext_ln384|        scalar|
|zext_ln344_3      |   in|   12|     ap_none|                                                        zext_ln344_3|        scalar|
|a_address0        |  out|   12|   ap_memory|                                                                   a|         array|
|a_ce0             |  out|    1|   ap_memory|                                                                   a|         array|
|a_we0             |  out|    1|   ap_memory|                                                                   a|         array|
|a_d0              |  out|   23|   ap_memory|                                                                   a|         array|
|ctr_4_out         |  out|   32|      ap_vld|                                                           ctr_4_out|       pointer|
|ctr_4_out_ap_vld  |  out|    1|      ap_vld|                                                           ctr_4_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

