
vermilion_bis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .text         00015134  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000678  0801d138  0801d138  0002d138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  0801d7b0  0801d7b0  0002d7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0801d7b8  0801d7b8  0002d7b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0801d7bc  0801d7bc  0002d7bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000834  20000000  0801d7c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00015edc  20000834  0801dff4  00030834  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20016710  0801dff4  00036710  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00030834  2**0
                  CONTENTS, READONLY
 11 .debug_info   00045b40  00000000  00000000  00030864  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005cfa  00000000  00000000  000763a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0001a536  00000000  00000000  0007c09e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001070  00000000  00000000  000965d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00004ac0  00000000  00000000  00097648  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000100d5  00000000  00000000  0009c108  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006d3b  00000000  00000000  000ac1dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000b2f18  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004c24  00000000  00000000  000b2f94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000834 	.word	0x20000834
 800801c:	00000000 	.word	0x00000000
 8008020:	0801d11c 	.word	0x0801d11c

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	20000838 	.word	0x20000838
 800803c:	0801d11c 	.word	0x0801d11c

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f092 0f00 	teq	r2, #0
 80083da:	bf14      	ite	ne
 80083dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083e0:	4770      	bxeq	lr
 80083e2:	b530      	push	{r4, r5, lr}
 80083e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f0:	e720      	b.n	8008234 <__adddf3+0x138>
 80083f2:	bf00      	nop

080083f4 <__aeabi_ul2d>:
 80083f4:	ea50 0201 	orrs.w	r2, r0, r1
 80083f8:	bf08      	it	eq
 80083fa:	4770      	bxeq	lr
 80083fc:	b530      	push	{r4, r5, lr}
 80083fe:	f04f 0500 	mov.w	r5, #0
 8008402:	e00a      	b.n	800841a <__aeabi_l2d+0x16>

08008404 <__aeabi_l2d>:
 8008404:	ea50 0201 	orrs.w	r2, r0, r1
 8008408:	bf08      	it	eq
 800840a:	4770      	bxeq	lr
 800840c:	b530      	push	{r4, r5, lr}
 800840e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8008412:	d502      	bpl.n	800841a <__aeabi_l2d+0x16>
 8008414:	4240      	negs	r0, r0
 8008416:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800841a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800841e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008422:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8008426:	f43f aedc 	beq.w	80081e2 <__adddf3+0xe6>
 800842a:	f04f 0203 	mov.w	r2, #3
 800842e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008432:	bf18      	it	ne
 8008434:	3203      	addne	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8008442:	f1c2 0320 	rsb	r3, r2, #32
 8008446:	fa00 fc03 	lsl.w	ip, r0, r3
 800844a:	fa20 f002 	lsr.w	r0, r0, r2
 800844e:	fa01 fe03 	lsl.w	lr, r1, r3
 8008452:	ea40 000e 	orr.w	r0, r0, lr
 8008456:	fa21 f102 	lsr.w	r1, r1, r2
 800845a:	4414      	add	r4, r2
 800845c:	e6c1      	b.n	80081e2 <__adddf3+0xe6>
 800845e:	bf00      	nop

08008460 <__aeabi_dmul>:
 8008460:	b570      	push	{r4, r5, r6, lr}
 8008462:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008466:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800846a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800846e:	bf1d      	ittte	ne
 8008470:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8008474:	ea94 0f0c 	teqne	r4, ip
 8008478:	ea95 0f0c 	teqne	r5, ip
 800847c:	f000 f8de 	bleq	800863c <__aeabi_dmul+0x1dc>
 8008480:	442c      	add	r4, r5
 8008482:	ea81 0603 	eor.w	r6, r1, r3
 8008486:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800848a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800848e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8008492:	bf18      	it	ne
 8008494:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008498:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800849c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a0:	d038      	beq.n	8008514 <__aeabi_dmul+0xb4>
 80084a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80084a6:	f04f 0500 	mov.w	r5, #0
 80084aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084b6:	f04f 0600 	mov.w	r6, #0
 80084ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084be:	f09c 0f00 	teq	ip, #0
 80084c2:	bf18      	it	ne
 80084c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80084c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084d4:	d204      	bcs.n	80084e0 <__aeabi_dmul+0x80>
 80084d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084da:	416d      	adcs	r5, r5
 80084dc:	eb46 0606 	adc.w	r6, r6, r6
 80084e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80084f8:	bf88      	it	hi
 80084fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80084fe:	d81e      	bhi.n	800853e <__aeabi_dmul+0xde>
 8008500:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8008504:	bf08      	it	eq
 8008506:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800850a:	f150 0000 	adcs.w	r0, r0, #0
 800850e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008512:	bd70      	pop	{r4, r5, r6, pc}
 8008514:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008518:	ea46 0101 	orr.w	r1, r6, r1
 800851c:	ea40 0002 	orr.w	r0, r0, r2
 8008520:	ea81 0103 	eor.w	r1, r1, r3
 8008524:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008528:	bfc2      	ittt	gt
 800852a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800852e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008532:	bd70      	popgt	{r4, r5, r6, pc}
 8008534:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008538:	f04f 0e00 	mov.w	lr, #0
 800853c:	3c01      	subs	r4, #1
 800853e:	f300 80ab 	bgt.w	8008698 <__aeabi_dmul+0x238>
 8008542:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8008546:	bfde      	ittt	le
 8008548:	2000      	movle	r0, #0
 800854a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800854e:	bd70      	pople	{r4, r5, r6, pc}
 8008550:	f1c4 0400 	rsb	r4, r4, #0
 8008554:	3c20      	subs	r4, #32
 8008556:	da35      	bge.n	80085c4 <__aeabi_dmul+0x164>
 8008558:	340c      	adds	r4, #12
 800855a:	dc1b      	bgt.n	8008594 <__aeabi_dmul+0x134>
 800855c:	f104 0414 	add.w	r4, r4, #20
 8008560:	f1c4 0520 	rsb	r5, r4, #32
 8008564:	fa00 f305 	lsl.w	r3, r0, r5
 8008568:	fa20 f004 	lsr.w	r0, r0, r4
 800856c:	fa01 f205 	lsl.w	r2, r1, r5
 8008570:	ea40 0002 	orr.w	r0, r0, r2
 8008574:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008578:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800857c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008580:	fa21 f604 	lsr.w	r6, r1, r4
 8008584:	eb42 0106 	adc.w	r1, r2, r6
 8008588:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800858c:	bf08      	it	eq
 800858e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008592:	bd70      	pop	{r4, r5, r6, pc}
 8008594:	f1c4 040c 	rsb	r4, r4, #12
 8008598:	f1c4 0520 	rsb	r5, r4, #32
 800859c:	fa00 f304 	lsl.w	r3, r0, r4
 80085a0:	fa20 f005 	lsr.w	r0, r0, r5
 80085a4:	fa01 f204 	lsl.w	r2, r1, r4
 80085a8:	ea40 0002 	orr.w	r0, r0, r2
 80085ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085b4:	f141 0100 	adc.w	r1, r1, #0
 80085b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085bc:	bf08      	it	eq
 80085be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085c2:	bd70      	pop	{r4, r5, r6, pc}
 80085c4:	f1c4 0520 	rsb	r5, r4, #32
 80085c8:	fa00 f205 	lsl.w	r2, r0, r5
 80085cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d0:	fa20 f304 	lsr.w	r3, r0, r4
 80085d4:	fa01 f205 	lsl.w	r2, r1, r5
 80085d8:	ea43 0302 	orr.w	r3, r3, r2
 80085dc:	fa21 f004 	lsr.w	r0, r1, r4
 80085e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085e4:	fa21 f204 	lsr.w	r2, r1, r4
 80085e8:	ea20 0002 	bic.w	r0, r0, r2
 80085ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085f4:	bf08      	it	eq
 80085f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085fa:	bd70      	pop	{r4, r5, r6, pc}
 80085fc:	f094 0f00 	teq	r4, #0
 8008600:	d10f      	bne.n	8008622 <__aeabi_dmul+0x1c2>
 8008602:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8008606:	0040      	lsls	r0, r0, #1
 8008608:	eb41 0101 	adc.w	r1, r1, r1
 800860c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008610:	bf08      	it	eq
 8008612:	3c01      	subeq	r4, #1
 8008614:	d0f7      	beq.n	8008606 <__aeabi_dmul+0x1a6>
 8008616:	ea41 0106 	orr.w	r1, r1, r6
 800861a:	f095 0f00 	teq	r5, #0
 800861e:	bf18      	it	ne
 8008620:	4770      	bxne	lr
 8008622:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8008626:	0052      	lsls	r2, r2, #1
 8008628:	eb43 0303 	adc.w	r3, r3, r3
 800862c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008630:	bf08      	it	eq
 8008632:	3d01      	subeq	r5, #1
 8008634:	d0f7      	beq.n	8008626 <__aeabi_dmul+0x1c6>
 8008636:	ea43 0306 	orr.w	r3, r3, r6
 800863a:	4770      	bx	lr
 800863c:	ea94 0f0c 	teq	r4, ip
 8008640:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008644:	bf18      	it	ne
 8008646:	ea95 0f0c 	teqne	r5, ip
 800864a:	d00c      	beq.n	8008666 <__aeabi_dmul+0x206>
 800864c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008650:	bf18      	it	ne
 8008652:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008656:	d1d1      	bne.n	80085fc <__aeabi_dmul+0x19c>
 8008658:	ea81 0103 	eor.w	r1, r1, r3
 800865c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008660:	f04f 0000 	mov.w	r0, #0
 8008664:	bd70      	pop	{r4, r5, r6, pc}
 8008666:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800866a:	bf06      	itte	eq
 800866c:	4610      	moveq	r0, r2
 800866e:	4619      	moveq	r1, r3
 8008670:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008674:	d019      	beq.n	80086aa <__aeabi_dmul+0x24a>
 8008676:	ea94 0f0c 	teq	r4, ip
 800867a:	d102      	bne.n	8008682 <__aeabi_dmul+0x222>
 800867c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008680:	d113      	bne.n	80086aa <__aeabi_dmul+0x24a>
 8008682:	ea95 0f0c 	teq	r5, ip
 8008686:	d105      	bne.n	8008694 <__aeabi_dmul+0x234>
 8008688:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800868c:	bf1c      	itt	ne
 800868e:	4610      	movne	r0, r2
 8008690:	4619      	movne	r1, r3
 8008692:	d10a      	bne.n	80086aa <__aeabi_dmul+0x24a>
 8008694:	ea81 0103 	eor.w	r1, r1, r3
 8008698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800869c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086a4:	f04f 0000 	mov.w	r0, #0
 80086a8:	bd70      	pop	{r4, r5, r6, pc}
 80086aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086b2:	bd70      	pop	{r4, r5, r6, pc}

080086b4 <__aeabi_ddiv>:
 80086b4:	b570      	push	{r4, r5, r6, lr}
 80086b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086c2:	bf1d      	ittte	ne
 80086c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086c8:	ea94 0f0c 	teqne	r4, ip
 80086cc:	ea95 0f0c 	teqne	r5, ip
 80086d0:	f000 f8a7 	bleq	8008822 <__aeabi_ddiv+0x16e>
 80086d4:	eba4 0405 	sub.w	r4, r4, r5
 80086d8:	ea81 0e03 	eor.w	lr, r1, r3
 80086dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086e4:	f000 8088 	beq.w	80087f8 <__aeabi_ddiv+0x144>
 80086e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80086f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80086fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008700:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008704:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008708:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800870c:	429d      	cmp	r5, r3
 800870e:	bf08      	it	eq
 8008710:	4296      	cmpeq	r6, r2
 8008712:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8008716:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800871a:	d202      	bcs.n	8008722 <__aeabi_ddiv+0x6e>
 800871c:	085b      	lsrs	r3, r3, #1
 800871e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008722:	1ab6      	subs	r6, r6, r2
 8008724:	eb65 0503 	sbc.w	r5, r5, r3
 8008728:	085b      	lsrs	r3, r3, #1
 800872a:	ea4f 0232 	mov.w	r2, r2, rrx
 800872e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008732:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8008736:	ebb6 0e02 	subs.w	lr, r6, r2
 800873a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800873e:	bf22      	ittt	cs
 8008740:	1ab6      	subcs	r6, r6, r2
 8008742:	4675      	movcs	r5, lr
 8008744:	ea40 000c 	orrcs.w	r0, r0, ip
 8008748:	085b      	lsrs	r3, r3, #1
 800874a:	ea4f 0232 	mov.w	r2, r2, rrx
 800874e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008752:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008756:	bf22      	ittt	cs
 8008758:	1ab6      	subcs	r6, r6, r2
 800875a:	4675      	movcs	r5, lr
 800875c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008760:	085b      	lsrs	r3, r3, #1
 8008762:	ea4f 0232 	mov.w	r2, r2, rrx
 8008766:	ebb6 0e02 	subs.w	lr, r6, r2
 800876a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800876e:	bf22      	ittt	cs
 8008770:	1ab6      	subcs	r6, r6, r2
 8008772:	4675      	movcs	r5, lr
 8008774:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008778:	085b      	lsrs	r3, r3, #1
 800877a:	ea4f 0232 	mov.w	r2, r2, rrx
 800877e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008782:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008786:	bf22      	ittt	cs
 8008788:	1ab6      	subcs	r6, r6, r2
 800878a:	4675      	movcs	r5, lr
 800878c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008790:	ea55 0e06 	orrs.w	lr, r5, r6
 8008794:	d018      	beq.n	80087c8 <__aeabi_ddiv+0x114>
 8008796:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800879a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800879e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087b2:	d1c0      	bne.n	8008736 <__aeabi_ddiv+0x82>
 80087b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087b8:	d10b      	bne.n	80087d2 <__aeabi_ddiv+0x11e>
 80087ba:	ea41 0100 	orr.w	r1, r1, r0
 80087be:	f04f 0000 	mov.w	r0, #0
 80087c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087c6:	e7b6      	b.n	8008736 <__aeabi_ddiv+0x82>
 80087c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087cc:	bf04      	itt	eq
 80087ce:	4301      	orreq	r1, r0
 80087d0:	2000      	moveq	r0, #0
 80087d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087d6:	bf88      	it	hi
 80087d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087dc:	f63f aeaf 	bhi.w	800853e <__aeabi_dmul+0xde>
 80087e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80087e4:	bf04      	itt	eq
 80087e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087ee:	f150 0000 	adcs.w	r0, r0, #0
 80087f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087f6:	bd70      	pop	{r4, r5, r6, pc}
 80087f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80087fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008800:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008804:	bfc2      	ittt	gt
 8008806:	ebd4 050c 	rsbsgt	r5, r4, ip
 800880a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800880e:	bd70      	popgt	{r4, r5, r6, pc}
 8008810:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008814:	f04f 0e00 	mov.w	lr, #0
 8008818:	3c01      	subs	r4, #1
 800881a:	e690      	b.n	800853e <__aeabi_dmul+0xde>
 800881c:	ea45 0e06 	orr.w	lr, r5, r6
 8008820:	e68d      	b.n	800853e <__aeabi_dmul+0xde>
 8008822:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008826:	ea94 0f0c 	teq	r4, ip
 800882a:	bf08      	it	eq
 800882c:	ea95 0f0c 	teqeq	r5, ip
 8008830:	f43f af3b 	beq.w	80086aa <__aeabi_dmul+0x24a>
 8008834:	ea94 0f0c 	teq	r4, ip
 8008838:	d10a      	bne.n	8008850 <__aeabi_ddiv+0x19c>
 800883a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800883e:	f47f af34 	bne.w	80086aa <__aeabi_dmul+0x24a>
 8008842:	ea95 0f0c 	teq	r5, ip
 8008846:	f47f af25 	bne.w	8008694 <__aeabi_dmul+0x234>
 800884a:	4610      	mov	r0, r2
 800884c:	4619      	mov	r1, r3
 800884e:	e72c      	b.n	80086aa <__aeabi_dmul+0x24a>
 8008850:	ea95 0f0c 	teq	r5, ip
 8008854:	d106      	bne.n	8008864 <__aeabi_ddiv+0x1b0>
 8008856:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800885a:	f43f aefd 	beq.w	8008658 <__aeabi_dmul+0x1f8>
 800885e:	4610      	mov	r0, r2
 8008860:	4619      	mov	r1, r3
 8008862:	e722      	b.n	80086aa <__aeabi_dmul+0x24a>
 8008864:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008868:	bf18      	it	ne
 800886a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800886e:	f47f aec5 	bne.w	80085fc <__aeabi_dmul+0x19c>
 8008872:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8008876:	f47f af0d 	bne.w	8008694 <__aeabi_dmul+0x234>
 800887a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800887e:	f47f aeeb 	bne.w	8008658 <__aeabi_dmul+0x1f8>
 8008882:	e712      	b.n	80086aa <__aeabi_dmul+0x24a>

08008884 <__gedf2>:
 8008884:	f04f 3cff 	mov.w	ip, #4294967295
 8008888:	e006      	b.n	8008898 <__cmpdf2+0x4>
 800888a:	bf00      	nop

0800888c <__ledf2>:
 800888c:	f04f 0c01 	mov.w	ip, #1
 8008890:	e002      	b.n	8008898 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__cmpdf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	f84d cd04 	str.w	ip, [sp, #-4]!
 800889c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088a8:	bf18      	it	ne
 80088aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088ae:	d01b      	beq.n	80088e8 <__cmpdf2+0x54>
 80088b0:	b001      	add	sp, #4
 80088b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088b6:	bf0c      	ite	eq
 80088b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088bc:	ea91 0f03 	teqne	r1, r3
 80088c0:	bf02      	ittt	eq
 80088c2:	ea90 0f02 	teqeq	r0, r2
 80088c6:	2000      	moveq	r0, #0
 80088c8:	4770      	bxeq	lr
 80088ca:	f110 0f00 	cmn.w	r0, #0
 80088ce:	ea91 0f03 	teq	r1, r3
 80088d2:	bf58      	it	pl
 80088d4:	4299      	cmppl	r1, r3
 80088d6:	bf08      	it	eq
 80088d8:	4290      	cmpeq	r0, r2
 80088da:	bf2c      	ite	cs
 80088dc:	17d8      	asrcs	r0, r3, #31
 80088de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088e2:	f040 0001 	orr.w	r0, r0, #1
 80088e6:	4770      	bx	lr
 80088e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f0:	d102      	bne.n	80088f8 <__cmpdf2+0x64>
 80088f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088f6:	d107      	bne.n	8008908 <__cmpdf2+0x74>
 80088f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008900:	d1d6      	bne.n	80088b0 <__cmpdf2+0x1c>
 8008902:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008906:	d0d3      	beq.n	80088b0 <__cmpdf2+0x1c>
 8008908:	f85d 0b04 	ldr.w	r0, [sp], #4
 800890c:	4770      	bx	lr
 800890e:	bf00      	nop

08008910 <__aeabi_cdrcmple>:
 8008910:	4684      	mov	ip, r0
 8008912:	4610      	mov	r0, r2
 8008914:	4662      	mov	r2, ip
 8008916:	468c      	mov	ip, r1
 8008918:	4619      	mov	r1, r3
 800891a:	4663      	mov	r3, ip
 800891c:	e000      	b.n	8008920 <__aeabi_cdcmpeq>
 800891e:	bf00      	nop

08008920 <__aeabi_cdcmpeq>:
 8008920:	b501      	push	{r0, lr}
 8008922:	f7ff ffb7 	bl	8008894 <__cmpdf2>
 8008926:	2800      	cmp	r0, #0
 8008928:	bf48      	it	mi
 800892a:	f110 0f00 	cmnmi.w	r0, #0
 800892e:	bd01      	pop	{r0, pc}

08008930 <__aeabi_dcmpeq>:
 8008930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008934:	f7ff fff4 	bl	8008920 <__aeabi_cdcmpeq>
 8008938:	bf0c      	ite	eq
 800893a:	2001      	moveq	r0, #1
 800893c:	2000      	movne	r0, #0
 800893e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008942:	bf00      	nop

08008944 <__aeabi_dcmplt>:
 8008944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008948:	f7ff ffea 	bl	8008920 <__aeabi_cdcmpeq>
 800894c:	bf34      	ite	cc
 800894e:	2001      	movcc	r0, #1
 8008950:	2000      	movcs	r0, #0
 8008952:	f85d fb08 	ldr.w	pc, [sp], #8
 8008956:	bf00      	nop

08008958 <__aeabi_dcmple>:
 8008958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800895c:	f7ff ffe0 	bl	8008920 <__aeabi_cdcmpeq>
 8008960:	bf94      	ite	ls
 8008962:	2001      	movls	r0, #1
 8008964:	2000      	movhi	r0, #0
 8008966:	f85d fb08 	ldr.w	pc, [sp], #8
 800896a:	bf00      	nop

0800896c <__aeabi_dcmpge>:
 800896c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008970:	f7ff ffce 	bl	8008910 <__aeabi_cdrcmple>
 8008974:	bf94      	ite	ls
 8008976:	2001      	movls	r0, #1
 8008978:	2000      	movhi	r0, #0
 800897a:	f85d fb08 	ldr.w	pc, [sp], #8
 800897e:	bf00      	nop

08008980 <__aeabi_dcmpgt>:
 8008980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008984:	f7ff ffc4 	bl	8008910 <__aeabi_cdrcmple>
 8008988:	bf34      	ite	cc
 800898a:	2001      	movcc	r0, #1
 800898c:	2000      	movcs	r0, #0
 800898e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008992:	bf00      	nop

08008994 <__aeabi_dcmpun>:
 8008994:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800899c:	d102      	bne.n	80089a4 <__aeabi_dcmpun+0x10>
 800899e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089a2:	d10a      	bne.n	80089ba <__aeabi_dcmpun+0x26>
 80089a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089ac:	d102      	bne.n	80089b4 <__aeabi_dcmpun+0x20>
 80089ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089b2:	d102      	bne.n	80089ba <__aeabi_dcmpun+0x26>
 80089b4:	f04f 0000 	mov.w	r0, #0
 80089b8:	4770      	bx	lr
 80089ba:	f04f 0001 	mov.w	r0, #1
 80089be:	4770      	bx	lr

080089c0 <__aeabi_d2iz>:
 80089c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089c8:	d215      	bcs.n	80089f6 <__aeabi_d2iz+0x36>
 80089ca:	d511      	bpl.n	80089f0 <__aeabi_d2iz+0x30>
 80089cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089d4:	d912      	bls.n	80089fc <__aeabi_d2iz+0x3c>
 80089d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089e6:	fa23 f002 	lsr.w	r0, r3, r2
 80089ea:	bf18      	it	ne
 80089ec:	4240      	negne	r0, r0
 80089ee:	4770      	bx	lr
 80089f0:	f04f 0000 	mov.w	r0, #0
 80089f4:	4770      	bx	lr
 80089f6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80089fa:	d105      	bne.n	8008a08 <__aeabi_d2iz+0x48>
 80089fc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a00:	bf08      	it	eq
 8008a02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a06:	4770      	bx	lr
 8008a08:	f04f 0000 	mov.w	r0, #0
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop

08008a10 <__aeabi_d2f>:
 8008a10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a18:	bf24      	itt	cs
 8008a1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a22:	d90d      	bls.n	8008a40 <__aeabi_d2f+0x30>
 8008a24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a38:	bf08      	it	eq
 8008a3a:	f020 0001 	biceq.w	r0, r0, #1
 8008a3e:	4770      	bx	lr
 8008a40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a44:	d121      	bne.n	8008a8a <__aeabi_d2f+0x7a>
 8008a46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a4a:	bfbc      	itt	lt
 8008a4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a50:	4770      	bxlt	lr
 8008a52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a5a:	f1c2 0218 	rsb	r2, r2, #24
 8008a5e:	f1c2 0c20 	rsb	ip, r2, #32
 8008a62:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a66:	fa20 f002 	lsr.w	r0, r0, r2
 8008a6a:	bf18      	it	ne
 8008a6c:	f040 0001 	orrne.w	r0, r0, #1
 8008a70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a7c:	ea40 000c 	orr.w	r0, r0, ip
 8008a80:	fa23 f302 	lsr.w	r3, r3, r2
 8008a84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a88:	e7cc      	b.n	8008a24 <__aeabi_d2f+0x14>
 8008a8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a8e:	d107      	bne.n	8008aa0 <__aeabi_d2f+0x90>
 8008a90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a94:	bf1e      	ittt	ne
 8008a96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008a9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008a9e:	4770      	bxne	lr
 8008aa0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aa4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008aa8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop

08008ab0 <__aeabi_uldivmod>:
 8008ab0:	b953      	cbnz	r3, 8008ac8 <__aeabi_uldivmod+0x18>
 8008ab2:	b94a      	cbnz	r2, 8008ac8 <__aeabi_uldivmod+0x18>
 8008ab4:	2900      	cmp	r1, #0
 8008ab6:	bf08      	it	eq
 8008ab8:	2800      	cmpeq	r0, #0
 8008aba:	bf1c      	itt	ne
 8008abc:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac0:	f04f 30ff 	movne.w	r0, #4294967295
 8008ac4:	f000 b97a 	b.w	8008dbc <__aeabi_idiv0>
 8008ac8:	f1ad 0c08 	sub.w	ip, sp, #8
 8008acc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad0:	f000 f806 	bl	8008ae0 <__udivmoddi4>
 8008ad4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008adc:	b004      	add	sp, #16
 8008ade:	4770      	bx	lr

08008ae0 <__udivmoddi4>:
 8008ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ae4:	468c      	mov	ip, r1
 8008ae6:	460d      	mov	r5, r1
 8008ae8:	4604      	mov	r4, r0
 8008aea:	9e08      	ldr	r6, [sp, #32]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d151      	bne.n	8008b94 <__udivmoddi4+0xb4>
 8008af0:	428a      	cmp	r2, r1
 8008af2:	4617      	mov	r7, r2
 8008af4:	d96d      	bls.n	8008bd2 <__udivmoddi4+0xf2>
 8008af6:	fab2 fe82 	clz	lr, r2
 8008afa:	f1be 0f00 	cmp.w	lr, #0
 8008afe:	d00b      	beq.n	8008b18 <__udivmoddi4+0x38>
 8008b00:	f1ce 0c20 	rsb	ip, lr, #32
 8008b04:	fa01 f50e 	lsl.w	r5, r1, lr
 8008b08:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008b0c:	fa02 f70e 	lsl.w	r7, r2, lr
 8008b10:	ea4c 0c05 	orr.w	ip, ip, r5
 8008b14:	fa00 f40e 	lsl.w	r4, r0, lr
 8008b18:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8008b1c:	0c25      	lsrs	r5, r4, #16
 8008b1e:	fbbc f8fa 	udiv	r8, ip, sl
 8008b22:	fa1f f987 	uxth.w	r9, r7
 8008b26:	fb0a cc18 	mls	ip, sl, r8, ip
 8008b2a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8008b2e:	fb08 f309 	mul.w	r3, r8, r9
 8008b32:	42ab      	cmp	r3, r5
 8008b34:	d90a      	bls.n	8008b4c <__udivmoddi4+0x6c>
 8008b36:	19ed      	adds	r5, r5, r7
 8008b38:	f108 32ff 	add.w	r2, r8, #4294967295
 8008b3c:	f080 8123 	bcs.w	8008d86 <__udivmoddi4+0x2a6>
 8008b40:	42ab      	cmp	r3, r5
 8008b42:	f240 8120 	bls.w	8008d86 <__udivmoddi4+0x2a6>
 8008b46:	f1a8 0802 	sub.w	r8, r8, #2
 8008b4a:	443d      	add	r5, r7
 8008b4c:	1aed      	subs	r5, r5, r3
 8008b4e:	b2a4      	uxth	r4, r4
 8008b50:	fbb5 f0fa 	udiv	r0, r5, sl
 8008b54:	fb0a 5510 	mls	r5, sl, r0, r5
 8008b58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8008b5c:	fb00 f909 	mul.w	r9, r0, r9
 8008b60:	45a1      	cmp	r9, r4
 8008b62:	d909      	bls.n	8008b78 <__udivmoddi4+0x98>
 8008b64:	19e4      	adds	r4, r4, r7
 8008b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b6a:	f080 810a 	bcs.w	8008d82 <__udivmoddi4+0x2a2>
 8008b6e:	45a1      	cmp	r9, r4
 8008b70:	f240 8107 	bls.w	8008d82 <__udivmoddi4+0x2a2>
 8008b74:	3802      	subs	r0, #2
 8008b76:	443c      	add	r4, r7
 8008b78:	eba4 0409 	sub.w	r4, r4, r9
 8008b7c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8008b80:	2100      	movs	r1, #0
 8008b82:	2e00      	cmp	r6, #0
 8008b84:	d061      	beq.n	8008c4a <__udivmoddi4+0x16a>
 8008b86:	fa24 f40e 	lsr.w	r4, r4, lr
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	6034      	str	r4, [r6, #0]
 8008b8e:	6073      	str	r3, [r6, #4]
 8008b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b94:	428b      	cmp	r3, r1
 8008b96:	d907      	bls.n	8008ba8 <__udivmoddi4+0xc8>
 8008b98:	2e00      	cmp	r6, #0
 8008b9a:	d054      	beq.n	8008c46 <__udivmoddi4+0x166>
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	e886 0021 	stmia.w	r6, {r0, r5}
 8008ba2:	4608      	mov	r0, r1
 8008ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba8:	fab3 f183 	clz	r1, r3
 8008bac:	2900      	cmp	r1, #0
 8008bae:	f040 808e 	bne.w	8008cce <__udivmoddi4+0x1ee>
 8008bb2:	42ab      	cmp	r3, r5
 8008bb4:	d302      	bcc.n	8008bbc <__udivmoddi4+0xdc>
 8008bb6:	4282      	cmp	r2, r0
 8008bb8:	f200 80fa 	bhi.w	8008db0 <__udivmoddi4+0x2d0>
 8008bbc:	1a84      	subs	r4, r0, r2
 8008bbe:	eb65 0503 	sbc.w	r5, r5, r3
 8008bc2:	2001      	movs	r0, #1
 8008bc4:	46ac      	mov	ip, r5
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	d03f      	beq.n	8008c4a <__udivmoddi4+0x16a>
 8008bca:	e886 1010 	stmia.w	r6, {r4, ip}
 8008bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd2:	b912      	cbnz	r2, 8008bda <__udivmoddi4+0xfa>
 8008bd4:	2701      	movs	r7, #1
 8008bd6:	fbb7 f7f2 	udiv	r7, r7, r2
 8008bda:	fab7 fe87 	clz	lr, r7
 8008bde:	f1be 0f00 	cmp.w	lr, #0
 8008be2:	d134      	bne.n	8008c4e <__udivmoddi4+0x16e>
 8008be4:	1beb      	subs	r3, r5, r7
 8008be6:	0c3a      	lsrs	r2, r7, #16
 8008be8:	fa1f fc87 	uxth.w	ip, r7
 8008bec:	2101      	movs	r1, #1
 8008bee:	fbb3 f8f2 	udiv	r8, r3, r2
 8008bf2:	0c25      	lsrs	r5, r4, #16
 8008bf4:	fb02 3318 	mls	r3, r2, r8, r3
 8008bf8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8008bfc:	fb0c f308 	mul.w	r3, ip, r8
 8008c00:	42ab      	cmp	r3, r5
 8008c02:	d907      	bls.n	8008c14 <__udivmoddi4+0x134>
 8008c04:	19ed      	adds	r5, r5, r7
 8008c06:	f108 30ff 	add.w	r0, r8, #4294967295
 8008c0a:	d202      	bcs.n	8008c12 <__udivmoddi4+0x132>
 8008c0c:	42ab      	cmp	r3, r5
 8008c0e:	f200 80d1 	bhi.w	8008db4 <__udivmoddi4+0x2d4>
 8008c12:	4680      	mov	r8, r0
 8008c14:	1aed      	subs	r5, r5, r3
 8008c16:	b2a3      	uxth	r3, r4
 8008c18:	fbb5 f0f2 	udiv	r0, r5, r2
 8008c1c:	fb02 5510 	mls	r5, r2, r0, r5
 8008c20:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8008c24:	fb0c fc00 	mul.w	ip, ip, r0
 8008c28:	45a4      	cmp	ip, r4
 8008c2a:	d907      	bls.n	8008c3c <__udivmoddi4+0x15c>
 8008c2c:	19e4      	adds	r4, r4, r7
 8008c2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c32:	d202      	bcs.n	8008c3a <__udivmoddi4+0x15a>
 8008c34:	45a4      	cmp	ip, r4
 8008c36:	f200 80b8 	bhi.w	8008daa <__udivmoddi4+0x2ca>
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	eba4 040c 	sub.w	r4, r4, ip
 8008c40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8008c44:	e79d      	b.n	8008b82 <__udivmoddi4+0xa2>
 8008c46:	4631      	mov	r1, r6
 8008c48:	4630      	mov	r0, r6
 8008c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c4e:	f1ce 0420 	rsb	r4, lr, #32
 8008c52:	fa05 f30e 	lsl.w	r3, r5, lr
 8008c56:	fa07 f70e 	lsl.w	r7, r7, lr
 8008c5a:	fa20 f804 	lsr.w	r8, r0, r4
 8008c5e:	0c3a      	lsrs	r2, r7, #16
 8008c60:	fa25 f404 	lsr.w	r4, r5, r4
 8008c64:	ea48 0803 	orr.w	r8, r8, r3
 8008c68:	fbb4 f1f2 	udiv	r1, r4, r2
 8008c6c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8008c70:	fb02 4411 	mls	r4, r2, r1, r4
 8008c74:	fa1f fc87 	uxth.w	ip, r7
 8008c78:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8008c7c:	fb01 f30c 	mul.w	r3, r1, ip
 8008c80:	42ab      	cmp	r3, r5
 8008c82:	fa00 f40e 	lsl.w	r4, r0, lr
 8008c86:	d909      	bls.n	8008c9c <__udivmoddi4+0x1bc>
 8008c88:	19ed      	adds	r5, r5, r7
 8008c8a:	f101 30ff 	add.w	r0, r1, #4294967295
 8008c8e:	f080 808a 	bcs.w	8008da6 <__udivmoddi4+0x2c6>
 8008c92:	42ab      	cmp	r3, r5
 8008c94:	f240 8087 	bls.w	8008da6 <__udivmoddi4+0x2c6>
 8008c98:	3902      	subs	r1, #2
 8008c9a:	443d      	add	r5, r7
 8008c9c:	1aeb      	subs	r3, r5, r3
 8008c9e:	fa1f f588 	uxth.w	r5, r8
 8008ca2:	fbb3 f0f2 	udiv	r0, r3, r2
 8008ca6:	fb02 3310 	mls	r3, r2, r0, r3
 8008caa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8008cae:	fb00 f30c 	mul.w	r3, r0, ip
 8008cb2:	42ab      	cmp	r3, r5
 8008cb4:	d907      	bls.n	8008cc6 <__udivmoddi4+0x1e6>
 8008cb6:	19ed      	adds	r5, r5, r7
 8008cb8:	f100 38ff 	add.w	r8, r0, #4294967295
 8008cbc:	d26f      	bcs.n	8008d9e <__udivmoddi4+0x2be>
 8008cbe:	42ab      	cmp	r3, r5
 8008cc0:	d96d      	bls.n	8008d9e <__udivmoddi4+0x2be>
 8008cc2:	3802      	subs	r0, #2
 8008cc4:	443d      	add	r5, r7
 8008cc6:	1aeb      	subs	r3, r5, r3
 8008cc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8008ccc:	e78f      	b.n	8008bee <__udivmoddi4+0x10e>
 8008cce:	f1c1 0720 	rsb	r7, r1, #32
 8008cd2:	fa22 f807 	lsr.w	r8, r2, r7
 8008cd6:	408b      	lsls	r3, r1
 8008cd8:	fa05 f401 	lsl.w	r4, r5, r1
 8008cdc:	ea48 0303 	orr.w	r3, r8, r3
 8008ce0:	fa20 fe07 	lsr.w	lr, r0, r7
 8008ce4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	ea4e 0e04 	orr.w	lr, lr, r4
 8008cee:	fbb5 f9fc 	udiv	r9, r5, ip
 8008cf2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8008cf6:	fb0c 5519 	mls	r5, ip, r9, r5
 8008cfa:	fa1f f883 	uxth.w	r8, r3
 8008cfe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8008d02:	fb09 f408 	mul.w	r4, r9, r8
 8008d06:	42ac      	cmp	r4, r5
 8008d08:	fa02 f201 	lsl.w	r2, r2, r1
 8008d0c:	fa00 fa01 	lsl.w	sl, r0, r1
 8008d10:	d908      	bls.n	8008d24 <__udivmoddi4+0x244>
 8008d12:	18ed      	adds	r5, r5, r3
 8008d14:	f109 30ff 	add.w	r0, r9, #4294967295
 8008d18:	d243      	bcs.n	8008da2 <__udivmoddi4+0x2c2>
 8008d1a:	42ac      	cmp	r4, r5
 8008d1c:	d941      	bls.n	8008da2 <__udivmoddi4+0x2c2>
 8008d1e:	f1a9 0902 	sub.w	r9, r9, #2
 8008d22:	441d      	add	r5, r3
 8008d24:	1b2d      	subs	r5, r5, r4
 8008d26:	fa1f fe8e 	uxth.w	lr, lr
 8008d2a:	fbb5 f0fc 	udiv	r0, r5, ip
 8008d2e:	fb0c 5510 	mls	r5, ip, r0, r5
 8008d32:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8008d36:	fb00 f808 	mul.w	r8, r0, r8
 8008d3a:	45a0      	cmp	r8, r4
 8008d3c:	d907      	bls.n	8008d4e <__udivmoddi4+0x26e>
 8008d3e:	18e4      	adds	r4, r4, r3
 8008d40:	f100 35ff 	add.w	r5, r0, #4294967295
 8008d44:	d229      	bcs.n	8008d9a <__udivmoddi4+0x2ba>
 8008d46:	45a0      	cmp	r8, r4
 8008d48:	d927      	bls.n	8008d9a <__udivmoddi4+0x2ba>
 8008d4a:	3802      	subs	r0, #2
 8008d4c:	441c      	add	r4, r3
 8008d4e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d52:	eba4 0408 	sub.w	r4, r4, r8
 8008d56:	fba0 8902 	umull	r8, r9, r0, r2
 8008d5a:	454c      	cmp	r4, r9
 8008d5c:	46c6      	mov	lr, r8
 8008d5e:	464d      	mov	r5, r9
 8008d60:	d315      	bcc.n	8008d8e <__udivmoddi4+0x2ae>
 8008d62:	d012      	beq.n	8008d8a <__udivmoddi4+0x2aa>
 8008d64:	b156      	cbz	r6, 8008d7c <__udivmoddi4+0x29c>
 8008d66:	ebba 030e 	subs.w	r3, sl, lr
 8008d6a:	eb64 0405 	sbc.w	r4, r4, r5
 8008d6e:	fa04 f707 	lsl.w	r7, r4, r7
 8008d72:	40cb      	lsrs	r3, r1
 8008d74:	431f      	orrs	r7, r3
 8008d76:	40cc      	lsrs	r4, r1
 8008d78:	6037      	str	r7, [r6, #0]
 8008d7a:	6074      	str	r4, [r6, #4]
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d82:	4618      	mov	r0, r3
 8008d84:	e6f8      	b.n	8008b78 <__udivmoddi4+0x98>
 8008d86:	4690      	mov	r8, r2
 8008d88:	e6e0      	b.n	8008b4c <__udivmoddi4+0x6c>
 8008d8a:	45c2      	cmp	sl, r8
 8008d8c:	d2ea      	bcs.n	8008d64 <__udivmoddi4+0x284>
 8008d8e:	ebb8 0e02 	subs.w	lr, r8, r2
 8008d92:	eb69 0503 	sbc.w	r5, r9, r3
 8008d96:	3801      	subs	r0, #1
 8008d98:	e7e4      	b.n	8008d64 <__udivmoddi4+0x284>
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	e7d7      	b.n	8008d4e <__udivmoddi4+0x26e>
 8008d9e:	4640      	mov	r0, r8
 8008da0:	e791      	b.n	8008cc6 <__udivmoddi4+0x1e6>
 8008da2:	4681      	mov	r9, r0
 8008da4:	e7be      	b.n	8008d24 <__udivmoddi4+0x244>
 8008da6:	4601      	mov	r1, r0
 8008da8:	e778      	b.n	8008c9c <__udivmoddi4+0x1bc>
 8008daa:	3802      	subs	r0, #2
 8008dac:	443c      	add	r4, r7
 8008dae:	e745      	b.n	8008c3c <__udivmoddi4+0x15c>
 8008db0:	4608      	mov	r0, r1
 8008db2:	e708      	b.n	8008bc6 <__udivmoddi4+0xe6>
 8008db4:	f1a8 0802 	sub.w	r8, r8, #2
 8008db8:	443d      	add	r5, r7
 8008dba:	e72b      	b.n	8008c14 <__udivmoddi4+0x134>

08008dbc <__aeabi_idiv0>:
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop

08008dc0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008dc0:	4a0e      	ldr	r2, [pc, #56]	; (8008dfc <HAL_InitTick+0x3c>)
 8008dc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008dc6:	490e      	ldr	r1, [pc, #56]	; (8008e00 <HAL_InitTick+0x40>)
 8008dc8:	7812      	ldrb	r2, [r2, #0]
 8008dca:	fbb3 f3f2 	udiv	r3, r3, r2
{
 8008dce:	b510      	push	{r4, lr}
 8008dd0:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008dd2:	6808      	ldr	r0, [r1, #0]
 8008dd4:	fbb0 f0f3 	udiv	r0, r0, r3
 8008dd8:	f000 fadc 	bl	8009394 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ddc:	b958      	cbnz	r0, 8008df6 <HAL_InitTick+0x36>
 8008dde:	2c0f      	cmp	r4, #15
 8008de0:	d809      	bhi.n	8008df6 <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008de2:	2200      	movs	r2, #0
 8008de4:	4621      	mov	r1, r4
 8008de6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dea:	f000 fa8d 	bl	8009308 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008dee:	4b05      	ldr	r3, [pc, #20]	; (8008e04 <HAL_InitTick+0x44>)
 8008df0:	2000      	movs	r0, #0
 8008df2:	601c      	str	r4, [r3, #0]
 8008df4:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_ERROR;
 8008df6:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8008df8:	bd10      	pop	{r4, pc}
 8008dfa:	bf00      	nop
 8008dfc:	20000000 	.word	0x20000000
 8008e00:	2000065c 	.word	0x2000065c
 8008e04:	20000004 	.word	0x20000004

08008e08 <HAL_Init>:
{
 8008e08:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008e0a:	2003      	movs	r0, #3
 8008e0c:	f000 fa68 	bl	80092e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8008e10:	2000      	movs	r0, #0
 8008e12:	f7ff ffd5 	bl	8008dc0 <HAL_InitTick>
  HAL_MspInit();
 8008e16:	f00f fea3 	bl	8018b60 <HAL_MspInit>
}
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	bd08      	pop	{r3, pc}
 8008e1e:	bf00      	nop

08008e20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8008e20:	4a03      	ldr	r2, [pc, #12]	; (8008e30 <HAL_IncTick+0x10>)
 8008e22:	4b04      	ldr	r3, [pc, #16]	; (8008e34 <HAL_IncTick+0x14>)
 8008e24:	6811      	ldr	r1, [r2, #0]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	440b      	add	r3, r1
 8008e2a:	6013      	str	r3, [r2, #0]
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	200008b0 	.word	0x200008b0
 8008e34:	20000000 	.word	0x20000000

08008e38 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8008e38:	4b01      	ldr	r3, [pc, #4]	; (8008e40 <HAL_GetTick+0x8>)
 8008e3a:	6818      	ldr	r0, [r3, #0]
}
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	200008b0 	.word	0x200008b0

08008e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8008e48:	f7ff fff6 	bl	8008e38 <HAL_GetTick>
 8008e4c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008e4e:	1c63      	adds	r3, r4, #1
 8008e50:	d002      	beq.n	8008e58 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8008e52:	4b04      	ldr	r3, [pc, #16]	; (8008e64 <HAL_Delay+0x20>)
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008e58:	f7ff ffee 	bl	8008e38 <HAL_GetTick>
 8008e5c:	1b40      	subs	r0, r0, r5
 8008e5e:	4284      	cmp	r4, r0
 8008e60:	d8fa      	bhi.n	8008e58 <HAL_Delay+0x14>
  {
  }
}
 8008e62:	bd38      	pop	{r3, r4, r5, pc}
 8008e64:	20000000 	.word	0x20000000

08008e68 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	f000 80a4 	beq.w	8008fb6 <HAL_ADC_Init+0x14e>
{
 8008e6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8008e70:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008e72:	4604      	mov	r4, r0
 8008e74:	b13b      	cbz	r3, 8008e86 <HAL_ADC_Init+0x1e>
    HAL_ADC_MspInit(hadc);
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008e76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e78:	06db      	lsls	r3, r3, #27
 8008e7a:	d50c      	bpl.n	8008e96 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008e7c:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8008e7e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8008e80:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8008e86:	6443      	str	r3, [r0, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8008e88:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8008e8c:	f00f fe98 	bl	8018bc0 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008e90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e92:	06db      	lsls	r3, r3, #27
 8008e94:	d4f2      	bmi.n	8008e7c <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8008e96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e98:	4a48      	ldr	r2, [pc, #288]	; (8008fbc <HAL_ADC_Init+0x154>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8008e9a:	4949      	ldr	r1, [pc, #292]	; (8008fc0 <HAL_ADC_Init+0x158>)
    ADC_STATE_CLR_SET(hadc->State,
 8008e9c:	401a      	ands	r2, r3
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008e9e:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008ea0:	4e48      	ldr	r6, [pc, #288]	; (8008fc4 <HAL_ADC_Init+0x15c>)
    ADC_STATE_CLR_SET(hadc->State,
 8008ea2:	f042 0202 	orr.w	r2, r2, #2
 8008ea6:	6422      	str	r2, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8008ea8:	684a      	ldr	r2, [r1, #4]
 8008eaa:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008eae:	604a      	str	r2, [r1, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8008eb0:	684a      	ldr	r2, [r1, #4]
 8008eb2:	6860      	ldr	r0, [r4, #4]
 8008eb4:	4302      	orrs	r2, r0
 8008eb6:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008eb8:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008eba:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008ebc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008ec0:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008ec2:	68e7      	ldr	r7, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008ec4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008ec6:	685d      	ldr	r5, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008ec8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008eca:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008ece:	42b2      	cmp	r2, r6
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008ed0:	605d      	str	r5, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008ed2:	685d      	ldr	r5, [r3, #4]
 8008ed4:	f025 7540 	bic.w	r5, r5, #50331648	; 0x3000000
 8008ed8:	605d      	str	r5, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008eda:	6858      	ldr	r0, [r3, #4]
 8008edc:	ea40 0001 	orr.w	r0, r0, r1
 8008ee0:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008ee2:	6898      	ldr	r0, [r3, #8]
 8008ee4:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8008ee8:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008eea:	6899      	ldr	r1, [r3, #8]
 8008eec:	ea41 0107 	orr.w	r1, r1, r7
 8008ef0:	6099      	str	r1, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008ef2:	d048      	beq.n	8008f86 <HAL_ADC_Init+0x11e>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008ef4:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008ef6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008ef8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8008efc:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008efe:	6899      	ldr	r1, [r3, #8]
 8008f00:	430a      	orrs	r2, r1
 8008f02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008f04:	6899      	ldr	r1, [r3, #8]
 8008f06:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8008f0a:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	4302      	orrs	r2, r0
 8008f10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008f12:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8008f14:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008f16:	f021 0102 	bic.w	r1, r1, #2
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008f1a:	6a20      	ldr	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008f1c:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8008f1e:	689a      	ldr	r2, [r3, #8]
 8008f20:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 8008f24:	609a      	str	r2, [r3, #8]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d136      	bne.n	8008f98 <HAL_ADC_Init+0x130>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f30:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008f32:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 8008f34:	2600      	movs	r6, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008f36:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008f38:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8008f3c:	f8d4 e030 	ldr.w	lr, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008f40:	6967      	ldr	r7, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008f42:	1e6a      	subs	r2, r5, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008f44:	62d8      	str	r0, [r3, #44]	; 0x2c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008f46:	4630      	mov	r0, r6
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008f48:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8008f4a:	ea45 5502 	orr.w	r5, r5, r2, lsl #20
 8008f4e:	62dd      	str	r5, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008f50:	689d      	ldr	r5, [r3, #8]
 8008f52:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 8008f56:	609d      	str	r5, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8008f58:	6899      	ldr	r1, [r3, #8]
 8008f5a:	ea41 214e 	orr.w	r1, r1, lr, lsl #9
 8008f5e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008f60:	6899      	ldr	r1, [r3, #8]
 8008f62:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8008f66:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008f68:	689a      	ldr	r2, [r3, #8]
 8008f6a:	ea42 2287 	orr.w	r2, r2, r7, lsl #10
 8008f6e:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8008f70:	6466      	str	r6, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8008f72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f74:	f023 0303 	bic.w	r3, r3, #3
 8008f78:	f043 0301 	orr.w	r3, r3, #1
 8008f7c:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8008f7e:	2300      	movs	r3, #0
 8008f80:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8008f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008f86:	689a      	ldr	r2, [r3, #8]
 8008f88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008f8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008f8e:	689a      	ldr	r2, [r3, #8]
 8008f90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008f94:	609a      	str	r2, [r3, #8]
 8008f96:	e7bc      	b.n	8008f12 <HAL_ADC_Init+0xaa>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008f98:	6858      	ldr	r0, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008f9a:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008f9c:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008fa0:	1e51      	subs	r1, r2, #1
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008fa2:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008faa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8008fb2:	605a      	str	r2, [r3, #4]
 8008fb4:	e7bd      	b.n	8008f32 <HAL_ADC_Init+0xca>
    return HAL_ERROR;
 8008fb6:	2001      	movs	r0, #1
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	ffffeefd 	.word	0xffffeefd
 8008fc0:	40012300 	.word	0x40012300
 8008fc4:	0f000001 	.word	0x0f000001

08008fc8 <HAL_ADC_Start_DMA>:
  __HAL_LOCK(hadc);
 8008fc8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8008fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8008fce:	2b01      	cmp	r3, #1
{
 8008fd0:	b083      	sub	sp, #12
  __IO uint32_t counter = 0;
 8008fd2:	f04f 0400 	mov.w	r4, #0
 8008fd6:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 8008fd8:	d066      	beq.n	80090a8 <HAL_ADC_Start_DMA+0xe0>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008fda:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8008fdc:	2401      	movs	r4, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008fde:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 8008fe0:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008fe4:	07df      	lsls	r7, r3, #31
 8008fe6:	d414      	bmi.n	8009012 <HAL_ADC_Start_DMA+0x4a>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008fe8:	4b38      	ldr	r3, [pc, #224]	; (80090cc <HAL_ADC_Start_DMA+0x104>)
 8008fea:	4e39      	ldr	r6, [pc, #228]	; (80090d0 <HAL_ADC_Start_DMA+0x108>)
 8008fec:	681c      	ldr	r4, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8008fee:	68ab      	ldr	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008ff0:	fba6 6404 	umull	r6, r4, r6, r4
    __HAL_ADC_ENABLE(hadc);
 8008ff4:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008ff8:	0ca4      	lsrs	r4, r4, #18
    __HAL_ADC_ENABLE(hadc);
 8008ffa:	60ab      	str	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8008ffc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8009000:	9401      	str	r4, [sp, #4]
    while(counter != 0)
 8009002:	9b01      	ldr	r3, [sp, #4]
 8009004:	b12b      	cbz	r3, 8009012 <HAL_ADC_Start_DMA+0x4a>
      counter--;
 8009006:	9c01      	ldr	r4, [sp, #4]
 8009008:	3c01      	subs	r4, #1
 800900a:	9401      	str	r4, [sp, #4]
    while(counter != 0)
 800900c:	9c01      	ldr	r4, [sp, #4]
 800900e:	2c00      	cmp	r4, #0
 8009010:	d1f9      	bne.n	8009006 <HAL_ADC_Start_DMA+0x3e>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009012:	68ab      	ldr	r3, [r5, #8]
 8009014:	07de      	lsls	r6, r3, #31
 8009016:	d544      	bpl.n	80090a2 <HAL_ADC_Start_DMA+0xda>
    ADC_STATE_CLR_SET(hadc->State,
 8009018:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800901a:	4c2e      	ldr	r4, [pc, #184]	; (80090d4 <HAL_ADC_Start_DMA+0x10c>)
 800901c:	401c      	ands	r4, r3
 800901e:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8009022:	6404      	str	r4, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009024:	686b      	ldr	r3, [r5, #4]
 8009026:	055c      	lsls	r4, r3, #21
 8009028:	d505      	bpl.n	8009036 <HAL_ADC_Start_DMA+0x6e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800902a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800902c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009030:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009034:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009036:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009038:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 800903c:	d137      	bne.n	80090ae <HAL_ADC_Start_DMA+0xe6>
      ADC_CLEAR_ERRORCODE(hadc);
 800903e:	6443      	str	r3, [r0, #68]	; 0x44
 8009040:	4613      	mov	r3, r2
 8009042:	4606      	mov	r6, r0
 8009044:	460a      	mov	r2, r1
    __HAL_UNLOCK(hadc);   
 8009046:	2100      	movs	r1, #0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009048:	6b84      	ldr	r4, [r0, #56]	; 0x38
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800904a:	f06f 0722 	mvn.w	r7, #34	; 0x22
    __HAL_UNLOCK(hadc);   
 800904e:	f886 103c 	strb.w	r1, [r6, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009052:	4821      	ldr	r0, [pc, #132]	; (80090d8 <HAL_ADC_Start_DMA+0x110>)
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009054:	4921      	ldr	r1, [pc, #132]	; (80090dc <HAL_ADC_Start_DMA+0x114>)
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009056:	f8df e090 	ldr.w	lr, [pc, #144]	; 80090e8 <HAL_ADC_Start_DMA+0x120>
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800905a:	63e0      	str	r0, [r4, #60]	; 0x3c
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800905c:	4620      	mov	r0, r4
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800905e:	6421      	str	r1, [r4, #64]	; 0x40
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009060:	f105 014c 	add.w	r1, r5, #76	; 0x4c
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009064:	f8c4 e04c 	str.w	lr, [r4, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009068:	602f      	str	r7, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800906a:	686c      	ldr	r4, [r5, #4]
 800906c:	f044 6480 	orr.w	r4, r4, #67108864	; 0x4000000
 8009070:	606c      	str	r4, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009072:	68ac      	ldr	r4, [r5, #8]
 8009074:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8009078:	60ac      	str	r4, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800907a:	f000 fa53 	bl	8009524 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800907e:	4b18      	ldr	r3, [pc, #96]	; (80090e0 <HAL_ADC_Start_DMA+0x118>)
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	06db      	lsls	r3, r3, #27
 8009084:	d109      	bne.n	800909a <HAL_ADC_Start_DMA+0xd2>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009086:	6833      	ldr	r3, [r6, #0]
 8009088:	6898      	ldr	r0, [r3, #8]
 800908a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800908e:	d108      	bne.n	80090a2 <HAL_ADC_Start_DMA+0xda>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009090:	689a      	ldr	r2, [r3, #8]
 8009092:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009096:	609a      	str	r2, [r3, #8]
 8009098:	e004      	b.n	80090a4 <HAL_ADC_Start_DMA+0xdc>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800909a:	6832      	ldr	r2, [r6, #0]
 800909c:	4b11      	ldr	r3, [pc, #68]	; (80090e4 <HAL_ADC_Start_DMA+0x11c>)
 800909e:	429a      	cmp	r2, r3
 80090a0:	d00a      	beq.n	80090b8 <HAL_ADC_Start_DMA+0xf0>
  return HAL_OK;
 80090a2:	2000      	movs	r0, #0
}
 80090a4:	b003      	add	sp, #12
 80090a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 80090a8:	2002      	movs	r0, #2
}
 80090aa:	b003      	add	sp, #12
 80090ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80090ae:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80090b0:	f023 0306 	bic.w	r3, r3, #6
 80090b4:	6443      	str	r3, [r0, #68]	; 0x44
 80090b6:	e7c3      	b.n	8009040 <HAL_ADC_Start_DMA+0x78>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80090b8:	6890      	ldr	r0, [r2, #8]
 80090ba:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80090be:	d1f0      	bne.n	80090a2 <HAL_ADC_Start_DMA+0xda>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80090c0:	6893      	ldr	r3, [r2, #8]
 80090c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80090c6:	6093      	str	r3, [r2, #8]
 80090c8:	e7ec      	b.n	80090a4 <HAL_ADC_Start_DMA+0xdc>
 80090ca:	bf00      	nop
 80090cc:	2000065c 	.word	0x2000065c
 80090d0:	431bde83 	.word	0x431bde83
 80090d4:	fffff8fe 	.word	0xfffff8fe
 80090d8:	080090f1 	.word	0x080090f1
 80090dc:	08009151 	.word	0x08009151
 80090e0:	40012300 	.word	0x40012300
 80090e4:	40012000 	.word	0x40012000
 80090e8:	08009161 	.word	0x08009161

080090ec <HAL_ADC_ConvCpltCallback>:
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop

080090f0 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80090f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80090f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090f4:	f012 0f50 	tst.w	r2, #80	; 0x50
 80090f8:	d122      	bne.n	8009140 <ADC_DMAConvCplt+0x50>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80090fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80090fc:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80090fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
{
 8009102:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009104:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009106:	688a      	ldr	r2, [r1, #8]
 8009108:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800910c:	d114      	bne.n	8009138 <ADC_DMAConvCplt+0x48>
 800910e:	699a      	ldr	r2, [r3, #24]
 8009110:	b992      	cbnz	r2, 8009138 <ADC_DMAConvCplt+0x48>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009112:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009114:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8009118:	d115      	bne.n	8009146 <ADC_DMAConvCplt+0x56>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800911a:	684a      	ldr	r2, [r1, #4]
 800911c:	f022 0220 	bic.w	r2, r2, #32
 8009120:	604a      	str	r2, [r1, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8009122:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009124:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009128:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800912a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800912c:	04d2      	lsls	r2, r2, #19
 800912e:	d403      	bmi.n	8009138 <ADC_DMAConvCplt+0x48>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009132:	f042 0201 	orr.w	r2, r2, #1
 8009136:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8009138:	4618      	mov	r0, r3
 800913a:	f7ff ffd7 	bl	80090ec <HAL_ADC_ConvCpltCallback>
 800913e:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8009140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009144:	4718      	bx	r3
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8009146:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009148:	0550      	lsls	r0, r2, #21
 800914a:	d4f5      	bmi.n	8009138 <ADC_DMAConvCplt+0x48>
 800914c:	e7e5      	b.n	800911a <ADC_DMAConvCplt+0x2a>
 800914e:	bf00      	nop

08009150 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009150:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8009152:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8009154:	f005 f8e4 	bl	800e320 <HAL_ADC_ConvHalfCpltCallback>
 8009158:	bd08      	pop	{r3, pc}
 800915a:	bf00      	nop

0800915c <HAL_ADC_ErrorCallback>:
{
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop

08009160 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8009160:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8009162:	2240      	movs	r2, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009164:	6b83      	ldr	r3, [r0, #56]	; 0x38
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8009166:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
  HAL_ADC_ErrorCallback(hadc); 
 8009168:	4618      	mov	r0, r3
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800916a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800916c:	f042 0204 	orr.w	r2, r2, #4
 8009170:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 8009172:	f7ff fff3 	bl	800915c <HAL_ADC_ErrorCallback>
 8009176:	bd08      	pop	{r3, pc}

08009178 <HAL_ADC_ConfigChannel>:
  __HAL_LOCK(hadc);
 8009178:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
  __IO uint32_t counter = 0;
 800917c:	2200      	movs	r2, #0
{
 800917e:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8009180:	2b01      	cmp	r3, #1
{
 8009182:	b083      	sub	sp, #12
  __IO uint32_t counter = 0;
 8009184:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8009186:	d05b      	beq.n	8009240 <HAL_ADC_ConfigChannel+0xc8>
	if (sConfig->Channel > ADC_CHANNEL_9)
 8009188:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 800918a:	2301      	movs	r3, #1
	if (sConfig->Channel > ADC_CHANNEL_9)
 800918c:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 800918e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
	if (sConfig->Channel > ADC_CHANNEL_9)
 8009192:	d828      	bhi.n	80091e6 <HAL_ADC_ConfigChannel+0x6e>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009194:	6804      	ldr	r4, [r0, #0]
 8009196:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 800919a:	2707      	movs	r7, #7
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800919c:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800919e:	6922      	ldr	r2, [r4, #16]
 80091a0:	40b7      	lsls	r7, r6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80091a2:	40b3      	lsls	r3, r6
 80091a4:	462e      	mov	r6, r5
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80091a6:	ea22 0207 	bic.w	r2, r2, r7
 80091aa:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80091ac:	6922      	ldr	r2, [r4, #16]
 80091ae:	4313      	orrs	r3, r2
 80091b0:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7)
 80091b2:	684b      	ldr	r3, [r1, #4]
 80091b4:	2b06      	cmp	r3, #6
 80091b6:	d830      	bhi.n	800921a <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80091b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80091bc:	211f      	movs	r1, #31
 80091be:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80091c0:	3b05      	subs	r3, #5
 80091c2:	4099      	lsls	r1, r3
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80091c4:	fa06 f303 	lsl.w	r3, r6, r3
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80091c8:	ea22 0201 	bic.w	r2, r2, r1
 80091cc:	6362      	str	r2, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80091ce:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80091d0:	4313      	orrs	r3, r2
 80091d2:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80091d4:	4b3e      	ldr	r3, [pc, #248]	; (80092d0 <HAL_ADC_ConfigChannel+0x158>)
 80091d6:	429c      	cmp	r4, r3
 80091d8:	d044      	beq.n	8009264 <HAL_ADC_ConfigChannel+0xec>
  __HAL_UNLOCK(hadc);
 80091da:	2300      	movs	r3, #0
 80091dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80091e0:	4618      	mov	r0, r3
}
 80091e2:	b003      	add	sp, #12
 80091e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091e6:	b2ae      	uxth	r6, r5
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80091e8:	6804      	ldr	r4, [r0, #0]
 80091ea:	2707      	movs	r7, #7
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80091ec:	f8df e0e4 	ldr.w	lr, [pc, #228]	; 80092d4 <HAL_ADC_ConfigChannel+0x15c>
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80091f0:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80091f4:	68e2      	ldr	r2, [r4, #12]
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80091f6:	4575      	cmp	r5, lr
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80091f8:	f1a3 031e 	sub.w	r3, r3, #30
 80091fc:	fa07 f703 	lsl.w	r7, r7, r3
 8009200:	ea22 0207 	bic.w	r2, r2, r7
 8009204:	60e2      	str	r2, [r4, #12]
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009206:	d055      	beq.n	80092b4 <HAL_ADC_ConfigChannel+0x13c>
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009208:	688a      	ldr	r2, [r1, #8]
 800920a:	68e7      	ldr	r7, [r4, #12]
 800920c:	fa02 f303 	lsl.w	r3, r2, r3
 8009210:	433b      	orrs	r3, r7
 8009212:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7)
 8009214:	684b      	ldr	r3, [r1, #4]
 8009216:	2b06      	cmp	r3, #6
 8009218:	d9ce      	bls.n	80091b8 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13)
 800921a:	2b0c      	cmp	r3, #12
 800921c:	d813      	bhi.n	8009246 <HAL_ADC_ConfigChannel+0xce>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800921e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009222:	271f      	movs	r7, #31
 8009224:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009226:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 800922a:	fa07 f301 	lsl.w	r3, r7, r1
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800922e:	fa06 f101 	lsl.w	r1, r6, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009232:	ea22 0303 	bic.w	r3, r2, r3
 8009236:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009238:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800923a:	4319      	orrs	r1, r3
 800923c:	6321      	str	r1, [r4, #48]	; 0x30
 800923e:	e7c9      	b.n	80091d4 <HAL_ADC_ConfigChannel+0x5c>
  __HAL_LOCK(hadc);
 8009240:	2002      	movs	r0, #2
}
 8009242:	b003      	add	sp, #12
 8009244:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009246:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800924a:	271f      	movs	r7, #31
 800924c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800924e:	3a41      	subs	r2, #65	; 0x41
 8009250:	4097      	lsls	r7, r2
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009252:	fa06 f102 	lsl.w	r1, r6, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009256:	ea23 0307 	bic.w	r3, r3, r7
 800925a:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800925c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800925e:	4311      	orrs	r1, r2
 8009260:	62e1      	str	r1, [r4, #44]	; 0x2c
 8009262:	e7b7      	b.n	80091d4 <HAL_ADC_ConfigChannel+0x5c>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009264:	2d12      	cmp	r5, #18
 8009266:	d02c      	beq.n	80092c2 <HAL_ADC_ConfigChannel+0x14a>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8009268:	4b1a      	ldr	r3, [pc, #104]	; (80092d4 <HAL_ADC_ConfigChannel+0x15c>)
 800926a:	429d      	cmp	r5, r3
 800926c:	d001      	beq.n	8009272 <HAL_ADC_ConfigChannel+0xfa>
 800926e:	2d11      	cmp	r5, #17
 8009270:	d1b3      	bne.n	80091da <HAL_ADC_ConfigChannel+0x62>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8009272:	4a19      	ldr	r2, [pc, #100]	; (80092d8 <HAL_ADC_ConfigChannel+0x160>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009274:	4917      	ldr	r1, [pc, #92]	; (80092d4 <HAL_ADC_ConfigChannel+0x15c>)
    ADC->CCR |= ADC_CCR_TSVREFE;
 8009276:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009278:	428d      	cmp	r5, r1
    ADC->CCR |= ADC_CCR_TSVREFE;
 800927a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800927e:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009280:	d1ab      	bne.n	80091da <HAL_ADC_ConfigChannel+0x62>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8009282:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8009286:	4b15      	ldr	r3, [pc, #84]	; (80092dc <HAL_ADC_ConfigChannel+0x164>)
 8009288:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f202 3283 	addw	r2, r2, #899	; 0x383
 8009292:	fba2 2303 	umull	r2, r3, r2, r3
 8009296:	0c9b      	lsrs	r3, r3, #18
 8009298:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800929c:	005b      	lsls	r3, r3, #1
 800929e:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80092a0:	9b01      	ldr	r3, [sp, #4]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d099      	beq.n	80091da <HAL_ADC_ConfigChannel+0x62>
        counter--;
 80092a6:	9b01      	ldr	r3, [sp, #4]
 80092a8:	3b01      	subs	r3, #1
 80092aa:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80092ac:	9b01      	ldr	r3, [sp, #4]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d1f9      	bne.n	80092a6 <HAL_ADC_ConfigChannel+0x12e>
 80092b2:	e792      	b.n	80091da <HAL_ADC_ConfigChannel+0x62>
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80092b4:	68e3      	ldr	r3, [r4, #12]
 80092b6:	2612      	movs	r6, #18
 80092b8:	688a      	ldr	r2, [r1, #8]
 80092ba:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80092be:	60e3      	str	r3, [r4, #12]
 80092c0:	e777      	b.n	80091b2 <HAL_ADC_ConfigChannel+0x3a>
    ADC->CCR |= ADC_CCR_VBATE;
 80092c2:	4a05      	ldr	r2, [pc, #20]	; (80092d8 <HAL_ADC_ConfigChannel+0x160>)
 80092c4:	6853      	ldr	r3, [r2, #4]
 80092c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80092ca:	6053      	str	r3, [r2, #4]
 80092cc:	e785      	b.n	80091da <HAL_ADC_ConfigChannel+0x62>
 80092ce:	bf00      	nop
 80092d0:	40012000 	.word	0x40012000
 80092d4:	10000012 	.word	0x10000012
 80092d8:	40012300 	.word	0x40012300
 80092dc:	2000065c 	.word	0x2000065c

080092e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80092e0:	4907      	ldr	r1, [pc, #28]	; (8009300 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80092e2:	0200      	lsls	r0, r0, #8
 80092e4:	4b07      	ldr	r3, [pc, #28]	; (8009304 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80092e6:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80092e8:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80092ec:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80092ee:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 80092f2:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80092f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092f8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80092fa:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 80092fc:	60c8      	str	r0, [r1, #12]
 80092fe:	4770      	bx	lr
 8009300:	e000ed00 	.word	0xe000ed00
 8009304:	05fa0000 	.word	0x05fa0000

08009308 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009308:	4b19      	ldr	r3, [pc, #100]	; (8009370 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800930a:	b470      	push	{r4, r5, r6}
 800930c:	68dc      	ldr	r4, [r3, #12]
 800930e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009312:	f1c4 0607 	rsb	r6, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009316:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009318:	2e04      	cmp	r6, #4
 800931a:	bf28      	it	cs
 800931c:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800931e:	2b06      	cmp	r3, #6
 8009320:	d919      	bls.n	8009356 <HAL_NVIC_SetPriority+0x4e>
 8009322:	3c03      	subs	r4, #3
 8009324:	2501      	movs	r5, #1
 8009326:	40a5      	lsls	r5, r4
 8009328:	3d01      	subs	r5, #1
 800932a:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800932c:	2301      	movs	r3, #1
  if ((int32_t)(IRQn) < 0)
 800932e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009330:	fa03 f306 	lsl.w	r3, r3, r6
 8009334:	f103 33ff 	add.w	r3, r3, #4294967295
 8009338:	ea01 0103 	and.w	r1, r1, r3
 800933c:	fa01 f104 	lsl.w	r1, r1, r4
 8009340:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8009344:	db0a      	blt.n	800935c <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009346:	0109      	lsls	r1, r1, #4
 8009348:	4b0a      	ldr	r3, [pc, #40]	; (8009374 <HAL_NVIC_SetPriority+0x6c>)
 800934a:	b2c9      	uxtb	r1, r1
 800934c:	4403      	add	r3, r0
 800934e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8009352:	bc70      	pop	{r4, r5, r6}
 8009354:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009356:	2200      	movs	r2, #0
 8009358:	4614      	mov	r4, r2
 800935a:	e7e7      	b.n	800932c <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800935c:	f000 000f 	and.w	r0, r0, #15
 8009360:	0109      	lsls	r1, r1, #4
 8009362:	4b05      	ldr	r3, [pc, #20]	; (8009378 <HAL_NVIC_SetPriority+0x70>)
 8009364:	b2c9      	uxtb	r1, r1
 8009366:	4403      	add	r3, r0
 8009368:	7619      	strb	r1, [r3, #24]
 800936a:	bc70      	pop	{r4, r5, r6}
 800936c:	4770      	bx	lr
 800936e:	bf00      	nop
 8009370:	e000ed00 	.word	0xe000ed00
 8009374:	e000e100 	.word	0xe000e100
 8009378:	e000ecfc 	.word	0xe000ecfc

0800937c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800937c:	f000 011f 	and.w	r1, r0, #31
 8009380:	2301      	movs	r3, #1
 8009382:	4a03      	ldr	r2, [pc, #12]	; (8009390 <HAL_NVIC_EnableIRQ+0x14>)
 8009384:	0940      	lsrs	r0, r0, #5
 8009386:	408b      	lsls	r3, r1
 8009388:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	e000e100 	.word	0xe000e100

08009394 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009394:	3801      	subs	r0, #1
 8009396:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800939a:	d20d      	bcs.n	80093b8 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800939c:	4b07      	ldr	r3, [pc, #28]	; (80093bc <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800939e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80093a0:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80093a2:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80093a4:	25f0      	movs	r5, #240	; 0xf0
 80093a6:	4c06      	ldr	r4, [pc, #24]	; (80093c0 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80093a8:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80093aa:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80093ac:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80093b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80093b2:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80093b4:	bc30      	pop	{r4, r5}
 80093b6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80093b8:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80093ba:	4770      	bx	lr
 80093bc:	e000e010 	.word	0xe000e010
 80093c0:	e000ed00 	.word	0xe000ed00

080093c4 <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80093c4:	4a04      	ldr	r2, [pc, #16]	; (80093d8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80093c6:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80093c8:	6813      	ldr	r3, [r2, #0]
 80093ca:	bf0c      	ite	eq
 80093cc:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80093d0:	f023 0304 	bicne.w	r3, r3, #4
 80093d4:	6013      	str	r3, [r2, #0]
 80093d6:	4770      	bx	lr
 80093d8:	e000e010 	.word	0xe000e010

080093dc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80093dc:	4770      	bx	lr
 80093de:	bf00      	nop

080093e0 <HAL_SYSTICK_IRQHandler>:
{
 80093e0:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80093e2:	f7ff fffb 	bl	80093dc <HAL_SYSTICK_Callback>
 80093e6:	bd08      	pop	{r3, pc}

080093e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80093e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ea:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80093ec:	f7ff fd24 	bl	8008e38 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80093f0:	2c00      	cmp	r4, #0
 80093f2:	d076      	beq.n	80094e2 <HAL_DMA_Init+0xfa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80093f4:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80093f6:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 80093f8:	2100      	movs	r1, #0
 80093fa:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80093fc:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8009400:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8009402:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8009406:	f022 0201 	bic.w	r2, r2, #1
 800940a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800940c:	e005      	b.n	800941a <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800940e:	f7ff fd13 	bl	8008e38 <HAL_GetTick>
 8009412:	1b40      	subs	r0, r0, r5
 8009414:	2805      	cmp	r0, #5
 8009416:	d83e      	bhi.n	8009496 <HAL_DMA_Init+0xae>
 8009418:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	07d1      	lsls	r1, r2, #31
 800941e:	d4f6      	bmi.n	800940e <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009420:	68a1      	ldr	r1, [r4, #8]
 8009422:	6862      	ldr	r2, [r4, #4]
 8009424:	68e0      	ldr	r0, [r4, #12]
 8009426:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009428:	6921      	ldr	r1, [r4, #16]
 800942a:	6965      	ldr	r5, [r4, #20]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800942c:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800942e:	69a6      	ldr	r6, [r4, #24]
 8009430:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009432:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009434:	4f37      	ldr	r7, [pc, #220]	; (8009514 <HAL_DMA_Init+0x12c>)
  tmp = hdma->Instance->CR;
 8009436:	6819      	ldr	r1, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009438:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800943a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800943c:	400f      	ands	r7, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800943e:	6a21      	ldr	r1, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009440:	4332      	orrs	r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009442:	2d04      	cmp	r5, #4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009444:	ea42 0200 	orr.w	r2, r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8009448:	ea42 0201 	orr.w	r2, r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800944c:	ea42 0207 	orr.w	r2, r2, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009450:	d028      	beq.n	80094a4 <HAL_DMA_Init+0xbc>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009452:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009454:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009456:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800945a:	4315      	orrs	r5, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800945c:	b2da      	uxtb	r2, r3
 800945e:	482e      	ldr	r0, [pc, #184]	; (8009518 <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009460:	492e      	ldr	r1, [pc, #184]	; (800951c <HAL_DMA_Init+0x134>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009462:	3a10      	subs	r2, #16
  hdma->Instance->FCR = tmp;
 8009464:	615d      	str	r5, [r3, #20]
  hdma->State = HAL_DMA_STATE_READY;
 8009466:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009468:	fba0 0202 	umull	r0, r2, r0, r2
 800946c:	0912      	lsrs	r2, r2, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800946e:	5c88      	ldrb	r0, [r1, r2]
  
  if (stream_number > 3U)
 8009470:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009472:	4a2b      	ldr	r2, [pc, #172]	; (8009520 <HAL_DMA_Init+0x138>)
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009474:	f04f 0100 	mov.w	r1, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009478:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800947a:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800947e:	f04f 033f 	mov.w	r3, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009482:	bf88      	it	hi
 8009484:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009486:	4083      	lsls	r3, r0
  return HAL_OK;
 8009488:	4608      	mov	r0, r1
 800948a:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800948c:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800948e:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8009490:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8009494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009496:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009498:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 800949a:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800949c:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800949e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80094a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80094a4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80094a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 80094a8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80094aa:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 80094ac:	f047 0504 	orr.w	r5, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80094b0:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 80094b2:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80094b4:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80094b6:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 80094ba:	4315      	orrs	r5, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80094bc:	2800      	cmp	r0, #0
 80094be:	d0cd      	beq.n	800945c <HAL_DMA_Init+0x74>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80094c0:	b18e      	cbz	r6, 80094e6 <HAL_DMA_Init+0xfe>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80094c2:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80094c6:	d018      	beq.n	80094fa <HAL_DMA_Init+0x112>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80094c8:	2f02      	cmp	r7, #2
 80094ca:	d903      	bls.n	80094d4 <HAL_DMA_Init+0xec>
 80094cc:	2f03      	cmp	r7, #3
 80094ce:	d1c5      	bne.n	800945c <HAL_DMA_Init+0x74>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80094d0:	01c2      	lsls	r2, r0, #7
 80094d2:	d5c3      	bpl.n	800945c <HAL_DMA_Init+0x74>
        hdma->State = HAL_DMA_STATE_READY;
 80094d4:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80094d6:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 80094d8:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80094da:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80094dc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80094e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80094e2:	2001      	movs	r0, #1
 80094e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 80094e6:	2f01      	cmp	r7, #1
 80094e8:	d003      	beq.n	80094f2 <HAL_DMA_Init+0x10a>
 80094ea:	d3f1      	bcc.n	80094d0 <HAL_DMA_Init+0xe8>
 80094ec:	2f02      	cmp	r7, #2
 80094ee:	d1b5      	bne.n	800945c <HAL_DMA_Init+0x74>
 80094f0:	e7ee      	b.n	80094d0 <HAL_DMA_Init+0xe8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80094f2:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80094f6:	d1b1      	bne.n	800945c <HAL_DMA_Init+0x74>
 80094f8:	e7ec      	b.n	80094d4 <HAL_DMA_Init+0xec>
    switch (tmp)
 80094fa:	2f03      	cmp	r7, #3
 80094fc:	d8ae      	bhi.n	800945c <HAL_DMA_Init+0x74>
 80094fe:	a201      	add	r2, pc, #4	; (adr r2, 8009504 <HAL_DMA_Init+0x11c>)
 8009500:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 8009504:	080094d5 	.word	0x080094d5
 8009508:	080094d1 	.word	0x080094d1
 800950c:	080094d5 	.word	0x080094d5
 8009510:	080094f3 	.word	0x080094f3
 8009514:	e010803f 	.word	0xe010803f
 8009518:	aaaaaaab 	.word	0xaaaaaaab
 800951c:	0801d34c 	.word	0x0801d34c
 8009520:	fffffc00 	.word	0xfffffc00

08009524 <HAL_DMA_Start_IT>:
{
 8009524:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8009526:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800952a:	2c01      	cmp	r4, #1
 800952c:	d00e      	beq.n	800954c <HAL_DMA_Start_IT+0x28>
 800952e:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8009530:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009534:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8009536:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8009538:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800953c:	d00a      	beq.n	8009554 <HAL_DMA_Start_IT+0x30>
    __HAL_UNLOCK(hdma);	  
 800953e:	2200      	movs	r2, #0
    status = HAL_BUSY;
 8009540:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);	  
 8009542:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
}
 8009546:	4618      	mov	r0, r3
 8009548:	bcf0      	pop	{r4, r5, r6, r7}
 800954a:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800954c:	2302      	movs	r3, #2
}
 800954e:	bcf0      	pop	{r4, r5, r6, r7}
 8009550:	4618      	mov	r0, r3
 8009552:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009554:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8009556:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009558:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800955a:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800955e:	6545      	str	r5, [r0, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009560:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009562:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009564:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009566:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 800956a:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800956c:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800956e:	d019      	beq.n	80095a4 <HAL_DMA_Start_IT+0x80>
    hdma->Instance->PAR = SrcAddress;
 8009570:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8009572:	60e2      	str	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009574:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8009576:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8009578:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800957a:	408b      	lsls	r3, r1
 800957c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800957e:	6823      	ldr	r3, [r4, #0]
 8009580:	f043 0316 	orr.w	r3, r3, #22
 8009584:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8009586:	6963      	ldr	r3, [r4, #20]
 8009588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800958c:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 800958e:	b11a      	cbz	r2, 8009598 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 8009590:	6823      	ldr	r3, [r4, #0]
 8009592:	f043 0308 	orr.w	r3, r3, #8
 8009596:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8009598:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800959a:	2300      	movs	r3, #0
    __HAL_DMA_ENABLE(hdma);
 800959c:	f042 0201 	orr.w	r2, r2, #1
 80095a0:	6022      	str	r2, [r4, #0]
 80095a2:	e7d0      	b.n	8009546 <HAL_DMA_Start_IT+0x22>
    hdma->Instance->PAR = DstAddress;
 80095a4:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80095a6:	60e1      	str	r1, [r4, #12]
 80095a8:	e7e4      	b.n	8009574 <HAL_DMA_Start_IT+0x50>
 80095aa:	bf00      	nop

080095ac <HAL_DMA_IRQHandler>:
{
 80095ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ae:	4604      	mov	r4, r0
 80095b0:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 80095b2:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80095b4:	2208      	movs	r2, #8
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80095b6:	6da7      	ldr	r7, [r4, #88]	; 0x58
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80095b8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  __IO uint32_t count = 0;
 80095ba:	9001      	str	r0, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80095bc:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 80095be:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 80095c0:	4960      	ldr	r1, [pc, #384]	; (8009744 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80095c2:	4215      	tst	r5, r2
  uint32_t timeout = SystemCoreClock / 9600;
 80095c4:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80095c6:	d003      	beq.n	80095d0 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80095c8:	6821      	ldr	r1, [r4, #0]
 80095ca:	6808      	ldr	r0, [r1, #0]
 80095cc:	0740      	lsls	r0, r0, #29
 80095ce:	d476      	bmi.n	80096be <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80095d0:	2201      	movs	r2, #1
 80095d2:	409a      	lsls	r2, r3
 80095d4:	4215      	tst	r5, r2
 80095d6:	d003      	beq.n	80095e0 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80095d8:	6821      	ldr	r1, [r4, #0]
 80095da:	6949      	ldr	r1, [r1, #20]
 80095dc:	0608      	lsls	r0, r1, #24
 80095de:	d468      	bmi.n	80096b2 <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80095e0:	2204      	movs	r2, #4
 80095e2:	409a      	lsls	r2, r3
 80095e4:	4215      	tst	r5, r2
 80095e6:	d003      	beq.n	80095f0 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80095e8:	6821      	ldr	r1, [r4, #0]
 80095ea:	6809      	ldr	r1, [r1, #0]
 80095ec:	0789      	lsls	r1, r1, #30
 80095ee:	d45a      	bmi.n	80096a6 <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80095f0:	2210      	movs	r2, #16
 80095f2:	409a      	lsls	r2, r3
 80095f4:	4215      	tst	r5, r2
 80095f6:	d003      	beq.n	8009600 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80095f8:	6821      	ldr	r1, [r4, #0]
 80095fa:	6808      	ldr	r0, [r1, #0]
 80095fc:	0700      	lsls	r0, r0, #28
 80095fe:	d43f      	bmi.n	8009680 <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009600:	2220      	movs	r2, #32
 8009602:	409a      	lsls	r2, r3
 8009604:	4215      	tst	r5, r2
 8009606:	d003      	beq.n	8009610 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009608:	6821      	ldr	r1, [r4, #0]
 800960a:	6808      	ldr	r0, [r1, #0]
 800960c:	06c0      	lsls	r0, r0, #27
 800960e:	d425      	bmi.n	800965c <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009610:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009612:	b30b      	cbz	r3, 8009658 <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009614:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009616:	07da      	lsls	r2, r3, #31
 8009618:	d51a      	bpl.n	8009650 <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 800961a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800961c:	6821      	ldr	r1, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 800961e:	4a4a      	ldr	r2, [pc, #296]	; (8009748 <HAL_DMA_IRQHandler+0x19c>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8009620:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8009624:	fba2 3206 	umull	r3, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 8009628:	680b      	ldr	r3, [r1, #0]
 800962a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 800962e:	0a92      	lsrs	r2, r2, #10
      __HAL_DMA_DISABLE(hdma);
 8009630:	600b      	str	r3, [r1, #0]
 8009632:	e002      	b.n	800963a <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009634:	680b      	ldr	r3, [r1, #0]
 8009636:	07db      	lsls	r3, r3, #31
 8009638:	d504      	bpl.n	8009644 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 800963a:	9b01      	ldr	r3, [sp, #4]
 800963c:	3301      	adds	r3, #1
 800963e:	429a      	cmp	r2, r3
 8009640:	9301      	str	r3, [sp, #4]
 8009642:	d2f7      	bcs.n	8009634 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8009644:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8009646:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8009648:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800964c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8009650:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8009652:	b10b      	cbz	r3, 8009658 <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 8009654:	4620      	mov	r0, r4
 8009656:	4798      	blx	r3
}
 8009658:	b003      	add	sp, #12
 800965a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800965c:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800965e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8009662:	2a05      	cmp	r2, #5
 8009664:	d03b      	beq.n	80096de <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009666:	680b      	ldr	r3, [r1, #0]
 8009668:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800966c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800966e:	d054      	beq.n	800971a <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009670:	0319      	lsls	r1, r3, #12
 8009672:	d55f      	bpl.n	8009734 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8009674:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009676:	2b00      	cmp	r3, #0
 8009678:	d0ca      	beq.n	8009610 <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 800967a:	4620      	mov	r0, r4
 800967c:	4798      	blx	r3
 800967e:	e7c7      	b.n	8009610 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009680:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009682:	680a      	ldr	r2, [r1, #0]
 8009684:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009688:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800968a:	d122      	bne.n	80096d2 <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800968c:	05d2      	lsls	r2, r2, #23
 800968e:	d403      	bmi.n	8009698 <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009690:	680a      	ldr	r2, [r1, #0]
 8009692:	f022 0208 	bic.w	r2, r2, #8
 8009696:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8009698:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800969a:	2a00      	cmp	r2, #0
 800969c:	d0b0      	beq.n	8009600 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 800969e:	4620      	mov	r0, r4
 80096a0:	4790      	blx	r2
 80096a2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80096a4:	e7ac      	b.n	8009600 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80096a6:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80096a8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80096aa:	f042 0204 	orr.w	r2, r2, #4
 80096ae:	6562      	str	r2, [r4, #84]	; 0x54
 80096b0:	e79e      	b.n	80095f0 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80096b2:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80096b4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80096b6:	f042 0202 	orr.w	r2, r2, #2
 80096ba:	6562      	str	r2, [r4, #84]	; 0x54
 80096bc:	e790      	b.n	80095e0 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80096be:	6808      	ldr	r0, [r1, #0]
 80096c0:	f020 0004 	bic.w	r0, r0, #4
 80096c4:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80096c6:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80096c8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80096ca:	f042 0201 	orr.w	r2, r2, #1
 80096ce:	6562      	str	r2, [r4, #84]	; 0x54
 80096d0:	e77e      	b.n	80095d0 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80096d2:	0311      	lsls	r1, r2, #12
 80096d4:	d5e0      	bpl.n	8009698 <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80096d6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80096d8:	2a00      	cmp	r2, #0
 80096da:	d1e0      	bne.n	800969e <HAL_DMA_IRQHandler+0xf2>
 80096dc:	e790      	b.n	8009600 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80096de:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80096e0:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80096e2:	f022 0216 	bic.w	r2, r2, #22
 80096e6:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80096e8:	694a      	ldr	r2, [r1, #20]
 80096ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096ee:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80096f0:	b320      	cbz	r0, 800973c <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80096f2:	680a      	ldr	r2, [r1, #0]
 80096f4:	f022 0208 	bic.w	r2, r2, #8
 80096f8:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80096fa:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 80096fc:	2500      	movs	r5, #0
        hdma->State = HAL_DMA_STATE_READY;
 80096fe:	2001      	movs	r0, #1
        if(hdma->XferAbortCallback != NULL)
 8009700:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009702:	fa02 f303 	lsl.w	r3, r2, r3
 8009706:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8009708:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800970c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8009710:	2900      	cmp	r1, #0
 8009712:	d0a1      	beq.n	8009658 <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 8009714:	4620      	mov	r0, r4
 8009716:	4788      	blx	r1
 8009718:	e79e      	b.n	8009658 <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800971a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800971e:	d1a9      	bne.n	8009674 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009720:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8009722:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009724:	f022 0210 	bic.w	r2, r2, #16
 8009728:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800972a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800972e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8009732:	e79f      	b.n	8009674 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8009734:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8009736:	2b00      	cmp	r3, #0
 8009738:	d19f      	bne.n	800967a <HAL_DMA_IRQHandler+0xce>
 800973a:	e769      	b.n	8009610 <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800973c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800973e:	2a00      	cmp	r2, #0
 8009740:	d1d7      	bne.n	80096f2 <HAL_DMA_IRQHandler+0x146>
 8009742:	e7da      	b.n	80096fa <HAL_DMA_IRQHandler+0x14e>
 8009744:	2000065c 	.word	0x2000065c
 8009748:	1b4e81b5 	.word	0x1b4e81b5

0800974c <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800974c:	4b1d      	ldr	r3, [pc, #116]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 800974e:	68db      	ldr	r3, [r3, #12]
 8009750:	079a      	lsls	r2, r3, #30
 8009752:	d504      	bpl.n	800975e <FLASH_SetErrorCode+0x12>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8009754:	4a1c      	ldr	r2, [pc, #112]	; (80097c8 <FLASH_SetErrorCode+0x7c>)
 8009756:	6993      	ldr	r3, [r2, #24]
 8009758:	f043 0320 	orr.w	r3, r3, #32
 800975c:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800975e:	4b19      	ldr	r3, [pc, #100]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	06db      	lsls	r3, r3, #27
 8009764:	d504      	bpl.n	8009770 <FLASH_SetErrorCode+0x24>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8009766:	4a18      	ldr	r2, [pc, #96]	; (80097c8 <FLASH_SetErrorCode+0x7c>)
 8009768:	6993      	ldr	r3, [r2, #24]
 800976a:	f043 0310 	orr.w	r3, r3, #16
 800976e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8009770:	4b14      	ldr	r3, [pc, #80]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	0698      	lsls	r0, r3, #26
 8009776:	d504      	bpl.n	8009782 <FLASH_SetErrorCode+0x36>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8009778:	4a13      	ldr	r2, [pc, #76]	; (80097c8 <FLASH_SetErrorCode+0x7c>)
 800977a:	6993      	ldr	r3, [r2, #24]
 800977c:	f043 0308 	orr.w	r3, r3, #8
 8009780:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8009782:	4b10      	ldr	r3, [pc, #64]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 8009784:	68db      	ldr	r3, [r3, #12]
 8009786:	0659      	lsls	r1, r3, #25
 8009788:	d504      	bpl.n	8009794 <FLASH_SetErrorCode+0x48>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800978a:	4a0f      	ldr	r2, [pc, #60]	; (80097c8 <FLASH_SetErrorCode+0x7c>)
 800978c:	6993      	ldr	r3, [r2, #24]
 800978e:	f043 0304 	orr.w	r3, r3, #4
 8009792:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8009794:	4b0b      	ldr	r3, [pc, #44]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	061a      	lsls	r2, r3, #24
 800979a:	d504      	bpl.n	80097a6 <FLASH_SetErrorCode+0x5a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 800979c:	4a0a      	ldr	r2, [pc, #40]	; (80097c8 <FLASH_SetErrorCode+0x7c>)
 800979e:	6993      	ldr	r3, [r2, #24]
 80097a0:	f043 0302 	orr.w	r3, r3, #2
 80097a4:	6193      	str	r3, [r2, #24]
  }
  
#if defined (FLASH_OPTCR2_PCROP)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80097a6:	4b07      	ldr	r3, [pc, #28]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 80097a8:	68db      	ldr	r3, [r3, #12]
 80097aa:	05db      	lsls	r3, r3, #23
 80097ac:	d504      	bpl.n	80097b8 <FLASH_SetErrorCode+0x6c>
  { 
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80097ae:	4a06      	ldr	r2, [pc, #24]	; (80097c8 <FLASH_SetErrorCode+0x7c>)
 80097b0:	6993      	ldr	r3, [r2, #24]
 80097b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097b6:	6193      	str	r3, [r2, #24]
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80097b8:	4b02      	ldr	r3, [pc, #8]	; (80097c4 <FLASH_SetErrorCode+0x78>)
 80097ba:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
 80097be:	60da      	str	r2, [r3, #12]
 80097c0:	4770      	bx	lr
 80097c2:	bf00      	nop
 80097c4:	40023c00 	.word	0x40023c00
 80097c8:	200008b4 	.word	0x200008b4

080097cc <HAL_FLASH_Program>:
{
 80097cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 80097d0:	4f56      	ldr	r7, [pc, #344]	; (800992c <HAL_FLASH_Program+0x160>)
 80097d2:	7d3c      	ldrb	r4, [r7, #20]
 80097d4:	2c01      	cmp	r4, #1
 80097d6:	d102      	bne.n	80097de <HAL_FLASH_Program+0x12>
 80097d8:	2002      	movs	r0, #2
 80097da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097de:	469b      	mov	fp, r3
 80097e0:	4691      	mov	r9, r2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80097e2:	2300      	movs	r3, #0
  __HAL_LOCK(&pFlash);
 80097e4:	2201      	movs	r2, #1
 80097e6:	468a      	mov	sl, r1
 80097e8:	4680      	mov	r8, r0
 80097ea:	753a      	strb	r2, [r7, #20]
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80097ec:	f24c 3650 	movw	r6, #50000	; 0xc350
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80097f0:	61bb      	str	r3, [r7, #24]
  tickstart = HAL_GetTick();
 80097f2:	f7ff fb21 	bl	8008e38 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80097f6:	4c4e      	ldr	r4, [pc, #312]	; (8009930 <HAL_FLASH_Program+0x164>)
  tickstart = HAL_GetTick();
 80097f8:	4605      	mov	r5, r0
 80097fa:	e004      	b.n	8009806 <HAL_FLASH_Program+0x3a>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80097fc:	f7ff fb1c 	bl	8008e38 <HAL_GetTick>
 8009800:	1b40      	subs	r0, r0, r5
 8009802:	42b0      	cmp	r0, r6
 8009804:	d849      	bhi.n	800989a <HAL_FLASH_Program+0xce>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8009806:	68e3      	ldr	r3, [r4, #12]
 8009808:	03d9      	lsls	r1, r3, #15
 800980a:	d4f7      	bmi.n	80097fc <HAL_FLASH_Program+0x30>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800980c:	68e3      	ldr	r3, [r4, #12]
 800980e:	f413 7ff9 	tst.w	r3, #498	; 0x1f2
 8009812:	d149      	bne.n	80098a8 <HAL_FLASH_Program+0xdc>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8009814:	68e3      	ldr	r3, [r4, #12]
 8009816:	07da      	lsls	r2, r3, #31
 8009818:	d501      	bpl.n	800981e <HAL_FLASH_Program+0x52>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800981a:	2301      	movs	r3, #1
 800981c:	60e3      	str	r3, [r4, #12]
    switch(TypeProgram)
 800981e:	f1b8 0f03 	cmp.w	r8, #3
 8009822:	d816      	bhi.n	8009852 <HAL_FLASH_Program+0x86>
 8009824:	e8df f008 	tbb	[pc, r8]
 8009828:	4458026a 	.word	0x4458026a
  FLASH->CR &= CR_PSIZE_MASK;
 800982c:	4b40      	ldr	r3, [pc, #256]	; (8009930 <HAL_FLASH_Program+0x164>)
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800982e:	fa1f f989 	uxth.w	r9, r9
  FLASH->CR &= CR_PSIZE_MASK;
 8009832:	691a      	ldr	r2, [r3, #16]
 8009834:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009838:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800983a:	691a      	ldr	r2, [r3, #16]
 800983c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009840:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8009842:	691a      	ldr	r2, [r3, #16]
 8009844:	f042 0201 	orr.w	r2, r2, #1
 8009848:	611a      	str	r2, [r3, #16]
  *(__IO uint16_t*)Address = Data;
 800984a:	f8aa 9000 	strh.w	r9, [sl]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800984e:	f3bf 8f4f 	dsb	sy
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009852:	2300      	movs	r3, #0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8009854:	4c36      	ldr	r4, [pc, #216]	; (8009930 <HAL_FLASH_Program+0x164>)
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8009856:	f24c 3650 	movw	r6, #50000	; 0xc350
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800985a:	61bb      	str	r3, [r7, #24]
  tickstart = HAL_GetTick();
 800985c:	f7ff faec 	bl	8008e38 <HAL_GetTick>
 8009860:	4605      	mov	r5, r0
 8009862:	e004      	b.n	800986e <HAL_FLASH_Program+0xa2>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8009864:	f7ff fae8 	bl	8008e38 <HAL_GetTick>
 8009868:	1b40      	subs	r0, r0, r5
 800986a:	42b0      	cmp	r0, r6
 800986c:	d81a      	bhi.n	80098a4 <HAL_FLASH_Program+0xd8>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800986e:	68e3      	ldr	r3, [r4, #12]
 8009870:	03db      	lsls	r3, r3, #15
 8009872:	d4f7      	bmi.n	8009864 <HAL_FLASH_Program+0x98>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8009874:	68e0      	ldr	r0, [r4, #12]
 8009876:	f410 70f9 	ands.w	r0, r0, #498	; 0x1f2
 800987a:	d153      	bne.n	8009924 <HAL_FLASH_Program+0x158>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800987c:	68e3      	ldr	r3, [r4, #12]
 800987e:	f013 0301 	ands.w	r3, r3, #1
 8009882:	d04d      	beq.n	8009920 <HAL_FLASH_Program+0x154>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8009884:	2301      	movs	r3, #1
 8009886:	60e3      	str	r3, [r4, #12]
    FLASH->CR &= (~FLASH_CR_PG);
 8009888:	4a29      	ldr	r2, [pc, #164]	; (8009930 <HAL_FLASH_Program+0x164>)
 800988a:	6913      	ldr	r3, [r2, #16]
 800988c:	f023 0301 	bic.w	r3, r3, #1
 8009890:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8009892:	2300      	movs	r3, #0
 8009894:	753b      	strb	r3, [r7, #20]
  return status;
 8009896:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_UNLOCK(&pFlash);
 800989a:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800989c:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 800989e:	753b      	strb	r3, [r7, #20]
  return status;
 80098a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return HAL_TIMEOUT;
 80098a4:	2003      	movs	r0, #3
 80098a6:	e7ef      	b.n	8009888 <HAL_FLASH_Program+0xbc>
    FLASH_SetErrorCode();
 80098a8:	f7ff ff50 	bl	800974c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80098ac:	2001      	movs	r0, #1
 80098ae:	e7f0      	b.n	8009892 <HAL_FLASH_Program+0xc6>
  FLASH->CR &= CR_PSIZE_MASK;
 80098b0:	4b1f      	ldr	r3, [pc, #124]	; (8009930 <HAL_FLASH_Program+0x164>)
 80098b2:	691a      	ldr	r2, [r3, #16]
 80098b4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80098b8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80098ba:	691a      	ldr	r2, [r3, #16]
 80098bc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80098c0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80098c2:	691a      	ldr	r2, [r3, #16]
 80098c4:	f042 0201 	orr.w	r2, r2, #1
 80098c8:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80098ca:	f8ca 9000 	str.w	r9, [sl]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80098ce:	f8ca b004 	str.w	fp, [sl, #4]
 80098d2:	f3bf 8f4f 	dsb	sy
 80098d6:	e7bc      	b.n	8009852 <HAL_FLASH_Program+0x86>
  FLASH->CR &= CR_PSIZE_MASK;
 80098d8:	4b15      	ldr	r3, [pc, #84]	; (8009930 <HAL_FLASH_Program+0x164>)
 80098da:	691a      	ldr	r2, [r3, #16]
 80098dc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80098e0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80098e2:	691a      	ldr	r2, [r3, #16]
 80098e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098e8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80098ea:	691a      	ldr	r2, [r3, #16]
 80098ec:	f042 0201 	orr.w	r2, r2, #1
 80098f0:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = Data;
 80098f2:	f8ca 9000 	str.w	r9, [sl]
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	e7aa      	b.n	8009852 <HAL_FLASH_Program+0x86>
  FLASH->CR &= CR_PSIZE_MASK;
 80098fc:	4b0c      	ldr	r3, [pc, #48]	; (8009930 <HAL_FLASH_Program+0x164>)
        FLASH_Program_Byte(Address, (uint8_t) Data);
 80098fe:	fa5f f989 	uxtb.w	r9, r9
  FLASH->CR &= CR_PSIZE_MASK;
 8009902:	691a      	ldr	r2, [r3, #16]
 8009904:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009908:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800990a:	691a      	ldr	r2, [r3, #16]
 800990c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800990e:	691a      	ldr	r2, [r3, #16]
 8009910:	f042 0201 	orr.w	r2, r2, #1
 8009914:	611a      	str	r2, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 8009916:	f88a 9000 	strb.w	r9, [sl]
 800991a:	f3bf 8f4f 	dsb	sy
 800991e:	e798      	b.n	8009852 <HAL_FLASH_Program+0x86>
  return HAL_OK;
 8009920:	4618      	mov	r0, r3
 8009922:	e7b1      	b.n	8009888 <HAL_FLASH_Program+0xbc>
    FLASH_SetErrorCode();
 8009924:	f7ff ff12 	bl	800974c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8009928:	2001      	movs	r0, #1
 800992a:	e7ad      	b.n	8009888 <HAL_FLASH_Program+0xbc>
 800992c:	200008b4 	.word	0x200008b4
 8009930:	40023c00 	.word	0x40023c00

08009934 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009934:	4b06      	ldr	r3, [pc, #24]	; (8009950 <HAL_FLASH_Unlock+0x1c>)
 8009936:	691a      	ldr	r2, [r3, #16]
 8009938:	2a00      	cmp	r2, #0
 800993a:	db01      	blt.n	8009940 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800993c:	2000      	movs	r0, #0
}
 800993e:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009940:	4904      	ldr	r1, [pc, #16]	; (8009954 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009942:	4a05      	ldr	r2, [pc, #20]	; (8009958 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8009944:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8009946:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8009948:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800994a:	0fc0      	lsrs	r0, r0, #31
 800994c:	4770      	bx	lr
 800994e:	bf00      	nop
 8009950:	40023c00 	.word	0x40023c00
 8009954:	45670123 	.word	0x45670123
 8009958:	cdef89ab 	.word	0xcdef89ab

0800995c <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800995c:	4a03      	ldr	r2, [pc, #12]	; (800996c <HAL_FLASH_Lock+0x10>)
}
 800995e:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 8009960:	6913      	ldr	r3, [r2, #16]
 8009962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009966:	6113      	str	r3, [r2, #16]
}
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	40023c00 	.word	0x40023c00

08009970 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009970:	4b15      	ldr	r3, [pc, #84]	; (80099c8 <FLASH_WaitForLastOperation+0x58>)
 8009972:	2200      	movs	r2, #0
{ 
 8009974:	b570      	push	{r4, r5, r6, lr}
 8009976:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8009978:	619a      	str	r2, [r3, #24]
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800997a:	4d14      	ldr	r5, [pc, #80]	; (80099cc <FLASH_WaitForLastOperation+0x5c>)
  tickstart = HAL_GetTick();
 800997c:	f7ff fa5c 	bl	8008e38 <HAL_GetTick>
 8009980:	4606      	mov	r6, r0
 8009982:	1c60      	adds	r0, r4, #1
 8009984:	d10f      	bne.n	80099a6 <FLASH_WaitForLastOperation+0x36>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8009986:	4a11      	ldr	r2, [pc, #68]	; (80099cc <FLASH_WaitForLastOperation+0x5c>)
 8009988:	68d3      	ldr	r3, [r2, #12]
 800998a:	03d9      	lsls	r1, r3, #15
 800998c:	d4fc      	bmi.n	8009988 <FLASH_WaitForLastOperation+0x18>
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 800998e:	4a0f      	ldr	r2, [pc, #60]	; (80099cc <FLASH_WaitForLastOperation+0x5c>)
 8009990:	68d0      	ldr	r0, [r2, #12]
 8009992:	f410 70f9 	ands.w	r0, r0, #498	; 0x1f2
 8009996:	d113      	bne.n	80099c0 <FLASH_WaitForLastOperation+0x50>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8009998:	68d3      	ldr	r3, [r2, #12]
 800999a:	f013 0301 	ands.w	r3, r3, #1
 800999e:	d00d      	beq.n	80099bc <FLASH_WaitForLastOperation+0x4c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80099a0:	2301      	movs	r3, #1
 80099a2:	60d3      	str	r3, [r2, #12]
 80099a4:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80099a6:	68eb      	ldr	r3, [r5, #12]
 80099a8:	03db      	lsls	r3, r3, #15
 80099aa:	d5f0      	bpl.n	800998e <FLASH_WaitForLastOperation+0x1e>
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80099ac:	b124      	cbz	r4, 80099b8 <FLASH_WaitForLastOperation+0x48>
 80099ae:	f7ff fa43 	bl	8008e38 <HAL_GetTick>
 80099b2:	1b80      	subs	r0, r0, r6
 80099b4:	4284      	cmp	r4, r0
 80099b6:	d2e4      	bcs.n	8009982 <FLASH_WaitForLastOperation+0x12>
        return HAL_TIMEOUT;
 80099b8:	2003      	movs	r0, #3
 80099ba:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80099bc:	4618      	mov	r0, r3
}  
 80099be:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 80099c0:	f7ff fec4 	bl	800974c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80099c4:	2001      	movs	r0, #1
 80099c6:	bd70      	pop	{r4, r5, r6, pc}
 80099c8:	200008b4 	.word	0x200008b4
 80099cc:	40023c00 	.word	0x40023c00

080099d0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80099d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  uint32_t index = 0;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80099d4:	4e3f      	ldr	r6, [pc, #252]	; (8009ad4 <HAL_FLASHEx_Erase+0x104>)
 80099d6:	7d33      	ldrb	r3, [r6, #20]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d103      	bne.n	80099e4 <HAL_FLASHEx_Erase+0x14>
 80099dc:	2702      	movs	r7, #2

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);

  return status;
}
 80099de:	4638      	mov	r0, r7
 80099e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(&pFlash);
 80099e4:	2301      	movs	r3, #1
 80099e6:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80099e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80099ec:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 80099ee:	7533      	strb	r3, [r6, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80099f0:	f7ff ffbe 	bl	8009970 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80099f4:	4607      	mov	r7, r0
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d163      	bne.n	8009ac2 <HAL_FLASHEx_Erase+0xf2>
    *SectorError = 0xFFFFFFFFU;
 80099fa:	f04f 33ff 	mov.w	r3, #4294967295
 80099fe:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8009a02:	682b      	ldr	r3, [r5, #0]
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d040      	beq.n	8009a8a <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8009a08:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8009a0c:	68ab      	ldr	r3, [r5, #8]
 8009a0e:	444b      	add	r3, r9
 8009a10:	4599      	cmp	r9, r3
 8009a12:	d256      	bcs.n	8009ac2 <HAL_FLASHEx_Erase+0xf2>
 8009a14:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8009a18:	4c2f      	ldr	r4, [pc, #188]	; (8009ad8 <HAL_FLASHEx_Erase+0x108>)
 8009a1a:	e02e      	b.n	8009a7a <HAL_FLASHEx_Erase+0xaa>
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8009a1c:	2b02      	cmp	r3, #2
 8009a1e:	bf0c      	ite	eq
 8009a20:	f44f 7300 	moveq.w	r3, #512	; 0x200
 8009a24:	f44f 7340 	movne.w	r3, #768	; 0x300
  FLASH->CR &= CR_PSIZE_MASK;
 8009a28:	6922      	ldr	r2, [r4, #16]
 8009a2a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8009a2e:	6122      	str	r2, [r4, #16]
  FLASH->CR |= tmp_psize;
 8009a30:	6922      	ldr	r2, [r4, #16]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	6123      	str	r3, [r4, #16]
  FLASH->CR &= SECTOR_MASK;
 8009a36:	6923      	ldr	r3, [r4, #16]
 8009a38:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8009a3c:	6123      	str	r3, [r4, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8009a3e:	6923      	ldr	r3, [r4, #16]
 8009a40:	f043 0302 	orr.w	r3, r3, #2
 8009a44:	ea43 030a 	orr.w	r3, r3, sl
 8009a48:	6123      	str	r3, [r4, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8009a4a:	6923      	ldr	r3, [r4, #16]
 8009a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a50:	6123      	str	r3, [r4, #16]
 8009a52:	f3bf 8f4f 	dsb	sy
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009a56:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009a5a:	f10a 0a08 	add.w	sl, sl, #8
 8009a5e:	f7ff ff87 	bl	8009970 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8009a62:	6923      	ldr	r3, [r4, #16]
 8009a64:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 8009a68:	6123      	str	r3, [r4, #16]
        if(status != HAL_OK) 
 8009a6a:	bb78      	cbnz	r0, 8009acc <HAL_FLASHEx_Erase+0xfc>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8009a6c:	68ab      	ldr	r3, [r5, #8]
 8009a6e:	f109 0901 	add.w	r9, r9, #1
 8009a72:	686a      	ldr	r2, [r5, #4]
 8009a74:	4413      	add	r3, r2
 8009a76:	454b      	cmp	r3, r9
 8009a78:	d923      	bls.n	8009ac2 <HAL_FLASHEx_Erase+0xf2>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8009a7a:	7b2b      	ldrb	r3, [r5, #12]
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d0d3      	beq.n	8009a28 <HAL_FLASHEx_Erase+0x58>
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	d1cb      	bne.n	8009a1c <HAL_FLASHEx_Erase+0x4c>
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8009a84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a88:	e7ce      	b.n	8009a28 <HAL_FLASHEx_Erase+0x58>
  FLASH->CR &= CR_PSIZE_MASK;
 8009a8a:	4c13      	ldr	r4, [pc, #76]	; (8009ad8 <HAL_FLASHEx_Erase+0x108>)
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 8009a8c:	68eb      	ldr	r3, [r5, #12]
  FLASH->CR &= CR_PSIZE_MASK;
 8009a8e:	6922      	ldr	r2, [r4, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8009a90:	021b      	lsls	r3, r3, #8
  FLASH->CR &= CR_PSIZE_MASK;
 8009a92:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8009a96:	b29b      	uxth	r3, r3
  FLASH->CR &= CR_PSIZE_MASK;
 8009a98:	6122      	str	r2, [r4, #16]
  FLASH->CR |= FLASH_CR_MER;
 8009a9a:	6922      	ldr	r2, [r4, #16]
 8009a9c:	f042 0204 	orr.w	r2, r2, #4
 8009aa0:	6122      	str	r2, [r4, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8009aa2:	6922      	ldr	r2, [r4, #16]
 8009aa4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	6123      	str	r3, [r4, #16]
 8009aac:	f3bf 8f4f 	dsb	sy
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009ab0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8009ab4:	f7ff ff5c 	bl	8009970 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 8009ab8:	6923      	ldr	r3, [r4, #16]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009aba:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 8009abc:	f023 0304 	bic.w	r3, r3, #4
 8009ac0:	6123      	str	r3, [r4, #16]
  __HAL_UNLOCK(&pFlash);
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4638      	mov	r0, r7
  __HAL_UNLOCK(&pFlash);
 8009ac6:	7533      	strb	r3, [r6, #20]
}
 8009ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          *SectorError = index;
 8009acc:	f8c8 9000 	str.w	r9, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8009ad0:	4607      	mov	r7, r0
          break;
 8009ad2:	e7f6      	b.n	8009ac2 <HAL_FLASHEx_Erase+0xf2>
 8009ad4:	200008b4 	.word	0x200008b4
 8009ad8:	40023c00 	.word	0x40023c00

08009adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae0:	f8d1 c000 	ldr.w	ip, [r1]
 8009ae4:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8009ae6:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ae8:	f8df 8208 	ldr.w	r8, [pc, #520]	; 8009cf4 <HAL_GPIO_Init+0x218>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009aec:	f8df e208 	ldr.w	lr, [pc, #520]	; 8009cf8 <HAL_GPIO_Init+0x21c>
 8009af0:	e003      	b.n	8009afa <HAL_GPIO_Init+0x1e>
  for(position = 0; position < GPIO_NUMBER; position++)
 8009af2:	3501      	adds	r5, #1
 8009af4:	2d10      	cmp	r5, #16
 8009af6:	f000 80b7 	beq.w	8009c68 <HAL_GPIO_Init+0x18c>
    ioposition = ((uint32_t)0x01) << position;
 8009afa:	2301      	movs	r3, #1
 8009afc:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009afe:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d1f5      	bne.n	8009af2 <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009b06:	684e      	ldr	r6, [r1, #4]
 8009b08:	f026 0910 	bic.w	r9, r6, #16
 8009b0c:	f1b9 0f02 	cmp.w	r9, #2
 8009b10:	f040 80ad 	bne.w	8009c6e <HAL_GPIO_Init+0x192>
        temp = GPIOx->AFR[position >> 3];
 8009b14:	ea4f 09d5 	mov.w	r9, r5, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009b18:	f005 0a07 	and.w	sl, r5, #7
 8009b1c:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009b20:	690c      	ldr	r4, [r1, #16]
 8009b22:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009b26:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8009b2a:	f8d9 7020 	ldr.w	r7, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009b2e:	fa0b fb0a 	lsl.w	fp, fp, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009b32:	fa04 f40a 	lsl.w	r4, r4, sl
 8009b36:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009b3a:	ea27 070b 	bic.w	r7, r7, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009b3e:	f04f 0b03 	mov.w	fp, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009b42:	433c      	orrs	r4, r7
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009b44:	fa0b fb0a 	lsl.w	fp, fp, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009b48:	f006 0703 	and.w	r7, r6, #3
        GPIOx->AFR[position >> 3] = temp;
 8009b4c:	f8c9 4020 	str.w	r4, [r9, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009b50:	ea6f 040b 	mvn.w	r4, fp
      temp = GPIOx->MODER;
 8009b54:	f8d0 9000 	ldr.w	r9, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009b58:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009b5c:	ea04 0909 	and.w	r9, r4, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009b60:	ea47 0709 	orr.w	r7, r7, r9
      GPIOx->MODER = temp;
 8009b64:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8009b66:	6887      	ldr	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009b68:	f3c6 1900 	ubfx	r9, r6, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009b6c:	ea04 0b07 	and.w	fp, r4, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8009b70:	68cf      	ldr	r7, [r1, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009b72:	fa09 f905 	lsl.w	r9, r9, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8009b76:	fa07 f70a 	lsl.w	r7, r7, sl
 8009b7a:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 8009b7e:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8009b80:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009b82:	ea27 0303 	bic.w	r3, r7, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8009b86:	ea49 0303 	orr.w	r3, r9, r3
        GPIOx->OTYPER = temp;
 8009b8a:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8009b8c:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8009b8e:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8009b90:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8009b92:	fa03 f30a 	lsl.w	r3, r3, sl
 8009b96:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 8009b98:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009b9a:	00f3      	lsls	r3, r6, #3
 8009b9c:	d5a9      	bpl.n	8009af2 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009b9e:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8009ba2:	f025 0703 	bic.w	r7, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009ba6:	f005 0303 	and.w	r3, r5, #3
 8009baa:	f04f 090f 	mov.w	r9, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009bae:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8009bb2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009bb6:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009bb8:	f8c8 4044 	str.w	r4, [r8, #68]	; 0x44
 8009bbc:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8009bc0:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009bc4:	fa09 f903 	lsl.w	r9, r9, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009bc8:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8009bcc:	9401      	str	r4, [sp, #4]
 8009bce:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8009bd0:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009bd2:	ea24 0a09 	bic.w	sl, r4, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8009bd6:	4c42      	ldr	r4, [pc, #264]	; (8009ce0 <HAL_GPIO_Init+0x204>)
 8009bd8:	42a0      	cmp	r0, r4
 8009bda:	d061      	beq.n	8009ca0 <HAL_GPIO_Init+0x1c4>
 8009bdc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8009be0:	42a0      	cmp	r0, r4
 8009be2:	d05f      	beq.n	8009ca4 <HAL_GPIO_Init+0x1c8>
 8009be4:	4c3f      	ldr	r4, [pc, #252]	; (8009ce4 <HAL_GPIO_Init+0x208>)
 8009be6:	42a0      	cmp	r0, r4
 8009be8:	d061      	beq.n	8009cae <HAL_GPIO_Init+0x1d2>
 8009bea:	4c3f      	ldr	r4, [pc, #252]	; (8009ce8 <HAL_GPIO_Init+0x20c>)
 8009bec:	42a0      	cmp	r0, r4
 8009bee:	d063      	beq.n	8009cb8 <HAL_GPIO_Init+0x1dc>
 8009bf0:	4c3e      	ldr	r4, [pc, #248]	; (8009cec <HAL_GPIO_Init+0x210>)
 8009bf2:	42a0      	cmp	r0, r4
 8009bf4:	d065      	beq.n	8009cc2 <HAL_GPIO_Init+0x1e6>
 8009bf6:	4c3e      	ldr	r4, [pc, #248]	; (8009cf0 <HAL_GPIO_Init+0x214>)
 8009bf8:	42a0      	cmp	r0, r4
 8009bfa:	d067      	beq.n	8009ccc <HAL_GPIO_Init+0x1f0>
 8009bfc:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8009cfc <HAL_GPIO_Init+0x220>
 8009c00:	4548      	cmp	r0, r9
 8009c02:	d068      	beq.n	8009cd6 <HAL_GPIO_Init+0x1fa>
 8009c04:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8009d00 <HAL_GPIO_Init+0x224>
 8009c08:	4548      	cmp	r0, r9
 8009c0a:	bf0c      	ite	eq
 8009c0c:	f04f 0907 	moveq.w	r9, #7
 8009c10:	f04f 0908 	movne.w	r9, #8
 8009c14:	fa09 f303 	lsl.w	r3, r9, r3
 8009c18:	ea43 030a 	orr.w	r3, r3, sl
        temp &= ~((uint32_t)iocurrent);
 8009c1c:	43d4      	mvns	r4, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8009c1e:	3501      	adds	r5, #1
        SYSCFG->EXTICR[position >> 2] = temp;
 8009c20:	60bb      	str	r3, [r7, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8009c22:	03f7      	lsls	r7, r6, #15
        temp = EXTI->IMR;
 8009c24:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8009c28:	bf54      	ite	pl
 8009c2a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8009c2c:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009c2e:	03b7      	lsls	r7, r6, #14
        EXTI->IMR = temp;
 8009c30:	f8ce 3000 	str.w	r3, [lr]
        temp = EXTI->EMR;
 8009c34:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 8009c38:	bf54      	ite	pl
 8009c3a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8009c3c:	4313      	orrmi	r3, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8009c3e:	02f7      	lsls	r7, r6, #11
        EXTI->EMR = temp;
 8009c40:	f8ce 3004 	str.w	r3, [lr, #4]
        temp = EXTI->RTSR;
 8009c44:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
 8009c48:	bf54      	ite	pl
 8009c4a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8009c4c:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009c4e:	02b6      	lsls	r6, r6, #10
        EXTI->RTSR = temp;
 8009c50:	f8ce 3008 	str.w	r3, [lr, #8]
        temp = EXTI->FTSR;
 8009c54:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 8009c58:	bf54      	ite	pl
 8009c5a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8009c5c:	4313      	orrmi	r3, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8009c5e:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8009c60:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8009c64:	f47f af49 	bne.w	8009afa <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8009c68:	b003      	add	sp, #12
 8009c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c6e:	ea4f 0a45 	mov.w	sl, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009c72:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8009c74:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009c78:	f109 39ff 	add.w	r9, r9, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009c7c:	ea06 0704 	and.w	r7, r6, r4
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009c80:	fa04 f40a 	lsl.w	r4, r4, sl
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009c84:	f1b9 0f01 	cmp.w	r9, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009c88:	ea6f 0404 	mvn.w	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009c8c:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009c90:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009c94:	ea47 070b 	orr.w	r7, r7, fp
      GPIOx->MODER = temp;
 8009c98:	6007      	str	r7, [r0, #0]
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009c9a:	f63f af77 	bhi.w	8009b8c <HAL_GPIO_Init+0xb0>
 8009c9e:	e762      	b.n	8009b66 <HAL_GPIO_Init+0x8a>
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	e7b9      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009ca4:	f04f 0901 	mov.w	r9, #1
 8009ca8:	fa09 f303 	lsl.w	r3, r9, r3
 8009cac:	e7b4      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009cae:	f04f 0902 	mov.w	r9, #2
 8009cb2:	fa09 f303 	lsl.w	r3, r9, r3
 8009cb6:	e7af      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009cb8:	f04f 0903 	mov.w	r9, #3
 8009cbc:	fa09 f303 	lsl.w	r3, r9, r3
 8009cc0:	e7aa      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009cc2:	f04f 0904 	mov.w	r9, #4
 8009cc6:	fa09 f303 	lsl.w	r3, r9, r3
 8009cca:	e7a5      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009ccc:	f04f 0905 	mov.w	r9, #5
 8009cd0:	fa09 f303 	lsl.w	r3, r9, r3
 8009cd4:	e7a0      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009cd6:	f04f 0906 	mov.w	r9, #6
 8009cda:	fa09 f303 	lsl.w	r3, r9, r3
 8009cde:	e79b      	b.n	8009c18 <HAL_GPIO_Init+0x13c>
 8009ce0:	40020000 	.word	0x40020000
 8009ce4:	40020800 	.word	0x40020800
 8009ce8:	40020c00 	.word	0x40020c00
 8009cec:	40021000 	.word	0x40021000
 8009cf0:	40021400 	.word	0x40021400
 8009cf4:	40023800 	.word	0x40023800
 8009cf8:	40013c00 	.word	0x40013c00
 8009cfc:	40021800 	.word	0x40021800
 8009d00:	40021c00 	.word	0x40021c00

08009d04 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009d04:	b902      	cbnz	r2, 8009d08 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8009d06:	0409      	lsls	r1, r1, #16
 8009d08:	6181      	str	r1, [r0, #24]
 8009d0a:	4770      	bx	lr

08009d0c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8009d0c:	6943      	ldr	r3, [r0, #20]
 8009d0e:	4059      	eors	r1, r3
 8009d10:	6141      	str	r1, [r0, #20]
 8009d12:	4770      	bx	lr

08009d14 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8009d14:	4a1b      	ldr	r2, [pc, #108]	; (8009d84 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009d16:	4b1c      	ldr	r3, [pc, #112]	; (8009d88 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d18:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8009d1a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 8009d1e:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d20:	6411      	str	r1, [r2, #64]	; 0x40
{
 8009d22:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d24:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d26:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 8009d28:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8009d2c:	9201      	str	r2, [sp, #4]
 8009d2e:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009d36:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8009d38:	f7ff f87e 	bl	8008e38 <HAL_GetTick>
 8009d3c:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d3e:	e005      	b.n	8009d4c <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009d40:	f7ff f87a 	bl	8008e38 <HAL_GetTick>
 8009d44:	1b40      	subs	r0, r0, r5
 8009d46:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009d4a:	d817      	bhi.n	8009d7c <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d4c:	6863      	ldr	r3, [r4, #4]
 8009d4e:	03da      	lsls	r2, r3, #15
 8009d50:	d5f6      	bpl.n	8009d40 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009d52:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d54:	4d0c      	ldr	r5, [pc, #48]	; (8009d88 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009d56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009d5a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8009d5c:	f7ff f86c 	bl	8008e38 <HAL_GetTick>
 8009d60:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d62:	e005      	b.n	8009d70 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009d64:	f7ff f868 	bl	8008e38 <HAL_GetTick>
 8009d68:	1b00      	subs	r0, r0, r4
 8009d6a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8009d6e:	d805      	bhi.n	8009d7c <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d70:	686b      	ldr	r3, [r5, #4]
 8009d72:	039b      	lsls	r3, r3, #14
 8009d74:	d5f6      	bpl.n	8009d64 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8009d76:	2000      	movs	r0, #0
}
 8009d78:	b003      	add	sp, #12
 8009d7a:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8009d7c:	2003      	movs	r0, #3
}
 8009d7e:	b003      	add	sp, #12
 8009d80:	bd30      	pop	{r4, r5, pc}
 8009d82:	bf00      	nop
 8009d84:	40023800 	.word	0x40023800
 8009d88:	40007000 	.word	0x40007000

08009d8c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	f000 81cf 	beq.w	800a130 <HAL_RCC_OscConfig+0x3a4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d92:	6803      	ldr	r3, [r0, #0]
{
 8009d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d98:	07dd      	lsls	r5, r3, #31
{
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d9e:	d530      	bpl.n	8009e02 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009da0:	49aa      	ldr	r1, [pc, #680]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009da2:	688a      	ldr	r2, [r1, #8]
 8009da4:	f002 020c 	and.w	r2, r2, #12
 8009da8:	2a04      	cmp	r2, #4
 8009daa:	f000 8119 	beq.w	8009fe0 <HAL_RCC_OscConfig+0x254>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009dae:	688a      	ldr	r2, [r1, #8]
 8009db0:	f002 020c 	and.w	r2, r2, #12
 8009db4:	2a08      	cmp	r2, #8
 8009db6:	f000 810f 	beq.w	8009fd8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009dba:	6863      	ldr	r3, [r4, #4]
 8009dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009dc0:	f000 8152 	beq.w	800a068 <HAL_RCC_OscConfig+0x2dc>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	f000 80db 	beq.w	8009f80 <HAL_RCC_OscConfig+0x1f4>
 8009dca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009dce:	4b9f      	ldr	r3, [pc, #636]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	f000 81a5 	beq.w	800a120 <HAL_RCC_OscConfig+0x394>
 8009dd6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009dda:	601a      	str	r2, [r3, #0]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009de2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009de4:	f7ff f828 	bl	8008e38 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009de8:	4d98      	ldr	r5, [pc, #608]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
        tickstart = HAL_GetTick();
 8009dea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dec:	e005      	b.n	8009dfa <HAL_RCC_OscConfig+0x6e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009dee:	f7ff f823 	bl	8008e38 <HAL_GetTick>
 8009df2:	1b80      	subs	r0, r0, r6
 8009df4:	2864      	cmp	r0, #100	; 0x64
 8009df6:	f200 80eb 	bhi.w	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009dfa:	682b      	ldr	r3, [r5, #0]
 8009dfc:	039a      	lsls	r2, r3, #14
 8009dfe:	d5f6      	bpl.n	8009dee <HAL_RCC_OscConfig+0x62>
 8009e00:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e02:	079f      	lsls	r7, r3, #30
 8009e04:	d529      	bpl.n	8009e5a <HAL_RCC_OscConfig+0xce>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009e06:	4a91      	ldr	r2, [pc, #580]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009e08:	6891      	ldr	r1, [r2, #8]
 8009e0a:	f011 0f0c 	tst.w	r1, #12
 8009e0e:	f000 8082 	beq.w	8009f16 <HAL_RCC_OscConfig+0x18a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e12:	6891      	ldr	r1, [r2, #8]
 8009e14:	f001 010c 	and.w	r1, r1, #12
 8009e18:	2908      	cmp	r1, #8
 8009e1a:	d079      	beq.n	8009f10 <HAL_RCC_OscConfig+0x184>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009e1c:	68e3      	ldr	r3, [r4, #12]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 8109 	beq.w	800a036 <HAL_RCC_OscConfig+0x2aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e24:	4b89      	ldr	r3, [pc, #548]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009e26:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e28:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 8009e2a:	f042 0201 	orr.w	r2, r2, #1
 8009e2e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009e30:	f7ff f802 	bl	8008e38 <HAL_GetTick>
 8009e34:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e36:	e005      	b.n	8009e44 <HAL_RCC_OscConfig+0xb8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009e38:	f7fe fffe 	bl	8008e38 <HAL_GetTick>
 8009e3c:	1b80      	subs	r0, r0, r6
 8009e3e:	2802      	cmp	r0, #2
 8009e40:	f200 80c6 	bhi.w	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e44:	682b      	ldr	r3, [r5, #0]
 8009e46:	0798      	lsls	r0, r3, #30
 8009e48:	d5f6      	bpl.n	8009e38 <HAL_RCC_OscConfig+0xac>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e4a:	682b      	ldr	r3, [r5, #0]
 8009e4c:	6922      	ldr	r2, [r4, #16]
 8009e4e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8009e52:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8009e56:	602b      	str	r3, [r5, #0]
 8009e58:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e5a:	071a      	lsls	r2, r3, #28
 8009e5c:	d41f      	bmi.n	8009e9e <HAL_RCC_OscConfig+0x112>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e5e:	075d      	lsls	r5, r3, #29
 8009e60:	d536      	bpl.n	8009ed0 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009e62:	4b7a      	ldr	r3, [pc, #488]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009e66:	00d0      	lsls	r0, r2, #3
 8009e68:	d573      	bpl.n	8009f52 <HAL_RCC_OscConfig+0x1c6>
  FlagStatus pwrclkchanged = RESET;
 8009e6a:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009e6c:	4b78      	ldr	r3, [pc, #480]	; (800a050 <HAL_RCC_OscConfig+0x2c4>)
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	05d1      	lsls	r1, r2, #23
 8009e72:	f140 809c 	bpl.w	8009fae <HAL_RCC_OscConfig+0x222>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e76:	68a3      	ldr	r3, [r4, #8]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	f000 80fb 	beq.w	800a074 <HAL_RCC_OscConfig+0x2e8>
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	f000 80b8 	beq.w	8009ff4 <HAL_RCC_OscConfig+0x268>
 8009e84:	2b05      	cmp	r3, #5
 8009e86:	4b71      	ldr	r3, [pc, #452]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009e88:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009e8a:	f000 810c 	beq.w	800a0a6 <HAL_RCC_OscConfig+0x31a>
 8009e8e:	f022 0201 	bic.w	r2, r2, #1
 8009e92:	671a      	str	r2, [r3, #112]	; 0x70
 8009e94:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009e96:	f022 0204 	bic.w	r2, r2, #4
 8009e9a:	671a      	str	r2, [r3, #112]	; 0x70
 8009e9c:	e0ef      	b.n	800a07e <HAL_RCC_OscConfig+0x2f2>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009e9e:	6963      	ldr	r3, [r4, #20]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d043      	beq.n	8009f2c <HAL_RCC_OscConfig+0x1a0>
      __HAL_RCC_LSI_ENABLE();
 8009ea4:	4b69      	ldr	r3, [pc, #420]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009ea6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ea8:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 8009eaa:	f042 0201 	orr.w	r2, r2, #1
 8009eae:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8009eb0:	f7fe ffc2 	bl	8008e38 <HAL_GetTick>
 8009eb4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009eb6:	e005      	b.n	8009ec4 <HAL_RCC_OscConfig+0x138>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009eb8:	f7fe ffbe 	bl	8008e38 <HAL_GetTick>
 8009ebc:	1b80      	subs	r0, r0, r6
 8009ebe:	2802      	cmp	r0, #2
 8009ec0:	f200 8086 	bhi.w	8009fd0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ec4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009ec6:	079b      	lsls	r3, r3, #30
 8009ec8:	d5f6      	bpl.n	8009eb8 <HAL_RCC_OscConfig+0x12c>
 8009eca:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009ecc:	075d      	lsls	r5, r3, #29
 8009ece:	d4c8      	bmi.n	8009e62 <HAL_RCC_OscConfig+0xd6>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009ed0:	69a2      	ldr	r2, [r4, #24]
 8009ed2:	b1ca      	cbz	r2, 8009f08 <HAL_RCC_OscConfig+0x17c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009ed4:	4b5d      	ldr	r3, [pc, #372]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009ed6:	6899      	ldr	r1, [r3, #8]
 8009ed8:	f001 010c 	and.w	r1, r1, #12
 8009edc:	2908      	cmp	r1, #8
 8009ede:	d021      	beq.n	8009f24 <HAL_RCC_OscConfig+0x198>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ee0:	2a02      	cmp	r2, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ee2:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ee4:	f000 80e7 	beq.w	800a0b6 <HAL_RCC_OscConfig+0x32a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ee8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009eec:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 8009eee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009ef0:	f7fe ffa2 	bl	8008e38 <HAL_GetTick>
 8009ef4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ef6:	e004      	b.n	8009f02 <HAL_RCC_OscConfig+0x176>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ef8:	f7fe ff9e 	bl	8008e38 <HAL_GetTick>
 8009efc:	1b40      	subs	r0, r0, r5
 8009efe:	2802      	cmp	r0, #2
 8009f00:	d866      	bhi.n	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009f02:	6823      	ldr	r3, [r4, #0]
 8009f04:	019b      	lsls	r3, r3, #6
 8009f06:	d4f7      	bmi.n	8009ef8 <HAL_RCC_OscConfig+0x16c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8009f08:	2000      	movs	r0, #0
}
 8009f0a:	b002      	add	sp, #8
 8009f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009f10:	6852      	ldr	r2, [r2, #4]
 8009f12:	0256      	lsls	r6, r2, #9
 8009f14:	d482      	bmi.n	8009e1c <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009f16:	4a4d      	ldr	r2, [pc, #308]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009f18:	6812      	ldr	r2, [r2, #0]
 8009f1a:	0795      	lsls	r5, r2, #30
 8009f1c:	d524      	bpl.n	8009f68 <HAL_RCC_OscConfig+0x1dc>
 8009f1e:	68e2      	ldr	r2, [r4, #12]
 8009f20:	2a01      	cmp	r2, #1
 8009f22:	d021      	beq.n	8009f68 <HAL_RCC_OscConfig+0x1dc>
    return HAL_ERROR;
 8009f24:	2001      	movs	r0, #1
}
 8009f26:	b002      	add	sp, #8
 8009f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8009f2c:	4b47      	ldr	r3, [pc, #284]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009f2e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f30:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8009f32:	f022 0201 	bic.w	r2, r2, #1
 8009f36:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8009f38:	f7fe ff7e 	bl	8008e38 <HAL_GetTick>
 8009f3c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f3e:	e004      	b.n	8009f4a <HAL_RCC_OscConfig+0x1be>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f40:	f7fe ff7a 	bl	8008e38 <HAL_GetTick>
 8009f44:	1b80      	subs	r0, r0, r6
 8009f46:	2802      	cmp	r0, #2
 8009f48:	d842      	bhi.n	8009fd0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f4a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8009f4c:	079f      	lsls	r7, r3, #30
 8009f4e:	d4f7      	bmi.n	8009f40 <HAL_RCC_OscConfig+0x1b4>
 8009f50:	e7bb      	b.n	8009eca <HAL_RCC_OscConfig+0x13e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8009f54:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f56:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009f5a:	641a      	str	r2, [r3, #64]	; 0x40
 8009f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f62:	9301      	str	r3, [sp, #4]
 8009f64:	9b01      	ldr	r3, [sp, #4]
 8009f66:	e781      	b.n	8009e6c <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f68:	4938      	ldr	r1, [pc, #224]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009f6a:	6920      	ldr	r0, [r4, #16]
 8009f6c:	680a      	ldr	r2, [r1, #0]
 8009f6e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8009f72:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8009f76:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f78:	071a      	lsls	r2, r3, #28
 8009f7a:	f57f af70 	bpl.w	8009e5e <HAL_RCC_OscConfig+0xd2>
 8009f7e:	e78e      	b.n	8009e9e <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f80:	4b32      	ldr	r3, [pc, #200]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009f82:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009f84:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009f86:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009f8a:	601a      	str	r2, [r3, #0]
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009f92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8009f94:	f7fe ff50 	bl	8008e38 <HAL_GetTick>
 8009f98:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009f9a:	e004      	b.n	8009fa6 <HAL_RCC_OscConfig+0x21a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009f9c:	f7fe ff4c 	bl	8008e38 <HAL_GetTick>
 8009fa0:	1b80      	subs	r0, r0, r6
 8009fa2:	2864      	cmp	r0, #100	; 0x64
 8009fa4:	d814      	bhi.n	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009fa6:	682b      	ldr	r3, [r5, #0]
 8009fa8:	039b      	lsls	r3, r3, #14
 8009faa:	d4f7      	bmi.n	8009f9c <HAL_RCC_OscConfig+0x210>
 8009fac:	e728      	b.n	8009e00 <HAL_RCC_OscConfig+0x74>
      PWR->CR1 |= PWR_CR1_DBP;
 8009fae:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fb0:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 8009fb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009fb6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8009fb8:	f7fe ff3e 	bl	8008e38 <HAL_GetTick>
 8009fbc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fbe:	6833      	ldr	r3, [r6, #0]
 8009fc0:	05da      	lsls	r2, r3, #23
 8009fc2:	f53f af58 	bmi.w	8009e76 <HAL_RCC_OscConfig+0xea>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009fc6:	f7fe ff37 	bl	8008e38 <HAL_GetTick>
 8009fca:	1bc0      	subs	r0, r0, r7
 8009fcc:	2864      	cmp	r0, #100	; 0x64
 8009fce:	d9f6      	bls.n	8009fbe <HAL_RCC_OscConfig+0x232>
            return HAL_TIMEOUT;
 8009fd0:	2003      	movs	r0, #3
}
 8009fd2:	b002      	add	sp, #8
 8009fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009fd8:	684a      	ldr	r2, [r1, #4]
 8009fda:	0250      	lsls	r0, r2, #9
 8009fdc:	f57f aeed 	bpl.w	8009dba <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009fe0:	4a1a      	ldr	r2, [pc, #104]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 8009fe2:	6812      	ldr	r2, [r2, #0]
 8009fe4:	0391      	lsls	r1, r2, #14
 8009fe6:	f57f af0c 	bpl.w	8009e02 <HAL_RCC_OscConfig+0x76>
 8009fea:	6862      	ldr	r2, [r4, #4]
 8009fec:	2a00      	cmp	r2, #0
 8009fee:	f47f af08 	bne.w	8009e02 <HAL_RCC_OscConfig+0x76>
 8009ff2:	e797      	b.n	8009f24 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ff4:	4b15      	ldr	r3, [pc, #84]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009ff6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ffa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009ffc:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ffe:	f022 0201 	bic.w	r2, r2, #1
 800a002:	671a      	str	r2, [r3, #112]	; 0x70
 800a004:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a006:	f022 0204 	bic.w	r2, r2, #4
 800a00a:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a00c:	f7fe ff14 	bl	8008e38 <HAL_GetTick>
 800a010:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a012:	e004      	b.n	800a01e <HAL_RCC_OscConfig+0x292>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a014:	f7fe ff10 	bl	8008e38 <HAL_GetTick>
 800a018:	1bc0      	subs	r0, r0, r7
 800a01a:	4540      	cmp	r0, r8
 800a01c:	d8d8      	bhi.n	8009fd0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a01e:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a020:	0798      	lsls	r0, r3, #30
 800a022:	d4f7      	bmi.n	800a014 <HAL_RCC_OscConfig+0x288>
    if(pwrclkchanged == SET)
 800a024:	2d00      	cmp	r5, #0
 800a026:	f43f af53 	beq.w	8009ed0 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a02a:	4a08      	ldr	r2, [pc, #32]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 800a02c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800a02e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a032:	6413      	str	r3, [r2, #64]	; 0x40
 800a034:	e74c      	b.n	8009ed0 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_DISABLE();
 800a036:	4b05      	ldr	r3, [pc, #20]	; (800a04c <HAL_RCC_OscConfig+0x2c0>)
 800a038:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a03a:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800a03c:	f022 0201 	bic.w	r2, r2, #1
 800a040:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a042:	f7fe fef9 	bl	8008e38 <HAL_GetTick>
 800a046:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a048:	e009      	b.n	800a05e <HAL_RCC_OscConfig+0x2d2>
 800a04a:	bf00      	nop
 800a04c:	40023800 	.word	0x40023800
 800a050:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a054:	f7fe fef0 	bl	8008e38 <HAL_GetTick>
 800a058:	1b80      	subs	r0, r0, r6
 800a05a:	2802      	cmp	r0, #2
 800a05c:	d8b8      	bhi.n	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a05e:	682b      	ldr	r3, [r5, #0]
 800a060:	0799      	lsls	r1, r3, #30
 800a062:	d4f7      	bmi.n	800a054 <HAL_RCC_OscConfig+0x2c8>
 800a064:	6823      	ldr	r3, [r4, #0]
 800a066:	e6f8      	b.n	8009e5a <HAL_RCC_OscConfig+0xce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a068:	4a32      	ldr	r2, [pc, #200]	; (800a134 <HAL_RCC_OscConfig+0x3a8>)
 800a06a:	6813      	ldr	r3, [r2, #0]
 800a06c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a070:	6013      	str	r3, [r2, #0]
 800a072:	e6b7      	b.n	8009de4 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a074:	4a2f      	ldr	r2, [pc, #188]	; (800a134 <HAL_RCC_OscConfig+0x3a8>)
 800a076:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800a078:	f043 0301 	orr.w	r3, r3, #1
 800a07c:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800a07e:	f7fe fedb 	bl	8008e38 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a082:	4e2c      	ldr	r6, [pc, #176]	; (800a134 <HAL_RCC_OscConfig+0x3a8>)
      tickstart = HAL_GetTick();
 800a084:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a086:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a08a:	e005      	b.n	800a098 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a08c:	f7fe fed4 	bl	8008e38 <HAL_GetTick>
 800a090:	eba0 0008 	sub.w	r0, r0, r8
 800a094:	42b8      	cmp	r0, r7
 800a096:	d89b      	bhi.n	8009fd0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a098:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800a09a:	079b      	lsls	r3, r3, #30
 800a09c:	d5f6      	bpl.n	800a08c <HAL_RCC_OscConfig+0x300>
    if(pwrclkchanged == SET)
 800a09e:	2d00      	cmp	r5, #0
 800a0a0:	f43f af16 	beq.w	8009ed0 <HAL_RCC_OscConfig+0x144>
 800a0a4:	e7c1      	b.n	800a02a <HAL_RCC_OscConfig+0x29e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a0a6:	f042 0204 	orr.w	r2, r2, #4
 800a0aa:	671a      	str	r2, [r3, #112]	; 0x70
 800a0ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a0ae:	f042 0201 	orr.w	r2, r2, #1
 800a0b2:	671a      	str	r2, [r3, #112]	; 0x70
 800a0b4:	e7e3      	b.n	800a07e <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_PLL_DISABLE();
 800a0b6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0ba:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800a0bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800a0be:	f7fe febb 	bl	8008e38 <HAL_GetTick>
 800a0c2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0c4:	e005      	b.n	800a0d2 <HAL_RCC_OscConfig+0x346>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a0c6:	f7fe feb7 	bl	8008e38 <HAL_GetTick>
 800a0ca:	1b80      	subs	r0, r0, r6
 800a0cc:	2802      	cmp	r0, #2
 800a0ce:	f63f af7f 	bhi.w	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0d2:	682b      	ldr	r3, [r5, #0]
 800a0d4:	0199      	lsls	r1, r3, #6
 800a0d6:	d4f6      	bmi.n	800a0c6 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a0d8:	6a22      	ldr	r2, [r4, #32]
 800a0da:	69e3      	ldr	r3, [r4, #28]
 800a0dc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800a0e2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800a0e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a0e8:	0852      	lsrs	r2, r2, #1
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a0ea:	4c12      	ldr	r4, [pc, #72]	; (800a134 <HAL_RCC_OscConfig+0x3a8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a0ec:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a0f0:	3a01      	subs	r2, #1
 800a0f2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800a0f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0fa:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800a0fc:	682b      	ldr	r3, [r5, #0]
 800a0fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a102:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800a104:	f7fe fe98 	bl	8008e38 <HAL_GetTick>
 800a108:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a10a:	e005      	b.n	800a118 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a10c:	f7fe fe94 	bl	8008e38 <HAL_GetTick>
 800a110:	1b40      	subs	r0, r0, r5
 800a112:	2802      	cmp	r0, #2
 800a114:	f63f af5c 	bhi.w	8009fd0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a118:	6823      	ldr	r3, [r4, #0]
 800a11a:	019a      	lsls	r2, r3, #6
 800a11c:	d5f6      	bpl.n	800a10c <HAL_RCC_OscConfig+0x380>
 800a11e:	e6f3      	b.n	8009f08 <HAL_RCC_OscConfig+0x17c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a120:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a124:	601a      	str	r2, [r3, #0]
 800a126:	681a      	ldr	r2, [r3, #0]
 800a128:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a12c:	601a      	str	r2, [r3, #0]
 800a12e:	e659      	b.n	8009de4 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 800a130:	2001      	movs	r0, #1
}
 800a132:	4770      	bx	lr
 800a134:	40023800 	.word	0x40023800

0800a138 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a138:	b178      	cbz	r0, 800a15a <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a13a:	4a5e      	ldr	r2, [pc, #376]	; (800a2b4 <HAL_RCC_ClockConfig+0x17c>)
 800a13c:	6813      	ldr	r3, [r2, #0]
 800a13e:	f003 030f 	and.w	r3, r3, #15
 800a142:	428b      	cmp	r3, r1
 800a144:	d20b      	bcs.n	800a15e <HAL_RCC_ClockConfig+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a146:	6813      	ldr	r3, [r2, #0]
 800a148:	f023 030f 	bic.w	r3, r3, #15
 800a14c:	430b      	orrs	r3, r1
 800a14e:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a150:	6813      	ldr	r3, [r2, #0]
 800a152:	f003 030f 	and.w	r3, r3, #15
 800a156:	4299      	cmp	r1, r3
 800a158:	d001      	beq.n	800a15e <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 800a15a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 800a15c:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a15e:	6803      	ldr	r3, [r0, #0]
{
 800a160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a164:	079d      	lsls	r5, r3, #30
 800a166:	d514      	bpl.n	800a192 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a168:	075c      	lsls	r4, r3, #29
 800a16a:	d504      	bpl.n	800a176 <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a16c:	4c52      	ldr	r4, [pc, #328]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a16e:	68a2      	ldr	r2, [r4, #8]
 800a170:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800a174:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a176:	071a      	lsls	r2, r3, #28
 800a178:	d504      	bpl.n	800a184 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a17a:	4c4f      	ldr	r4, [pc, #316]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a17c:	68a2      	ldr	r2, [r4, #8]
 800a17e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800a182:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a184:	4c4c      	ldr	r4, [pc, #304]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a186:	6885      	ldr	r5, [r0, #8]
 800a188:	68a2      	ldr	r2, [r4, #8]
 800a18a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800a18e:	432a      	orrs	r2, r5
 800a190:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a192:	07df      	lsls	r7, r3, #31
 800a194:	4604      	mov	r4, r0
 800a196:	460d      	mov	r5, r1
 800a198:	d521      	bpl.n	800a1de <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a19a:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a19c:	4b46      	ldr	r3, [pc, #280]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a19e:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a1a0:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1a2:	d07b      	beq.n	800a29c <HAL_RCC_ClockConfig+0x164>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1a4:	2a02      	cmp	r2, #2
 800a1a6:	d071      	beq.n	800a28c <HAL_RCC_ClockConfig+0x154>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1a8:	0799      	lsls	r1, r3, #30
 800a1aa:	d528      	bpl.n	800a1fe <HAL_RCC_ClockConfig+0xc6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a1ac:	4942      	ldr	r1, [pc, #264]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1ae:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a1b2:	688b      	ldr	r3, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1b4:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a1b6:	f023 0303 	bic.w	r3, r3, #3
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800a1be:	f7fe fe3b 	bl	8008e38 <HAL_GetTick>
 800a1c2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1c4:	e004      	b.n	800a1d0 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1c6:	f7fe fe37 	bl	8008e38 <HAL_GetTick>
 800a1ca:	1bc0      	subs	r0, r0, r7
 800a1cc:	4540      	cmp	r0, r8
 800a1ce:	d862      	bhi.n	800a296 <HAL_RCC_ClockConfig+0x15e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1d0:	68b3      	ldr	r3, [r6, #8]
 800a1d2:	6862      	ldr	r2, [r4, #4]
 800a1d4:	f003 030c 	and.w	r3, r3, #12
 800a1d8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800a1dc:	d1f3      	bne.n	800a1c6 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a1de:	4a35      	ldr	r2, [pc, #212]	; (800a2b4 <HAL_RCC_ClockConfig+0x17c>)
 800a1e0:	6813      	ldr	r3, [r2, #0]
 800a1e2:	f003 030f 	and.w	r3, r3, #15
 800a1e6:	429d      	cmp	r5, r3
 800a1e8:	d20c      	bcs.n	800a204 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a1ea:	6813      	ldr	r3, [r2, #0]
 800a1ec:	f023 030f 	bic.w	r3, r3, #15
 800a1f0:	432b      	orrs	r3, r5
 800a1f2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a1f4:	6813      	ldr	r3, [r2, #0]
 800a1f6:	f003 030f 	and.w	r3, r3, #15
 800a1fa:	429d      	cmp	r5, r3
 800a1fc:	d002      	beq.n	800a204 <HAL_RCC_ClockConfig+0xcc>
    return HAL_ERROR;
 800a1fe:	2001      	movs	r0, #1
 800a200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	075a      	lsls	r2, r3, #29
 800a208:	d506      	bpl.n	800a218 <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a20a:	492b      	ldr	r1, [pc, #172]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a20c:	68e0      	ldr	r0, [r4, #12]
 800a20e:	688a      	ldr	r2, [r1, #8]
 800a210:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800a214:	4302      	orrs	r2, r0
 800a216:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a218:	071b      	lsls	r3, r3, #28
 800a21a:	d507      	bpl.n	800a22c <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a21c:	4a26      	ldr	r2, [pc, #152]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a21e:	6921      	ldr	r1, [r4, #16]
 800a220:	6893      	ldr	r3, [r2, #8]
 800a222:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800a226:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800a22a:	6093      	str	r3, [r2, #8]
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a22c:	4922      	ldr	r1, [pc, #136]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a22e:	688b      	ldr	r3, [r1, #8]
 800a230:	f003 030c 	and.w	r3, r3, #12
 800a234:	2b04      	cmp	r3, #4
 800a236:	d019      	beq.n	800a26c <HAL_RCC_ClockConfig+0x134>
 800a238:	2b08      	cmp	r3, #8
 800a23a:	d12a      	bne.n	800a292 <HAL_RCC_ClockConfig+0x15a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a23c:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a23e:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a240:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a244:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a246:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800a24a:	d12a      	bne.n	800a2a2 <HAL_RCC_ClockConfig+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a24c:	481b      	ldr	r0, [pc, #108]	; (800a2bc <HAL_RCC_ClockConfig+0x184>)
 800a24e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a252:	fba1 0100 	umull	r0, r1, r1, r0
 800a256:	f7fe fc2b 	bl	8008ab0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800a25a:	4b17      	ldr	r3, [pc, #92]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800a262:	3301      	adds	r3, #1
 800a264:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800a266:	fbb0 f3f3 	udiv	r3, r0, r3
 800a26a:	e000      	b.n	800a26e <HAL_RCC_ClockConfig+0x136>
      sysclockfreq = HSE_VALUE;
 800a26c:	4b14      	ldr	r3, [pc, #80]	; (800a2c0 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a26e:	4a12      	ldr	r2, [pc, #72]	; (800a2b8 <HAL_RCC_ClockConfig+0x180>)
  HAL_InitTick (TICK_INT_PRIORITY);
 800a270:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a272:	4c14      	ldr	r4, [pc, #80]	; (800a2c4 <HAL_RCC_ClockConfig+0x18c>)
 800a274:	6892      	ldr	r2, [r2, #8]
 800a276:	4914      	ldr	r1, [pc, #80]	; (800a2c8 <HAL_RCC_ClockConfig+0x190>)
 800a278:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800a27c:	5ca2      	ldrb	r2, [r4, r2]
 800a27e:	40d3      	lsrs	r3, r2
 800a280:	600b      	str	r3, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800a282:	f7fe fd9d 	bl	8008dc0 <HAL_InitTick>
  return HAL_OK;
 800a286:	2000      	movs	r0, #0
 800a288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a28c:	0198      	lsls	r0, r3, #6
 800a28e:	d48d      	bmi.n	800a1ac <HAL_RCC_ClockConfig+0x74>
 800a290:	e7b5      	b.n	800a1fe <HAL_RCC_ClockConfig+0xc6>
      sysclockfreq = HSI_VALUE;
 800a292:	4b0a      	ldr	r3, [pc, #40]	; (800a2bc <HAL_RCC_ClockConfig+0x184>)
 800a294:	e7eb      	b.n	800a26e <HAL_RCC_ClockConfig+0x136>
        return HAL_TIMEOUT;
 800a296:	2003      	movs	r0, #3
}
 800a298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a29c:	039e      	lsls	r6, r3, #14
 800a29e:	d485      	bmi.n	800a1ac <HAL_RCC_ClockConfig+0x74>
 800a2a0:	e7ad      	b.n	800a1fe <HAL_RCC_ClockConfig+0xc6>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2a2:	4807      	ldr	r0, [pc, #28]	; (800a2c0 <HAL_RCC_ClockConfig+0x188>)
 800a2a4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	fba1 0100 	umull	r0, r1, r1, r0
 800a2ae:	f7fe fbff 	bl	8008ab0 <__aeabi_uldivmod>
 800a2b2:	e7d2      	b.n	800a25a <HAL_RCC_ClockConfig+0x122>
 800a2b4:	40023c00 	.word	0x40023c00
 800a2b8:	40023800 	.word	0x40023800
 800a2bc:	00f42400 	.word	0x00f42400
 800a2c0:	017d7840 	.word	0x017d7840
 800a2c4:	0801d4a0 	.word	0x0801d4a0
 800a2c8:	2000065c 	.word	0x2000065c

0800a2cc <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a2cc:	4916      	ldr	r1, [pc, #88]	; (800a328 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800a2ce:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a2d0:	688b      	ldr	r3, [r1, #8]
 800a2d2:	f003 030c 	and.w	r3, r3, #12
 800a2d6:	2b04      	cmp	r3, #4
 800a2d8:	d01b      	beq.n	800a312 <HAL_RCC_GetSysClockFreq+0x46>
 800a2da:	2b08      	cmp	r3, #8
 800a2dc:	d117      	bne.n	800a30e <HAL_RCC_GetSysClockFreq+0x42>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a2de:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a2e0:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a2e2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2e6:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800a2e8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800a2ec:	d113      	bne.n	800a316 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2ee:	480f      	ldr	r0, [pc, #60]	; (800a32c <HAL_RCC_GetSysClockFreq+0x60>)
 800a2f0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a2f4:	fba1 0100 	umull	r0, r1, r1, r0
 800a2f8:	f7fe fbda 	bl	8008ab0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800a2fc:	4b0a      	ldr	r3, [pc, #40]	; (800a328 <HAL_RCC_GetSysClockFreq+0x5c>)
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800a304:	3301      	adds	r3, #1
 800a306:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800a308:	fbb0 f0f3 	udiv	r0, r0, r3
 800a30c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800a30e:	4807      	ldr	r0, [pc, #28]	; (800a32c <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800a310:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800a312:	4807      	ldr	r0, [pc, #28]	; (800a330 <HAL_RCC_GetSysClockFreq+0x64>)
 800a314:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a316:	4806      	ldr	r0, [pc, #24]	; (800a330 <HAL_RCC_GetSysClockFreq+0x64>)
 800a318:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800a31c:	2300      	movs	r3, #0
 800a31e:	fba1 0100 	umull	r0, r1, r1, r0
 800a322:	f7fe fbc5 	bl	8008ab0 <__aeabi_uldivmod>
 800a326:	e7e9      	b.n	800a2fc <HAL_RCC_GetSysClockFreq+0x30>
 800a328:	40023800 	.word	0x40023800
 800a32c:	00f42400 	.word	0x00f42400
 800a330:	017d7840 	.word	0x017d7840

0800a334 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800a334:	4b01      	ldr	r3, [pc, #4]	; (800a33c <HAL_RCC_GetHCLKFreq+0x8>)
}
 800a336:	6818      	ldr	r0, [r3, #0]
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	2000065c 	.word	0x2000065c

0800a340 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a340:	4b04      	ldr	r3, [pc, #16]	; (800a354 <HAL_RCC_GetPCLK1Freq+0x14>)
 800a342:	4a05      	ldr	r2, [pc, #20]	; (800a358 <HAL_RCC_GetPCLK1Freq+0x18>)
 800a344:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800a346:	4905      	ldr	r1, [pc, #20]	; (800a35c <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a348:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800a34c:	6808      	ldr	r0, [r1, #0]
 800a34e:	5cd3      	ldrb	r3, [r2, r3]
}
 800a350:	40d8      	lsrs	r0, r3
 800a352:	4770      	bx	lr
 800a354:	40023800 	.word	0x40023800
 800a358:	0801d4b0 	.word	0x0801d4b0
 800a35c:	2000065c 	.word	0x2000065c

0800a360 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a360:	4b04      	ldr	r3, [pc, #16]	; (800a374 <HAL_RCC_GetPCLK2Freq+0x14>)
 800a362:	4a05      	ldr	r2, [pc, #20]	; (800a378 <HAL_RCC_GetPCLK2Freq+0x18>)
 800a364:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800a366:	4905      	ldr	r1, [pc, #20]	; (800a37c <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a368:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800a36c:	6808      	ldr	r0, [r1, #0]
 800a36e:	5cd3      	ldrb	r3, [r2, r3]
}
 800a370:	40d8      	lsrs	r0, r3
 800a372:	4770      	bx	lr
 800a374:	40023800 	.word	0x40023800
 800a378:	0801d4b0 	.word	0x0801d4b0
 800a37c:	2000065c 	.word	0x2000065c

0800a380 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a380:	6803      	ldr	r3, [r0, #0]
{
 800a382:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a386:	f013 0601 	ands.w	r6, r3, #1
{
 800a38a:	b083      	sub	sp, #12
 800a38c:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a38e:	d00b      	beq.n	800a3a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a390:	4aac      	ldr	r2, [pc, #688]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a392:	6891      	ldr	r1, [r2, #8]
 800a394:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800a398:	6091      	str	r1, [r2, #8]
 800a39a:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 800a39c:	6891      	ldr	r1, [r2, #8]
 800a39e:	4331      	orrs	r1, r6
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800a3a0:	fab6 f686 	clz	r6, r6
 800a3a4:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a3a6:	6091      	str	r1, [r2, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800a3a8:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800a3ac:	d010      	beq.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a3ae:	49a5      	ldr	r1, [pc, #660]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3b0:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800a3b2:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a3b6:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a3ba:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800a3be:	ea42 0205 	orr.w	r2, r2, r5
 800a3c2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800a3c6:	f000 8176 	beq.w	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800a3ca:	fab5 f585 	clz	r5, r5
 800a3ce:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800a3d0:	02da      	lsls	r2, r3, #11
 800a3d2:	d510      	bpl.n	800a3f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a3d4:	489b      	ldr	r0, [pc, #620]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a3d6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a3d8:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a3dc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a3e0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800a3e4:	ea42 0201 	orr.w	r2, r2, r1
 800a3e8:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800a3ec:	f000 8161 	beq.w	800a6b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 800a3f0:	2900      	cmp	r1, #0
 800a3f2:	bf08      	it	eq
 800a3f4:	2501      	moveq	r5, #1
    }
  }
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a3f6:	069f      	lsls	r7, r3, #26
 800a3f8:	f100 8110 	bmi.w	800a61c <HAL_RCCEx_PeriphCLKConfig+0x29c>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a3fc:	06df      	lsls	r7, r3, #27
 800a3fe:	d50c      	bpl.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a400:	4a90      	ldr	r2, [pc, #576]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a402:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800a406:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800a40a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 800a40e:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800a412:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a414:	4301      	orrs	r1, r0
 800a416:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a41a:	0458      	lsls	r0, r3, #17
 800a41c:	d508      	bpl.n	800a430 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a41e:	4989      	ldr	r1, [pc, #548]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a420:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800a422:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a426:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800a42a:	4302      	orrs	r2, r0
 800a42c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a430:	0419      	lsls	r1, r3, #16
 800a432:	d508      	bpl.n	800a446 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a434:	4983      	ldr	r1, [pc, #524]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a436:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800a438:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a43c:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800a440:	4302      	orrs	r2, r0
 800a442:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a446:	03da      	lsls	r2, r3, #15
 800a448:	d508      	bpl.n	800a45c <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a44a:	497e      	ldr	r1, [pc, #504]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a44c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800a44e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a452:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800a456:	4302      	orrs	r2, r0
 800a458:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a45c:	065f      	lsls	r7, r3, #25
 800a45e:	d508      	bpl.n	800a472 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a460:	4978      	ldr	r1, [pc, #480]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a462:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800a464:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a468:	f022 0203 	bic.w	r2, r2, #3
 800a46c:	4302      	orrs	r2, r0
 800a46e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a472:	0618      	lsls	r0, r3, #24
 800a474:	d508      	bpl.n	800a488 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a476:	4973      	ldr	r1, [pc, #460]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a478:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800a47a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a47e:	f022 020c 	bic.w	r2, r2, #12
 800a482:	4302      	orrs	r2, r0
 800a484:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a488:	05d9      	lsls	r1, r3, #23
 800a48a:	d508      	bpl.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a48c:	496d      	ldr	r1, [pc, #436]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a48e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800a490:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a494:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800a498:	4302      	orrs	r2, r0
 800a49a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a49e:	059a      	lsls	r2, r3, #22
 800a4a0:	d508      	bpl.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a4a2:	4968      	ldr	r1, [pc, #416]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4a4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a4a6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a4aa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a4ae:	4302      	orrs	r2, r0
 800a4b0:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a4b4:	055f      	lsls	r7, r3, #21
 800a4b6:	d508      	bpl.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a4b8:	4962      	ldr	r1, [pc, #392]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4ba:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800a4bc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a4c0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800a4c4:	4302      	orrs	r2, r0
 800a4c6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800a4ca:	0518      	lsls	r0, r3, #20
 800a4cc:	d508      	bpl.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800a4ce:	495d      	ldr	r1, [pc, #372]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4d0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800a4d2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a4d6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a4da:	4302      	orrs	r2, r0
 800a4dc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800a4e0:	04d9      	lsls	r1, r3, #19
 800a4e2:	d508      	bpl.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800a4e4:	4957      	ldr	r1, [pc, #348]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a4e8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a4ec:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a4f0:	4302      	orrs	r2, r0
 800a4f2:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800a4f6:	049a      	lsls	r2, r3, #18
 800a4f8:	d508      	bpl.n	800a50c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800a4fa:	4952      	ldr	r1, [pc, #328]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a4fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a4fe:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a502:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800a506:	4302      	orrs	r2, r0
 800a508:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a50c:	029f      	lsls	r7, r3, #10
 800a50e:	d50c      	bpl.n	800a52a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a510:	494c      	ldr	r1, [pc, #304]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a512:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800a514:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 800a518:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a51c:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1; 
 800a520:	bf08      	it	eq
 800a522:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a524:	4302      	orrs	r2, r0
 800a526:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
    }
  }
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a52a:	0358      	lsls	r0, r3, #13
 800a52c:	d508      	bpl.n	800a540 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a52e:	4945      	ldr	r1, [pc, #276]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a530:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800a532:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a536:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800a53a:	4302      	orrs	r2, r0
 800a53c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800a540:	0219      	lsls	r1, r3, #8
 800a542:	d508      	bpl.n	800a556 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a544:	493f      	ldr	r1, [pc, #252]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a546:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800a548:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a54c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a550:	4302      	orrs	r2, r0
 800a552:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
   
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800a556:	015a      	lsls	r2, r3, #5
 800a558:	d40a      	bmi.n	800a570 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
  }
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800a55a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a55e:	d014      	beq.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a560:	b99e      	cbnz	r6, 800a58a <HAL_RCCEx_PeriphCLKConfig+0x20a>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800a562:	2d01      	cmp	r5, #1
 800a564:	f000 80aa 	beq.w	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800a568:	2000      	movs	r0, #0
}
 800a56a:	b003      	add	sp, #12
 800a56c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800a570:	4934      	ldr	r1, [pc, #208]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800a572:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800a576:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a578:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800a57c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800a580:	ea42 0200 	orr.w	r2, r2, r0
 800a584:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800a588:	d1ea      	bne.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_PLLI2S_DISABLE();  
 800a58a:	4b2e      	ldr	r3, [pc, #184]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a58c:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a58e:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_DISABLE();  
 800a590:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800a594:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a596:	f7fe fc4f 	bl	8008e38 <HAL_GetTick>
 800a59a:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a59c:	e004      	b.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x228>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a59e:	f7fe fc4b 	bl	8008e38 <HAL_GetTick>
 800a5a2:	1bc0      	subs	r0, r0, r7
 800a5a4:	2864      	cmp	r0, #100	; 0x64
 800a5a6:	d835      	bhi.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x294>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a5a8:	6833      	ldr	r3, [r6, #0]
 800a5aa:	011b      	lsls	r3, r3, #4
 800a5ac:	d4f7      	bmi.n	800a59e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800a5ae:	6823      	ldr	r3, [r4, #0]
 800a5b0:	07df      	lsls	r7, r3, #31
 800a5b2:	d503      	bpl.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x23c>
 800a5b4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a5b6:	2a00      	cmp	r2, #0
 800a5b8:	f000 80c9 	beq.w	800a74e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800a5bc:	0318      	lsls	r0, r3, #12
 800a5be:	d504      	bpl.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x24a>
 800a5c0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a5c2:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800a5c6:	f000 80e8 	beq.w	800a79a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800a5ca:	02d9      	lsls	r1, r3, #11
 800a5cc:	d504      	bpl.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 800a5ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a5d0:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800a5d4:	f000 80e1 	beq.w	800a79a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a5d8:	019a      	lsls	r2, r3, #6
 800a5da:	d50a      	bpl.n	800a5f2 <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a5dc:	68e3      	ldr	r3, [r4, #12]
 800a5de:	6860      	ldr	r0, [r4, #4]
 800a5e0:	061b      	lsls	r3, r3, #24
 800a5e2:	68a1      	ldr	r1, [r4, #8]
 800a5e4:	4a17      	ldr	r2, [pc, #92]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a5e6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a5ea:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800a5ee:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800a5f2:	4b14      	ldr	r3, [pc, #80]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800a5f4:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a5f6:	461e      	mov	r6, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800a5f8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800a5fc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a5fe:	f7fe fc1b 	bl	8008e38 <HAL_GetTick>
 800a602:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a604:	6833      	ldr	r3, [r6, #0]
 800a606:	011b      	lsls	r3, r3, #4
 800a608:	d4ab      	bmi.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800a60a:	f7fe fc15 	bl	8008e38 <HAL_GetTick>
 800a60e:	1bc0      	subs	r0, r0, r7
 800a610:	2864      	cmp	r0, #100	; 0x64
 800a612:	d9f7      	bls.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x284>
        return HAL_TIMEOUT;
 800a614:	2003      	movs	r0, #3
}
 800a616:	b003      	add	sp, #12
 800a618:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800a61c:	4a09      	ldr	r2, [pc, #36]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
    PWR->CR1 |= PWR_CR1_DBP;
 800a61e:	4b0a      	ldr	r3, [pc, #40]	; (800a648 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800a620:	6c11      	ldr	r1, [r2, #64]	; 0x40
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a622:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 800a624:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800a628:	6411      	str	r1, [r2, #64]	; 0x40
 800a62a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a62c:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800a630:	9201      	str	r2, [sp, #4]
 800a632:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800a634:	681a      	ldr	r2, [r3, #0]
 800a636:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a63a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a63c:	f7fe fbfc 	bl	8008e38 <HAL_GetTick>
 800a640:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a642:	e009      	b.n	800a658 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800a644:	40023800 	.word	0x40023800
 800a648:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a64c:	f7fe fbf4 	bl	8008e38 <HAL_GetTick>
 800a650:	eba0 0008 	sub.w	r0, r0, r8
 800a654:	2864      	cmp	r0, #100	; 0x64
 800a656:	d8dd      	bhi.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x294>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	05d8      	lsls	r0, r3, #23
 800a65c:	d5f6      	bpl.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a65e:	4a66      	ldr	r2, [pc, #408]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a660:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a662:	6f11      	ldr	r1, [r2, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a664:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800a668:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 800a66c:	d010      	beq.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800a66e:	4281      	cmp	r1, r0
 800a670:	d00e      	beq.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x310>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a672:	6f11      	ldr	r1, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 800a674:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a676:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800a67a:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 800a67e:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a680:	6f17      	ldr	r7, [r2, #112]	; 0x70
 800a682:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 800a686:	6717      	str	r7, [r2, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 800a688:	6711      	str	r1, [r2, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a68a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a68c:	07c9      	lsls	r1, r1, #31
 800a68e:	d46f      	bmi.n	800a770 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a690:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 800a694:	f000 8098 	beq.w	800a7c8 <HAL_RCCEx_PeriphCLKConfig+0x448>
 800a698:	4957      	ldr	r1, [pc, #348]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a69a:	688a      	ldr	r2, [r1, #8]
 800a69c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800a6a0:	608a      	str	r2, [r1, #8]
 800a6a2:	4a55      	ldr	r2, [pc, #340]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a6a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a6a8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800a6aa:	430b      	orrs	r3, r1
 800a6ac:	6713      	str	r3, [r2, #112]	; 0x70
 800a6ae:	6823      	ldr	r3, [r4, #0]
 800a6b0:	e6a4      	b.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      plli2sused = 1; 
 800a6b2:	2601      	movs	r6, #1
 800a6b4:	e69f      	b.n	800a3f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
  uint32_t pllsaiused = 0;
 800a6b6:	2500      	movs	r5, #0
      plli2sused = 1; 
 800a6b8:	2601      	movs	r6, #1
 800a6ba:	e689      	b.n	800a3d0 <HAL_RCCEx_PeriphCLKConfig+0x50>
    __HAL_RCC_PLLSAI_DISABLE(); 
 800a6bc:	4b4e      	ldr	r3, [pc, #312]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a6be:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a6c0:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE(); 
 800a6c2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a6c6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a6c8:	f7fe fbb6 	bl	8008e38 <HAL_GetTick>
 800a6cc:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a6ce:	e004      	b.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x35a>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a6d0:	f7fe fbb2 	bl	8008e38 <HAL_GetTick>
 800a6d4:	1b80      	subs	r0, r0, r6
 800a6d6:	2864      	cmp	r0, #100	; 0x64
 800a6d8:	d89c      	bhi.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x294>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a6da:	682b      	ldr	r3, [r5, #0]
 800a6dc:	009f      	lsls	r7, r3, #2
 800a6de:	d4f7      	bmi.n	800a6d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a6e0:	6823      	ldr	r3, [r4, #0]
 800a6e2:	0318      	lsls	r0, r3, #12
 800a6e4:	d440      	bmi.n	800a768 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800a6e6:	02d9      	lsls	r1, r3, #11
 800a6e8:	d518      	bpl.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x39c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800a6ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800a6ec:	b9b2      	cbnz	r2, 800a71c <HAL_RCCEx_PeriphCLKConfig+0x39c>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a6ee:	4942      	ldr	r1, [pc, #264]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 800a6f0:	6962      	ldr	r2, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800a6f2:	f8d1 0088 	ldr.w	r0, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 800a6f6:	6925      	ldr	r5, [r4, #16]
 800a6f8:	0612      	lsls	r2, r2, #24
 800a6fa:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 800a6fe:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800a702:	4302      	orrs	r2, r0
 800a704:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a708:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800a70c:	6a20      	ldr	r0, [r4, #32]
 800a70e:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 800a712:	3801      	subs	r0, #1
 800a714:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800a718:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800a71c:	029a      	lsls	r2, r3, #10
 800a71e:	d503      	bpl.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800a720:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a722:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a726:	d058      	beq.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x45a>
    __HAL_RCC_PLLSAI_ENABLE();
 800a728:	4b33      	ldr	r3, [pc, #204]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a72a:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a72c:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800a72e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a732:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800a734:	f7fe fb80 	bl	8008e38 <HAL_GetTick>
 800a738:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a73a:	6823      	ldr	r3, [r4, #0]
 800a73c:	009b      	lsls	r3, r3, #2
 800a73e:	f53f af13 	bmi.w	800a568 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a742:	f7fe fb79 	bl	8008e38 <HAL_GetTick>
 800a746:	1b40      	subs	r0, r0, r5
 800a748:	2864      	cmp	r0, #100	; 0x64
 800a74a:	d9f6      	bls.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800a74c:	e762      	b.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800a74e:	68a2      	ldr	r2, [r4, #8]
 800a750:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800a752:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800a756:	0712      	lsls	r2, r2, #28
 800a758:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800a75c:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800a760:	430a      	orrs	r2, r1
 800a762:	f8c6 2084 	str.w	r2, [r6, #132]	; 0x84
 800a766:	e729      	b.n	800a5bc <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800a768:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800a76a:	2a00      	cmp	r2, #0
 800a76c:	d0bf      	beq.n	800a6ee <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800a76e:	e7ba      	b.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0x366>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a770:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a772:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800a776:	f7fe fb5f 	bl	8008e38 <HAL_GetTick>
 800a77a:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a77c:	e006      	b.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0x40c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a77e:	f7fe fb5b 	bl	8008e38 <HAL_GetTick>
 800a782:	eba0 0009 	sub.w	r0, r0, r9
 800a786:	4540      	cmp	r0, r8
 800a788:	f63f af44 	bhi.w	800a614 <HAL_RCCEx_PeriphCLKConfig+0x294>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a78c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a78e:	079b      	lsls	r3, r3, #30
 800a790:	d5f5      	bpl.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800a792:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a794:	f403 7040 	and.w	r0, r3, #768	; 0x300
 800a798:	e77a      	b.n	800a690 <HAL_RCCEx_PeriphCLKConfig+0x310>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a79a:	4917      	ldr	r1, [pc, #92]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800a79c:	68e2      	ldr	r2, [r4, #12]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a79e:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800a7a2:	6866      	ldr	r6, [r4, #4]
 800a7a4:	0612      	lsls	r2, r2, #24
 800a7a6:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 800a7aa:	ea42 1286 	orr.w	r2, r2, r6, lsl #6
 800a7ae:	4302      	orrs	r2, r0
 800a7b0:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 800a7b4:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 800a7b8:	69e2      	ldr	r2, [r4, #28]
 800a7ba:	f020 001f 	bic.w	r0, r0, #31
 800a7be:	3a01      	subs	r2, #1
 800a7c0:	4302      	orrs	r2, r0
 800a7c2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
 800a7c6:	e707      	b.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a7c8:	480b      	ldr	r0, [pc, #44]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a7ca:	490c      	ldr	r1, [pc, #48]	; (800a7fc <HAL_RCCEx_PeriphCLKConfig+0x47c>)
 800a7cc:	6882      	ldr	r2, [r0, #8]
 800a7ce:	4019      	ands	r1, r3
 800a7d0:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800a7d4:	430a      	orrs	r2, r1
 800a7d6:	6082      	str	r2, [r0, #8]
 800a7d8:	e763      	b.n	800a6a2 <HAL_RCCEx_PeriphCLKConfig+0x322>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a7da:	4907      	ldr	r1, [pc, #28]	; (800a7f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800a7dc:	69a3      	ldr	r3, [r4, #24]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a7de:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800a7e2:	6920      	ldr	r0, [r4, #16]
 800a7e4:	041b      	lsls	r3, r3, #16
 800a7e6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800a7ea:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a7f4:	e798      	b.n	800a728 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800a7f6:	bf00      	nop
 800a7f8:	40023800 	.word	0x40023800
 800a7fc:	0ffffcff 	.word	0x0ffffcff

0800a800 <SPI_WaitFifoStateUntilTimeout.part.1>:
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a800:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800a802:	4603      	mov	r3, r0

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a804:	6840      	ldr	r0, [r0, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a806:	6851      	ldr	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a808:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a80c:	f021 01e0 	bic.w	r1, r1, #224	; 0xe0
 800a810:	6051      	str	r1, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a812:	d014      	beq.n	800a83e <SPI_WaitFifoStateUntilTimeout.part.1+0x3e>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a814:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800a816:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800a81a:	d108      	bne.n	800a82e <SPI_WaitFifoStateUntilTimeout.part.1+0x2e>
        {
          SPI_RESET_CRC(hspi);
 800a81c:	6811      	ldr	r1, [r2, #0]
 800a81e:	f64d 70ff 	movw	r0, #57343	; 0xdfff
 800a822:	4001      	ands	r1, r0
 800a824:	6011      	str	r1, [r2, #0]
 800a826:	6811      	ldr	r1, [r2, #0]
 800a828:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800a82c:	6011      	str	r1, [r2, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a82e:	2101      	movs	r1, #1

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a830:	2200      	movs	r2, #0
      }
    }
  }

  return HAL_OK;
}
 800a832:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800a834:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800a838:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
}
 800a83c:	4770      	bx	lr
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a83e:	6899      	ldr	r1, [r3, #8]
 800a840:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800a844:	d002      	beq.n	800a84c <SPI_WaitFifoStateUntilTimeout.part.1+0x4c>
 800a846:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a84a:	d1e3      	bne.n	800a814 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>
          __HAL_SPI_DISABLE(hspi);
 800a84c:	6811      	ldr	r1, [r2, #0]
 800a84e:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800a852:	6011      	str	r1, [r2, #0]
 800a854:	e7de      	b.n	800a814 <SPI_WaitFifoStateUntilTimeout.part.1+0x14>
 800a856:	bf00      	nop

0800a858 <SPI_EndRxTxTransaction>:
  * @param hspi SPI handle
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a858:	b570      	push	{r4, r5, r6, lr}
 800a85a:	4604      	mov	r4, r0
 800a85c:	b082      	sub	sp, #8
 800a85e:	460d      	mov	r5, r1
 800a860:	4616      	mov	r6, r2
 800a862:	1c69      	adds	r1, r5, #1
 800a864:	6820      	ldr	r0, [r4, #0]
 800a866:	d116      	bne.n	800a896 <SPI_EndRxTxTransaction+0x3e>
  while ((hspi->Instance->SR & Fifo) != State)
 800a868:	6883      	ldr	r3, [r0, #8]
 800a86a:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800a86e:	d1fb      	bne.n	800a868 <SPI_EndRxTxTransaction+0x10>
  while ((hspi->Instance->SR & Flag) != State)
 800a870:	6883      	ldr	r3, [r0, #8]
 800a872:	061b      	lsls	r3, r3, #24
 800a874:	d509      	bpl.n	800a88a <SPI_EndRxTxTransaction+0x32>
 800a876:	6883      	ldr	r3, [r0, #8]
 800a878:	061b      	lsls	r3, r3, #24
 800a87a:	d4f9      	bmi.n	800a870 <SPI_EndRxTxTransaction+0x18>
 800a87c:	e005      	b.n	800a88a <SPI_EndRxTxTransaction+0x32>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800a87e:	7b03      	ldrb	r3, [r0, #12]
 800a880:	b2db      	uxtb	r3, r3
 800a882:	f88d 3007 	strb.w	r3, [sp, #7]
      UNUSED(tmpreg);
 800a886:	f89d 3007 	ldrb.w	r3, [sp, #7]
  while ((hspi->Instance->SR & Fifo) != State)
 800a88a:	6883      	ldr	r3, [r0, #8]
 800a88c:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800a890:	d1f5      	bne.n	800a87e <SPI_EndRxTxTransaction+0x26>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
 800a892:	2000      	movs	r0, #0
 800a894:	e021      	b.n	800a8da <SPI_EndRxTxTransaction+0x82>
  while ((hspi->Instance->SR & Fifo) != State)
 800a896:	6883      	ldr	r3, [r0, #8]
 800a898:	f413 5fc0 	tst.w	r3, #6144	; 0x1800
 800a89c:	d027      	beq.n	800a8ee <SPI_EndRxTxTransaction+0x96>
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800a89e:	b12d      	cbz	r5, 800a8ac <SPI_EndRxTxTransaction+0x54>
 800a8a0:	f7fe faca 	bl	8008e38 <HAL_GetTick>
 800a8a4:	1b80      	subs	r0, r0, r6
 800a8a6:	4285      	cmp	r5, r0
 800a8a8:	d8db      	bhi.n	800a862 <SPI_EndRxTxTransaction+0xa>
 800a8aa:	6820      	ldr	r0, [r4, #0]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a8ac:	6843      	ldr	r3, [r0, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a8ae:	6862      	ldr	r2, [r4, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a8b0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a8b4:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a8b8:	6043      	str	r3, [r0, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a8ba:	d038      	beq.n	800a92e <SPI_EndRxTxTransaction+0xd6>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a8bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a8be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8c2:	d02a      	beq.n	800a91a <SPI_EndRxTxTransaction+0xc2>
        hspi->State = HAL_SPI_STATE_READY;
 800a8c4:	2301      	movs	r3, #1
        __HAL_UNLOCK(hspi);
 800a8c6:	2200      	movs	r2, #0
    return HAL_TIMEOUT;
 800a8c8:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800a8ca:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8ce:	6e23      	ldr	r3, [r4, #96]	; 0x60
        __HAL_UNLOCK(hspi);
 800a8d0:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8d4:	f043 0320 	orr.w	r3, r3, #32
 800a8d8:	6623      	str	r3, [r4, #96]	; 0x60
}
 800a8da:	b002      	add	sp, #8
 800a8dc:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800a8de:	2d00      	cmp	r5, #0
 800a8e0:	d0e4      	beq.n	800a8ac <SPI_EndRxTxTransaction+0x54>
 800a8e2:	f7fe faa9 	bl	8008e38 <HAL_GetTick>
 800a8e6:	1b80      	subs	r0, r0, r6
 800a8e8:	4285      	cmp	r5, r0
 800a8ea:	6820      	ldr	r0, [r4, #0]
 800a8ec:	d9de      	bls.n	800a8ac <SPI_EndRxTxTransaction+0x54>
  while ((hspi->Instance->SR & Flag) != State)
 800a8ee:	6883      	ldr	r3, [r0, #8]
 800a8f0:	061a      	lsls	r2, r3, #24
 800a8f2:	d4f4      	bmi.n	800a8de <SPI_EndRxTxTransaction+0x86>
 800a8f4:	e00c      	b.n	800a910 <SPI_EndRxTxTransaction+0xb8>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 800a8f6:	7b03      	ldrb	r3, [r0, #12]
 800a8f8:	b2db      	uxtb	r3, r3
 800a8fa:	f88d 3007 	strb.w	r3, [sp, #7]
      UNUSED(tmpreg);
 800a8fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800a902:	b305      	cbz	r5, 800a946 <SPI_EndRxTxTransaction+0xee>
 800a904:	f7fe fa98 	bl	8008e38 <HAL_GetTick>
 800a908:	1b80      	subs	r0, r0, r6
 800a90a:	4285      	cmp	r5, r0
 800a90c:	d91b      	bls.n	800a946 <SPI_EndRxTxTransaction+0xee>
 800a90e:	6820      	ldr	r0, [r4, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800a910:	6883      	ldr	r3, [r0, #8]
 800a912:	f413 6fc0 	tst.w	r3, #1536	; 0x600
 800a916:	d1ee      	bne.n	800a8f6 <SPI_EndRxTxTransaction+0x9e>
 800a918:	e7bb      	b.n	800a892 <SPI_EndRxTxTransaction+0x3a>
          SPI_RESET_CRC(hspi);
 800a91a:	6803      	ldr	r3, [r0, #0]
 800a91c:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 800a920:	4013      	ands	r3, r2
 800a922:	6003      	str	r3, [r0, #0]
 800a924:	6803      	ldr	r3, [r0, #0]
 800a926:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a92a:	6003      	str	r3, [r0, #0]
 800a92c:	e7ca      	b.n	800a8c4 <SPI_EndRxTxTransaction+0x6c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a92e:	68a3      	ldr	r3, [r4, #8]
 800a930:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a934:	d002      	beq.n	800a93c <SPI_EndRxTxTransaction+0xe4>
 800a936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a93a:	d1bf      	bne.n	800a8bc <SPI_EndRxTxTransaction+0x64>
          __HAL_SPI_DISABLE(hspi);
 800a93c:	6803      	ldr	r3, [r0, #0]
 800a93e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a942:	6003      	str	r3, [r0, #0]
 800a944:	e7ba      	b.n	800a8bc <SPI_EndRxTxTransaction+0x64>
 800a946:	4620      	mov	r0, r4
 800a948:	f7ff ff5a 	bl	800a800 <SPI_WaitFifoStateUntilTimeout.part.1>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a94c:	2800      	cmp	r0, #0
 800a94e:	d0a0      	beq.n	800a892 <SPI_EndRxTxTransaction+0x3a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a950:	6e23      	ldr	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800a952:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a954:	f043 0320 	orr.w	r3, r3, #32
 800a958:	6623      	str	r3, [r4, #96]	; 0x60
 800a95a:	e7be      	b.n	800a8da <SPI_EndRxTxTransaction+0x82>

0800a95c <HAL_SPI_Init>:
  if (hspi == NULL)
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d05d      	beq.n	800aa1c <HAL_SPI_Init+0xc0>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a960:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800a962:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
{
 800a966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a96a:	6282      	str	r2, [r0, #40]	; 0x28
 800a96c:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800a96e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a972:	2b00      	cmp	r3, #0
 800a974:	d04d      	beq.n	800aa12 <HAL_SPI_Init+0xb6>
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a976:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800a978:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800a97a:	6822      	ldr	r2, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a97c:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800a980:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a984:	f427 6100 	bic.w	r1, r7, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800a988:	6813      	ldr	r3, [r2, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a98a:	bf94      	ite	ls
 800a98c:	f44f 5580 	movls.w	r5, #4096	; 0x1000
 800a990:	2500      	movhi	r5, #0
  __HAL_SPI_DISABLE(hspi);
 800a992:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a996:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800a99a:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a99c:	d135      	bne.n	800aa0a <HAL_SPI_Init+0xae>
 800a99e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800a9a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a9a2:	b92b      	cbnz	r3, 800a9b0 <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a9a4:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800a9a8:	bf8c      	ite	hi
 800a9aa:	2302      	movhi	r3, #2
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800a9ac:	2301      	movls	r3, #1
 800a9ae:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9b0:	68a1      	ldr	r1, [r4, #8]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a9b2:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9b6:	6863      	ldr	r3, [r4, #4]
 800a9b8:	6920      	ldr	r0, [r4, #16]
 800a9ba:	430b      	orrs	r3, r1
 800a9bc:	6961      	ldr	r1, [r4, #20]
 800a9be:	4303      	orrs	r3, r0
 800a9c0:	69a0      	ldr	r0, [r4, #24]
 800a9c2:	430b      	orrs	r3, r1
 800a9c4:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9c6:	ea4f 4e10 	mov.w	lr, r0, lsr #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9ca:	f400 7c00 	and.w	ip, r0, #512	; 0x200
 800a9ce:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a9d2:	f00e 0e04 	and.w	lr, lr, #4
  return HAL_OK;
 800a9d6:	4640      	mov	r0, r8
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9d8:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9da:	6a21      	ldr	r1, [r4, #32]
 800a9dc:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9e0:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9e2:	ea43 030c 	orr.w	r3, r3, ip
  hspi->State     = HAL_SPI_STATE_READY;
 800a9e6:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9ea:	ea47 070e 	orr.w	r7, r7, lr
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9ee:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9f0:	433d      	orrs	r5, r7
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800a9f2:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800a9f4:	6055      	str	r5, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a9f6:	69d3      	ldr	r3, [r2, #28]
 800a9f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a9fc:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a9fe:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aa02:	f884 c05d 	strb.w	ip, [r4, #93]	; 0x5d
  return HAL_OK;
 800aa06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	461e      	mov	r6, r3
 800aa0e:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa10:	e7c6      	b.n	800a9a0 <HAL_SPI_Init+0x44>
    hspi->Lock = HAL_UNLOCKED;
 800aa12:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800aa16:	f00e f939 	bl	8018c8c <HAL_SPI_MspInit>
 800aa1a:	e7ac      	b.n	800a976 <HAL_SPI_Init+0x1a>
    return HAL_ERROR;
 800aa1c:	2001      	movs	r0, #1
 800aa1e:	4770      	bx	lr

0800aa20 <HAL_SPI_TransmitReceive>:
{
 800aa20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa24:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800aa26:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 800aa2a:	2801      	cmp	r0, #1
 800aa2c:	d102      	bne.n	800aa34 <HAL_SPI_TransmitReceive+0x14>
 800aa2e:	2002      	movs	r0, #2
 800aa30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa34:	461f      	mov	r7, r3
 800aa36:	2301      	movs	r3, #1
 800aa38:	460e      	mov	r6, r1
 800aa3a:	4615      	mov	r5, r2
 800aa3c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800aa40:	f7fe f9fa 	bl	8008e38 <HAL_GetTick>
 800aa44:	4680      	mov	r8, r0
  tmp  = hspi->State;
 800aa46:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
  tmp1 = hspi->Init.Mode;
 800aa4a:	6863      	ldr	r3, [r4, #4]
  tmp  = hspi->State;
 800aa4c:	b2c0      	uxtb	r0, r0
  if (!((tmp == HAL_SPI_STATE_READY) || \
 800aa4e:	2801      	cmp	r0, #1
 800aa50:	d010      	beq.n	800aa74 <HAL_SPI_TransmitReceive+0x54>
 800aa52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa56:	d008      	beq.n	800aa6a <HAL_SPI_TransmitReceive+0x4a>
    errorcode = HAL_BUSY;
 800aa58:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800aa5a:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800aa5c:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800aa5e:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800aa62:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 800aa66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800aa6a:	68a2      	ldr	r2, [r4, #8]
 800aa6c:	2a00      	cmp	r2, #0
 800aa6e:	d1f3      	bne.n	800aa58 <HAL_SPI_TransmitReceive+0x38>
 800aa70:	2804      	cmp	r0, #4
 800aa72:	d1f1      	bne.n	800aa58 <HAL_SPI_TransmitReceive+0x38>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aa74:	2f00      	cmp	r7, #0
 800aa76:	bf18      	it	ne
 800aa78:	2d00      	cmpne	r5, #0
 800aa7a:	d07b      	beq.n	800ab74 <HAL_SPI_TransmitReceive+0x154>
 800aa7c:	2e00      	cmp	r6, #0
 800aa7e:	d079      	beq.n	800ab74 <HAL_SPI_TransmitReceive+0x154>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aa80:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
 800aa84:	2a04      	cmp	r2, #4
 800aa86:	d002      	beq.n	800aa8e <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800aa88:	2205      	movs	r2, #5
 800aa8a:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800aa8e:	68e1      	ldr	r1, [r4, #12]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa90:	2200      	movs	r2, #0
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aa92:	6425      	str	r5, [r4, #64]	; 0x40
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800aa94:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa98:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->RxXferSize  = Size;
 800aa9a:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 800aa9e:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800aaa2:	63a6      	str	r6, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800aaa4:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800aaa6:	64e2      	str	r2, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800aaa8:	6522      	str	r2, [r4, #80]	; 0x50
  hspi->TxXferCount = Size;
 800aaaa:	87e7      	strh	r7, [r4, #62]	; 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800aaac:	d864      	bhi.n	800ab78 <HAL_SPI_TransmitReceive+0x158>
 800aaae:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800aab2:	b292      	uxth	r2, r2
 800aab4:	2a01      	cmp	r2, #1
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aab6:	6822      	ldr	r2, [r4, #0]
 800aab8:	6850      	ldr	r0, [r2, #4]
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 800aaba:	f240 8102 	bls.w	800acc2 <HAL_SPI_TransmitReceive+0x2a2>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800aabe:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 800aac2:	6050      	str	r0, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aac4:	6810      	ldr	r0, [r2, #0]
 800aac6:	0647      	lsls	r7, r0, #25
 800aac8:	d406      	bmi.n	800aad8 <HAL_SPI_TransmitReceive+0xb8>
    __HAL_SPI_ENABLE(hspi);
 800aaca:	6810      	ldr	r0, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aacc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    __HAL_SPI_ENABLE(hspi);
 800aad0:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 800aad4:	6010      	str	r0, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aad6:	d857      	bhi.n	800ab88 <HAL_SPI_TransmitReceive+0x168>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800aad8:	2b00      	cmp	r3, #0
 800aada:	f000 80af 	beq.w	800ac3c <HAL_SPI_TransmitReceive+0x21c>
 800aade:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800aae0:	b29b      	uxth	r3, r3
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	f000 80aa 	beq.w	800ac3c <HAL_SPI_TransmitReceive+0x21c>
        txallowed = 1U;
 800aae8:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aaea:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	b923      	cbnz	r3, 800aafa <HAL_SPI_TransmitReceive+0xda>
 800aaf0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d057      	beq.n	800abaa <HAL_SPI_TransmitReceive+0x18a>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800aafa:	b19f      	cbz	r7, 800ab24 <HAL_SPI_TransmitReceive+0x104>
 800aafc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	b183      	cbz	r3, 800ab24 <HAL_SPI_TransmitReceive+0x104>
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	689a      	ldr	r2, [r3, #8]
 800ab06:	0791      	lsls	r1, r2, #30
 800ab08:	d50c      	bpl.n	800ab24 <HAL_SPI_TransmitReceive+0x104>
        if (hspi->TxXferCount > 1U)
 800ab0a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800ab0c:	b292      	uxth	r2, r2
 800ab0e:	2a01      	cmp	r2, #1
 800ab10:	f240 808b 	bls.w	800ac2a <HAL_SPI_TransmitReceive+0x20a>
          hspi->Instance->DR = *((uint16_t *)pTxData);
 800ab14:	f836 2b02 	ldrh.w	r2, [r6], #2
        txallowed = 0U;
 800ab18:	2700      	movs	r7, #0
          hspi->Instance->DR = *((uint16_t *)pTxData);
 800ab1a:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount -= 2U;
 800ab1c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ab1e:	3b02      	subs	r3, #2
 800ab20:	b29b      	uxth	r3, r3
 800ab22:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800ab24:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800ab28:	b29b      	uxth	r3, r3
 800ab2a:	b1bb      	cbz	r3, 800ab5c <HAL_SPI_TransmitReceive+0x13c>
 800ab2c:	6823      	ldr	r3, [r4, #0]
 800ab2e:	689a      	ldr	r2, [r3, #8]
 800ab30:	07d2      	lsls	r2, r2, #31
 800ab32:	d513      	bpl.n	800ab5c <HAL_SPI_TransmitReceive+0x13c>
        if (hspi->RxXferCount > 1U)
 800ab34:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800ab38:	b292      	uxth	r2, r2
 800ab3a:	2a01      	cmp	r2, #1
 800ab3c:	d964      	bls.n	800ac08 <HAL_SPI_TransmitReceive+0x1e8>
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 800ab3e:	68da      	ldr	r2, [r3, #12]
 800ab40:	f825 2b02 	strh.w	r2, [r5], #2
          hspi->RxXferCount -= 2U;
 800ab44:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800ab48:	3a02      	subs	r2, #2
 800ab4a:	b292      	uxth	r2, r2
 800ab4c:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800ab50:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800ab54:	b292      	uxth	r2, r2
 800ab56:	2a01      	cmp	r2, #1
 800ab58:	d961      	bls.n	800ac1e <HAL_SPI_TransmitReceive+0x1fe>
        txallowed = 1U;
 800ab5a:	2701      	movs	r7, #1
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800ab5c:	9b06      	ldr	r3, [sp, #24]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	d0c3      	beq.n	800aaea <HAL_SPI_TransmitReceive+0xca>
 800ab62:	f7fe f969 	bl	8008e38 <HAL_GetTick>
 800ab66:	9b06      	ldr	r3, [sp, #24]
 800ab68:	eba0 0008 	sub.w	r0, r0, r8
 800ab6c:	4283      	cmp	r3, r0
 800ab6e:	d8bc      	bhi.n	800aaea <HAL_SPI_TransmitReceive+0xca>
        errorcode = HAL_TIMEOUT;
 800ab70:	2003      	movs	r0, #3
 800ab72:	e772      	b.n	800aa5a <HAL_SPI_TransmitReceive+0x3a>
    errorcode = HAL_ERROR;
 800ab74:	2001      	movs	r0, #1
 800ab76:	e770      	b.n	800aa5a <HAL_SPI_TransmitReceive+0x3a>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ab78:	6822      	ldr	r2, [r4, #0]
 800ab7a:	6850      	ldr	r0, [r2, #4]
 800ab7c:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 800ab80:	6050      	str	r0, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab82:	6810      	ldr	r0, [r2, #0]
 800ab84:	0640      	lsls	r0, r0, #25
 800ab86:	d5a0      	bpl.n	800aaca <HAL_SPI_TransmitReceive+0xaa>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d05f      	beq.n	800ac4c <HAL_SPI_TransmitReceive+0x22c>
 800ab8c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d05b      	beq.n	800ac4c <HAL_SPI_TransmitReceive+0x22c>
 800ab94:	9b06      	ldr	r3, [sp, #24]
 800ab96:	3301      	adds	r3, #1
 800ab98:	d160      	bne.n	800ac5c <HAL_SPI_TransmitReceive+0x23c>
{
 800ab9a:	2101      	movs	r1, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab9c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ab9e:	b29b      	uxth	r3, r3
 800aba0:	b983      	cbnz	r3, 800abc4 <HAL_SPI_TransmitReceive+0x1a4>
 800aba2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	b963      	cbnz	r3, 800abc4 <HAL_SPI_TransmitReceive+0x1a4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800abaa:	4642      	mov	r2, r8
 800abac:	9906      	ldr	r1, [sp, #24]
 800abae:	4620      	mov	r0, r4
 800abb0:	f7ff fe52 	bl	800a858 <SPI_EndRxTxTransaction>
 800abb4:	b108      	cbz	r0, 800abba <HAL_SPI_TransmitReceive+0x19a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800abb6:	2320      	movs	r3, #32
 800abb8:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800abba:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800abbc:	3000      	adds	r0, #0
 800abbe:	bf18      	it	ne
 800abc0:	2001      	movne	r0, #1
 800abc2:	e74a      	b.n	800aa5a <HAL_SPI_TransmitReceive+0x3a>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800abc4:	b169      	cbz	r1, 800abe2 <HAL_SPI_TransmitReceive+0x1c2>
 800abc6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800abc8:	b29b      	uxth	r3, r3
 800abca:	b153      	cbz	r3, 800abe2 <HAL_SPI_TransmitReceive+0x1c2>
 800abcc:	6893      	ldr	r3, [r2, #8]
 800abce:	079f      	lsls	r7, r3, #30
 800abd0:	d507      	bpl.n	800abe2 <HAL_SPI_TransmitReceive+0x1c2>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800abd2:	f836 3b02 	ldrh.w	r3, [r6], #2
        txallowed = 0U;
 800abd6:	2100      	movs	r1, #0
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800abd8:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 800abda:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800abdc:	3b01      	subs	r3, #1
 800abde:	b29b      	uxth	r3, r3
 800abe0:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800abe2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d0d7      	beq.n	800ab9c <HAL_SPI_TransmitReceive+0x17c>
 800abec:	6893      	ldr	r3, [r2, #8]
 800abee:	07d8      	lsls	r0, r3, #31
 800abf0:	d5d4      	bpl.n	800ab9c <HAL_SPI_TransmitReceive+0x17c>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800abf2:	68d3      	ldr	r3, [r2, #12]
        txallowed = 1U;
 800abf4:	2101      	movs	r1, #1
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800abf6:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 800abfa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800abfe:	3b01      	subs	r3, #1
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800ac06:	e7c9      	b.n	800ab9c <HAL_SPI_TransmitReceive+0x17c>
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ac08:	7b1b      	ldrb	r3, [r3, #12]
        txallowed = 1U;
 800ac0a:	2701      	movs	r7, #1
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ac0c:	702b      	strb	r3, [r5, #0]
 800ac0e:	443d      	add	r5, r7
          hspi->RxXferCount--;
 800ac10:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800ac14:	3b01      	subs	r3, #1
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 800ac1c:	e79e      	b.n	800ab5c <HAL_SPI_TransmitReceive+0x13c>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ac1e:	685a      	ldr	r2, [r3, #4]
        txallowed = 1U;
 800ac20:	2701      	movs	r7, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ac22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac26:	605a      	str	r2, [r3, #4]
 800ac28:	e798      	b.n	800ab5c <HAL_SPI_TransmitReceive+0x13c>
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800ac2a:	7832      	ldrb	r2, [r6, #0]
        txallowed = 0U;
 800ac2c:	2700      	movs	r7, #0
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800ac2e:	3601      	adds	r6, #1
 800ac30:	731a      	strb	r2, [r3, #12]
          hspi->TxXferCount--;
 800ac32:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ac34:	3b01      	subs	r3, #1
 800ac36:	b29b      	uxth	r3, r3
 800ac38:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ac3a:	e773      	b.n	800ab24 <HAL_SPI_TransmitReceive+0x104>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*pTxData);
 800ac3c:	f816 3b01 	ldrb.w	r3, [r6], #1
 800ac40:	7313      	strb	r3, [r2, #12]
      hspi->TxXferCount--;
 800ac42:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ac44:	3b01      	subs	r3, #1
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ac4a:	e74d      	b.n	800aae8 <HAL_SPI_TransmitReceive+0xc8>
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800ac4c:	f836 3b02 	ldrh.w	r3, [r6], #2
 800ac50:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 800ac52:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ac54:	3b01      	subs	r3, #1
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ac5a:	e79b      	b.n	800ab94 <HAL_SPI_TransmitReceive+0x174>
        txallowed = 1U;
 800ac5c:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ac5e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	b923      	cbnz	r3, 800ac6e <HAL_SPI_TransmitReceive+0x24e>
 800ac64:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d09d      	beq.n	800abaa <HAL_SPI_TransmitReceive+0x18a>
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800ac6e:	b177      	cbz	r7, 800ac8e <HAL_SPI_TransmitReceive+0x26e>
 800ac70:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ac72:	b29b      	uxth	r3, r3
 800ac74:	b15b      	cbz	r3, 800ac8e <HAL_SPI_TransmitReceive+0x26e>
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	689a      	ldr	r2, [r3, #8]
 800ac7a:	0792      	lsls	r2, r2, #30
 800ac7c:	d507      	bpl.n	800ac8e <HAL_SPI_TransmitReceive+0x26e>
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800ac7e:	f836 2b02 	ldrh.w	r2, [r6], #2
        txallowed = 0U;
 800ac82:	2700      	movs	r7, #0
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800ac84:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800ac86:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	b29b      	uxth	r3, r3
 800ac8c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800ac8e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	b16b      	cbz	r3, 800acb2 <HAL_SPI_TransmitReceive+0x292>
 800ac96:	6823      	ldr	r3, [r4, #0]
 800ac98:	689a      	ldr	r2, [r3, #8]
 800ac9a:	07d0      	lsls	r0, r2, #31
 800ac9c:	d509      	bpl.n	800acb2 <HAL_SPI_TransmitReceive+0x292>
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800ac9e:	68db      	ldr	r3, [r3, #12]
        txallowed = 1U;
 800aca0:	2701      	movs	r7, #1
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 800aca2:	f825 3b02 	strh.w	r3, [r5], #2
        hspi->RxXferCount--;
 800aca6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800acaa:	3b01      	subs	r3, #1
 800acac:	b29b      	uxth	r3, r3
 800acae:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800acb2:	f7fe f8c1 	bl	8008e38 <HAL_GetTick>
 800acb6:	9b06      	ldr	r3, [sp, #24]
 800acb8:	eba0 0008 	sub.w	r0, r0, r8
 800acbc:	4283      	cmp	r3, r0
 800acbe:	d8ce      	bhi.n	800ac5e <HAL_SPI_TransmitReceive+0x23e>
 800acc0:	e756      	b.n	800ab70 <HAL_SPI_TransmitReceive+0x150>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800acc2:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800acc6:	6050      	str	r0, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800acc8:	6810      	ldr	r0, [r2, #0]
 800acca:	0640      	lsls	r0, r0, #25
 800accc:	f53f af04 	bmi.w	800aad8 <HAL_SPI_TransmitReceive+0xb8>
 800acd0:	e6fb      	b.n	800aaca <HAL_SPI_TransmitReceive+0xaa>
 800acd2:	bf00      	nop

0800acd4 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800acd4:	2800      	cmp	r0, #0
 800acd6:	f000 808d 	beq.w	800adf4 <HAL_TIM_Base_Init+0x120>
{ 
 800acda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800acdc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ace0:	4604      	mov	r4, r0
 800ace2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d077      	beq.n	800adda <HAL_TIM_Base_Init+0x106>
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800acea:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800acec:	2302      	movs	r3, #2
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800acee:	4943      	ldr	r1, [pc, #268]	; (800adfc <HAL_TIM_Base_Init+0x128>)
 800acf0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State= HAL_TIM_STATE_BUSY;
 800acf4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800acf8:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800acfc:	6813      	ldr	r3, [r2, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800acfe:	fab1 f181 	clz	r1, r1
 800ad02:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800ad06:	d047      	beq.n	800ad98 <HAL_TIM_Base_Init+0xc4>
 800ad08:	2900      	cmp	r1, #0
 800ad0a:	d145      	bne.n	800ad98 <HAL_TIM_Base_Init+0xc4>
 800ad0c:	483c      	ldr	r0, [pc, #240]	; (800ae00 <HAL_TIM_Base_Init+0x12c>)
 800ad0e:	4282      	cmp	r2, r0
 800ad10:	d068      	beq.n	800ade4 <HAL_TIM_Base_Init+0x110>
 800ad12:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ad16:	4282      	cmp	r2, r0
 800ad18:	d064      	beq.n	800ade4 <HAL_TIM_Base_Init+0x110>
 800ad1a:	4d3a      	ldr	r5, [pc, #232]	; (800ae04 <HAL_TIM_Base_Init+0x130>)
 800ad1c:	4e3a      	ldr	r6, [pc, #232]	; (800ae08 <HAL_TIM_Base_Init+0x134>)
 800ad1e:	1b50      	subs	r0, r2, r5
 800ad20:	42aa      	cmp	r2, r5
 800ad22:	bf18      	it	ne
 800ad24:	42b2      	cmpne	r2, r6
 800ad26:	fab0 f080 	clz	r0, r0
 800ad2a:	ea4f 1050 	mov.w	r0, r0, lsr #5
 800ad2e:	d15f      	bne.n	800adf0 <HAL_TIM_Base_Init+0x11c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800ad30:	4d36      	ldr	r5, [pc, #216]	; (800ae0c <HAL_TIM_Base_Init+0x138>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ad36:	68a6      	ldr	r6, [r4, #8]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800ad38:	42aa      	cmp	r2, r5
    tmpcr1 |= Structure->CounterMode;
 800ad3a:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800ad3e:	d034      	beq.n	800adaa <HAL_TIM_Base_Init+0xd6>
 800ad40:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 800ad44:	42aa      	cmp	r2, r5
 800ad46:	d030      	beq.n	800adaa <HAL_TIM_Base_Init+0xd6>
 800ad48:	4d2f      	ldr	r5, [pc, #188]	; (800ae08 <HAL_TIM_Base_Init+0x134>)
 800ad4a:	42aa      	cmp	r2, r5
 800ad4c:	bf14      	ite	ne
 800ad4e:	4605      	movne	r5, r0
 800ad50:	f040 0501 	orreq.w	r5, r0, #1
 800ad54:	bb4d      	cbnz	r5, 800adaa <HAL_TIM_Base_Init+0xd6>
 800ad56:	482e      	ldr	r0, [pc, #184]	; (800ae10 <HAL_TIM_Base_Init+0x13c>)
 800ad58:	4e2e      	ldr	r6, [pc, #184]	; (800ae14 <HAL_TIM_Base_Init+0x140>)
 800ad5a:	4282      	cmp	r2, r0
 800ad5c:	bf18      	it	ne
 800ad5e:	42b2      	cmpne	r2, r6
 800ad60:	bf0c      	ite	eq
 800ad62:	2001      	moveq	r0, #1
 800ad64:	2000      	movne	r0, #0
 800ad66:	d047      	beq.n	800adf8 <HAL_TIM_Base_Init+0x124>
 800ad68:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800ad6c:	4d2a      	ldr	r5, [pc, #168]	; (800ae18 <HAL_TIM_Base_Init+0x144>)
 800ad6e:	42aa      	cmp	r2, r5
 800ad70:	bf18      	it	ne
 800ad72:	42b2      	cmpne	r2, r6
 800ad74:	d019      	beq.n	800adaa <HAL_TIM_Base_Init+0xd6>
 800ad76:	4829      	ldr	r0, [pc, #164]	; (800ae1c <HAL_TIM_Base_Init+0x148>)
 800ad78:	4282      	cmp	r2, r0
 800ad7a:	d03d      	beq.n	800adf8 <HAL_TIM_Base_Init+0x124>
 800ad7c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ad80:	4282      	cmp	r2, r0
 800ad82:	d039      	beq.n	800adf8 <HAL_TIM_Base_Init+0x124>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad84:	69a1      	ldr	r1, [r4, #24]
 800ad86:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad8a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad8c:	430b      	orrs	r3, r1
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800ad8e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800ad90:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad92:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800ad94:	6291      	str	r1, [r2, #40]	; 0x28
 800ad96:	e017      	b.n	800adc8 <HAL_TIM_Base_Init+0xf4>
 800ad98:	481a      	ldr	r0, [pc, #104]	; (800ae04 <HAL_TIM_Base_Init+0x130>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ad9e:	68a5      	ldr	r5, [r4, #8]
 800ada0:	1a10      	subs	r0, r2, r0
 800ada2:	432b      	orrs	r3, r5
 800ada4:	fab0 f080 	clz	r0, r0
 800ada8:	0940      	lsrs	r0, r0, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800adaa:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800adac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800adb0:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800adb2:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adb4:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800adb6:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800adb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800adbc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800adbe:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adc0:	62d7      	str	r7, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800adc2:	6296      	str	r6, [r2, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800adc4:	b931      	cbnz	r1, 800add4 <HAL_TIM_Base_Init+0x100>
 800adc6:	b928      	cbnz	r0, 800add4 <HAL_TIM_Base_Init+0x100>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800adc8:	2301      	movs	r3, #1
  return HAL_OK;
 800adca:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800adcc:	6153      	str	r3, [r2, #20]
  htim->State= HAL_TIM_STATE_READY;
 800adce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800add2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 800add4:	6963      	ldr	r3, [r4, #20]
 800add6:	6313      	str	r3, [r2, #48]	; 0x30
 800add8:	e7f6      	b.n	800adc8 <HAL_TIM_Base_Init+0xf4>
    htim->Lock = HAL_UNLOCKED;
 800adda:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800adde:	f00d ffb5 	bl	8018d4c <HAL_TIM_Base_MspInit>
 800ade2:	e782      	b.n	800acea <HAL_TIM_Base_Init+0x16>
 800ade4:	4807      	ldr	r0, [pc, #28]	; (800ae04 <HAL_TIM_Base_Init+0x130>)
 800ade6:	1a10      	subs	r0, r2, r0
 800ade8:	fab0 f080 	clz	r0, r0
 800adec:	0940      	lsrs	r0, r0, #5
 800adee:	e79f      	b.n	800ad30 <HAL_TIM_Base_Init+0x5c>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800adf0:	4608      	mov	r0, r1
 800adf2:	e7a9      	b.n	800ad48 <HAL_TIM_Base_Init+0x74>
    return HAL_ERROR;
 800adf4:	2001      	movs	r0, #1
 800adf6:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800adf8:	2000      	movs	r0, #0
 800adfa:	e7d6      	b.n	800adaa <HAL_TIM_Base_Init+0xd6>
 800adfc:	40010000 	.word	0x40010000
 800ae00:	40000400 	.word	0x40000400
 800ae04:	40010400 	.word	0x40010400
 800ae08:	40000c00 	.word	0x40000c00
 800ae0c:	40000800 	.word	0x40000800
 800ae10:	40014400 	.word	0x40014400
 800ae14:	40014000 	.word	0x40014000
 800ae18:	40001800 	.word	0x40001800
 800ae1c:	40001c00 	.word	0x40001c00

0800ae20 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ae20:	6803      	ldr	r3, [r0, #0]
}
 800ae22:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ae24:	68da      	ldr	r2, [r3, #12]
 800ae26:	f042 0201 	orr.w	r2, r2, #1
 800ae2a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	f042 0201 	orr.w	r2, r2, #1
 800ae32:	601a      	str	r2, [r3, #0]
}
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop

0800ae38 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	f000 808d 	beq.w	800af58 <HAL_TIM_PWM_Init+0x120>
{
 800ae3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 800ae40:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ae44:	4604      	mov	r4, r0
 800ae46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d077      	beq.n	800af3e <HAL_TIM_PWM_Init+0x106>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800ae4e:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;  
 800ae50:	2302      	movs	r3, #2
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800ae52:	4943      	ldr	r1, [pc, #268]	; (800af60 <HAL_TIM_PWM_Init+0x128>)
 800ae54:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State= HAL_TIM_STATE_BUSY;  
 800ae58:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800ae5c:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800ae60:	6813      	ldr	r3, [r2, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800ae62:	fab1 f181 	clz	r1, r1
 800ae66:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800ae6a:	d047      	beq.n	800aefc <HAL_TIM_PWM_Init+0xc4>
 800ae6c:	2900      	cmp	r1, #0
 800ae6e:	d145      	bne.n	800aefc <HAL_TIM_PWM_Init+0xc4>
 800ae70:	483c      	ldr	r0, [pc, #240]	; (800af64 <HAL_TIM_PWM_Init+0x12c>)
 800ae72:	4282      	cmp	r2, r0
 800ae74:	d068      	beq.n	800af48 <HAL_TIM_PWM_Init+0x110>
 800ae76:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ae7a:	4282      	cmp	r2, r0
 800ae7c:	d064      	beq.n	800af48 <HAL_TIM_PWM_Init+0x110>
 800ae7e:	4d3a      	ldr	r5, [pc, #232]	; (800af68 <HAL_TIM_PWM_Init+0x130>)
 800ae80:	4e3a      	ldr	r6, [pc, #232]	; (800af6c <HAL_TIM_PWM_Init+0x134>)
 800ae82:	1b50      	subs	r0, r2, r5
 800ae84:	42aa      	cmp	r2, r5
 800ae86:	bf18      	it	ne
 800ae88:	42b2      	cmpne	r2, r6
 800ae8a:	fab0 f080 	clz	r0, r0
 800ae8e:	ea4f 1050 	mov.w	r0, r0, lsr #5
 800ae92:	d15f      	bne.n	800af54 <HAL_TIM_PWM_Init+0x11c>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800ae94:	4d36      	ldr	r5, [pc, #216]	; (800af70 <HAL_TIM_PWM_Init+0x138>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800ae9a:	68a6      	ldr	r6, [r4, #8]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800ae9c:	42aa      	cmp	r2, r5
    tmpcr1 |= Structure->CounterMode;
 800ae9e:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800aea2:	d034      	beq.n	800af0e <HAL_TIM_PWM_Init+0xd6>
 800aea4:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 800aea8:	42aa      	cmp	r2, r5
 800aeaa:	d030      	beq.n	800af0e <HAL_TIM_PWM_Init+0xd6>
 800aeac:	4d2f      	ldr	r5, [pc, #188]	; (800af6c <HAL_TIM_PWM_Init+0x134>)
 800aeae:	42aa      	cmp	r2, r5
 800aeb0:	bf14      	ite	ne
 800aeb2:	4605      	movne	r5, r0
 800aeb4:	f040 0501 	orreq.w	r5, r0, #1
 800aeb8:	bb4d      	cbnz	r5, 800af0e <HAL_TIM_PWM_Init+0xd6>
 800aeba:	482e      	ldr	r0, [pc, #184]	; (800af74 <HAL_TIM_PWM_Init+0x13c>)
 800aebc:	4e2e      	ldr	r6, [pc, #184]	; (800af78 <HAL_TIM_PWM_Init+0x140>)
 800aebe:	4282      	cmp	r2, r0
 800aec0:	bf18      	it	ne
 800aec2:	42b2      	cmpne	r2, r6
 800aec4:	bf0c      	ite	eq
 800aec6:	2001      	moveq	r0, #1
 800aec8:	2000      	movne	r0, #0
 800aeca:	d047      	beq.n	800af5c <HAL_TIM_PWM_Init+0x124>
 800aecc:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800aed0:	4d2a      	ldr	r5, [pc, #168]	; (800af7c <HAL_TIM_PWM_Init+0x144>)
 800aed2:	42aa      	cmp	r2, r5
 800aed4:	bf18      	it	ne
 800aed6:	42b2      	cmpne	r2, r6
 800aed8:	d019      	beq.n	800af0e <HAL_TIM_PWM_Init+0xd6>
 800aeda:	4829      	ldr	r0, [pc, #164]	; (800af80 <HAL_TIM_PWM_Init+0x148>)
 800aedc:	4282      	cmp	r2, r0
 800aede:	d03d      	beq.n	800af5c <HAL_TIM_PWM_Init+0x124>
 800aee0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800aee4:	4282      	cmp	r2, r0
 800aee6:	d039      	beq.n	800af5c <HAL_TIM_PWM_Init+0x124>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aee8:	69a1      	ldr	r1, [r4, #24]
 800aeea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aeee:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aef0:	430b      	orrs	r3, r1
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800aef2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800aef4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aef6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800aef8:	6291      	str	r1, [r2, #40]	; 0x28
 800aefa:	e017      	b.n	800af2c <HAL_TIM_PWM_Init+0xf4>
 800aefc:	481a      	ldr	r0, [pc, #104]	; (800af68 <HAL_TIM_PWM_Init+0x130>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aefe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800af02:	68a5      	ldr	r5, [r4, #8]
 800af04:	1a10      	subs	r0, r2, r0
 800af06:	432b      	orrs	r3, r5
 800af08:	fab0 f080 	clz	r0, r0
 800af0c:	0940      	lsrs	r0, r0, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af0e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800af10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af14:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af16:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af18:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800af1a:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af20:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800af22:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af24:	62d7      	str	r7, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800af26:	6296      	str	r6, [r2, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800af28:	b931      	cbnz	r1, 800af38 <HAL_TIM_PWM_Init+0x100>
 800af2a:	b928      	cbnz	r0, 800af38 <HAL_TIM_PWM_Init+0x100>
  TIMx->EGR = TIM_EGR_UG;
 800af2c:	2301      	movs	r3, #1
  return HAL_OK;
 800af2e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800af30:	6153      	str	r3, [r2, #20]
  htim->State= HAL_TIM_STATE_READY;
 800af32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800af36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 800af38:	6963      	ldr	r3, [r4, #20]
 800af3a:	6313      	str	r3, [r2, #48]	; 0x30
 800af3c:	e7f6      	b.n	800af2c <HAL_TIM_PWM_Init+0xf4>
    htim->Lock = HAL_UNLOCKED;
 800af3e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800af42:	f00d fecb 	bl	8018cdc <HAL_TIM_PWM_MspInit>
 800af46:	e782      	b.n	800ae4e <HAL_TIM_PWM_Init+0x16>
 800af48:	4807      	ldr	r0, [pc, #28]	; (800af68 <HAL_TIM_PWM_Init+0x130>)
 800af4a:	1a10      	subs	r0, r2, r0
 800af4c:	fab0 f080 	clz	r0, r0
 800af50:	0940      	lsrs	r0, r0, #5
 800af52:	e79f      	b.n	800ae94 <HAL_TIM_PWM_Init+0x5c>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800af54:	4608      	mov	r0, r1
 800af56:	e7a9      	b.n	800aeac <HAL_TIM_PWM_Init+0x74>
    return HAL_ERROR;
 800af58:	2001      	movs	r0, #1
 800af5a:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800af5c:	2000      	movs	r0, #0
 800af5e:	e7d6      	b.n	800af0e <HAL_TIM_PWM_Init+0xd6>
 800af60:	40010000 	.word	0x40010000
 800af64:	40000400 	.word	0x40000400
 800af68:	40010400 	.word	0x40010400
 800af6c:	40000c00 	.word	0x40000c00
 800af70:	40000800 	.word	0x40000800
 800af74:	40014400 	.word	0x40014400
 800af78:	40014000 	.word	0x40014000
 800af7c:	40001800 	.word	0x40001800
 800af80:	40001c00 	.word	0x40001c00

0800af84 <HAL_TIM_PWM_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800af84:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800af86:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800af88:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800af8a:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800af8e:	ea20 0001 	bic.w	r0, r0, r1
{
 800af92:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 800af94:	6218      	str	r0, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800af96:	4c0b      	ldr	r4, [pc, #44]	; (800afc4 <HAL_TIM_PWM_Start+0x40>)

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800af98:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800af9a:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800af9c:	ea41 0102 	orr.w	r1, r1, r2
 800afa0:	6219      	str	r1, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800afa2:	d00a      	beq.n	800afba <HAL_TIM_PWM_Start+0x36>
 800afa4:	4a08      	ldr	r2, [pc, #32]	; (800afc8 <HAL_TIM_PWM_Start+0x44>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d007      	beq.n	800afba <HAL_TIM_PWM_Start+0x36>
  __HAL_TIM_ENABLE(htim);
 800afaa:	681a      	ldr	r2, [r3, #0]
} 
 800afac:	2000      	movs	r0, #0
 800afae:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 800afb2:	f042 0201 	orr.w	r2, r2, #1
 800afb6:	601a      	str	r2, [r3, #0]
} 
 800afb8:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 800afba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800afbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800afc0:	645a      	str	r2, [r3, #68]	; 0x44
 800afc2:	e7f2      	b.n	800afaa <HAL_TIM_PWM_Start+0x26>
 800afc4:	40010000 	.word	0x40010000
 800afc8:	40010400 	.word	0x40010400

0800afcc <HAL_TIM_PWM_Stop>:
{ 
 800afcc:	b410      	push	{r4}
 800afce:	4604      	mov	r4, r0
  tmp = TIM_CCER_CC1E << Channel;
 800afd0:	2201      	movs	r2, #1
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800afd2:	4819      	ldr	r0, [pc, #100]	; (800b038 <HAL_TIM_PWM_Stop+0x6c>)
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800afd4:	6823      	ldr	r3, [r4, #0]
  tmp = TIM_CCER_CC1E << Channel;
 800afd6:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800afda:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800afdc:	4283      	cmp	r3, r0
  TIMx->CCER &= ~tmp;
 800afde:	ea22 0101 	bic.w	r1, r2, r1
 800afe2:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800afe4:	6a1a      	ldr	r2, [r3, #32]
 800afe6:	621a      	str	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800afe8:	d017      	beq.n	800b01a <HAL_TIM_PWM_Stop+0x4e>
 800afea:	4a14      	ldr	r2, [pc, #80]	; (800b03c <HAL_TIM_PWM_Stop+0x70>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d014      	beq.n	800b01a <HAL_TIM_PWM_Stop+0x4e>
  __HAL_TIM_DISABLE(htim);
 800aff0:	6a19      	ldr	r1, [r3, #32]
 800aff2:	f241 1211 	movw	r2, #4369	; 0x1111
 800aff6:	4211      	tst	r1, r2
 800aff8:	d108      	bne.n	800b00c <HAL_TIM_PWM_Stop+0x40>
 800affa:	6a19      	ldr	r1, [r3, #32]
 800affc:	f240 4244 	movw	r2, #1092	; 0x444
 800b000:	4211      	tst	r1, r2
 800b002:	d103      	bne.n	800b00c <HAL_TIM_PWM_Stop+0x40>
 800b004:	681a      	ldr	r2, [r3, #0]
 800b006:	f022 0201 	bic.w	r2, r2, #1
 800b00a:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800b00c:	2301      	movs	r3, #1
} 
 800b00e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800b010:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
} 
 800b014:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b018:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 800b01a:	6a19      	ldr	r1, [r3, #32]
 800b01c:	f241 1211 	movw	r2, #4369	; 0x1111
 800b020:	4211      	tst	r1, r2
 800b022:	d1e5      	bne.n	800aff0 <HAL_TIM_PWM_Stop+0x24>
 800b024:	6a19      	ldr	r1, [r3, #32]
 800b026:	f240 4244 	movw	r2, #1092	; 0x444
 800b02a:	4211      	tst	r1, r2
 800b02c:	d1e0      	bne.n	800aff0 <HAL_TIM_PWM_Stop+0x24>
 800b02e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b030:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b034:	645a      	str	r2, [r3, #68]	; 0x44
 800b036:	e7db      	b.n	800aff0 <HAL_TIM_PWM_Stop+0x24>
 800b038:	40010000 	.word	0x40010000
 800b03c:	40010400 	.word	0x40010400

0800b040 <HAL_TIM_PeriodElapsedCallback>:
 800b040:	4770      	bx	lr
 800b042:	bf00      	nop

0800b044 <HAL_TIM_OC_DelayElapsedCallback>:
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop

0800b048 <HAL_TIM_IC_CaptureCallback>:
 800b048:	4770      	bx	lr
 800b04a:	bf00      	nop

0800b04c <HAL_TIM_PWM_PulseFinishedCallback>:
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop

0800b050 <HAL_TIM_TriggerCallback>:
 800b050:	4770      	bx	lr
 800b052:	bf00      	nop

0800b054 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b054:	6803      	ldr	r3, [r0, #0]
 800b056:	691a      	ldr	r2, [r3, #16]
 800b058:	0791      	lsls	r1, r2, #30
{
 800b05a:	b510      	push	{r4, lr}
 800b05c:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b05e:	d502      	bpl.n	800b066 <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800b060:	68da      	ldr	r2, [r3, #12]
 800b062:	0792      	lsls	r2, r2, #30
 800b064:	d465      	bmi.n	800b132 <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b066:	691a      	ldr	r2, [r3, #16]
 800b068:	0752      	lsls	r2, r2, #29
 800b06a:	d502      	bpl.n	800b072 <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800b06c:	68da      	ldr	r2, [r3, #12]
 800b06e:	0750      	lsls	r0, r2, #29
 800b070:	d44c      	bmi.n	800b10c <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b072:	691a      	ldr	r2, [r3, #16]
 800b074:	0711      	lsls	r1, r2, #28
 800b076:	d502      	bpl.n	800b07e <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800b078:	68da      	ldr	r2, [r3, #12]
 800b07a:	0712      	lsls	r2, r2, #28
 800b07c:	d434      	bmi.n	800b0e8 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b07e:	691a      	ldr	r2, [r3, #16]
 800b080:	06d0      	lsls	r0, r2, #27
 800b082:	d502      	bpl.n	800b08a <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800b084:	68da      	ldr	r2, [r3, #12]
 800b086:	06d1      	lsls	r1, r2, #27
 800b088:	d41e      	bmi.n	800b0c8 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b08a:	691a      	ldr	r2, [r3, #16]
 800b08c:	07d2      	lsls	r2, r2, #31
 800b08e:	d502      	bpl.n	800b096 <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800b090:	68da      	ldr	r2, [r3, #12]
 800b092:	07d0      	lsls	r0, r2, #31
 800b094:	d46b      	bmi.n	800b16e <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b096:	691a      	ldr	r2, [r3, #16]
 800b098:	0611      	lsls	r1, r2, #24
 800b09a:	d502      	bpl.n	800b0a2 <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800b09c:	68da      	ldr	r2, [r3, #12]
 800b09e:	0612      	lsls	r2, r2, #24
 800b0a0:	d46d      	bmi.n	800b17e <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b0a2:	691a      	ldr	r2, [r3, #16]
 800b0a4:	05d0      	lsls	r0, r2, #23
 800b0a6:	d502      	bpl.n	800b0ae <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800b0a8:	68da      	ldr	r2, [r3, #12]
 800b0aa:	0611      	lsls	r1, r2, #24
 800b0ac:	d46f      	bmi.n	800b18e <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b0ae:	691a      	ldr	r2, [r3, #16]
 800b0b0:	0652      	lsls	r2, r2, #25
 800b0b2:	d502      	bpl.n	800b0ba <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800b0b4:	68da      	ldr	r2, [r3, #12]
 800b0b6:	0650      	lsls	r0, r2, #25
 800b0b8:	d451      	bmi.n	800b15e <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b0ba:	691a      	ldr	r2, [r3, #16]
 800b0bc:	0691      	lsls	r1, r2, #26
 800b0be:	d502      	bpl.n	800b0c6 <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800b0c0:	68da      	ldr	r2, [r3, #12]
 800b0c2:	0692      	lsls	r2, r2, #26
 800b0c4:	d443      	bmi.n	800b14e <HAL_TIM_IRQHandler+0xfa>
 800b0c6:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b0c8:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b0cc:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800b0ce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b0d0:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800b0d2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b0d4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800b0d6:	f413 7f40 	tst.w	r3, #768	; 0x300
 800b0da:	d06c      	beq.n	800b1b6 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 800b0dc:	f7ff ffb4 	bl	800b048 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	6823      	ldr	r3, [r4, #0]
 800b0e4:	7722      	strb	r2, [r4, #28]
 800b0e6:	e7d0      	b.n	800b08a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b0e8:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b0ec:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800b0ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b0f0:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800b0f2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b0f4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 800b0f6:	079b      	lsls	r3, r3, #30
 800b0f8:	d15a      	bne.n	800b1b0 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0fa:	f7ff ffa3 	bl	800b044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0fe:	4620      	mov	r0, r4
 800b100:	f7ff ffa4 	bl	800b04c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b104:	2200      	movs	r2, #0
 800b106:	6823      	ldr	r3, [r4, #0]
 800b108:	7722      	strb	r2, [r4, #28]
 800b10a:	e7b8      	b.n	800b07e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b10c:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b110:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800b112:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b114:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800b116:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b118:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800b11a:	f413 7f40 	tst.w	r3, #768	; 0x300
 800b11e:	d144      	bne.n	800b1aa <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b120:	f7ff ff90 	bl	800b044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b124:	4620      	mov	r0, r4
 800b126:	f7ff ff91 	bl	800b04c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b12a:	2200      	movs	r2, #0
 800b12c:	6823      	ldr	r3, [r4, #0]
 800b12e:	7722      	strb	r2, [r4, #28]
 800b130:	e79f      	b.n	800b072 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b132:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b136:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b138:	6119      	str	r1, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800b13a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b13c:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800b13e:	0799      	lsls	r1, r3, #30
 800b140:	d02d      	beq.n	800b19e <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 800b142:	f7ff ff81 	bl	800b048 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b146:	2200      	movs	r2, #0
 800b148:	6823      	ldr	r3, [r4, #0]
 800b14a:	7722      	strb	r2, [r4, #28]
 800b14c:	e78b      	b.n	800b066 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b14e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800b152:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b154:	611a      	str	r2, [r3, #16]
}
 800b156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800b15a:	f000 b9b7 	b.w	800b4cc <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b15e:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800b162:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b164:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800b166:	f7ff ff73 	bl	800b050 <HAL_TIM_TriggerCallback>
 800b16a:	6823      	ldr	r3, [r4, #0]
 800b16c:	e7a5      	b.n	800b0ba <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b16e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800b172:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b174:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800b176:	f7ff ff63 	bl	800b040 <HAL_TIM_PeriodElapsedCallback>
 800b17a:	6823      	ldr	r3, [r4, #0]
 800b17c:	e78b      	b.n	800b096 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b17e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800b182:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b184:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800b186:	f000 f9a3 	bl	800b4d0 <HAL_TIMEx_BreakCallback>
 800b18a:	6823      	ldr	r3, [r4, #0]
 800b18c:	e789      	b.n	800b0a2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b18e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800b192:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b194:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800b196:	f000 f99b 	bl	800b4d0 <HAL_TIMEx_BreakCallback>
 800b19a:	6823      	ldr	r3, [r4, #0]
 800b19c:	e787      	b.n	800b0ae <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b19e:	f7ff ff51 	bl	800b044 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	f7ff ff52 	bl	800b04c <HAL_TIM_PWM_PulseFinishedCallback>
 800b1a8:	e7cd      	b.n	800b146 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 800b1aa:	f7ff ff4d 	bl	800b048 <HAL_TIM_IC_CaptureCallback>
 800b1ae:	e7bc      	b.n	800b12a <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 800b1b0:	f7ff ff4a 	bl	800b048 <HAL_TIM_IC_CaptureCallback>
 800b1b4:	e7a6      	b.n	800b104 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1b6:	f7ff ff45 	bl	800b044 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	f7ff ff46 	bl	800b04c <HAL_TIM_PWM_PulseFinishedCallback>
 800b1c0:	e78e      	b.n	800b0e0 <HAL_TIM_IRQHandler+0x8c>
 800b1c2:	bf00      	nop

0800b1c4 <TIM_OC1_SetConfig>:
{
 800b1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1c6:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 800b1c8:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1ca:	f024 0401 	bic.w	r4, r4, #1
  tmpccmrx |= OC_Config->OCMode;
 800b1ce:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b1d0:	4a13      	ldr	r2, [pc, #76]	; (800b220 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b1d2:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b1d4:	4d13      	ldr	r5, [pc, #76]	; (800b224 <TIM_OC1_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 800b1d6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800b1d8:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b1da:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 800b1dc:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800b1e0:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b1e4:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= OC_Config->OCPolarity;
 800b1e8:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 800b1ec:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b1f0:	d009      	beq.n	800b206 <TIM_OC1_SetConfig+0x42>
 800b1f2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b1f6:	42a8      	cmp	r0, r5
 800b1f8:	d005      	beq.n	800b206 <TIM_OC1_SetConfig+0x42>
  TIMx->CCR1 = OC_Config->Pulse;
 800b1fa:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b1fc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800b1fe:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800b200:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 800b202:	6203      	str	r3, [r0, #32]
 800b204:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 800b206:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800b20a:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 800b20c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b20e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800b212:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800b214:	433b      	orrs	r3, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 800b216:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800b218:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800b21c:	432c      	orrs	r4, r5
 800b21e:	e7ec      	b.n	800b1fa <TIM_OC1_SetConfig+0x36>
 800b220:	fffeff8c 	.word	0xfffeff8c
 800b224:	40010000 	.word	0x40010000

0800b228 <TIM_OC2_SetConfig>:
{
 800b228:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b22a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4);
 800b22c:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b22e:	f024 0410 	bic.w	r4, r4, #16
  tmpccmrx |= (OC_Config->OCMode << 8);
 800b232:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b234:	4a14      	ldr	r2, [pc, #80]	; (800b288 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b236:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b238:	4d14      	ldr	r5, [pc, #80]	; (800b28c <TIM_OC2_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 800b23a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800b23c:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b23e:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 800b240:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800b244:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b248:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 4);
 800b24c:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8);
 800b250:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b254:	d009      	beq.n	800b26a <TIM_OC2_SetConfig+0x42>
 800b256:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b25a:	42a8      	cmp	r0, r5
 800b25c:	d005      	beq.n	800b26a <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 800b25e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b260:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800b262:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800b264:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800b266:	6203      	str	r3, [r0, #32]
 800b268:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 800b26a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800b26e:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800b270:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b272:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800b276:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800b278:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800b27c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800b27e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800b282:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800b286:	e7ea      	b.n	800b25e <TIM_OC2_SetConfig+0x36>
 800b288:	feff8cff 	.word	0xfeff8cff
 800b28c:	40010000 	.word	0x40010000

0800b290 <TIM_OC3_SetConfig>:
{
 800b290:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b292:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8);
 800b294:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b296:	f424 7480 	bic.w	r4, r4, #256	; 0x100
  tmpccmrx |= OC_Config->OCMode;
 800b29a:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800b29c:	4a14      	ldr	r2, [pc, #80]	; (800b2f0 <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b29e:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b2a0:	4d14      	ldr	r5, [pc, #80]	; (800b2f4 <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 800b2a2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800b2a4:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b2a6:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 800b2a8:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800b2ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800b2b0:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 8);
 800b2b4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800b2b8:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b2bc:	d009      	beq.n	800b2d2 <TIM_OC3_SetConfig+0x42>
 800b2be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b2c2:	42a8      	cmp	r0, r5
 800b2c4:	d005      	beq.n	800b2d2 <TIM_OC3_SetConfig+0x42>
  TIMx->CCR3 = OC_Config->Pulse;
 800b2c6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b2c8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b2ca:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800b2cc:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800b2ce:	6203      	str	r3, [r0, #32]
 800b2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 800b2d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800b2d6:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 800b2d8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b2da:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800b2de:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800b2e0:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800b2e4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800b2e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800b2ea:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800b2ee:	e7ea      	b.n	800b2c6 <TIM_OC3_SetConfig+0x36>
 800b2f0:	fffeff8c 	.word	0xfffeff8c
 800b2f4:	40010000 	.word	0x40010000

0800b2f8 <TIM_OC4_SetConfig>:
{
 800b2f8:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2fa:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12);
 800b2fc:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b2fe:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
  tmpccmrx |= (OC_Config->OCMode << 8);
 800b302:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b304:	4a10      	ldr	r2, [pc, #64]	; (800b348 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b306:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b308:	4d10      	ldr	r5, [pc, #64]	; (800b34c <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800b30a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800b30c:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b30e:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 800b310:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800b314:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b318:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 12);
 800b31c:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8);
 800b320:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800b324:	d009      	beq.n	800b33a <TIM_OC4_SetConfig+0x42>
 800b326:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b32a:	42a8      	cmp	r0, r5
 800b32c:	d005      	beq.n	800b33a <TIM_OC4_SetConfig+0x42>
  TIMx->CCR4 = OC_Config->Pulse;
 800b32e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800b330:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800b332:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800b334:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800b336:	6203      	str	r3, [r0, #32]
 800b338:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b33a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800b33e:	694d      	ldr	r5, [r1, #20]
 800b340:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800b344:	e7f3      	b.n	800b32e <TIM_OC4_SetConfig+0x36>
 800b346:	bf00      	nop
 800b348:	feff8cff 	.word	0xfeff8cff
 800b34c:	40010000 	.word	0x40010000

0800b350 <HAL_TIMEx_PWMN_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b350:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ADVANCED_INSTANCE(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNELS(Channel));

  tmp = TIM_CCER_CC1NE << Channel;
 800b352:	2204      	movs	r2, #4
} 
 800b354:	2000      	movs	r0, #0
  tmp = TIM_CCER_CC1NE << Channel;
 800b356:	fa02 f101 	lsl.w	r1, r2, r1
{
 800b35a:	b410      	push	{r4}

  /* Reset the CCxNE Bit */
  TIMx->CCER &= ~tmp;
 800b35c:	6a1c      	ldr	r4, [r3, #32]
 800b35e:	ea24 0401 	bic.w	r4, r4, r1
 800b362:	621c      	str	r4, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 800b364:	6a1a      	ldr	r2, [r3, #32]
} 
 800b366:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 800b36a:	4311      	orrs	r1, r2
 800b36c:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 800b36e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b370:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b374:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800b376:	681a      	ldr	r2, [r3, #0]
 800b378:	f042 0201 	orr.w	r2, r2, #1
 800b37c:	601a      	str	r2, [r3, #0]
} 
 800b37e:	4770      	bx	lr

0800b380 <HAL_TIMEx_PWMN_Stop>:
 800b380:	6803      	ldr	r3, [r0, #0]
 800b382:	2004      	movs	r0, #4
 800b384:	6a1a      	ldr	r2, [r3, #32]
 800b386:	fa00 f101 	lsl.w	r1, r0, r1
 800b38a:	ea22 0201 	bic.w	r2, r2, r1
 800b38e:	b410      	push	{r4}
 800b390:	621a      	str	r2, [r3, #32]
 800b392:	f241 1411 	movw	r4, #4369	; 0x1111
 800b396:	6a1a      	ldr	r2, [r3, #32]
 800b398:	621a      	str	r2, [r3, #32]
 800b39a:	6a1a      	ldr	r2, [r3, #32]
 800b39c:	4222      	tst	r2, r4
 800b39e:	d104      	bne.n	800b3aa <HAL_TIMEx_PWMN_Stop+0x2a>
 800b3a0:	6a19      	ldr	r1, [r3, #32]
 800b3a2:	f240 4244 	movw	r2, #1092	; 0x444
 800b3a6:	4211      	tst	r1, r2
 800b3a8:	d011      	beq.n	800b3ce <HAL_TIMEx_PWMN_Stop+0x4e>
 800b3aa:	6a19      	ldr	r1, [r3, #32]
 800b3ac:	f241 1211 	movw	r2, #4369	; 0x1111
 800b3b0:	4211      	tst	r1, r2
 800b3b2:	d108      	bne.n	800b3c6 <HAL_TIMEx_PWMN_Stop+0x46>
 800b3b4:	6a19      	ldr	r1, [r3, #32]
 800b3b6:	f240 4244 	movw	r2, #1092	; 0x444
 800b3ba:	4211      	tst	r1, r2
 800b3bc:	d103      	bne.n	800b3c6 <HAL_TIMEx_PWMN_Stop+0x46>
 800b3be:	681a      	ldr	r2, [r3, #0]
 800b3c0:	f022 0201 	bic.w	r2, r2, #1
 800b3c4:	601a      	str	r2, [r3, #0]
 800b3c6:	2000      	movs	r0, #0
 800b3c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3cc:	4770      	bx	lr
 800b3ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b3d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b3d4:	645a      	str	r2, [r3, #68]	; 0x44
 800b3d6:	e7e8      	b.n	800b3aa <HAL_TIMEx_PWMN_Stop+0x2a>

0800b3d8 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800b3d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800b3dc:	2b01      	cmp	r3, #1
{
 800b3de:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 800b3e0:	d01f      	beq.n	800b422 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  tmpcr2 = htim->Instance->CR2;
 800b3e2:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b3e4:	4d11      	ldr	r5, [pc, #68]	; (800b42c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 800b3e6:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b3e8:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 800b3ea:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b3ec:	d014      	beq.n	800b418 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800b3ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800b3f2:	42aa      	cmp	r2, r5
 800b3f4:	d010      	beq.n	800b418 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b3f6:	680d      	ldr	r5, [r1, #0]
  __HAL_UNLOCK(htim);
 800b3f8:	2600      	movs	r6, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3fa:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800b3fc:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 800b400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b404:	4321      	orrs	r1, r4
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b406:	432b      	orrs	r3, r5
  return HAL_OK;
 800b408:	4635      	mov	r5, r6
  htim->Instance->CR2 = tmpcr2;
 800b40a:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 800b40c:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800b40e:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
} 
 800b412:	4628      	mov	r0, r5
 800b414:	bc70      	pop	{r4, r5, r6}
 800b416:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b418:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b41c:	684d      	ldr	r5, [r1, #4]
 800b41e:	432b      	orrs	r3, r5
 800b420:	e7e9      	b.n	800b3f6 <HAL_TIMEx_MasterConfigSynchronization+0x1e>
  __HAL_LOCK(htim);
 800b422:	2502      	movs	r5, #2
} 
 800b424:	4628      	mov	r0, r5
 800b426:	bc70      	pop	{r4, r5, r6}
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	40010000 	.word	0x40010000

0800b430 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 800b430:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800b434:	2b01      	cmp	r3, #1
 800b436:	d041      	beq.n	800b4bc <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b438:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b43a:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b43c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
{
 800b440:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b442:	688c      	ldr	r4, [r1, #8]
{
 800b444:	b082      	sub	sp, #8
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b446:	680f      	ldr	r7, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b448:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b44a:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b44c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b44e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b452:	6805      	ldr	r5, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b454:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800b456:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b458:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800b45c:	9201      	str	r2, [sp, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b45e:	690a      	ldr	r2, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b460:	433b      	orrs	r3, r7
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b462:	4f18      	ldr	r7, [pc, #96]	; (800b4c4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b464:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b468:	42bd      	cmp	r5, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b46a:	ea43 0302 	orr.w	r3, r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800b46e:	9a01      	ldr	r2, [sp, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b470:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b474:	ea43 0306 	orr.w	r3, r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b478:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800b47c:	ea43 0304 	orr.w	r3, r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800b480:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800b484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b488:	d00a      	beq.n	800b4a0 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 800b48a:	4a0f      	ldr	r2, [pc, #60]	; (800b4c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 800b48c:	4295      	cmp	r5, r2
 800b48e:	d007      	beq.n	800b4a0 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  __HAL_UNLOCK(htim);
 800b490:	2200      	movs	r2, #0
  htim->Instance->BDTR = tmpbdtr;
 800b492:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800b494:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 800b498:	4610      	mov	r0, r2
 800b49a:	b002      	add	sp, #8
 800b49c:	bcf0      	pop	{r4, r5, r6, r7}
 800b49e:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800b4a0:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 800b4a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b4a6:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800b4a8:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b4ac:	6a0a      	ldr	r2, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b4ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b4b2:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b4b4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b4b8:	4313      	orrs	r3, r2
 800b4ba:	e7e9      	b.n	800b490 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 800b4bc:	2302      	movs	r3, #2
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	4770      	bx	lr
 800b4c2:	bf00      	nop
 800b4c4:	40010000 	.word	0x40010000
 800b4c8:	40010400 	.word	0x40010400

0800b4cc <HAL_TIMEx_CommutationCallback>:
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop

0800b4d0 <HAL_TIMEx_BreakCallback>:
{
 800b4d0:	4770      	bx	lr
 800b4d2:	bf00      	nop

0800b4d4 <HAL_TIM_PWM_ConfigChannel>:
{
 800b4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800b4d6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800b4da:	2b01      	cmp	r3, #1
 800b4dc:	d030      	beq.n	800b540 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800b4de:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 800b4e0:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800b4e2:	2101      	movs	r1, #1
 800b4e4:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800b4e6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 800b4ea:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  switch (Channel)
 800b4ee:	2a14      	cmp	r2, #20
 800b4f0:	d81e      	bhi.n	800b530 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800b4f2:	e8df f002 	tbb	[pc, r2]
 800b4f6:	1d56      	.short	0x1d56
 800b4f8:	1d681d1d 	.word	0x1d681d1d
 800b4fc:	1d7b1d1d 	.word	0x1d7b1d1d
 800b500:	1d0b1d1d 	.word	0x1d0b1d1d
 800b504:	1d8d1d1d 	.word	0x1d8d1d1d
 800b508:	1d1d      	.short	0x1d1d
 800b50a:	27          	.byte	0x27
 800b50b:	00          	.byte	0x00
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b50c:	4629      	mov	r1, r5
 800b50e:	6800      	ldr	r0, [r0, #0]
 800b510:	f7ff fef2 	bl	800b2f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b514:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800b516:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b518:	69d9      	ldr	r1, [r3, #28]
 800b51a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b51e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b520:	69d9      	ldr	r1, [r3, #28]
 800b522:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b526:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800b528:	69da      	ldr	r2, [r3, #28]
 800b52a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b52e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800b530:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800b532:	2201      	movs	r2, #1
  return HAL_OK;
 800b534:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800b536:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800b53a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return HAL_OK;
 800b53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 800b540:	2002      	movs	r0, #2
}
 800b542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b544:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 800b546:	68ae      	ldr	r6, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b548:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8);
 800b54a:	682f      	ldr	r7, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b54c:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b550:	494c      	ldr	r1, [pc, #304]	; (800b684 <HAL_TIM_PWM_ConfigChannel+0x1b0>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b552:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800b554:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b556:	6858      	ldr	r0, [r3, #4]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b558:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
 800b55c:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 20);
 800b560:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b564:	4e48      	ldr	r6, [pc, #288]	; (800b688 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b566:	ea0e 0101 	and.w	r1, lr, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b56a:	42b3      	cmp	r3, r6
  tmpccmrx |= (OC_Config->OCMode << 8);
 800b56c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b570:	f000 8081 	beq.w	800b676 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 800b574:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800b578:	42b3      	cmp	r3, r6
 800b57a:	d07c      	beq.n	800b676 <HAL_TIM_PWM_ConfigChannel+0x1a2>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b57c:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800b57e:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b580:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800b582:	65de      	str	r6, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800b584:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b586:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 800b588:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b58a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b58e:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b590:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b592:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b596:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 800b598:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b59a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b59e:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800b5a0:	e7c6      	b.n	800b530 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b5a2:	4629      	mov	r1, r5
 800b5a4:	6800      	ldr	r0, [r0, #0]
 800b5a6:	f7ff fe0d 	bl	800b1c4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b5aa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b5ac:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b5ae:	6999      	ldr	r1, [r3, #24]
 800b5b0:	f041 0108 	orr.w	r1, r1, #8
 800b5b4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b5b6:	6999      	ldr	r1, [r3, #24]
 800b5b8:	f021 0104 	bic.w	r1, r1, #4
 800b5bc:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b5be:	699a      	ldr	r2, [r3, #24]
 800b5c0:	4302      	orrs	r2, r0
 800b5c2:	619a      	str	r2, [r3, #24]
    break;
 800b5c4:	e7b4      	b.n	800b530 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b5c6:	4629      	mov	r1, r5
 800b5c8:	6800      	ldr	r0, [r0, #0]
 800b5ca:	f7ff fe2d 	bl	800b228 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b5ce:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800b5d0:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b5d2:	6999      	ldr	r1, [r3, #24]
 800b5d4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800b5d8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b5da:	6999      	ldr	r1, [r3, #24]
 800b5dc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800b5e0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800b5e2:	699a      	ldr	r2, [r3, #24]
 800b5e4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800b5e8:	619a      	str	r2, [r3, #24]
    break;
 800b5ea:	e7a1      	b.n	800b530 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	6800      	ldr	r0, [r0, #0]
 800b5f0:	f7ff fe4e 	bl	800b290 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b5f4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800b5f6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b5f8:	69d9      	ldr	r1, [r3, #28]
 800b5fa:	f041 0108 	orr.w	r1, r1, #8
 800b5fe:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b600:	69d9      	ldr	r1, [r3, #28]
 800b602:	f021 0104 	bic.w	r1, r1, #4
 800b606:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800b608:	69da      	ldr	r2, [r3, #28]
 800b60a:	4302      	orrs	r2, r0
 800b60c:	61da      	str	r2, [r3, #28]
    break;
 800b60e:	e78f      	b.n	800b530 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b610:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16);
 800b612:	68ae      	ldr	r6, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b614:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800b616:	682f      	ldr	r7, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b618:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b61c:	491b      	ldr	r1, [pc, #108]	; (800b68c <HAL_TIM_PWM_ConfigChannel+0x1b8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b61e:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800b620:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800b622:	6858      	ldr	r0, [r3, #4]
  tmpccer &= ~TIM_CCER_CC5P;
 800b624:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;
 800b628:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16);
 800b62c:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b630:	4e15      	ldr	r6, [pc, #84]	; (800b688 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b632:	ea0e 0101 	and.w	r1, lr, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b636:	42b3      	cmp	r3, r6
  tmpccmrx |= OC_Config->OCMode;
 800b638:	ea41 0107 	orr.w	r1, r1, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800b63c:	d015      	beq.n	800b66a <HAL_TIM_PWM_ConfigChannel+0x196>
 800b63e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800b642:	42b3      	cmp	r3, r6
 800b644:	d011      	beq.n	800b66a <HAL_TIM_PWM_ConfigChannel+0x196>
  TIMx->CCR5 = OC_Config->Pulse;
 800b646:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800b648:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800b64a:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800b64c:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 800b64e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b650:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800b652:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b654:	f041 0108 	orr.w	r1, r1, #8
 800b658:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b65a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b65c:	f021 0104 	bic.w	r1, r1, #4
 800b660:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800b662:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b664:	4302      	orrs	r2, r0
 800b666:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800b668:	e762      	b.n	800b530 <HAL_TIM_PWM_ConfigChannel+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b66a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800b66e:	696e      	ldr	r6, [r5, #20]
 800b670:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 800b674:	e7e7      	b.n	800b646 <HAL_TIM_PWM_ConfigChannel+0x172>
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b676:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800b67a:	696e      	ldr	r6, [r5, #20]
 800b67c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 800b680:	e77c      	b.n	800b57c <HAL_TIM_PWM_ConfigChannel+0xa8>
 800b682:	bf00      	nop
 800b684:	feff8fff 	.word	0xfeff8fff
 800b688:	40010000 	.word	0x40010000
 800b68c:	fffeff8f 	.word	0xfffeff8f

0800b690 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b694:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800b696:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 800b69a:	b082      	sub	sp, #8
  if(huart->gState == HAL_UART_STATE_READY)
 800b69c:	2b20      	cmp	r3, #32
 800b69e:	d003      	beq.n	800b6a8 <HAL_UART_Transmit+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800b6a0:	2002      	movs	r0, #2
  }
}
 800b6a2:	b002      	add	sp, #8
 800b6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6a8:	4688      	mov	r8, r1
    if((pData == NULL ) || (Size == 0U))
 800b6aa:	b391      	cbz	r1, 800b712 <HAL_UART_Transmit+0x82>
 800b6ac:	fab2 f382 	clz	r3, r2
 800b6b0:	095b      	lsrs	r3, r3, #5
 800b6b2:	bb73      	cbnz	r3, 800b712 <HAL_UART_Transmit+0x82>
    __HAL_LOCK(huart);
 800b6b4:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 800b6b8:	4605      	mov	r5, r0
 800b6ba:	2901      	cmp	r1, #1
 800b6bc:	d0f0      	beq.n	800b6a0 <HAL_UART_Transmit+0x10>
 800b6be:	2001      	movs	r0, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b6c0:	2121      	movs	r1, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6c2:	66eb      	str	r3, [r5, #108]	; 0x6c
    __HAL_LOCK(huart);
 800b6c4:	f885 0068 	strb.w	r0, [r5, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b6c8:	f885 1069 	strb.w	r1, [r5, #105]	; 0x69
 800b6cc:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 800b6ce:	f7fd fbb3 	bl	8008e38 <HAL_GetTick>
    huart->TxXferSize = Size;
 800b6d2:	9a01      	ldr	r2, [sp, #4]
    tickstart = HAL_GetTick();
 800b6d4:	4607      	mov	r7, r0
 800b6d6:	682c      	ldr	r4, [r5, #0]
    huart->TxXferSize = Size;
 800b6d8:	f8a5 2050 	strh.w	r2, [r5, #80]	; 0x50
    huart->TxXferCount = Size;
 800b6dc:	f8a5 2052 	strh.w	r2, [r5, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800b6e0:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	b303      	cbz	r3, 800b72a <HAL_UART_Transmit+0x9a>
      huart->TxXferCount--;
 800b6e8:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
 800b6f4:	1c72      	adds	r2, r6, #1
 800b6f6:	d125      	bne.n	800b744 <HAL_UART_Transmit+0xb4>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6f8:	69e2      	ldr	r2, [r4, #28]
 800b6fa:	0613      	lsls	r3, r2, #24
 800b6fc:	d5fc      	bpl.n	800b6f8 <HAL_UART_Transmit+0x68>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6fe:	68ab      	ldr	r3, [r5, #8]
 800b700:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b704:	d03a      	beq.n	800b77c <HAL_UART_Transmit+0xec>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800b706:	f898 3000 	ldrb.w	r3, [r8]
 800b70a:	f108 0801 	add.w	r8, r8, #1
 800b70e:	62a3      	str	r3, [r4, #40]	; 0x28
 800b710:	e7e6      	b.n	800b6e0 <HAL_UART_Transmit+0x50>
      return  HAL_ERROR;
 800b712:	2001      	movs	r0, #1
 800b714:	e7c5      	b.n	800b6a2 <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b716:	69e3      	ldr	r3, [r4, #28]
 800b718:	065b      	lsls	r3, r3, #25
 800b71a:	d40b      	bmi.n	800b734 <HAL_UART_Transmit+0xa4>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800b71c:	b1e6      	cbz	r6, 800b758 <HAL_UART_Transmit+0xc8>
 800b71e:	f7fd fb8b 	bl	8008e38 <HAL_GetTick>
 800b722:	1bc0      	subs	r0, r0, r7
 800b724:	682c      	ldr	r4, [r5, #0]
 800b726:	4286      	cmp	r6, r0
 800b728:	d916      	bls.n	800b758 <HAL_UART_Transmit+0xc8>
 800b72a:	1c71      	adds	r1, r6, #1
 800b72c:	d1f3      	bne.n	800b716 <HAL_UART_Transmit+0x86>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b72e:	69e3      	ldr	r3, [r4, #28]
 800b730:	065a      	lsls	r2, r3, #25
 800b732:	d5fc      	bpl.n	800b72e <HAL_UART_Transmit+0x9e>
    __HAL_UNLOCK(huart);
 800b734:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_READY;
 800b736:	2220      	movs	r2, #32
    return HAL_OK;
 800b738:	4618      	mov	r0, r3
    __HAL_UNLOCK(huart);
 800b73a:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 800b73e:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
    return HAL_OK;
 800b742:	e7ae      	b.n	800b6a2 <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b744:	69e3      	ldr	r3, [r4, #28]
 800b746:	0618      	lsls	r0, r3, #24
 800b748:	d4d9      	bmi.n	800b6fe <HAL_UART_Transmit+0x6e>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800b74a:	b12e      	cbz	r6, 800b758 <HAL_UART_Transmit+0xc8>
 800b74c:	f7fd fb74 	bl	8008e38 <HAL_GetTick>
 800b750:	1bc0      	subs	r0, r0, r7
 800b752:	682c      	ldr	r4, [r5, #0]
 800b754:	4286      	cmp	r6, r0
 800b756:	d8cd      	bhi.n	800b6f4 <HAL_UART_Transmit+0x64>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b758:	6823      	ldr	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState = HAL_UART_STATE_READY;
 800b75a:	2220      	movs	r2, #32
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b75c:	2100      	movs	r1, #0
      return HAL_TIMEOUT;
 800b75e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b760:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b764:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b766:	68a3      	ldr	r3, [r4, #8]
 800b768:	f023 0301 	bic.w	r3, r3, #1
 800b76c:	60a3      	str	r3, [r4, #8]
        huart->gState = HAL_UART_STATE_READY;
 800b76e:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800b772:	f885 1068 	strb.w	r1, [r5, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800b776:	f885 206a 	strb.w	r2, [r5, #106]	; 0x6a
 800b77a:	e792      	b.n	800b6a2 <HAL_UART_Transmit+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b77c:	692b      	ldr	r3, [r5, #16]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1c1      	bne.n	800b706 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800b782:	f838 3b02 	ldrh.w	r3, [r8], #2
 800b786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b78a:	62a3      	str	r3, [r4, #40]	; 0x28
        pData += 2;
 800b78c:	e7a8      	b.n	800b6e0 <HAL_UART_Transmit+0x50>
 800b78e:	bf00      	nop

0800b790 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b790:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b792:	07da      	lsls	r2, r3, #31
{
 800b794:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b796:	d506      	bpl.n	800b7a6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b798:	6801      	ldr	r1, [r0, #0]
 800b79a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800b79c:	684a      	ldr	r2, [r1, #4]
 800b79e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b7a2:	4322      	orrs	r2, r4
 800b7a4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b7a6:	079c      	lsls	r4, r3, #30
 800b7a8:	d506      	bpl.n	800b7b8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b7aa:	6801      	ldr	r1, [r0, #0]
 800b7ac:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800b7ae:	684a      	ldr	r2, [r1, #4]
 800b7b0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b7b4:	4322      	orrs	r2, r4
 800b7b6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b7b8:	0759      	lsls	r1, r3, #29
 800b7ba:	d506      	bpl.n	800b7ca <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b7bc:	6801      	ldr	r1, [r0, #0]
 800b7be:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800b7c0:	684a      	ldr	r2, [r1, #4]
 800b7c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800b7c6:	4322      	orrs	r2, r4
 800b7c8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b7ca:	071a      	lsls	r2, r3, #28
 800b7cc:	d506      	bpl.n	800b7dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b7ce:	6801      	ldr	r1, [r0, #0]
 800b7d0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b7d2:	684a      	ldr	r2, [r1, #4]
 800b7d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b7d8:	4322      	orrs	r2, r4
 800b7da:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b7dc:	06dc      	lsls	r4, r3, #27
 800b7de:	d506      	bpl.n	800b7ee <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b7e0:	6801      	ldr	r1, [r0, #0]
 800b7e2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800b7e4:	688a      	ldr	r2, [r1, #8]
 800b7e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b7ea:	4322      	orrs	r2, r4
 800b7ec:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b7ee:	0699      	lsls	r1, r3, #26
 800b7f0:	d506      	bpl.n	800b800 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b7f2:	6801      	ldr	r1, [r0, #0]
 800b7f4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800b7f6:	688a      	ldr	r2, [r1, #8]
 800b7f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b7fc:	4322      	orrs	r2, r4
 800b7fe:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b800:	065a      	lsls	r2, r3, #25
 800b802:	d50a      	bpl.n	800b81a <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b804:	6801      	ldr	r1, [r0, #0]
 800b806:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800b808:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b80a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b80e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800b812:	ea42 0204 	orr.w	r2, r2, r4
 800b816:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b818:	d00b      	beq.n	800b832 <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b81a:	061b      	lsls	r3, r3, #24
 800b81c:	d506      	bpl.n	800b82c <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b81e:	6802      	ldr	r2, [r0, #0]
 800b820:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800b822:	6853      	ldr	r3, [r2, #4]
 800b824:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b828:	430b      	orrs	r3, r1
 800b82a:	6053      	str	r3, [r2, #4]
  }
}
 800b82c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b830:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b832:	684a      	ldr	r2, [r1, #4]
 800b834:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800b836:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800b83a:	4322      	orrs	r2, r4
 800b83c:	604a      	str	r2, [r1, #4]
 800b83e:	e7ec      	b.n	800b81a <UART_AdvFeatureConfig+0x8a>

0800b840 <HAL_UART_Init>:
  if(huart == NULL)
 800b840:	2800      	cmp	r0, #0
 800b842:	f000 81be 	beq.w	800bbc2 <HAL_UART_Init+0x382>
{
 800b846:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 800b848:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800b84c:	4604      	mov	r4, r0
 800b84e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800b852:	2b00      	cmp	r3, #0
 800b854:	d047      	beq.n	800b8e6 <HAL_UART_Init+0xa6>
  __HAL_UART_DISABLE(huart);
 800b856:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800b858:	2224      	movs	r2, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b85a:	6921      	ldr	r1, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 800b85c:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b860:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800b862:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b864:	430b      	orrs	r3, r1
 800b866:	6961      	ldr	r1, [r4, #20]
  __HAL_UART_DISABLE(huart);
 800b868:	f022 0201 	bic.w	r2, r2, #1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800b86c:	48b8      	ldr	r0, [pc, #736]	; (800bb50 <HAL_UART_Init+0x310>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b86e:	430b      	orrs	r3, r1
 800b870:	69e1      	ldr	r1, [r4, #28]
  __HAL_UART_DISABLE(huart);
 800b872:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800b874:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b876:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b878:	68e7      	ldr	r7, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800b87a:	4010      	ands	r0, r2
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800b87c:	6a26      	ldr	r6, [r4, #32]
 800b87e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800b880:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b882:	48b4      	ldr	r0, [pc, #720]	; (800bb54 <HAL_UART_Init+0x314>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800b884:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800b886:	602b      	str	r3, [r5, #0]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b888:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b88a:	686b      	ldr	r3, [r5, #4]
 800b88c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b890:	ea43 0307 	orr.w	r3, r3, r7
 800b894:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800b896:	68ab      	ldr	r3, [r5, #8]
 800b898:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b89c:	ea42 0203 	orr.w	r2, r2, r3
 800b8a0:	60aa      	str	r2, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b8a2:	f000 8094 	beq.w	800b9ce <HAL_UART_Init+0x18e>
 800b8a6:	4bac      	ldr	r3, [pc, #688]	; (800bb58 <HAL_UART_Init+0x318>)
 800b8a8:	429d      	cmp	r5, r3
 800b8aa:	f000 80a4 	beq.w	800b9f6 <HAL_UART_Init+0x1b6>
 800b8ae:	4bab      	ldr	r3, [pc, #684]	; (800bb5c <HAL_UART_Init+0x31c>)
 800b8b0:	429d      	cmp	r5, r3
 800b8b2:	f000 80a9 	beq.w	800ba08 <HAL_UART_Init+0x1c8>
 800b8b6:	4baa      	ldr	r3, [pc, #680]	; (800bb60 <HAL_UART_Init+0x320>)
 800b8b8:	429d      	cmp	r5, r3
 800b8ba:	d019      	beq.n	800b8f0 <HAL_UART_Init+0xb0>
 800b8bc:	4ba9      	ldr	r3, [pc, #676]	; (800bb64 <HAL_UART_Init+0x324>)
 800b8be:	429d      	cmp	r5, r3
 800b8c0:	d027      	beq.n	800b912 <HAL_UART_Init+0xd2>
 800b8c2:	4ba9      	ldr	r3, [pc, #676]	; (800bb68 <HAL_UART_Init+0x328>)
 800b8c4:	429d      	cmp	r5, r3
 800b8c6:	f000 80c8 	beq.w	800ba5a <HAL_UART_Init+0x21a>
 800b8ca:	4ba8      	ldr	r3, [pc, #672]	; (800bb6c <HAL_UART_Init+0x32c>)
 800b8cc:	429d      	cmp	r5, r3
 800b8ce:	f000 80b5 	beq.w	800ba3c <HAL_UART_Init+0x1fc>
 800b8d2:	4ba7      	ldr	r3, [pc, #668]	; (800bb70 <HAL_UART_Init+0x330>)
 800b8d4:	429d      	cmp	r5, r3
 800b8d6:	f000 8159 	beq.w	800bb8c <HAL_UART_Init+0x34c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b8da:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800b8de:	f000 8168 	beq.w	800bbb2 <HAL_UART_Init+0x372>
    return HAL_ERROR;
 800b8e2:	2001      	movs	r0, #1
 800b8e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 800b8e6:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800b8ea:	f00d faa1 	bl	8018e30 <HAL_UART_MspInit>
 800b8ee:	e7b2      	b.n	800b856 <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b8f0:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 800b8f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8f8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b8fc:	2b40      	cmp	r3, #64	; 0x40
 800b8fe:	f000 80a6 	beq.w	800ba4e <HAL_UART_Init+0x20e>
 800b902:	d912      	bls.n	800b92a <HAL_UART_Init+0xea>
 800b904:	2b80      	cmp	r3, #128	; 0x80
 800b906:	f000 8103 	beq.w	800bb10 <HAL_UART_Init+0x2d0>
 800b90a:	2bc0      	cmp	r3, #192	; 0xc0
 800b90c:	f000 808a 	beq.w	800ba24 <HAL_UART_Init+0x1e4>
 800b910:	e7e3      	b.n	800b8da <HAL_UART_Init+0x9a>
 800b912:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
 800b916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b91a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b91e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b922:	f000 8094 	beq.w	800ba4e <HAL_UART_Init+0x20e>
 800b926:	f200 80e6 	bhi.w	800baf6 <HAL_UART_Init+0x2b6>
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1d5      	bne.n	800b8da <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b92e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800b932:	f000 80e7 	beq.w	800bb04 <HAL_UART_Init+0x2c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800b936:	f7fe fd03 	bl	800a340 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800b93a:	6862      	ldr	r2, [r4, #4]
 800b93c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800b940:	fbb3 f3f2 	udiv	r3, r3, r2
 800b944:	b29b      	uxth	r3, r3
 800b946:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b948:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d13b      	bne.n	800b9c6 <HAL_UART_Init+0x186>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b94e:	6823      	ldr	r3, [r4, #0]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b950:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b952:	685a      	ldr	r2, [r3, #4]
 800b954:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b958:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b95a:	689a      	ldr	r2, [r3, #8]
 800b95c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b960:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	f042 0201 	orr.w	r2, r2, #1
 800b968:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b96a:	66e1      	str	r1, [r4, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b96c:	f7fd fa64 	bl	8008e38 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b970:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800b972:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b974:	681a      	ldr	r2, [r3, #0]
 800b976:	0712      	lsls	r2, r2, #28
 800b978:	d409      	bmi.n	800b98e <HAL_UART_Init+0x14e>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800b97a:	2220      	movs	r2, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b97c:	2300      	movs	r3, #0
  huart->gState= HAL_UART_STATE_READY;
 800b97e:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69

  return HAL_OK;
 800b982:	4618      	mov	r0, r3
  huart->RxState= HAL_UART_STATE_READY;
 800b984:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 800b988:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800b98c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800b98e:	4f79      	ldr	r7, [pc, #484]	; (800bb74 <HAL_UART_Init+0x334>)
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b990:	69dd      	ldr	r5, [r3, #28]
 800b992:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 800b996:	d1f0      	bne.n	800b97a <HAL_UART_Init+0x13a>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800b998:	f7fd fa4e 	bl	8008e38 <HAL_GetTick>
 800b99c:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b99e:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800b9a0:	42b8      	cmp	r0, r7
 800b9a2:	d9f5      	bls.n	800b990 <HAL_UART_Init+0x150>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b9a4:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800b9a6:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 800b9a8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b9aa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b9ae:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9b0:	689a      	ldr	r2, [r3, #8]
 800b9b2:	f022 0201 	bic.w	r2, r2, #1
 800b9b6:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800b9b8:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 800b9bc:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800b9c0:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 800b9c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    UART_AdvFeatureConfig(huart);
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	f7ff fee2 	bl	800b790 <UART_AdvFeatureConfig>
 800b9cc:	e7bf      	b.n	800b94e <HAL_UART_Init+0x10e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b9ce:	4b6a      	ldr	r3, [pc, #424]	; (800bb78 <HAL_UART_Init+0x338>)
 800b9d0:	4a6a      	ldr	r2, [pc, #424]	; (800bb7c <HAL_UART_Init+0x33c>)
 800b9d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b9d6:	f003 0303 	and.w	r3, r3, #3
 800b9da:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9dc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800b9e0:	d159      	bne.n	800ba96 <HAL_UART_Init+0x256>
    switch (clocksource)
 800b9e2:	2b08      	cmp	r3, #8
 800b9e4:	f200 80e5 	bhi.w	800bbb2 <HAL_UART_Init+0x372>
 800b9e8:	e8df f003 	tbb	[pc, r3]
 800b9ec:	e395748c 	.word	0xe395748c
 800b9f0:	e3e3e38f 	.word	0xe3e3e38f
 800b9f4:	9d          	.byte	0x9d
 800b9f5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b9f6:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800b9fa:	4a61      	ldr	r2, [pc, #388]	; (800bb80 <HAL_UART_Init+0x340>)
 800b9fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba00:	f003 030c 	and.w	r3, r3, #12
 800ba04:	5cd3      	ldrb	r3, [r2, r3]
 800ba06:	e7e9      	b.n	800b9dc <HAL_UART_Init+0x19c>
 800ba08:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 800ba0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba10:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ba14:	2b10      	cmp	r3, #16
 800ba16:	d01a      	beq.n	800ba4e <HAL_UART_Init+0x20e>
 800ba18:	d987      	bls.n	800b92a <HAL_UART_Init+0xea>
 800ba1a:	2b20      	cmp	r3, #32
 800ba1c:	d078      	beq.n	800bb10 <HAL_UART_Init+0x2d0>
 800ba1e:	2b30      	cmp	r3, #48	; 0x30
 800ba20:	f47f af5b 	bne.w	800b8da <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba24:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800ba28:	d07d      	beq.n	800bb26 <HAL_UART_Init+0x2e6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800ba2a:	6862      	ldr	r2, [r4, #4]
 800ba2c:	0853      	lsrs	r3, r2, #1
 800ba2e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800ba32:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba36:	b29b      	uxth	r3, r3
 800ba38:	60eb      	str	r3, [r5, #12]
 800ba3a:	e785      	b.n	800b948 <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ba3c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 800ba40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba44:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ba48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba4c:	d116      	bne.n	800ba7c <HAL_UART_Init+0x23c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba4e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800ba52:	d05a      	beq.n	800bb0a <HAL_UART_Init+0x2ca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800ba54:	f7fe fc3a 	bl	800a2cc <HAL_RCC_GetSysClockFreq>
 800ba58:	e76f      	b.n	800b93a <HAL_UART_Init+0xfa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ba5a:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 800ba5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ba62:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ba66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba6a:	d0f0      	beq.n	800ba4e <HAL_UART_Init+0x20e>
 800ba6c:	d92c      	bls.n	800bac8 <HAL_UART_Init+0x288>
 800ba6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba72:	d04d      	beq.n	800bb10 <HAL_UART_Init+0x2d0>
 800ba74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ba78:	d0d4      	beq.n	800ba24 <HAL_UART_Init+0x1e4>
 800ba7a:	e72e      	b.n	800b8da <HAL_UART_Init+0x9a>
 800ba7c:	f240 809d 	bls.w	800bbba <HAL_UART_Init+0x37a>
 800ba80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba84:	d044      	beq.n	800bb10 <HAL_UART_Init+0x2d0>
 800ba86:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ba8a:	d0cb      	beq.n	800ba24 <HAL_UART_Init+0x1e4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba8c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800ba90:	f000 808f 	beq.w	800bbb2 <HAL_UART_Init+0x372>
 800ba94:	2310      	movs	r3, #16
    switch (clocksource)
 800ba96:	2b08      	cmp	r3, #8
 800ba98:	f63f af23 	bhi.w	800b8e2 <HAL_UART_Init+0xa2>
 800ba9c:	a201      	add	r2, pc, #4	; (adr r2, 800baa4 <HAL_UART_Init+0x264>)
 800ba9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa2:	bf00      	nop
 800baa4:	0800b937 	.word	0x0800b937
 800baa8:	0800bb37 	.word	0x0800bb37
 800baac:	0800bb3d 	.word	0x0800bb3d
 800bab0:	0800b8e3 	.word	0x0800b8e3
 800bab4:	0800ba55 	.word	0x0800ba55
 800bab8:	0800b8e3 	.word	0x0800b8e3
 800babc:	0800b8e3 	.word	0x0800b8e3
 800bac0:	0800b8e3 	.word	0x0800b8e3
 800bac4:	0800ba2b 	.word	0x0800ba2b
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bac8:	2b00      	cmp	r3, #0
 800baca:	f47f af06 	bne.w	800b8da <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bace:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800bad2:	d130      	bne.n	800bb36 <HAL_UART_Init+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800bad4:	f7fe fc44 	bl	800a360 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800bad8:	6862      	ldr	r2, [r4, #4]
 800bada:	6825      	ldr	r5, [r4, #0]
 800badc:	0853      	lsrs	r3, r2, #1
 800bade:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800bae2:	fbb3 f3f2 	udiv	r3, r3, r2
 800bae6:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 800bae8:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800baec:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 800baf0:	4313      	orrs	r3, r2
 800baf2:	60eb      	str	r3, [r5, #12]
 800baf4:	e728      	b.n	800b948 <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800baf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bafa:	d009      	beq.n	800bb10 <HAL_UART_Init+0x2d0>
 800bafc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bb00:	d090      	beq.n	800ba24 <HAL_UART_Init+0x1e4>
 800bb02:	e6ea      	b.n	800b8da <HAL_UART_Init+0x9a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800bb04:	f7fe fc1c 	bl	800a340 <HAL_RCC_GetPCLK1Freq>
 800bb08:	e7e6      	b.n	800bad8 <HAL_UART_Init+0x298>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800bb0a:	f7fe fbdf 	bl	800a2cc <HAL_RCC_GetSysClockFreq>
 800bb0e:	e7e3      	b.n	800bad8 <HAL_UART_Init+0x298>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb10:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800bb14:	d112      	bne.n	800bb3c <HAL_UART_Init+0x2fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800bb16:	6862      	ldr	r2, [r4, #4]
 800bb18:	4b1a      	ldr	r3, [pc, #104]	; (800bb84 <HAL_UART_Init+0x344>)
 800bb1a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800bb1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	e7e0      	b.n	800bae8 <HAL_UART_Init+0x2a8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800bb26:	6862      	ldr	r2, [r4, #4]
 800bb28:	0853      	lsrs	r3, r2, #1
 800bb2a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800bb2e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	e7d8      	b.n	800bae8 <HAL_UART_Init+0x2a8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800bb36:	f7fe fc13 	bl	800a360 <HAL_RCC_GetPCLK2Freq>
 800bb3a:	e6fe      	b.n	800b93a <HAL_UART_Init+0xfa>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800bb3c:	6862      	ldr	r2, [r4, #4]
 800bb3e:	4b12      	ldr	r3, [pc, #72]	; (800bb88 <HAL_UART_Init+0x348>)
 800bb40:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800bb44:	fbb3 f3f2 	udiv	r3, r3, r2
 800bb48:	b29b      	uxth	r3, r3
 800bb4a:	60eb      	str	r3, [r5, #12]
 800bb4c:	e6fc      	b.n	800b948 <HAL_UART_Init+0x108>
 800bb4e:	bf00      	nop
 800bb50:	efff69f3 	.word	0xefff69f3
 800bb54:	40011000 	.word	0x40011000
 800bb58:	40004400 	.word	0x40004400
 800bb5c:	40004800 	.word	0x40004800
 800bb60:	40004c00 	.word	0x40004c00
 800bb64:	40005000 	.word	0x40005000
 800bb68:	40011400 	.word	0x40011400
 800bb6c:	40007800 	.word	0x40007800
 800bb70:	40007c00 	.word	0x40007c00
 800bb74:	01fffffe 	.word	0x01fffffe
 800bb78:	40023800 	.word	0x40023800
 800bb7c:	0801d354 	.word	0x0801d354
 800bb80:	0801d358 	.word	0x0801d358
 800bb84:	01e84800 	.word	0x01e84800
 800bb88:	00f42400 	.word	0x00f42400
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb8c:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 800bb90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800bb98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bb9c:	f43f af57 	beq.w	800ba4e <HAL_UART_Init+0x20e>
 800bba0:	d90b      	bls.n	800bbba <HAL_UART_Init+0x37a>
 800bba2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bba6:	d0b3      	beq.n	800bb10 <HAL_UART_Init+0x2d0>
 800bba8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800bbac:	f43f af3a 	beq.w	800ba24 <HAL_UART_Init+0x1e4>
 800bbb0:	e76c      	b.n	800ba8c <HAL_UART_Init+0x24c>
    huart->Instance->BRR = brrtemp;
 800bbb2:	2300      	movs	r3, #0
    return HAL_ERROR;
 800bbb4:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 800bbb6:	60eb      	str	r3, [r5, #12]
 800bbb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	f43f aeb7 	beq.w	800b92e <HAL_UART_Init+0xee>
 800bbc0:	e764      	b.n	800ba8c <HAL_UART_Init+0x24c>
    return HAL_ERROR;
 800bbc2:	2001      	movs	r0, #1
}
 800bbc4:	4770      	bx	lr
 800bbc6:	bf00      	nop

0800bbc8 <calc_error>:

void calc_error() { ///Z
	float gap_R = 0.06; //E
	float gap_L = 0.06; //
	/**/
	if (Flag_wallConEn_S == true) { //
 800bbc8:	4bd7      	ldr	r3, [pc, #860]	; (800bf28 <calc_error+0x360>)
void calc_error() { ///Z
 800bbca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbce:	ed2d 8b04 	vpush	{d8-d9}
	if (Flag_wallConEn_S == true) { //
 800bbd2:	781b      	ldrb	r3, [r3, #0]
void calc_error() { ///Z
 800bbd4:	b084      	sub	sp, #16
	if (Flag_wallConEn_S == true) { //
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	f000 8183 	beq.w	800bee2 <calc_error+0x31a>
			}
			error_wall_S_D.D = (error_wall_S_D.P - error_wall_S_D.ex_P)
					/ CONTROL_CYCLE;
			error_wall_S_D.ex_P = error_wall_S_D.P;
		}
	} else if (Flag_wallConEn_F == true) { //O
 800bbdc:	4bd3      	ldr	r3, [pc, #844]	; (800bf2c <calc_error+0x364>)
 800bbde:	781a      	ldrb	r2, [r3, #0]
 800bbe0:	2a01      	cmp	r2, #1
 800bbe2:	f000 81d1 	beq.w	800bf88 <calc_error+0x3c0>
				error_wall_S.P = 0.0;
 800bbe6:	4ad2      	ldr	r2, [pc, #840]	; (800bf30 <calc_error+0x368>)
 800bbe8:	2100      	movs	r1, #0
 800bbea:	4cd2      	ldr	r4, [pc, #840]	; (800bf34 <calc_error+0x36c>)
 800bbec:	6011      	str	r1, [r2, #0]
				error_wall_S.D = 0.0;
 800bbee:	6091      	str	r1, [r2, #8]
				error_wall_S.ex_P = 0.0;
 800bbf0:	60d1      	str	r1, [r2, #12]
 800bbf2:	4ad1      	ldr	r2, [pc, #836]	; (800bf38 <calc_error+0x370>)
		error_wall_S.P = 0.0;
		error_wall_S.D = 0.0;
		error_wall_S.ex_P = 0.0;
	}

	if (Flag_wallConEn_F == false) {
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	b943      	cbnz	r3, 800bc0a <calc_error+0x42>
		error_wall_F_R.P = 0;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	48d0      	ldr	r0, [pc, #832]	; (800bf3c <calc_error+0x374>)
		error_wall_F_R.D = 0;
		error_wall_F_R.ex_P = 0;

		error_wall_F_L.P = 0;
 800bbfc:	49d0      	ldr	r1, [pc, #832]	; (800bf40 <calc_error+0x378>)
		error_wall_F_R.P = 0;
 800bbfe:	6003      	str	r3, [r0, #0]
		error_wall_F_R.D = 0;
 800bc00:	6083      	str	r3, [r0, #8]
		error_wall_F_R.ex_P = 0;
 800bc02:	60c3      	str	r3, [r0, #12]
		error_wall_F_L.P = 0;
 800bc04:	600b      	str	r3, [r1, #0]
		error_wall_F_L.D = 0;
 800bc06:	608b      	str	r3, [r1, #8]
		error_wall_F_L.ex_P = 0;
 800bc08:	60cb      	str	r3, [r1, #12]
	}

	/*px*/
	if (Flag_degConEn) {
 800bc0a:	7813      	ldrb	r3, [r2, #0]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	f000 80dc 	beq.w	800bdca <calc_error+0x202>
		error_deg.P = idealState.deg - realState.deg;
 800bc12:	4dcc      	ldr	r5, [pc, #816]	; (800bf44 <calc_error+0x37c>)
 800bc14:	f8df a368 	ldr.w	sl, [pc, #872]	; 800bf80 <calc_error+0x3b8>
 800bc18:	edd5 8a07 	vldr	s17, [r5, #28]
 800bc1c:	edda 7a07 	vldr	s15, [sl, #28]
 800bc20:	f8df 8348 	ldr.w	r8, [pc, #840]	; 800bf6c <calc_error+0x3a4>
 800bc24:	ee78 8ae7 	vsub.f32	s17, s17, s15
		error_deg.I += error_deg.P * CONTROL_CYCLE;
 800bc28:	f8d8 0004 	ldr.w	r0, [r8, #4]
		error_deg.P = idealState.deg - realState.deg;
 800bc2c:	edc8 8a00 	vstr	s17, [r8]
		error_deg.I += error_deg.P * CONTROL_CYCLE;
 800bc30:	f7fc fbc2 	bl	80083b8 <__aeabi_f2d>
 800bc34:	4606      	mov	r6, r0
 800bc36:	460f      	mov	r7, r1
 800bc38:	ee18 0a90 	vmov	r0, s17
 800bc3c:	f7fc fbbc 	bl	80083b8 <__aeabi_f2d>
 800bc40:	a3b3      	add	r3, pc, #716	; (adr r3, 800bf10 <calc_error+0x348>)
 800bc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc46:	f7fc fc0b 	bl	8008460 <__aeabi_dmul>
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	4602      	mov	r2, r0
 800bc4e:	4639      	mov	r1, r7
 800bc50:	4630      	mov	r0, r6
 800bc52:	f7fc fa53 	bl	80080fc <__adddf3>
 800bc56:	f7fc fedb 	bl	8008a10 <__aeabi_d2f>
		error_deg.D = (error_deg.P - error_deg.ex_P) / CONTROL_CYCLE;
 800bc5a:	ed98 8a03 	vldr	s16, [r8, #12]
 800bc5e:	eddf 7aba 	vldr	s15, [pc, #744]	; 800bf48 <calc_error+0x380>
		error_deg.I += error_deg.P * CONTROL_CYCLE;
 800bc62:	ee09 0a10 	vmov	s18, r0
		error_deg.D = (error_deg.P - error_deg.ex_P) / CONTROL_CYCLE;
 800bc66:	ee38 8ac8 	vsub.f32	s16, s17, s16
		error_deg.I = 0.0;
		error_deg.D = 0.0;
	}

	/*px*/
	if (Flag_FanAccel == false) {
 800bc6a:	4bb8      	ldr	r3, [pc, #736]	; (800bf4c <calc_error+0x384>)
		error_deg.ex_P = error_deg.P;
 800bc6c:	edc8 8a03 	vstr	s17, [r8, #12]
	if (Flag_FanAccel == false) {
 800bc70:	781b      	ldrb	r3, [r3, #0]
		error_deg.D = (error_deg.P - error_deg.ex_P) / CONTROL_CYCLE;
 800bc72:	ee28 8a27 	vmul.f32	s16, s16, s15
		error_deg.I += error_deg.P * CONTROL_CYCLE;
 800bc76:	f8c8 0004 	str.w	r0, [r8, #4]
		error_deg.D = (error_deg.P - error_deg.ex_P) / CONTROL_CYCLE;
 800bc7a:	ed88 8a02 	vstr	s16, [r8, #8]
	if (Flag_FanAccel == false) {
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	f040 80ba 	bne.w	800bdf8 <calc_error+0x230>
		error_ang_vel.P =
				idealState.ang_vel
 800bc84:	ed95 7a08 	vldr	s14, [r5, #32]
						- realState.ang_vel+ (error_wall_S.P * gain_wall_S.P + error_wall_S.D * gain_wall_S.D)
 800bc88:	edda 7a08 	vldr	s15, [sl, #32]
 800bc8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bc90:	ee17 0a90 	vmov	r0, s15
 800bc94:	f7fc fb90 	bl	80083b8 <__aeabi_f2d>
 800bc98:	4aa5      	ldr	r2, [pc, #660]	; (800bf30 <calc_error+0x368>)
 800bc9a:	4bad      	ldr	r3, [pc, #692]	; (800bf50 <calc_error+0x388>)
 800bc9c:	4680      	mov	r8, r0
 800bc9e:	edd2 7a02 	vldr	s15, [r2, #8]
 800bca2:	4689      	mov	r9, r1
 800bca4:	ed93 7a02 	vldr	s14, [r3, #8]
 800bca8:	edd2 6a00 	vldr	s13, [r2]
 800bcac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bcb0:	ed93 7a00 	vldr	s14, [r3]
 800bcb4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bcb8:	ee17 0a90 	vmov	r0, s15
 800bcbc:	f7fc fb7c 	bl	80083b8 <__aeabi_f2d>
						* (idealState.acc != 0.0 ? 0.8 : 1.0)
 800bcc0:	edd5 7a04 	vldr	s15, [r5, #16]
						- realState.ang_vel+ (error_wall_S.P * gain_wall_S.P + error_wall_S.D * gain_wall_S.D)
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	460b      	mov	r3, r1
						* (idealState.acc != 0.0 ? 0.8 : 1.0)
 800bcc8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd0:	f040 8103 	bne.w	800beda <calc_error+0x312>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	499f      	ldr	r1, [pc, #636]	; (800bf54 <calc_error+0x38c>)
 800bcd8:	f7fc fbc2 	bl	8008460 <__aeabi_dmul>
						+ (error_wall_S_D.P * gain_wall_S_D.P
 800bcdc:	4a9e      	ldr	r2, [pc, #632]	; (800bf58 <calc_error+0x390>)
								+ error_wall_S_D.D * gain_wall_S_D.D)
 800bcde:	4b9f      	ldr	r3, [pc, #636]	; (800bf5c <calc_error+0x394>)
						* (idealState.acc != 0.0 ? 0.8 : 1.0)
 800bce0:	4606      	mov	r6, r0
								+ error_wall_S_D.D * gain_wall_S_D.D)
 800bce2:	edd2 7a02 	vldr	s15, [r2, #8]
						* (idealState.acc != 0.0 ? 0.8 : 1.0)
 800bce6:	460f      	mov	r7, r1
								+ error_wall_S_D.D * gain_wall_S_D.D)
 800bce8:	ed93 7a02 	vldr	s14, [r3, #8]
 800bcec:	edd2 6a00 	vldr	s13, [r2]
 800bcf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bcf4:	ed93 7a00 	vldr	s14, [r3]
 800bcf8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bcfc:	ee17 0a90 	vmov	r0, s15
 800bd00:	f7fc fb5a 	bl	80083b8 <__aeabi_f2d>
						* (idealState.acc != 0.0 ? 0.7 : 1.0)
 800bd04:	edd5 7a04 	vldr	s15, [r5, #16]
 800bd08:	eef5 7a40 	vcmp.f32	s15, #0.0
								+ error_wall_S_D.D * gain_wall_S_D.D)
 800bd0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
						* (idealState.acc != 0.0 ? 0.7 : 1.0)
 800bd10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd14:	f040 8184 	bne.w	800c020 <calc_error+0x458>
 800bd18:	ed9f 7b7f 	vldr	d7, [pc, #508]	; 800bf18 <calc_error+0x350>
 800bd1c:	ed8d 7b00 	vstr	d7, [sp]
						+ (error_deg.P * gain_deg.P + error_deg.I * gain_deg.I
								+ error_deg.D * gain_deg.D) / CONTROL_CYCLE;
 800bd20:	4b8f      	ldr	r3, [pc, #572]	; (800bf60 <calc_error+0x398>)
						+ (error_deg.P * gain_deg.P + error_deg.I * gain_deg.I
 800bd22:	edd3 7a01 	vldr	s15, [r3, #4]
 800bd26:	ed93 7a00 	vldr	s14, [r3]
 800bd2a:	ee29 9a27 	vmul.f32	s18, s18, s15
								+ error_deg.D * gain_deg.D) / CONTROL_CYCLE;
 800bd2e:	edd3 7a02 	vldr	s15, [r3, #8]
						+ (error_deg.P * gain_deg.P + error_deg.I * gain_deg.I
 800bd32:	eea7 9a28 	vfma.f32	s18, s14, s17
								+ error_deg.D * gain_deg.D) / CONTROL_CYCLE;
 800bd36:	eea7 9a88 	vfma.f32	s18, s15, s16
 800bd3a:	ee19 0a10 	vmov	r0, s18
 800bd3e:	f7fc fb3b 	bl	80083b8 <__aeabi_f2d>
 800bd42:	2200      	movs	r2, #0
 800bd44:	4b87      	ldr	r3, [pc, #540]	; (800bf64 <calc_error+0x39c>)
 800bd46:	f7fc fb8b 	bl	8008460 <__aeabi_dmul>
						+ (error_deg.P * gain_deg.P + error_deg.I * gain_deg.I
 800bd4a:	4642      	mov	r2, r8
 800bd4c:	464b      	mov	r3, r9
 800bd4e:	f7fc f9d5 	bl	80080fc <__adddf3>
 800bd52:	4632      	mov	r2, r6
 800bd54:	463b      	mov	r3, r7
 800bd56:	f7fc f9d1 	bl	80080fc <__adddf3>
 800bd5a:	4606      	mov	r6, r0
 800bd5c:	460f      	mov	r7, r1
						* (idealState.acc != 0.0 ? 0.7 : 1.0)
 800bd5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd62:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd66:	f7fc fb7b 	bl	8008460 <__aeabi_dmul>
						+ (error_deg.P * gain_deg.P + error_deg.I * gain_deg.I
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	4630      	mov	r0, r6
 800bd70:	4639      	mov	r1, r7
 800bd72:	f7fc f9c3 	bl	80080fc <__adddf3>
 800bd76:	f7fc fe4b 	bl	8008a10 <__aeabi_d2f>
 800bd7a:	ee08 0a10 	vmov	s16, r0
		error_ang_vel.I += error_ang_vel.P * CONTROL_CYCLE;
 800bd7e:	6860      	ldr	r0, [r4, #4]
		error_ang_vel.P =
 800bd80:	ed84 8a00 	vstr	s16, [r4]
		error_ang_vel.I += error_ang_vel.P * CONTROL_CYCLE;
 800bd84:	f7fc fb18 	bl	80083b8 <__aeabi_f2d>
 800bd88:	4606      	mov	r6, r0
 800bd8a:	460f      	mov	r7, r1
 800bd8c:	ee18 0a10 	vmov	r0, s16
 800bd90:	f7fc fb12 	bl	80083b8 <__aeabi_f2d>
 800bd94:	a35e      	add	r3, pc, #376	; (adr r3, 800bf10 <calc_error+0x348>)
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	f7fc fb61 	bl	8008460 <__aeabi_dmul>
 800bd9e:	4602      	mov	r2, r0
 800bda0:	460b      	mov	r3, r1
 800bda2:	4630      	mov	r0, r6
 800bda4:	4639      	mov	r1, r7
 800bda6:	f7fc f9a9 	bl	80080fc <__adddf3>
 800bdaa:	f7fc fe31 	bl	8008a10 <__aeabi_d2f>
		error_ang_vel.D =
				(error_ang_vel.ex_P - error_ang_vel.P) / CONTROL_CYCLE;
 800bdae:	edd4 7a03 	vldr	s15, [r4, #12]
		error_ang_vel.D =
 800bdb2:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800bf48 <calc_error+0x380>
				(error_ang_vel.ex_P - error_ang_vel.P) / CONTROL_CYCLE;
 800bdb6:	ee77 7ac8 	vsub.f32	s15, s15, s16
		error_ang_vel.I += error_ang_vel.P * CONTROL_CYCLE;
 800bdba:	6060      	str	r0, [r4, #4]
		error_ang_vel.ex_P = error_ang_vel.P;
 800bdbc:	ed84 8a03 	vstr	s16, [r4, #12]
		error_ang_vel.D =
 800bdc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bdc4:	edc4 7a02 	vstr	s15, [r4, #8]
 800bdc8:	e01a      	b.n	800be00 <calc_error+0x238>
		error_deg.P = 0.0;
 800bdca:	eddf 7a67 	vldr	s15, [pc, #412]	; 800bf68 <calc_error+0x3a0>
 800bdce:	4b67      	ldr	r3, [pc, #412]	; (800bf6c <calc_error+0x3a4>)
		error_deg.D = 0.0;
 800bdd0:	eeb0 8a67 	vmov.f32	s16, s15
 800bdd4:	4d5b      	ldr	r5, [pc, #364]	; (800bf44 <calc_error+0x37c>)
		error_deg.P = 0.0;
 800bdd6:	edc3 7a00 	vstr	s15, [r3]
		error_deg.D = 0.0;
 800bdda:	eeb0 9a67 	vmov.f32	s18, s15
		error_deg.I = 0.0;
 800bdde:	edc3 7a01 	vstr	s15, [r3, #4]
		error_deg.D = 0.0;
 800bde2:	eef0 8a67 	vmov.f32	s17, s15
 800bde6:	edc3 7a02 	vstr	s15, [r3, #8]
	if (Flag_FanAccel == false) {
 800bdea:	4b58      	ldr	r3, [pc, #352]	; (800bf4c <calc_error+0x384>)
 800bdec:	f8df a190 	ldr.w	sl, [pc, #400]	; 800bf80 <calc_error+0x3b8>
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	f43f af46 	beq.w	800bc84 <calc_error+0xbc>
	} else {
		error_ang_vel.P = 0.0;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	6023      	str	r3, [r4, #0]
		error_ang_vel.I = 0.0;
 800bdfc:	6063      	str	r3, [r4, #4]
		error_ang_vel.D = 0.0;
 800bdfe:	60a3      	str	r3, [r4, #8]
	}
	/*u*/
	error_dis.P = idealState.dis - realState.dis;
 800be00:	edd5 8a00 	vldr	s17, [r5]
 800be04:	edda 7a00 	vldr	s15, [sl]
 800be08:	f8df 8178 	ldr.w	r8, [pc, #376]	; 800bf84 <calc_error+0x3bc>
 800be0c:	ee78 8ae7 	vsub.f32	s17, s17, s15
	error_dis.I += error_dis.P * CONTROL_CYCLE;
	error_dis.D = (error_dis.P - error_dis.ex_P) / CONTROL_CYCLE;
 800be10:	ed9f 9a4d 	vldr	s18, [pc, #308]	; 800bf48 <calc_error+0x380>
	error_dis.I += error_dis.P * CONTROL_CYCLE;
 800be14:	f8d8 0004 	ldr.w	r0, [r8, #4]
	error_dis.ex_P = error_dis.P;

	/*x*/
	error_vel.P = idealState.vel - realState.vel
 800be18:	4c55      	ldr	r4, [pc, #340]	; (800bf70 <calc_error+0x3a8>)
	error_dis.P = idealState.dis - realState.dis;
 800be1a:	edc8 8a00 	vstr	s17, [r8]
	error_dis.I += error_dis.P * CONTROL_CYCLE;
 800be1e:	f7fc facb 	bl	80083b8 <__aeabi_f2d>
 800be22:	4606      	mov	r6, r0
 800be24:	460f      	mov	r7, r1
 800be26:	ee18 0a90 	vmov	r0, s17
 800be2a:	f7fc fac5 	bl	80083b8 <__aeabi_f2d>
 800be2e:	a338      	add	r3, pc, #224	; (adr r3, 800bf10 <calc_error+0x348>)
 800be30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be34:	f7fc fb14 	bl	8008460 <__aeabi_dmul>
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	4630      	mov	r0, r6
 800be3e:	4639      	mov	r1, r7
 800be40:	f7fc f95c 	bl	80080fc <__adddf3>
 800be44:	f7fc fde4 	bl	8008a10 <__aeabi_d2f>
	error_vel.P = idealState.vel - realState.vel
 800be48:	ed95 8a03 	vldr	s16, [r5, #12]
 800be4c:	edda 7a03 	vldr	s15, [sl, #12]
	error_dis.I += error_dis.P * CONTROL_CYCLE;
 800be50:	ee07 0a10 	vmov	s14, r0
			+ (error_dis.P * gain_dis.P + error_dis.I * gain_dis.I
 800be54:	4b47      	ldr	r3, [pc, #284]	; (800bf74 <calc_error+0x3ac>)
 800be56:	ee38 8a67 	vsub.f32	s16, s16, s15
	error_dis.D = (error_dis.P - error_dis.ex_P) / CONTROL_CYCLE;
 800be5a:	edd8 7a03 	vldr	s15, [r8, #12]
			+ (error_dis.P * gain_dis.P + error_dis.I * gain_dis.I
 800be5e:	edd3 6a00 	vldr	s13, [r3]
	error_dis.D = (error_dis.P - error_dis.ex_P) / CONTROL_CYCLE;
 800be62:	ee78 7ae7 	vsub.f32	s15, s17, s15
			+ (error_dis.P * gain_dis.P + error_dis.I * gain_dis.I
 800be66:	ed93 6a02 	vldr	s12, [r3, #8]
 800be6a:	eea8 8aa6 	vfma.f32	s16, s17, s13
 800be6e:	edd3 6a01 	vldr	s13, [r3, #4]
	error_dis.I += error_dis.P * CONTROL_CYCLE;
 800be72:	ed88 7a01 	vstr	s14, [r8, #4]
	error_dis.D = (error_dis.P - error_dis.ex_P) / CONTROL_CYCLE;
 800be76:	ee67 7a89 	vmul.f32	s15, s15, s18
					+ error_dis.D * gain_dis.D);

	error_vel.I += error_vel.P * CONTROL_CYCLE;
 800be7a:	6860      	ldr	r0, [r4, #4]
	error_dis.ex_P = error_dis.P;
 800be7c:	edc8 8a03 	vstr	s17, [r8, #12]
	error_dis.D = (error_dis.P - error_dis.ex_P) / CONTROL_CYCLE;
 800be80:	edc8 7a02 	vstr	s15, [r8, #8]
			+ (error_dis.P * gain_dis.P + error_dis.I * gain_dis.I
 800be84:	eea7 8a86 	vfma.f32	s16, s15, s12
 800be88:	eea7 8a26 	vfma.f32	s16, s14, s13
	error_vel.P = idealState.vel - realState.vel
 800be8c:	ed84 8a00 	vstr	s16, [r4]
	error_vel.I += error_vel.P * CONTROL_CYCLE;
 800be90:	f7fc fa92 	bl	80083b8 <__aeabi_f2d>
 800be94:	4606      	mov	r6, r0
 800be96:	460f      	mov	r7, r1
 800be98:	ee18 0a10 	vmov	r0, s16
 800be9c:	f7fc fa8c 	bl	80083b8 <__aeabi_f2d>
 800bea0:	a31b      	add	r3, pc, #108	; (adr r3, 800bf10 <calc_error+0x348>)
 800bea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea6:	f7fc fadb 	bl	8008460 <__aeabi_dmul>
 800beaa:	4602      	mov	r2, r0
 800beac:	460b      	mov	r3, r1
 800beae:	4630      	mov	r0, r6
 800beb0:	4639      	mov	r1, r7
 800beb2:	f7fc f923 	bl	80080fc <__adddf3>
 800beb6:	f7fc fdab 	bl	8008a10 <__aeabi_d2f>
	error_vel.D = (error_vel.P - error_vel.ex_P) / CONTROL_CYCLE;
 800beba:	edd4 7a03 	vldr	s15, [r4, #12]
	error_vel.I += error_vel.P * CONTROL_CYCLE;
 800bebe:	6060      	str	r0, [r4, #4]
	error_vel.D = (error_vel.P - error_vel.ex_P) / CONTROL_CYCLE;
 800bec0:	ee78 7a67 	vsub.f32	s15, s16, s15
	error_vel.ex_P = error_vel.P;
 800bec4:	ed84 8a03 	vstr	s16, [r4, #12]
	error_vel.D = (error_vel.P - error_vel.ex_P) / CONTROL_CYCLE;
 800bec8:	ee67 7a89 	vmul.f32	s15, s15, s18
 800becc:	edc4 7a02 	vstr	s15, [r4, #8]
}
 800bed0:	b004      	add	sp, #16
 800bed2:	ecbd 8b04 	vpop	{d8-d9}
 800bed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						* (idealState.acc != 0.0 ? 0.8 : 1.0)
 800beda:	a111      	add	r1, pc, #68	; (adr r1, 800bf20 <calc_error+0x358>)
 800bedc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bee0:	e6fa      	b.n	800bcd8 <calc_error+0x110>
		if (Flag_diagMode == false) { //
 800bee2:	4b25      	ldr	r3, [pc, #148]	; (800bf78 <calc_error+0x3b0>)
 800bee4:	781a      	ldrb	r2, [r3, #0]
 800bee6:	2a00      	cmp	r2, #0
 800bee8:	f040 8085 	bne.w	800bff6 <calc_error+0x42e>
			if (IR_Sen.RF > THR_WALLCON_RF) { //
 800beec:	4c23      	ldr	r4, [pc, #140]	; (800bf7c <calc_error+0x3b4>)
 800beee:	eef2 7a08 	vmov.f32	s15, #40	; 0x41400000  12.0
			error_wall_S_D.P = 0.0;
 800bef2:	4b19      	ldr	r3, [pc, #100]	; (800bf58 <calc_error+0x390>)
 800bef4:	2200      	movs	r2, #0
			if (IR_Sen.RF > THR_WALLCON_RF) { //
 800bef6:	ed94 7a03 	vldr	s14, [r4, #12]
			error_wall_S_D.P = 0.0;
 800befa:	601a      	str	r2, [r3, #0]
			if (IR_Sen.RF > THR_WALLCON_RF) { //
 800befc:	eeb4 7ae7 	vcmpe.f32	s14, s15
			error_wall_S_D.D = 0.0;
 800bf00:	609a      	str	r2, [r3, #8]
			error_wall_S_D.ex_P = 0.0;
 800bf02:	60da      	str	r2, [r3, #12]
			if (IR_Sen.RF > THR_WALLCON_RF) { //
 800bf04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf08:	f300 808f 	bgt.w	800c02a <calc_error+0x462>
 800bf0c:	4b07      	ldr	r3, [pc, #28]	; (800bf2c <calc_error+0x364>)
 800bf0e:	e66a      	b.n	800bbe6 <calc_error+0x1e>
 800bf10:	d2f1a9fc 	.word	0xd2f1a9fc
 800bf14:	3f40624d 	.word	0x3f40624d
 800bf18:	00000000 	.word	0x00000000
 800bf1c:	3ff00000 	.word	0x3ff00000
 800bf20:	9999999a 	.word	0x9999999a
 800bf24:	3fe99999 	.word	0x3fe99999
 800bf28:	20001874 	.word	0x20001874
 800bf2c:	20010640 	.word	0x20010640
 800bf30:	2000f68c 	.word	0x2000f68c
 800bf34:	2000a818 	.word	0x2000a818
 800bf38:	200068f4 	.word	0x200068f4
 800bf3c:	2000c780 	.word	0x2000c780
 800bf40:	200144c8 	.word	0x200144c8
 800bf44:	2000a7e0 	.word	0x2000a7e0
 800bf48:	44fa0000 	.word	0x44fa0000
 800bf4c:	200144e8 	.word	0x200144e8
 800bf50:	200000bc 	.word	0x200000bc
 800bf54:	3ff00000 	.word	0x3ff00000
 800bf58:	200144d8 	.word	0x200144d8
 800bf5c:	200000c8 	.word	0x200000c8
 800bf60:	2000008c 	.word	0x2000008c
 800bf64:	409f4000 	.word	0x409f4000
 800bf68:	00000000 	.word	0x00000000
 800bf6c:	2000e6dc 	.word	0x2000e6dc
 800bf70:	2000b7d0 	.word	0x2000b7d0
 800bf74:	20000860 	.word	0x20000860
 800bf78:	20002949 	.word	0x20002949
 800bf7c:	20007898 	.word	0x20007898
 800bf80:	200078b0 	.word	0x200078b0
 800bf84:	200048a8 	.word	0x200048a8
		if (IR_Sen.RF < IR_Con.RF) {
 800bf88:	4aa9      	ldr	r2, [pc, #676]	; (800c230 <calc_error+0x668>)
 800bf8a:	49aa      	ldr	r1, [pc, #680]	; (800c234 <calc_error+0x66c>)
 800bf8c:	ed92 7a03 	vldr	s14, [r2, #12]
 800bf90:	edd1 7a03 	vldr	s15, [r1, #12]
 800bf94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bf98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf9c:	d534      	bpl.n	800c008 <calc_error+0x440>
			error_wall_F_R.P = IR_Sen.RF - IR_Ref_single.RF;
 800bf9e:	49a6      	ldr	r1, [pc, #664]	; (800c238 <calc_error+0x670>)
 800bfa0:	ed92 6a03 	vldr	s12, [r2, #12]
 800bfa4:	ed91 7a03 	vldr	s14, [r1, #12]
			error_wall_F_L.P = IR_Sen.LF - IR_Ref_single.LF;
 800bfa8:	edd2 6a00 	vldr	s13, [r2]
 800bfac:	edd1 7a00 	vldr	s15, [r1]
			error_wall_F_R.P = IR_Sen.RF - IR_Ref_single.RF;
 800bfb0:	ee36 6a47 	vsub.f32	s12, s12, s14
			error_wall_F_L.P = IR_Sen.LF - IR_Ref_single.LF;
 800bfb4:	4aa1      	ldr	r2, [pc, #644]	; (800c23c <calc_error+0x674>)
			error_wall_F_R.P = IR_Sen.RF - IR_Ref_single.RF;
 800bfb6:	49a2      	ldr	r1, [pc, #648]	; (800c240 <calc_error+0x678>)
			error_wall_F_L.P = IR_Sen.LF - IR_Ref_single.LF;
 800bfb8:	ee76 6ae7 	vsub.f32	s13, s13, s15
			error_wall_F_L.D = (error_wall_F_L.P - error_wall_F_L.ex_P)
 800bfbc:	edd2 7a03 	vldr	s15, [r2, #12]
			error_wall_F_R.D = (error_wall_F_R.P - error_wall_F_R.ex_P)
 800bfc0:	ed91 7a03 	vldr	s14, [r1, #12]
			error_wall_F_L.D = (error_wall_F_L.P - error_wall_F_L.ex_P)
 800bfc4:	ee76 7ae7 	vsub.f32	s15, s13, s15
			error_wall_F_R.D = (error_wall_F_R.P - error_wall_F_R.ex_P)
 800bfc8:	eddf 5a9e 	vldr	s11, [pc, #632]	; 800c244 <calc_error+0x67c>
 800bfcc:	ee36 7a47 	vsub.f32	s14, s12, s14
			error_wall_F_L.P = IR_Sen.LF - IR_Ref_single.LF;
 800bfd0:	edc2 6a00 	vstr	s13, [r2]
			error_wall_F_L.ex_P = error_wall_F_L.P;
 800bfd4:	edc2 6a03 	vstr	s13, [r2, #12]
			error_wall_F_L.D = (error_wall_F_L.P - error_wall_F_L.ex_P)
 800bfd8:	ee67 7aa5 	vmul.f32	s15, s15, s11
			error_wall_F_R.P = IR_Sen.RF - IR_Ref_single.RF;
 800bfdc:	ed81 6a00 	vstr	s12, [r1]
			error_wall_F_R.D = (error_wall_F_R.P - error_wall_F_R.ex_P)
 800bfe0:	ee27 7a25 	vmul.f32	s14, s14, s11
			error_wall_F_R.ex_P = error_wall_F_R.P;
 800bfe4:	ed81 6a03 	vstr	s12, [r1, #12]
 800bfe8:	4c97      	ldr	r4, [pc, #604]	; (800c248 <calc_error+0x680>)
			error_wall_F_L.D = (error_wall_F_L.P - error_wall_F_L.ex_P)
 800bfea:	edc2 7a02 	vstr	s15, [r2, #8]
			error_wall_F_R.D = (error_wall_F_R.P - error_wall_F_R.ex_P)
 800bfee:	ed81 7a02 	vstr	s14, [r1, #8]
 800bff2:	4a96      	ldr	r2, [pc, #600]	; (800c24c <calc_error+0x684>)
 800bff4:	e5fe      	b.n	800bbf4 <calc_error+0x2c>
		} else if (Flag_diagMode == true) { //
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	f000 80ca 	beq.w	800c194 <calc_error+0x5cc>
 800c000:	4c91      	ldr	r4, [pc, #580]	; (800c248 <calc_error+0x680>)
 800c002:	4a92      	ldr	r2, [pc, #584]	; (800c24c <calc_error+0x684>)
 800c004:	4b92      	ldr	r3, [pc, #584]	; (800c250 <calc_error+0x688>)
 800c006:	e5f5      	b.n	800bbf4 <calc_error+0x2c>
			error_wall_F_R.P = 0;
 800c008:	2100      	movs	r1, #0
 800c00a:	4d8d      	ldr	r5, [pc, #564]	; (800c240 <calc_error+0x678>)
			error_wall_F_L.P = 0;
 800c00c:	488b      	ldr	r0, [pc, #556]	; (800c23c <calc_error+0x674>)
 800c00e:	4c8e      	ldr	r4, [pc, #568]	; (800c248 <calc_error+0x680>)
 800c010:	4a8e      	ldr	r2, [pc, #568]	; (800c24c <calc_error+0x684>)
			error_wall_F_R.P = 0;
 800c012:	6029      	str	r1, [r5, #0]
			error_wall_F_R.D = 0;
 800c014:	60a9      	str	r1, [r5, #8]
			error_wall_F_R.ex_P = 0;
 800c016:	60e9      	str	r1, [r5, #12]
			error_wall_F_L.P = 0;
 800c018:	6001      	str	r1, [r0, #0]
			error_wall_F_L.D = 0;
 800c01a:	6081      	str	r1, [r0, #8]
			error_wall_F_L.ex_P = 0;
 800c01c:	60c1      	str	r1, [r0, #12]
 800c01e:	e5e9      	b.n	800bbf4 <calc_error+0x2c>
						* (idealState.acc != 0.0 ? 0.7 : 1.0)
 800c020:	ed9f 7b7f 	vldr	d7, [pc, #508]	; 800c220 <calc_error+0x658>
 800c024:	ed8d 7b00 	vstr	d7, [sp]
 800c028:	e67a      	b.n	800bd20 <calc_error+0x158>
				if ((IR_Sen.RS < IR_Con.RS && IR_Sen_dif_1.RS > -0.3
 800c02a:	4d82      	ldr	r5, [pc, #520]	; (800c234 <calc_error+0x66c>)
 800c02c:	ed94 7a02 	vldr	s14, [r4, #8]
 800c030:	edd5 7a02 	vldr	s15, [r5, #8]
 800c034:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c03c:	d54b      	bpl.n	800c0d6 <calc_error+0x50e>
 800c03e:	4e85      	ldr	r6, [pc, #532]	; (800c254 <calc_error+0x68c>)
 800c040:	68b0      	ldr	r0, [r6, #8]
 800c042:	f7fc f9b9 	bl	80083b8 <__aeabi_f2d>
 800c046:	a378      	add	r3, pc, #480	; (adr r3, 800c228 <calc_error+0x660>)
 800c048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04c:	f7fc fc98 	bl	8008980 <__aeabi_dcmpgt>
 800c050:	2800      	cmp	r0, #0
 800c052:	d040      	beq.n	800c0d6 <calc_error+0x50e>
						&& IR_Sen_dif_1.RS < gap_R)
 800c054:	edd6 7a02 	vldr	s15, [r6, #8]
 800c058:	ed9f 8a7f 	vldr	s16, [pc, #508]	; 800c258 <calc_error+0x690>
 800c05c:	eef4 7ac8 	vcmpe.f32	s15, s16
 800c060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c064:	d537      	bpl.n	800c0d6 <calc_error+0x50e>
						&& (IR_Sen.LS < IR_Con.LS && IR_Sen_dif_1.LS > -0.3
 800c066:	ed94 7a01 	vldr	s14, [r4, #4]
 800c06a:	edd5 7a01 	vldr	s15, [r5, #4]
 800c06e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c076:	d52e      	bpl.n	800c0d6 <calc_error+0x50e>
 800c078:	6870      	ldr	r0, [r6, #4]
 800c07a:	f7fc f99d 	bl	80083b8 <__aeabi_f2d>
 800c07e:	a36a      	add	r3, pc, #424	; (adr r3, 800c228 <calc_error+0x660>)
 800c080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c084:	f7fc fc7c 	bl	8008980 <__aeabi_dcmpgt>
 800c088:	b328      	cbz	r0, 800c0d6 <calc_error+0x50e>
								&& IR_Sen_dif_1.LS < gap_L)) { //
 800c08a:	edd6 7a01 	vldr	s15, [r6, #4]
 800c08e:	eef4 7ac8 	vcmpe.f32	s15, s16
 800c092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c096:	d51e      	bpl.n	800c0d6 <calc_error+0x50e>
					error_wall_S.P = (IR_Ref_double.RS - IR_Sen.RS)
 800c098:	4a70      	ldr	r2, [pc, #448]	; (800c25c <calc_error+0x694>)
 800c09a:	4b71      	ldr	r3, [pc, #452]	; (800c260 <calc_error+0x698>)
 800c09c:	edd2 7a02 	vldr	s15, [r2, #8]
 800c0a0:	edd4 5a02 	vldr	s11, [r4, #8]
							- (IR_Ref_double.LS - IR_Sen.LS);
 800c0a4:	ed94 7a01 	vldr	s14, [r4, #4]
 800c0a8:	ed92 6a01 	vldr	s12, [r2, #4]
 800c0ac:	ee77 7a87 	vadd.f32	s15, s15, s14
					error_wall_S.D = (error_wall_S.P - error_wall_S.ex_P)
 800c0b0:	eddf 6a64 	vldr	s13, [pc, #400]	; 800c244 <calc_error+0x67c>
 800c0b4:	ed93 7a03 	vldr	s14, [r3, #12]
							- (IR_Ref_double.LS - IR_Sen.LS);
 800c0b8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c0bc:	ee77 7ac6 	vsub.f32	s15, s15, s12
					error_wall_S.D = (error_wall_S.P - error_wall_S.ex_P)
 800c0c0:	ee37 7ac7 	vsub.f32	s14, s15, s14
					error_wall_S.P = (IR_Ref_single.RS - IR_Sen.RS) * 2.0;
 800c0c4:	edc3 7a00 	vstr	s15, [r3]
					error_wall_S.ex_P = error_wall_S.P;
 800c0c8:	edc3 7a03 	vstr	s15, [r3, #12]
					error_wall_S.D = (error_wall_S.P - error_wall_S.ex_P)
 800c0cc:	ee67 7a26 	vmul.f32	s15, s14, s13
 800c0d0:	edc3 7a02 	vstr	s15, [r3, #8]
					error_wall_S.ex_P = error_wall_S.P;
 800c0d4:	e058      	b.n	800c188 <calc_error+0x5c0>
				} else if (IR_Sen.RS < IR_Con.RS && IR_Sen_dif_1.RS > -0.3
 800c0d6:	ed94 7a02 	vldr	s14, [r4, #8]
 800c0da:	edd5 7a02 	vldr	s15, [r5, #8]
 800c0de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0e6:	d521      	bpl.n	800c12c <calc_error+0x564>
 800c0e8:	4e5a      	ldr	r6, [pc, #360]	; (800c254 <calc_error+0x68c>)
 800c0ea:	68b0      	ldr	r0, [r6, #8]
 800c0ec:	f7fc f964 	bl	80083b8 <__aeabi_f2d>
 800c0f0:	a34d      	add	r3, pc, #308	; (adr r3, 800c228 <calc_error+0x660>)
 800c0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f6:	f7fc fc43 	bl	8008980 <__aeabi_dcmpgt>
 800c0fa:	b1b8      	cbz	r0, 800c12c <calc_error+0x564>
						&& IR_Sen_dif_1.RS < gap_R) { //E
 800c0fc:	ed96 7a02 	vldr	s14, [r6, #8]
 800c100:	eddf 7a55 	vldr	s15, [pc, #340]	; 800c258 <calc_error+0x690>
 800c104:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c10c:	d50e      	bpl.n	800c12c <calc_error+0x564>
					error_wall_S.P = (IR_Ref_single.RS - IR_Sen.RS) * 2.0;
 800c10e:	4a4a      	ldr	r2, [pc, #296]	; (800c238 <calc_error+0x670>)
 800c110:	4b53      	ldr	r3, [pc, #332]	; (800c260 <calc_error+0x698>)
 800c112:	edd2 7a02 	vldr	s15, [r2, #8]
 800c116:	edd4 6a02 	vldr	s13, [r4, #8]
					error_wall_S.D = (error_wall_S.P - error_wall_S.ex_P)
 800c11a:	ed93 7a03 	vldr	s14, [r3, #12]
					error_wall_S.P = (IR_Ref_single.RS - IR_Sen.RS) * 2.0;
 800c11e:	ee77 7ae6 	vsub.f32	s15, s15, s13
					error_wall_S.D = (error_wall_S.P - error_wall_S.ex_P)
 800c122:	eddf 6a48 	vldr	s13, [pc, #288]	; 800c244 <calc_error+0x67c>
					error_wall_S.P = (IR_Ref_single.RS - IR_Sen.RS) * 2.0;
 800c126:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c12a:	e7c9      	b.n	800c0c0 <calc_error+0x4f8>
				} else if (IR_Sen.LS < IR_Con.LS && IR_Sen_dif_1.LS > -0.3
 800c12c:	ed94 7a01 	vldr	s14, [r4, #4]
 800c130:	edd5 7a01 	vldr	s15, [r5, #4]
 800c134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c13c:	d51f      	bpl.n	800c17e <calc_error+0x5b6>
 800c13e:	4d45      	ldr	r5, [pc, #276]	; (800c254 <calc_error+0x68c>)
 800c140:	6868      	ldr	r0, [r5, #4]
 800c142:	f7fc f939 	bl	80083b8 <__aeabi_f2d>
 800c146:	a338      	add	r3, pc, #224	; (adr r3, 800c228 <calc_error+0x660>)
 800c148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c14c:	f7fc fc18 	bl	8008980 <__aeabi_dcmpgt>
 800c150:	b1a8      	cbz	r0, 800c17e <calc_error+0x5b6>
						&& IR_Sen_dif_1.LS < gap_L) { //
 800c152:	ed95 7a01 	vldr	s14, [r5, #4]
 800c156:	eddf 7a40 	vldr	s15, [pc, #256]	; 800c258 <calc_error+0x690>
 800c15a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c162:	d50c      	bpl.n	800c17e <calc_error+0x5b6>
					error_wall_S.P = (IR_Sen.LS - IR_Ref_single.LS) * 2.0;
 800c164:	4b34      	ldr	r3, [pc, #208]	; (800c238 <calc_error+0x670>)
 800c166:	edd4 7a01 	vldr	s15, [r4, #4]
 800c16a:	ed93 7a01 	vldr	s14, [r3, #4]
 800c16e:	4b3c      	ldr	r3, [pc, #240]	; (800c260 <calc_error+0x698>)
 800c170:	ee77 7ac7 	vsub.f32	s15, s15, s14
					error_wall_S.D = (error_wall_S.P - error_wall_S.ex_P)
 800c174:	eddf 6a33 	vldr	s13, [pc, #204]	; 800c244 <calc_error+0x67c>
 800c178:	ed93 7a03 	vldr	s14, [r3, #12]
 800c17c:	e7d3      	b.n	800c126 <calc_error+0x55e>
					error_wall_S.P = 0.0;
 800c17e:	4b38      	ldr	r3, [pc, #224]	; (800c260 <calc_error+0x698>)
 800c180:	2200      	movs	r2, #0
 800c182:	601a      	str	r2, [r3, #0]
					error_wall_S.D = 0.0;
 800c184:	609a      	str	r2, [r3, #8]
					error_wall_S.ex_P = 0.0;
 800c186:	60da      	str	r2, [r3, #12]
				error_ang_vel.I = 0.0;
 800c188:	2300      	movs	r3, #0
 800c18a:	4c2f      	ldr	r4, [pc, #188]	; (800c248 <calc_error+0x680>)
 800c18c:	4a2f      	ldr	r2, [pc, #188]	; (800c24c <calc_error+0x684>)
 800c18e:	6063      	str	r3, [r4, #4]
 800c190:	4b2f      	ldr	r3, [pc, #188]	; (800c250 <calc_error+0x688>)
 800c192:	e52f      	b.n	800bbf4 <calc_error+0x2c>
			Flag_degConEn = false;
 800c194:	2100      	movs	r1, #0
 800c196:	4a2d      	ldr	r2, [pc, #180]	; (800c24c <calc_error+0x684>)
			if (IR_Sen.RF < 11.0) {
 800c198:	4825      	ldr	r0, [pc, #148]	; (800c230 <calc_error+0x668>)
 800c19a:	eef2 7a06 	vmov.f32	s15, #38	; 0x41300000  11.0
			Flag_degConEn = false;
 800c19e:	7011      	strb	r1, [r2, #0]
			if (IR_Sen.RF < 11.0) {
 800c1a0:	edd0 6a03 	vldr	s13, [r0, #12]
			error_wall_S.P = 0.0;
 800c1a4:	492e      	ldr	r1, [pc, #184]	; (800c260 <calc_error+0x698>)
			if (IR_Sen.RF < 11.0) {
 800c1a6:	eef4 6ae7 	vcmpe.f32	s13, s15
			error_wall_S.P = 0.0;
 800c1aa:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800c264 <calc_error+0x69c>
 800c1ae:	ed81 7a00 	vstr	s14, [r1]
			if (IR_Sen.RF < 11.0) {
 800c1b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			error_wall_S.D = 0.0;
 800c1b6:	ed81 7a02 	vstr	s14, [r1, #8]
			error_wall_S.ex_P = 0.0;
 800c1ba:	ed81 7a03 	vstr	s14, [r1, #12]
			if (IR_Sen.RF < 11.0) {
 800c1be:	d517      	bpl.n	800c1f0 <calc_error+0x628>
				error_wall_S_D.P = (11.0 - IR_Sen.RF);
 800c1c0:	edd0 6a03 	vldr	s13, [r0, #12]
				error_wall_S_D.P = -(8.0 - IR_Sen.LF);
 800c1c4:	4928      	ldr	r1, [pc, #160]	; (800c268 <calc_error+0x6a0>)
 800c1c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c1ca:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800c244 <calc_error+0x67c>
 800c1ce:	edd1 6a03 	vldr	s13, [r1, #12]
				error_ang_vel.I = 0.0;
 800c1d2:	4c1d      	ldr	r4, [pc, #116]	; (800c248 <calc_error+0x680>)
 800c1d4:	ee77 6ae6 	vsub.f32	s13, s15, s13
				error_wall_S_D.P = -(8.0 - IR_Sen.LF);
 800c1d8:	edc1 7a00 	vstr	s15, [r1]
				error_ang_vel.I = 0.0;
 800c1dc:	ed84 7a01 	vstr	s14, [r4, #4]
 800c1e0:	ee66 6a86 	vmul.f32	s13, s13, s12
			error_wall_S_D.D = (error_wall_S_D.P - error_wall_S_D.ex_P)
 800c1e4:	edc1 6a02 	vstr	s13, [r1, #8]
			error_wall_S_D.ex_P = error_wall_S_D.P;
 800c1e8:	edc1 7a03 	vstr	s15, [r1, #12]
 800c1ec:	4b18      	ldr	r3, [pc, #96]	; (800c250 <calc_error+0x688>)
 800c1ee:	e501      	b.n	800bbf4 <calc_error+0x2c>
			} else if (IR_Sen.LF < 8.0) {
 800c1f0:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800c1f4:	edd0 7a00 	vldr	s15, [r0]
 800c1f8:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c200:	d502      	bpl.n	800c208 <calc_error+0x640>
				error_wall_S_D.P = -(8.0 - IR_Sen.LF);
 800c202:	edd0 7a00 	vldr	s15, [r0]
 800c206:	e7dd      	b.n	800c1c4 <calc_error+0x5fc>
				error_wall_S_D.P = 0.0;
 800c208:	4917      	ldr	r1, [pc, #92]	; (800c268 <calc_error+0x6a0>)
 800c20a:	eef0 6a47 	vmov.f32	s13, s14
 800c20e:	4c0e      	ldr	r4, [pc, #56]	; (800c248 <calc_error+0x680>)
 800c210:	eef0 7a47 	vmov.f32	s15, s14
				Flag_degConEn = true;
 800c214:	7013      	strb	r3, [r2, #0]
				error_wall_S_D.P = 0.0;
 800c216:	ed81 7a00 	vstr	s14, [r1]
 800c21a:	e7e3      	b.n	800c1e4 <calc_error+0x61c>
 800c21c:	f3af 8000 	nop.w
 800c220:	66666666 	.word	0x66666666
 800c224:	3fe66666 	.word	0x3fe66666
 800c228:	33333333 	.word	0x33333333
 800c22c:	bfd33333 	.word	0xbfd33333
 800c230:	20007898 	.word	0x20007898
 800c234:	2000001c 	.word	0x2000001c
 800c238:	20000058 	.word	0x20000058
 800c23c:	200144c8 	.word	0x200144c8
 800c240:	2000c780 	.word	0x2000c780
 800c244:	44fa0000 	.word	0x44fa0000
 800c248:	2000a818 	.word	0x2000a818
 800c24c:	200068f4 	.word	0x200068f4
 800c250:	20010640 	.word	0x20010640
 800c254:	2000294c 	.word	0x2000294c
 800c258:	3d75c28f 	.word	0x3d75c28f
 800c25c:	20000044 	.word	0x20000044
 800c260:	2000f68c 	.word	0x2000f68c
 800c264:	00000000 	.word	0x00000000
 800c268:	200144d8 	.word	0x200144d8
 800c26c:	00000000 	.word	0x00000000

0800c270 <trapezoid_acccel>:
#include <stdio.h>

void trapezoid_acccel(float _max_vel, float _min_vel, float _dis, float _acc,
		uint8_t _wallConEn, uint8_t _diagEn) {
	volatile float d1, d2, d3, t1, t3;
	if (Flag_failSafeEn) {
 800c270:	4bad      	ldr	r3, [pc, #692]	; (800c528 <trapezoid_acccel+0x2b8>)
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	2b00      	cmp	r3, #0
 800c276:	f040 8151 	bne.w	800c51c <trapezoid_acccel+0x2ac>
		uint8_t _wallConEn, uint8_t _diagEn) {
 800c27a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c27e:	ed2d 8b06 	vpush	{d8-d10}
 800c282:	b088      	sub	sp, #32
 800c284:	eef0 8a60 	vmov.f32	s17, s1
 800c288:	eeb0 8a41 	vmov.f32	s16, s2
 800c28c:	eef0 9a61 	vmov.f32	s19, s3
 800c290:	4605      	mov	r5, r0
 800c292:	460c      	mov	r4, r1
		return;
	}
	t1 = (_max_vel - idealState.vel) / _acc;
 800c294:	4ba5      	ldr	r3, [pc, #660]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c296:	edd3 7a03 	vldr	s15, [r3, #12]
 800c29a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c29e:	ee87 7aa1 	vdiv.f32	s14, s15, s3
 800c2a2:	ed8d 7a04 	vstr	s14, [sp, #16]
	t3 = (_max_vel - _min_vel) / _acc;
 800c2a6:	ee30 7a60 	vsub.f32	s14, s0, s1
 800c2aa:	eec7 7a21 	vdiv.f32	s15, s14, s3
 800c2ae:	edcd 7a03 	vstr	s15, [sp, #12]

	d1 = (_max_vel + idealState.vel) * t1 / 2.0;
 800c2b2:	edd3 7a03 	vldr	s15, [r3, #12]
 800c2b6:	ee70 7a27 	vadd.f32	s15, s0, s15
 800c2ba:	ed9d 7a04 	vldr	s14, [sp, #16]
 800c2be:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c2c2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c2c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c2ca:	edcd 7a07 	vstr	s15, [sp, #28]
	d3 = (_max_vel + _min_vel) * t3 / 2.0;
 800c2ce:	ee30 0a20 	vadd.f32	s0, s0, s1
 800c2d2:	eddd 7a03 	vldr	s15, [sp, #12]
 800c2d6:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c2da:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c2de:	ed8d 0a05 	vstr	s0, [sp, #20]

	if (d1 + d3 > fabs(_dis)) { //Op
 800c2e2:	eddd 7a07 	vldr	s15, [sp, #28]
 800c2e6:	ed9d 7a05 	vldr	s14, [sp, #20]
 800c2ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2ee:	eeb0 9ac1 	vabs.f32	s18, s2
 800c2f2:	eef4 7ac9 	vcmpe.f32	s15, s18
 800c2f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2fa:	dc52      	bgt.n	800c3a2 <trapezoid_acccel+0x132>
		d2 = 0.0;
		d3 = _dis / 2.0
				+ (powf(idealState.vel, 2.0) - powf(_min_vel, 2.0)) / 4.0
						/ _acc;
	} else {
		d2 = fabs(_dis) - (d1 + d3);
 800c2fc:	eddd 7a07 	vldr	s15, [sp, #28]
 800c300:	ed9d 7a05 	vldr	s14, [sp, #20]
 800c304:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c308:	ee79 7a67 	vsub.f32	s15, s18, s15
 800c30c:	edcd 7a06 	vstr	s15, [sp, #24]
	}

	if (_dis < 0) {
 800c310:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c318:	f100 80a6 	bmi.w	800c468 <trapezoid_acccel+0x1f8>
		_max_vel *= -1;
		_min_vel *= -1;
		_acc *= -1;
	}
	Flag_wallConEn_S = _wallConEn; //L
 800c31c:	4b84      	ldr	r3, [pc, #528]	; (800c530 <trapezoid_acccel+0x2c0>)
 800c31e:	701d      	strb	r5, [r3, #0]
	//Flag_degConEn = true;
	/**/
	idealState.acc = _acc;
 800c320:	4b82      	ldr	r3, [pc, #520]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c322:	edc3 9a04 	vstr	s19, [r3, #16]
	while (Flag_failSafeEn == false && fabs(idealState.dis) < fabs(d1))
 800c326:	4b80      	ldr	r3, [pc, #512]	; (800c528 <trapezoid_acccel+0x2b8>)
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	b96b      	cbnz	r3, 800c348 <trapezoid_acccel+0xd8>
 800c32c:	4b7f      	ldr	r3, [pc, #508]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c32e:	ed93 7a00 	vldr	s14, [r3]
 800c332:	eeb0 7ac7 	vabs.f32	s14, s14
 800c336:	eddd 7a07 	vldr	s15, [sp, #28]
 800c33a:	eef0 7ae7 	vabs.f32	s15, s15
 800c33e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c346:	d4ee      	bmi.n	800c326 <trapezoid_acccel+0xb6>
		;
	/**/

	/**/
	idealState.acc = 0;
 800c348:	2200      	movs	r2, #0
 800c34a:	4b78      	ldr	r3, [pc, #480]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c34c:	611a      	str	r2, [r3, #16]
	if (d2 != 0.0) {
 800c34e:	eddd 7a06 	vldr	s15, [sp, #24]
 800c352:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c35a:	d014      	beq.n	800c386 <trapezoid_acccel+0x116>
		while (Flag_failSafeEn == false && fabs(idealState.dis) < fabs(d1 + d2))
 800c35c:	4b72      	ldr	r3, [pc, #456]	; (800c528 <trapezoid_acccel+0x2b8>)
 800c35e:	781b      	ldrb	r3, [r3, #0]
 800c360:	b98b      	cbnz	r3, 800c386 <trapezoid_acccel+0x116>
 800c362:	4b72      	ldr	r3, [pc, #456]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c364:	ed93 7a00 	vldr	s14, [r3]
 800c368:	eeb0 7ac7 	vabs.f32	s14, s14
 800c36c:	eddd 7a07 	vldr	s15, [sp, #28]
 800c370:	eddd 6a06 	vldr	s13, [sp, #24]
 800c374:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c378:	eef0 7ae7 	vabs.f32	s15, s15
 800c37c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c384:	d4ea      	bmi.n	800c35c <trapezoid_acccel+0xec>
			;
	}
	/**/

	/**/
	idealState.acc = -_acc;
 800c386:	eef1 9a69 	vneg.f32	s19, s19
 800c38a:	4b68      	ldr	r3, [pc, #416]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c38c:	edc3 9a04 	vstr	s19, [r3, #16]
	if (_diagEn) { //OZT[(O)
 800c390:	2c00      	cmp	r4, #0
 800c392:	d073      	beq.n	800c47c <trapezoid_acccel+0x20c>
		Flag_wallConEn_S = false;
 800c394:	2200      	movs	r2, #0
 800c396:	4b66      	ldr	r3, [pc, #408]	; (800c530 <trapezoid_acccel+0x2c0>)
 800c398:	701a      	strb	r2, [r3, #0]
		idealState.ang_vel = 0.0;
 800c39a:	2200      	movs	r2, #0
 800c39c:	4b63      	ldr	r3, [pc, #396]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c39e:	621a      	str	r2, [r3, #32]
 800c3a0:	e06c      	b.n	800c47c <trapezoid_acccel+0x20c>
		d1 = _dis / 2.0
 800c3a2:	ee11 0a10 	vmov	r0, s2
 800c3a6:	f7fc f807 	bl	80083b8 <__aeabi_f2d>
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	4b61      	ldr	r3, [pc, #388]	; (800c534 <trapezoid_acccel+0x2c4>)
 800c3ae:	f7fc f857 	bl	8008460 <__aeabi_dmul>
 800c3b2:	4606      	mov	r6, r0
 800c3b4:	460f      	mov	r7, r1
				+ (powf(_min_vel, 2.0) - powf(idealState.vel, 2.0)) / 4.0
 800c3b6:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800c3ba:	eeb0 0a68 	vmov.f32	s0, s17
 800c3be:	f010 f817 	bl	801c3f0 <powf>
 800c3c2:	eeb0 aa40 	vmov.f32	s20, s0
 800c3c6:	f8df a164 	ldr.w	sl, [pc, #356]	; 800c52c <trapezoid_acccel+0x2bc>
 800c3ca:	ed9a 0a03 	vldr	s0, [sl, #12]
 800c3ce:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800c3d2:	f010 f80d 	bl	801c3f0 <powf>
 800c3d6:	ee7a 7a40 	vsub.f32	s15, s20, s0
 800c3da:	ee17 0a90 	vmov	r0, s15
 800c3de:	f7fb ffeb 	bl	80083b8 <__aeabi_f2d>
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	4b54      	ldr	r3, [pc, #336]	; (800c538 <trapezoid_acccel+0x2c8>)
 800c3e6:	f7fc f83b 	bl	8008460 <__aeabi_dmul>
 800c3ea:	e9cd 0100 	strd	r0, r1, [sp]
						/ _acc;
 800c3ee:	ee19 0a90 	vmov	r0, s19
 800c3f2:	f7fb ffe1 	bl	80083b8 <__aeabi_f2d>
 800c3f6:	4680      	mov	r8, r0
 800c3f8:	4689      	mov	r9, r1
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c402:	f7fc f957 	bl	80086b4 <__aeabi_ddiv>
				+ (powf(_min_vel, 2.0) - powf(idealState.vel, 2.0)) / 4.0
 800c406:	4602      	mov	r2, r0
 800c408:	460b      	mov	r3, r1
 800c40a:	4630      	mov	r0, r6
 800c40c:	4639      	mov	r1, r7
 800c40e:	f7fb fe75 	bl	80080fc <__adddf3>
 800c412:	f7fc fafd 	bl	8008a10 <__aeabi_d2f>
		d1 = _dis / 2.0
 800c416:	9007      	str	r0, [sp, #28]
		d2 = 0.0;
 800c418:	2300      	movs	r3, #0
 800c41a:	9306      	str	r3, [sp, #24]
				+ (powf(idealState.vel, 2.0) - powf(_min_vel, 2.0)) / 4.0
 800c41c:	ed9a 0a03 	vldr	s0, [sl, #12]
 800c420:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800c424:	f00f ffe4 	bl	801c3f0 <powf>
 800c428:	eeb0 aa40 	vmov.f32	s20, s0
 800c42c:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800c430:	eeb0 0a68 	vmov.f32	s0, s17
 800c434:	f00f ffdc 	bl	801c3f0 <powf>
 800c438:	ee7a 7a40 	vsub.f32	s15, s20, s0
 800c43c:	ee17 0a90 	vmov	r0, s15
 800c440:	f7fb ffba 	bl	80083b8 <__aeabi_f2d>
 800c444:	2200      	movs	r2, #0
 800c446:	4b3c      	ldr	r3, [pc, #240]	; (800c538 <trapezoid_acccel+0x2c8>)
 800c448:	f7fc f80a 	bl	8008460 <__aeabi_dmul>
						/ _acc;
 800c44c:	4642      	mov	r2, r8
 800c44e:	464b      	mov	r3, r9
 800c450:	f7fc f930 	bl	80086b4 <__aeabi_ddiv>
				+ (powf(idealState.vel, 2.0) - powf(_min_vel, 2.0)) / 4.0
 800c454:	4602      	mov	r2, r0
 800c456:	460b      	mov	r3, r1
 800c458:	4630      	mov	r0, r6
 800c45a:	4639      	mov	r1, r7
 800c45c:	f7fb fe4e 	bl	80080fc <__adddf3>
 800c460:	f7fc fad6 	bl	8008a10 <__aeabi_d2f>
		d3 = _dis / 2.0
 800c464:	9005      	str	r0, [sp, #20]
 800c466:	e753      	b.n	800c310 <trapezoid_acccel+0xa0>
		_min_vel *= -1;
 800c468:	eef1 8a68 	vneg.f32	s17, s17
		_acc *= -1;
 800c46c:	eef1 9a69 	vneg.f32	s19, s19
 800c470:	e754      	b.n	800c31c <trapezoid_acccel+0xac>
	}
	while (Flag_failSafeEn == false && fabs(idealState.dis) < fabs(_dis)) {
		if (_dis > 0.0 && (idealState.vel < _min_vel)) {
			idealState.acc = 0.0;
			idealState.vel = _min_vel + 0.1;
		} else if (_dis < 0.0 && (idealState.vel > _min_vel)) {
 800c472:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c47a:	d42a      	bmi.n	800c4d2 <trapezoid_acccel+0x262>
	while (Flag_failSafeEn == false && fabs(idealState.dis) < fabs(_dis)) {
 800c47c:	4b2a      	ldr	r3, [pc, #168]	; (800c528 <trapezoid_acccel+0x2b8>)
 800c47e:	781b      	ldrb	r3, [r3, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d13e      	bne.n	800c502 <trapezoid_acccel+0x292>
 800c484:	4b29      	ldr	r3, [pc, #164]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c486:	edd3 7a00 	vldr	s15, [r3]
 800c48a:	eef0 7ae7 	vabs.f32	s15, s15
 800c48e:	eeb4 9ae7 	vcmpe.f32	s18, s15
 800c492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c496:	dd34      	ble.n	800c502 <trapezoid_acccel+0x292>
		if (_dis > 0.0 && (idealState.vel < _min_vel)) {
 800c498:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4a0:	dde7      	ble.n	800c472 <trapezoid_acccel+0x202>
 800c4a2:	4b22      	ldr	r3, [pc, #136]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c4a4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c4a8:	eef4 8ae7 	vcmpe.f32	s17, s15
 800c4ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4b0:	dddf      	ble.n	800c472 <trapezoid_acccel+0x202>
			idealState.acc = 0.0;
 800c4b2:	461c      	mov	r4, r3
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	6123      	str	r3, [r4, #16]
			idealState.vel = _min_vel + 0.1;
 800c4b8:	ee18 0a90 	vmov	r0, s17
 800c4bc:	f7fb ff7c 	bl	80083b8 <__aeabi_f2d>
 800c4c0:	a317      	add	r3, pc, #92	; (adr r3, 800c520 <trapezoid_acccel+0x2b0>)
 800c4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c6:	f7fb fe19 	bl	80080fc <__adddf3>
 800c4ca:	f7fc faa1 	bl	8008a10 <__aeabi_d2f>
 800c4ce:	60e0      	str	r0, [r4, #12]
 800c4d0:	e7d4      	b.n	800c47c <trapezoid_acccel+0x20c>
		} else if (_dis < 0.0 && (idealState.vel > _min_vel)) {
 800c4d2:	4b16      	ldr	r3, [pc, #88]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c4d4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c4d8:	eef4 8ae7 	vcmpe.f32	s17, s15
 800c4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4e0:	d5cc      	bpl.n	800c47c <trapezoid_acccel+0x20c>
			idealState.acc = 0.0;
 800c4e2:	461c      	mov	r4, r3
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	6123      	str	r3, [r4, #16]
			idealState.vel = _min_vel - 0.1;
 800c4e8:	ee18 0a90 	vmov	r0, s17
 800c4ec:	f7fb ff64 	bl	80083b8 <__aeabi_f2d>
 800c4f0:	a30b      	add	r3, pc, #44	; (adr r3, 800c520 <trapezoid_acccel+0x2b0>)
 800c4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f6:	f7fb fdff 	bl	80080f8 <__aeabi_dsub>
 800c4fa:	f7fc fa89 	bl	8008a10 <__aeabi_d2f>
 800c4fe:	60e0      	str	r0, [r4, #12]
 800c500:	e7bc      	b.n	800c47c <trapezoid_acccel+0x20c>
		}
	}
	/**/
	idealState.vel = _min_vel;
 800c502:	4a0a      	ldr	r2, [pc, #40]	; (800c52c <trapezoid_acccel+0x2bc>)
 800c504:	edc2 8a03 	vstr	s17, [r2, #12]
	idealState.acc = 0.0;
 800c508:	2300      	movs	r3, #0
 800c50a:	6113      	str	r3, [r2, #16]
	idealState.dis = 0.0;
 800c50c:	6013      	str	r3, [r2, #0]
	realState.dis = 0.0;
 800c50e:	4a0b      	ldr	r2, [pc, #44]	; (800c53c <trapezoid_acccel+0x2cc>)
 800c510:	6013      	str	r3, [r2, #0]
}
 800c512:	b008      	add	sp, #32
 800c514:	ecbd 8b06 	vpop	{d8-d10}
 800c518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c51c:	4770      	bx	lr
 800c51e:	bf00      	nop
 800c520:	9999999a 	.word	0x9999999a
 800c524:	3fb99999 	.word	0x3fb99999
 800c528:	20013524 	.word	0x20013524
 800c52c:	2000a7e0 	.word	0x2000a7e0
 800c530:	20001874 	.word	0x20001874
 800c534:	3fe00000 	.word	0x3fe00000
 800c538:	3fd00000 	.word	0x3fd00000
 800c53c:	200078b0 	.word	0x200078b0

0800c540 <trapezoid_slalome>:

void trapezoid_slalome(float _max_ang_vel, float _deg, float _acc) { //`
	volatile float theta1, theta2, theta3, t1, t3;
	if (Flag_failSafeEn) {
 800c540:	4b67      	ldr	r3, [pc, #412]	; (800c6e0 <trapezoid_slalome+0x1a0>)
 800c542:	781b      	ldrb	r3, [r3, #0]
 800c544:	2b00      	cmp	r3, #0
 800c546:	f040 80ca 	bne.w	800c6de <trapezoid_slalome+0x19e>
void trapezoid_slalome(float _max_ang_vel, float _deg, float _acc) { //`
 800c54a:	b086      	sub	sp, #24
		return;
	}
	t1 = (_max_ang_vel) / _acc;
 800c54c:	eec0 7a01 	vdiv.f32	s15, s0, s2
 800c550:	edcd 7a02 	vstr	s15, [sp, #8]
	t3 = t1;
 800c554:	9b02      	ldr	r3, [sp, #8]
 800c556:	9301      	str	r3, [sp, #4]

	theta1 = (_max_ang_vel) * t1 / 2.0;
 800c558:	eddd 7a02 	vldr	s15, [sp, #8]
 800c55c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c560:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c564:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c568:	edcd 7a05 	vstr	s15, [sp, #20]
	theta3 = (_max_ang_vel) * t3 / 2.0;
 800c56c:	eddd 7a01 	vldr	s15, [sp, #4]
 800c570:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c574:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c578:	ed8d 0a03 	vstr	s0, [sp, #12]

	if (fabs(theta1 + theta3) > fabs(_deg)) { //Op
 800c57c:	eddd 7a05 	vldr	s15, [sp, #20]
 800c580:	ed9d 7a03 	vldr	s14, [sp, #12]
 800c584:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c588:	eef0 7ae7 	vabs.f32	s15, s15
 800c58c:	eef0 6ae0 	vabs.f32	s13, s1
 800c590:	eef4 7ae6 	vcmpe.f32	s15, s13
 800c594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c598:	dd51      	ble.n	800c63e <trapezoid_slalome+0xfe>
		theta1 = _deg / 2.0;
 800c59a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c59e:	ee60 7aa7 	vmul.f32	s15, s1, s15
 800c5a2:	edcd 7a05 	vstr	s15, [sp, #20]
		theta2 = 0.0;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	9304      	str	r3, [sp, #16]
		theta3 = _deg / 2.0;
 800c5aa:	edcd 7a03 	vstr	s15, [sp, #12]
	} else {
		theta2 = fabs(_deg) - (theta1 + theta3);
	}

	if (_deg < 0) {
 800c5ae:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800c5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5b6:	d44d      	bmi.n	800c654 <trapezoid_slalome+0x114>
		_max_ang_vel *= -1;
		_acc *= -1;
	}
	/**/
	Flag_wallConEn_S = false;
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	4b4a      	ldr	r3, [pc, #296]	; (800c6e4 <trapezoid_slalome+0x1a4>)
 800c5bc:	701a      	strb	r2, [r3, #0]
	idealState.ang_acc = _acc;
 800c5be:	4a4a      	ldr	r2, [pc, #296]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c5c0:	ed82 1a09 	vstr	s2, [r2, #36]	; 0x24
	idealState.deg = 0.0;
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	61d3      	str	r3, [r2, #28]
	realState.deg = 0.0;
 800c5c8:	4a48      	ldr	r2, [pc, #288]	; (800c6ec <trapezoid_slalome+0x1ac>)
 800c5ca:	61d3      	str	r3, [r2, #28]
	while (Flag_failSafeEn == false && fabs(idealState.deg) < fabs(theta1))
 800c5cc:	4b44      	ldr	r3, [pc, #272]	; (800c6e0 <trapezoid_slalome+0x1a0>)
 800c5ce:	781b      	ldrb	r3, [r3, #0]
 800c5d0:	b96b      	cbnz	r3, 800c5ee <trapezoid_slalome+0xae>
 800c5d2:	4b45      	ldr	r3, [pc, #276]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c5d4:	ed93 7a07 	vldr	s14, [r3, #28]
 800c5d8:	eeb0 7ac7 	vabs.f32	s14, s14
 800c5dc:	eddd 7a05 	vldr	s15, [sp, #20]
 800c5e0:	eef0 7ae7 	vabs.f32	s15, s15
 800c5e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c5e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5ec:	d4ee      	bmi.n	800c5cc <trapezoid_slalome+0x8c>
		;
	/**/

	/**/

	idealState.ang_acc = 0.0;
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	4b3d      	ldr	r3, [pc, #244]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c5f2:	625a      	str	r2, [r3, #36]	; 0x24
	if (theta2 != 0.0) {
 800c5f4:	eddd 7a04 	vldr	s15, [sp, #16]
 800c5f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c5fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c600:	d014      	beq.n	800c62c <trapezoid_slalome+0xec>
		while (Flag_failSafeEn == false
 800c602:	4b37      	ldr	r3, [pc, #220]	; (800c6e0 <trapezoid_slalome+0x1a0>)
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	b98b      	cbnz	r3, 800c62c <trapezoid_slalome+0xec>
				&& fabs(idealState.deg) < fabs(theta1 + theta2))
 800c608:	4b37      	ldr	r3, [pc, #220]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c60a:	ed93 7a07 	vldr	s14, [r3, #28]
 800c60e:	eeb0 7ac7 	vabs.f32	s14, s14
 800c612:	eddd 7a05 	vldr	s15, [sp, #20]
 800c616:	ed9d 6a04 	vldr	s12, [sp, #16]
 800c61a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c61e:	eef0 7ae7 	vabs.f32	s15, s15
 800c622:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c62a:	d4ea      	bmi.n	800c602 <trapezoid_slalome+0xc2>
			;
	}
	/**/

	/**/
	idealState.ang_acc = -_acc;
 800c62c:	eeb1 1a41 	vneg.f32	s2, s2
 800c630:	4b2d      	ldr	r3, [pc, #180]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c632:	ed83 1a09 	vstr	s2, [r3, #36]	; 0x24
	Flag_degConEn = true;
 800c636:	2201      	movs	r2, #1
 800c638:	4b2d      	ldr	r3, [pc, #180]	; (800c6f0 <trapezoid_slalome+0x1b0>)
 800c63a:	701a      	strb	r2, [r3, #0]
	while (Flag_failSafeEn == false && fabs(idealState.deg) < fabs(_deg)) {
 800c63c:	e012      	b.n	800c664 <trapezoid_slalome+0x124>
		theta2 = fabs(_deg) - (theta1 + theta3);
 800c63e:	eddd 7a05 	vldr	s15, [sp, #20]
 800c642:	ed9d 7a03 	vldr	s14, [sp, #12]
 800c646:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c64a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c64e:	edcd 7a04 	vstr	s15, [sp, #16]
 800c652:	e7ac      	b.n	800c5ae <trapezoid_slalome+0x6e>
		_acc *= -1;
 800c654:	eeb1 1a41 	vneg.f32	s2, s2
 800c658:	e7ae      	b.n	800c5b8 <trapezoid_slalome+0x78>
		if ((_deg > 0.0) && (idealState.ang_vel < 50.0)) {
			idealState.ang_vel = 50.0;
			idealState.ang_acc = 0.0;
		} else if ((_deg < 0.0) && (idealState.ang_vel > -50.0)) {
 800c65a:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800c65e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c662:	d420      	bmi.n	800c6a6 <trapezoid_slalome+0x166>
	while (Flag_failSafeEn == false && fabs(idealState.deg) < fabs(_deg)) {
 800c664:	4b1e      	ldr	r3, [pc, #120]	; (800c6e0 <trapezoid_slalome+0x1a0>)
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	bb63      	cbnz	r3, 800c6c4 <trapezoid_slalome+0x184>
 800c66a:	4b1f      	ldr	r3, [pc, #124]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c66c:	edd3 7a07 	vldr	s15, [r3, #28]
 800c670:	eef0 7ae7 	vabs.f32	s15, s15
 800c674:	eef4 6ae7 	vcmpe.f32	s13, s15
 800c678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c67c:	dd22      	ble.n	800c6c4 <trapezoid_slalome+0x184>
		if ((_deg > 0.0) && (idealState.ang_vel < 50.0)) {
 800c67e:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800c682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c686:	dde8      	ble.n	800c65a <trapezoid_slalome+0x11a>
 800c688:	4b17      	ldr	r3, [pc, #92]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c68a:	ed93 7a08 	vldr	s14, [r3, #32]
 800c68e:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c6f4 <trapezoid_slalome+0x1b4>
 800c692:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c69a:	d5de      	bpl.n	800c65a <trapezoid_slalome+0x11a>
			idealState.ang_vel = 50.0;
 800c69c:	edc3 7a08 	vstr	s15, [r3, #32]
			idealState.ang_acc = 0.0;
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	625a      	str	r2, [r3, #36]	; 0x24
 800c6a4:	e7de      	b.n	800c664 <trapezoid_slalome+0x124>
		} else if ((_deg < 0.0) && (idealState.ang_vel > -50.0)) {
 800c6a6:	4b10      	ldr	r3, [pc, #64]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c6a8:	ed93 7a08 	vldr	s14, [r3, #32]
 800c6ac:	eddf 7a12 	vldr	s15, [pc, #72]	; 800c6f8 <trapezoid_slalome+0x1b8>
 800c6b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6b8:	ddd4      	ble.n	800c664 <trapezoid_slalome+0x124>
			idealState.ang_vel = -50.0;
 800c6ba:	edc3 7a08 	vstr	s15, [r3, #32]
			idealState.ang_acc = 0.0;
 800c6be:	2200      	movs	r2, #0
 800c6c0:	625a      	str	r2, [r3, #36]	; 0x24
 800c6c2:	e7cf      	b.n	800c664 <trapezoid_slalome+0x124>
//		if(fabs(realState.deg) > fabs(_deg)){
//			break;
//		}
	}
	/**/
	Flag_degConEn = false;
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	4b0a      	ldr	r3, [pc, #40]	; (800c6f0 <trapezoid_slalome+0x1b0>)
 800c6c8:	701a      	strb	r2, [r3, #0]
	idealState.ang_vel = 0.0;
 800c6ca:	4a07      	ldr	r2, [pc, #28]	; (800c6e8 <trapezoid_slalome+0x1a8>)
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	6213      	str	r3, [r2, #32]
	idealState.ang_acc = 0.0;
 800c6d0:	6253      	str	r3, [r2, #36]	; 0x24
	idealState.deg = 0.0;
 800c6d2:	61d3      	str	r3, [r2, #28]
	realState.deg = 0.0;
 800c6d4:	4905      	ldr	r1, [pc, #20]	; (800c6ec <trapezoid_slalome+0x1ac>)
 800c6d6:	61cb      	str	r3, [r1, #28]
	idealState.dis = 0.0;
 800c6d8:	6013      	str	r3, [r2, #0]
	realState.dis = 0.0;
 800c6da:	600b      	str	r3, [r1, #0]
}
 800c6dc:	b006      	add	sp, #24
 800c6de:	4770      	bx	lr
 800c6e0:	20013524 	.word	0x20013524
 800c6e4:	20001874 	.word	0x20001874
 800c6e8:	2000a7e0 	.word	0x2000a7e0
 800c6ec:	200078b0 	.word	0x200078b0
 800c6f0:	200068f4 	.word	0x200068f4
 800c6f4:	42480000 	.word	0x42480000
 800c6f8:	c2480000 	.word	0xc2480000

0800c6fc <accel>:
	realState.deg = 0.0;
	Flag_degConEn = false;
}

void accel(float _vel, float _acc) {
	if (Flag_failSafeEn) {
 800c6fc:	4b0d      	ldr	r3, [pc, #52]	; (800c734 <accel+0x38>)
 800c6fe:	781b      	ldrb	r3, [r3, #0]
 800c700:	b9bb      	cbnz	r3, 800c732 <accel+0x36>
		return;
	}
	idealState.acc = _acc;
 800c702:	4b0d      	ldr	r3, [pc, #52]	; (800c738 <accel+0x3c>)
 800c704:	edc3 0a04 	vstr	s1, [r3, #16]

	Flag_wallConEn_S = true; //L
 800c708:	2101      	movs	r1, #1
 800c70a:	4a0c      	ldr	r2, [pc, #48]	; (800c73c <accel+0x40>)
 800c70c:	7011      	strb	r1, [r2, #0]

	/**/
	idealState.acc = _acc;
 800c70e:	edc3 0a04 	vstr	s1, [r3, #16]
	while (Flag_failSafeEn == false && idealState.vel < _vel)
 800c712:	4b08      	ldr	r3, [pc, #32]	; (800c734 <accel+0x38>)
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	b93b      	cbnz	r3, 800c728 <accel+0x2c>
 800c718:	4b07      	ldr	r3, [pc, #28]	; (800c738 <accel+0x3c>)
 800c71a:	edd3 7a03 	vldr	s15, [r3, #12]
 800c71e:	eef4 7ac0 	vcmpe.f32	s15, s0
 800c722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c726:	d4f4      	bmi.n	800c712 <accel+0x16>
		;
	idealState.acc = 0.0;
 800c728:	4b03      	ldr	r3, [pc, #12]	; (800c738 <accel+0x3c>)
 800c72a:	2200      	movs	r2, #0
 800c72c:	611a      	str	r2, [r3, #16]
	idealState.vel = _vel;
 800c72e:	ed83 0a03 	vstr	s0, [r3, #12]
 800c732:	4770      	bx	lr
 800c734:	20013524 	.word	0x20013524
 800c738:	2000a7e0 	.word	0x2000a7e0
 800c73c:	20001874 	.word	0x20001874

0800c740 <stop>:
	/**/
}

void stop(float _dis, float _acc) {
	/*l}X~*/
	if (Flag_failSafeEn) {
 800c740:	4b33      	ldr	r3, [pc, #204]	; (800c810 <stop+0xd0>)
 800c742:	781b      	ldrb	r3, [r3, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d162      	bne.n	800c80e <stop+0xce>
void stop(float _dis, float _acc) {
 800c748:	b5d0      	push	{r4, r6, r7, lr}
 800c74a:	ed2d 8b02 	vpush	{d8}
 800c74e:	b082      	sub	sp, #8
 800c750:	eef0 8a60 	vmov.f32	s17, s1
 800c754:	eeb0 8a40 	vmov.f32	s16, s0
		return;
	}
	volatile float d = _dis - (idealState.vel * idealState.vel / _acc / 2.0);
 800c758:	4c2e      	ldr	r4, [pc, #184]	; (800c814 <stop+0xd4>)
 800c75a:	edd4 7a03 	vldr	s15, [r4, #12]
 800c75e:	ed94 7a03 	vldr	s14, [r4, #12]
 800c762:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c766:	ee87 7aa0 	vdiv.f32	s14, s15, s1
 800c76a:	ee17 0a10 	vmov	r0, s14
 800c76e:	f7fb fe23 	bl	80083b8 <__aeabi_f2d>
 800c772:	2200      	movs	r2, #0
 800c774:	4b28      	ldr	r3, [pc, #160]	; (800c818 <stop+0xd8>)
 800c776:	f7fb fe73 	bl	8008460 <__aeabi_dmul>
 800c77a:	4606      	mov	r6, r0
 800c77c:	460f      	mov	r7, r1
 800c77e:	ee18 0a10 	vmov	r0, s16
 800c782:	f7fb fe19 	bl	80083b8 <__aeabi_f2d>
 800c786:	4632      	mov	r2, r6
 800c788:	463b      	mov	r3, r7
 800c78a:	f7fb fcb5 	bl	80080f8 <__aeabi_dsub>
 800c78e:	f7fc f93f 	bl	8008a10 <__aeabi_d2f>
 800c792:	9001      	str	r0, [sp, #4]

	/**/
	idealState.acc = 0.0;
 800c794:	2300      	movs	r3, #0
 800c796:	6123      	str	r3, [r4, #16]
	while (Flag_failSafeEn == false && idealState.dis < d && realState.vel > 0.0)
 800c798:	4b1d      	ldr	r3, [pc, #116]	; (800c810 <stop+0xd0>)
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	b98b      	cbnz	r3, 800c7c2 <stop+0x82>
 800c79e:	4b1d      	ldr	r3, [pc, #116]	; (800c814 <stop+0xd4>)
 800c7a0:	ed93 7a00 	vldr	s14, [r3]
 800c7a4:	eddd 7a01 	vldr	s15, [sp, #4]
 800c7a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c7ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7b0:	d507      	bpl.n	800c7c2 <stop+0x82>
 800c7b2:	4b1a      	ldr	r3, [pc, #104]	; (800c81c <stop+0xdc>)
 800c7b4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c7b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c7bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7c0:	dcea      	bgt.n	800c798 <stop+0x58>
		;

	/**/

	/**/
	idealState.acc = -_acc;
 800c7c2:	eef1 8a68 	vneg.f32	s17, s17
 800c7c6:	4b13      	ldr	r3, [pc, #76]	; (800c814 <stop+0xd4>)
 800c7c8:	edc3 8a04 	vstr	s17, [r3, #16]
	while (Flag_failSafeEn == false && idealState.dis < _dis
 800c7cc:	4b10      	ldr	r3, [pc, #64]	; (800c810 <stop+0xd0>)
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	b97b      	cbnz	r3, 800c7f2 <stop+0xb2>
 800c7d2:	4b10      	ldr	r3, [pc, #64]	; (800c814 <stop+0xd4>)
 800c7d4:	edd3 7a00 	vldr	s15, [r3]
 800c7d8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7e0:	dd07      	ble.n	800c7f2 <stop+0xb2>
			&& realState.vel > 0.0)
 800c7e2:	4b0e      	ldr	r3, [pc, #56]	; (800c81c <stop+0xdc>)
 800c7e4:	edd3 7a03 	vldr	s15, [r3, #12]
 800c7e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c7ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7f0:	dcec      	bgt.n	800c7cc <stop+0x8c>
		;
	idealState.acc = 0.0;
 800c7f2:	4a08      	ldr	r2, [pc, #32]	; (800c814 <stop+0xd4>)
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	6113      	str	r3, [r2, #16]
	idealState.vel = 0.0;
 800c7f8:	60d3      	str	r3, [r2, #12]
	Flag_wallConEn_S = false; //
 800c7fa:	2000      	movs	r0, #0
 800c7fc:	4908      	ldr	r1, [pc, #32]	; (800c820 <stop+0xe0>)
 800c7fe:	7008      	strb	r0, [r1, #0]
	/**/
	realState.dis = 0.0;
 800c800:	4906      	ldr	r1, [pc, #24]	; (800c81c <stop+0xdc>)
 800c802:	600b      	str	r3, [r1, #0]
	idealState.dis = 0.0;
 800c804:	6013      	str	r3, [r2, #0]

}
 800c806:	b002      	add	sp, #8
 800c808:	ecbd 8b02 	vpop	{d8}
 800c80c:	bdd0      	pop	{r4, r6, r7, pc}
 800c80e:	4770      	bx	lr
 800c810:	20013524 	.word	0x20013524
 800c814:	2000a7e0 	.word	0x2000a7e0
 800c818:	3fe00000 	.word	0x3fe00000
 800c81c:	200078b0 	.word	0x200078b0
 800c820:	20001874 	.word	0x20001874
 800c824:	00000000 	.word	0x00000000

0800c828 <get_velocity>:
#include "misc.h"
#include "const.h"
#include "global.h"
#include <math.h>

void get_velocity(__Mouse_State *_realState) { //GR[_[l
 800c828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c82a:	ed2d 8b02 	vpush	{d8}
 800c82e:	b085      	sub	sp, #20
 800c830:	4604      	mov	r4, r0
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800c832:	2200      	movs	r2, #0
 800c834:	f88d 200c 	strb.w	r2, [sp, #12]
 800c838:	f88d 200d 	strb.w	r2, [sp, #13]
	uint8_t Data_Output[2];
	float d_deg;
	static float ex_enc_deg_R, ex_enc_deg_L;
	static float ex_vel_R, ex_vel_L;

	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH; //CPOL = 1
 800c83c:	4ebe      	ldr	r6, [pc, #760]	; (800cb38 <get_velocity+0x310>)
 800c83e:	2702      	movs	r7, #2
 800c840:	6137      	str	r7, [r6, #16]

	/*EGR[_[*/
	HAL_GPIO_WritePin(CS_ENC_R_GPIO_Port, CS_ENC_R_Pin, 0);
 800c842:	4dbe      	ldr	r5, [pc, #760]	; (800cb3c <get_velocity+0x314>)
 800c844:	2140      	movs	r1, #64	; 0x40
 800c846:	4628      	mov	r0, r5
 800c848:	f7fd fa5c 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) Data_Input,
 800c84c:	230a      	movs	r3, #10
 800c84e:	9300      	str	r3, [sp, #0]
 800c850:	463b      	mov	r3, r7
 800c852:	aa02      	add	r2, sp, #8
 800c854:	a903      	add	r1, sp, #12
 800c856:	4630      	mov	r0, r6
 800c858:	f7fe f8e2 	bl	800aa20 <HAL_SPI_TransmitReceive>
			(uint8_t*) Data_Output, 2, 10);
	HAL_GPIO_WritePin(CS_ENC_R_GPIO_Port, CS_ENC_R_Pin, 1);
 800c85c:	2201      	movs	r2, #1
 800c85e:	2140      	movs	r1, #64	; 0x40
 800c860:	4628      	mov	r0, r5
 800c862:	f7fd fa4f 	bl	8009d04 <HAL_GPIO_WritePin>

	_realState->enc_deg_R = (float) ((Data_Output[0] << 8)
 800c866:	f89d 3008 	ldrb.w	r3, [sp, #8]
			+ (uint16_t) Data_Output[1]) / 32767.0 * 360.0;
 800c86a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800c86e:	eb00 2003 	add.w	r0, r0, r3, lsl #8
	_realState->enc_deg_R = (float) ((Data_Output[0] << 8)
 800c872:	ee07 0a90 	vmov	s15, r0
 800c876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c87a:	ee17 0a90 	vmov	r0, s15
 800c87e:	f7fb fd9b 	bl	80083b8 <__aeabi_f2d>
			+ (uint16_t) Data_Output[1]) / 32767.0 * 360.0;
 800c882:	a3a1      	add	r3, pc, #644	; (adr r3, 800cb08 <get_velocity+0x2e0>)
 800c884:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c888:	f7fb ff14 	bl	80086b4 <__aeabi_ddiv>
 800c88c:	2200      	movs	r2, #0
 800c88e:	4bac      	ldr	r3, [pc, #688]	; (800cb40 <get_velocity+0x318>)
 800c890:	f7fb fde6 	bl	8008460 <__aeabi_dmul>
 800c894:	f7fc f8bc 	bl	8008a10 <__aeabi_d2f>
	_realState->enc_deg_R = (float) ((Data_Output[0] << 8)
 800c898:	62a0      	str	r0, [r4, #40]	; 0x28

	d_deg = _realState->enc_deg_R - ex_enc_deg_R;
 800c89a:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 800c89e:	4ba9      	ldr	r3, [pc, #676]	; (800cb44 <get_velocity+0x31c>)
 800c8a0:	ed93 8a00 	vldr	s16, [r3]
 800c8a4:	ee77 7ac8 	vsub.f32	s15, s15, s16

	if (d_deg > 180.0) {
 800c8a8:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 800cb48 <get_velocity+0x320>
 800c8ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8b4:	f340 80a8 	ble.w	800ca08 <get_velocity+0x1e0>
		d_deg = (_realState->enc_deg_R - 360.0) - ex_enc_deg_R;
 800c8b8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800c8ba:	f7fb fd7d 	bl	80083b8 <__aeabi_f2d>
 800c8be:	2200      	movs	r2, #0
 800c8c0:	4b9f      	ldr	r3, [pc, #636]	; (800cb40 <get_velocity+0x318>)
 800c8c2:	f7fb fc19 	bl	80080f8 <__aeabi_dsub>
 800c8c6:	4606      	mov	r6, r0
 800c8c8:	460f      	mov	r7, r1
 800c8ca:	ee18 0a10 	vmov	r0, s16
 800c8ce:	f7fb fd73 	bl	80083b8 <__aeabi_f2d>
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	4630      	mov	r0, r6
 800c8d8:	4639      	mov	r1, r7
 800c8da:	f7fb fc0d 	bl	80080f8 <__aeabi_dsub>
 800c8de:	f7fc f897 	bl	8008a10 <__aeabi_d2f>
 800c8e2:	ee07 0a90 	vmov	s15, r0
	} else if (d_deg < -180.0) {
		d_deg = _realState->enc_deg_R + (360.0 - ex_enc_deg_R);
	}

	_realState->vel_R = (d_deg / 360.0 * M_PI * WHEEL_DIA_R / CONTROL_CYCLE)
 800c8e6:	ee17 0a90 	vmov	r0, s15
 800c8ea:	f7fb fd65 	bl	80083b8 <__aeabi_f2d>
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	4b93      	ldr	r3, [pc, #588]	; (800cb40 <get_velocity+0x318>)
 800c8f2:	f7fb fedf 	bl	80086b4 <__aeabi_ddiv>
 800c8f6:	a386      	add	r3, pc, #536	; (adr r3, 800cb10 <get_velocity+0x2e8>)
 800c8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fc:	f7fb fdb0 	bl	8008460 <__aeabi_dmul>
 800c900:	a385      	add	r3, pc, #532	; (adr r3, 800cb18 <get_velocity+0x2f0>)
 800c902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c906:	f7fb fdab 	bl	8008460 <__aeabi_dmul>
 800c90a:	a385      	add	r3, pc, #532	; (adr r3, 800cb20 <get_velocity+0x2f8>)
 800c90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c910:	f7fb fed0 	bl	80086b4 <__aeabi_ddiv>
			* 0.1 + ex_vel_R * 0.9;
 800c914:	a384      	add	r3, pc, #528	; (adr r3, 800cb28 <get_velocity+0x300>)
 800c916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91a:	f7fb fda1 	bl	8008460 <__aeabi_dmul>
 800c91e:	4606      	mov	r6, r0
 800c920:	460f      	mov	r7, r1
 800c922:	4d8a      	ldr	r5, [pc, #552]	; (800cb4c <get_velocity+0x324>)
 800c924:	6828      	ldr	r0, [r5, #0]
 800c926:	f7fb fd47 	bl	80083b8 <__aeabi_f2d>
 800c92a:	a381      	add	r3, pc, #516	; (adr r3, 800cb30 <get_velocity+0x308>)
 800c92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c930:	f7fb fd96 	bl	8008460 <__aeabi_dmul>
 800c934:	4602      	mov	r2, r0
 800c936:	460b      	mov	r3, r1
 800c938:	4630      	mov	r0, r6
 800c93a:	4639      	mov	r1, r7
 800c93c:	f7fb fbde 	bl	80080fc <__adddf3>
 800c940:	f7fc f866 	bl	8008a10 <__aeabi_d2f>
	_realState->vel_R = (d_deg / 360.0 * M_PI * WHEEL_DIA_R / CONTROL_CYCLE)
 800c944:	6060      	str	r0, [r4, #4]
	ex_vel_R = _realState->vel_R;
 800c946:	6863      	ldr	r3, [r4, #4]
 800c948:	602b      	str	r3, [r5, #0]
	ex_enc_deg_R = _realState->enc_deg_R;
 800c94a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800c94c:	4b7d      	ldr	r3, [pc, #500]	; (800cb44 <get_velocity+0x31c>)
 800c94e:	601a      	str	r2, [r3, #0]

	/*GR[_[*/
	HAL_GPIO_WritePin(CS_ENC_L_GPIO_Port, CS_ENC_L_Pin, 0);
 800c950:	4d7f      	ldr	r5, [pc, #508]	; (800cb50 <get_velocity+0x328>)
 800c952:	2200      	movs	r2, #0
 800c954:	2102      	movs	r1, #2
 800c956:	4628      	mov	r0, r5
 800c958:	f7fd f9d4 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*) Data_Input,
 800c95c:	230a      	movs	r3, #10
 800c95e:	9300      	str	r3, [sp, #0]
 800c960:	2302      	movs	r3, #2
 800c962:	aa02      	add	r2, sp, #8
 800c964:	a903      	add	r1, sp, #12
 800c966:	4874      	ldr	r0, [pc, #464]	; (800cb38 <get_velocity+0x310>)
 800c968:	f7fe f85a 	bl	800aa20 <HAL_SPI_TransmitReceive>
			(uint8_t*) Data_Output, 2, 10);
	HAL_GPIO_WritePin(CS_ENC_L_GPIO_Port, CS_ENC_L_Pin, 1);
 800c96c:	2201      	movs	r2, #1
 800c96e:	2102      	movs	r1, #2
 800c970:	4628      	mov	r0, r5
 800c972:	f7fd f9c7 	bl	8009d04 <HAL_GPIO_WritePin>

	_realState->enc_deg_L = (float) ((Data_Output[0] << 8)
 800c976:	f89d 3008 	ldrb.w	r3, [sp, #8]
			+ (uint16_t) Data_Output[1]) / 32767.0 * 360.0;
 800c97a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800c97e:	eb00 2003 	add.w	r0, r0, r3, lsl #8
	_realState->enc_deg_L = (float) ((Data_Output[0] << 8)
 800c982:	ee07 0a90 	vmov	s15, r0
 800c986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c98a:	ee17 0a90 	vmov	r0, s15
 800c98e:	f7fb fd13 	bl	80083b8 <__aeabi_f2d>
			+ (uint16_t) Data_Output[1]) / 32767.0 * 360.0;
 800c992:	a35d      	add	r3, pc, #372	; (adr r3, 800cb08 <get_velocity+0x2e0>)
 800c994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c998:	f7fb fe8c 	bl	80086b4 <__aeabi_ddiv>
 800c99c:	2200      	movs	r2, #0
 800c99e:	4b68      	ldr	r3, [pc, #416]	; (800cb40 <get_velocity+0x318>)
 800c9a0:	f7fb fd5e 	bl	8008460 <__aeabi_dmul>
 800c9a4:	f7fc f834 	bl	8008a10 <__aeabi_d2f>
	_realState->enc_deg_L = (float) ((Data_Output[0] << 8)
 800c9a8:	62e0      	str	r0, [r4, #44]	; 0x2c

	d_deg = _realState->enc_deg_L - ex_enc_deg_L;
 800c9aa:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 800c9ae:	4b69      	ldr	r3, [pc, #420]	; (800cb54 <get_velocity+0x32c>)
 800c9b0:	ed93 8a00 	vldr	s16, [r3]
 800c9b4:	ee77 7ac8 	vsub.f32	s15, s15, s16

	if (d_deg > 180.0) {
 800c9b8:	ed9f 7a63 	vldr	s14, [pc, #396]	; 800cb48 <get_velocity+0x320>
 800c9bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9c4:	dc42      	bgt.n	800ca4c <get_velocity+0x224>
		d_deg = (_realState->enc_deg_L - 360.0) - ex_enc_deg_L;
	} else if (d_deg < -180.0) {
 800c9c6:	ed9f 7a64 	vldr	s14, [pc, #400]	; 800cb58 <get_velocity+0x330>
 800c9ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c9ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9d2:	d552      	bpl.n	800ca7a <get_velocity+0x252>
		d_deg = _realState->enc_deg_L + (360.0 - ex_enc_deg_L);
 800c9d4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800c9d6:	f7fb fcef 	bl	80083b8 <__aeabi_f2d>
 800c9da:	4606      	mov	r6, r0
 800c9dc:	460f      	mov	r7, r1
 800c9de:	ee18 0a10 	vmov	r0, s16
 800c9e2:	f7fb fce9 	bl	80083b8 <__aeabi_f2d>
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	2000      	movs	r0, #0
 800c9ec:	4954      	ldr	r1, [pc, #336]	; (800cb40 <get_velocity+0x318>)
 800c9ee:	f7fb fb83 	bl	80080f8 <__aeabi_dsub>
 800c9f2:	4602      	mov	r2, r0
 800c9f4:	460b      	mov	r3, r1
 800c9f6:	4630      	mov	r0, r6
 800c9f8:	4639      	mov	r1, r7
 800c9fa:	f7fb fb7f 	bl	80080fc <__adddf3>
 800c9fe:	f7fc f807 	bl	8008a10 <__aeabi_d2f>
 800ca02:	ee07 0a90 	vmov	s15, r0
 800ca06:	e038      	b.n	800ca7a <get_velocity+0x252>
	} else if (d_deg < -180.0) {
 800ca08:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800cb58 <get_velocity+0x330>
 800ca0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ca10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca14:	f57f af67 	bpl.w	800c8e6 <get_velocity+0xbe>
		d_deg = _realState->enc_deg_R + (360.0 - ex_enc_deg_R);
 800ca18:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800ca1a:	f7fb fccd 	bl	80083b8 <__aeabi_f2d>
 800ca1e:	4606      	mov	r6, r0
 800ca20:	460f      	mov	r7, r1
 800ca22:	ee18 0a10 	vmov	r0, s16
 800ca26:	f7fb fcc7 	bl	80083b8 <__aeabi_f2d>
 800ca2a:	4602      	mov	r2, r0
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	2000      	movs	r0, #0
 800ca30:	4943      	ldr	r1, [pc, #268]	; (800cb40 <get_velocity+0x318>)
 800ca32:	f7fb fb61 	bl	80080f8 <__aeabi_dsub>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	4630      	mov	r0, r6
 800ca3c:	4639      	mov	r1, r7
 800ca3e:	f7fb fb5d 	bl	80080fc <__adddf3>
 800ca42:	f7fb ffe5 	bl	8008a10 <__aeabi_d2f>
 800ca46:	ee07 0a90 	vmov	s15, r0
 800ca4a:	e74c      	b.n	800c8e6 <get_velocity+0xbe>
		d_deg = (_realState->enc_deg_L - 360.0) - ex_enc_deg_L;
 800ca4c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800ca4e:	f7fb fcb3 	bl	80083b8 <__aeabi_f2d>
 800ca52:	2200      	movs	r2, #0
 800ca54:	4b3a      	ldr	r3, [pc, #232]	; (800cb40 <get_velocity+0x318>)
 800ca56:	f7fb fb4f 	bl	80080f8 <__aeabi_dsub>
 800ca5a:	4606      	mov	r6, r0
 800ca5c:	460f      	mov	r7, r1
 800ca5e:	ee18 0a10 	vmov	r0, s16
 800ca62:	f7fb fca9 	bl	80083b8 <__aeabi_f2d>
 800ca66:	4602      	mov	r2, r0
 800ca68:	460b      	mov	r3, r1
 800ca6a:	4630      	mov	r0, r6
 800ca6c:	4639      	mov	r1, r7
 800ca6e:	f7fb fb43 	bl	80080f8 <__aeabi_dsub>
 800ca72:	f7fb ffcd 	bl	8008a10 <__aeabi_d2f>
 800ca76:	ee07 0a90 	vmov	s15, r0
	}

	_realState->vel_L = (-d_deg / 360.0 * M_PI * WHEEL_DIA_L / CONTROL_CYCLE)
 800ca7a:	eef1 7a67 	vneg.f32	s15, s15
 800ca7e:	ee17 0a90 	vmov	r0, s15
 800ca82:	f7fb fc99 	bl	80083b8 <__aeabi_f2d>
 800ca86:	2200      	movs	r2, #0
 800ca88:	4b2d      	ldr	r3, [pc, #180]	; (800cb40 <get_velocity+0x318>)
 800ca8a:	f7fb fe13 	bl	80086b4 <__aeabi_ddiv>
 800ca8e:	a320      	add	r3, pc, #128	; (adr r3, 800cb10 <get_velocity+0x2e8>)
 800ca90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca94:	f7fb fce4 	bl	8008460 <__aeabi_dmul>
 800ca98:	a31f      	add	r3, pc, #124	; (adr r3, 800cb18 <get_velocity+0x2f0>)
 800ca9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9e:	f7fb fcdf 	bl	8008460 <__aeabi_dmul>
 800caa2:	a31f      	add	r3, pc, #124	; (adr r3, 800cb20 <get_velocity+0x2f8>)
 800caa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa8:	f7fb fe04 	bl	80086b4 <__aeabi_ddiv>
			* 0.1 + ex_vel_L * 0.9;
 800caac:	a31e      	add	r3, pc, #120	; (adr r3, 800cb28 <get_velocity+0x300>)
 800caae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cab2:	f7fb fcd5 	bl	8008460 <__aeabi_dmul>
 800cab6:	4606      	mov	r6, r0
 800cab8:	460f      	mov	r7, r1
 800caba:	4d28      	ldr	r5, [pc, #160]	; (800cb5c <get_velocity+0x334>)
 800cabc:	6828      	ldr	r0, [r5, #0]
 800cabe:	f7fb fc7b 	bl	80083b8 <__aeabi_f2d>
 800cac2:	a31b      	add	r3, pc, #108	; (adr r3, 800cb30 <get_velocity+0x308>)
 800cac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac8:	f7fb fcca 	bl	8008460 <__aeabi_dmul>
 800cacc:	4602      	mov	r2, r0
 800cace:	460b      	mov	r3, r1
 800cad0:	4630      	mov	r0, r6
 800cad2:	4639      	mov	r1, r7
 800cad4:	f7fb fb12 	bl	80080fc <__adddf3>
 800cad8:	f7fb ff9a 	bl	8008a10 <__aeabi_d2f>
	_realState->vel_L = (-d_deg / 360.0 * M_PI * WHEEL_DIA_L / CONTROL_CYCLE)
 800cadc:	60a0      	str	r0, [r4, #8]
	ex_vel_L = _realState->vel_L;
 800cade:	68a3      	ldr	r3, [r4, #8]
 800cae0:	602b      	str	r3, [r5, #0]
	ex_enc_deg_L = _realState->enc_deg_L;
 800cae2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800cae4:	4b1b      	ldr	r3, [pc, #108]	; (800cb54 <get_velocity+0x32c>)
 800cae6:	601a      	str	r2, [r3, #0]

	_realState->vel = (_realState->vel_R + _realState->vel_L) / 2.0;
 800cae8:	edd4 7a01 	vldr	s15, [r4, #4]
 800caec:	ed94 7a02 	vldr	s14, [r4, #8]
 800caf0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800caf4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800caf8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cafc:	edc4 7a03 	vstr	s15, [r4, #12]

}
 800cb00:	b005      	add	sp, #20
 800cb02:	ecbd 8b02 	vpop	{d8}
 800cb06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb08:	00000000 	.word	0x00000000
 800cb0c:	40dfffc0 	.word	0x40dfffc0
 800cb10:	54442d18 	.word	0x54442d18
 800cb14:	400921fb 	.word	0x400921fb
 800cb18:	c226809d 	.word	0xc226809d
 800cb1c:	3f97a786 	.word	0x3f97a786
 800cb20:	d2f1a9fc 	.word	0xd2f1a9fc
 800cb24:	3f40624d 	.word	0x3f40624d
 800cb28:	9999999a 	.word	0x9999999a
 800cb2c:	3fb99999 	.word	0x3fb99999
 800cb30:	cccccccd 	.word	0xcccccccd
 800cb34:	3feccccc 	.word	0x3feccccc
 800cb38:	20015664 	.word	0x20015664
 800cb3c:	40020800 	.word	0x40020800
 800cb40:	40768000 	.word	0x40768000
 800cb44:	20000854 	.word	0x20000854
 800cb48:	43340000 	.word	0x43340000
 800cb4c:	2000085c 	.word	0x2000085c
 800cb50:	40021c00 	.word	0x40021c00
 800cb54:	20000850 	.word	0x20000850
 800cb58:	c3340000 	.word	0xc3340000
 800cb5c:	20000858 	.word	0x20000858

0800cb60 <BackUpWallData>:
#include "maze.h"
#include "main.h"

void BackUpWallData(enum DataFlash _Mode) { //f[^tbV

	if (_Mode == Write) {			//
 800cb60:	2801      	cmp	r0, #1
void BackUpWallData(enum DataFlash _Mode) { //f[^tbV
 800cb62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb66:	b087      	sub	sp, #28
	if (_Mode == Write) {			//
 800cb68:	f000 818c 	beq.w	800ce84 <BackUpWallData+0x324>
						Flag_cellfound[i][j]);

			}
		}
		HAL_FLASH_Lock();
	} else if (_Mode == Read) {			//
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	f040 8124 	bne.w	800cdba <BackUpWallData+0x25a>
		for (int i = 0; i < 16; i++) {
			wall_ver[i] = *(uint16_t*) (0x08004000 + i * 2);
 800cb72:	4a93      	ldr	r2, [pc, #588]	; (800cdc0 <BackUpWallData+0x260>)
 800cb74:	4b93      	ldr	r3, [pc, #588]	; (800cdc4 <BackUpWallData+0x264>)
 800cb76:	8812      	ldrh	r2, [r2, #0]
 800cb78:	4893      	ldr	r0, [pc, #588]	; (800cdc8 <BackUpWallData+0x268>)
 800cb7a:	4f94      	ldr	r7, [pc, #592]	; (800cdcc <BackUpWallData+0x26c>)
 800cb7c:	4994      	ldr	r1, [pc, #592]	; (800cdd0 <BackUpWallData+0x270>)
 800cb7e:	801a      	strh	r2, [r3, #0]
 800cb80:	f8df e2f0 	ldr.w	lr, [pc, #752]	; 800ce74 <BackUpWallData+0x314>
 800cb84:	8800      	ldrh	r0, [r0, #0]
 800cb86:	883f      	ldrh	r7, [r7, #0]
 800cb88:	8809      	ldrh	r1, [r1, #0]
 800cb8a:	4a92      	ldr	r2, [pc, #584]	; (800cdd4 <BackUpWallData+0x274>)
 800cb8c:	4c92      	ldr	r4, [pc, #584]	; (800cdd8 <BackUpWallData+0x278>)
 800cb8e:	4e93      	ldr	r6, [pc, #588]	; (800cddc <BackUpWallData+0x27c>)
 800cb90:	3206      	adds	r2, #6
 800cb92:	4d93      	ldr	r5, [pc, #588]	; (800cde0 <BackUpWallData+0x280>)
 800cb94:	f8be c000 	ldrh.w	ip, [lr]
 800cb98:	8824      	ldrh	r4, [r4, #0]
 800cb9a:	f832 ec06 	ldrh.w	lr, [r2, #-6]
 800cb9e:	8836      	ldrh	r6, [r6, #0]
 800cba0:	882d      	ldrh	r5, [r5, #0]
 800cba2:	8058      	strh	r0, [r3, #2]
 800cba4:	f832 0c04 	ldrh.w	r0, [r2, #-4]
 800cba8:	809f      	strh	r7, [r3, #4]
 800cbaa:	f832 7c02 	ldrh.w	r7, [r2, #-2]
 800cbae:	80d9      	strh	r1, [r3, #6]
 800cbb0:	498c      	ldr	r1, [pc, #560]	; (800cde4 <BackUpWallData+0x284>)
 800cbb2:	8812      	ldrh	r2, [r2, #0]
 800cbb4:	3104      	adds	r1, #4
 800cbb6:	811c      	strh	r4, [r3, #8]
 800cbb8:	f831 4c04 	ldrh.w	r4, [r1, #-4]
 800cbbc:	815e      	strh	r6, [r3, #10]
 800cbbe:	f831 6c02 	ldrh.w	r6, [r1, #-2]
 800cbc2:	819d      	strh	r5, [r3, #12]
 800cbc4:	4d88      	ldr	r5, [pc, #544]	; (800cde8 <BackUpWallData+0x288>)
 800cbc6:	8809      	ldrh	r1, [r1, #0]
 800cbc8:	f8a3 c00e 	strh.w	ip, [r3, #14]
 800cbcc:	882d      	ldrh	r5, [r5, #0]
 800cbce:	f8a3 e010 	strh.w	lr, [r3, #16]
 800cbd2:	8258      	strh	r0, [r3, #18]
		}
		for (int i = 0; i < 16; i++) {
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cbd4:	4885      	ldr	r0, [pc, #532]	; (800cdec <BackUpWallData+0x28c>)
			wall_ver[i] = *(uint16_t*) (0x08004000 + i * 2);
 800cbd6:	829f      	strh	r7, [r3, #20]
 800cbd8:	82da      	strh	r2, [r3, #22]
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cbda:	300c      	adds	r0, #12
 800cbdc:	4a84      	ldr	r2, [pc, #528]	; (800cdf0 <BackUpWallData+0x290>)
			wall_ver[i] = *(uint16_t*) (0x08004000 + i * 2);
 800cbde:	831c      	strh	r4, [r3, #24]
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cbe0:	4f84      	ldr	r7, [pc, #528]	; (800cdf4 <BackUpWallData+0x294>)
			wall_ver[i] = *(uint16_t*) (0x08004000 + i * 2);
 800cbe2:	835e      	strh	r6, [r3, #26]
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cbe4:	4c84      	ldr	r4, [pc, #528]	; (800cdf8 <BackUpWallData+0x298>)
			wall_ver[i] = *(uint16_t*) (0x08004000 + i * 2);
 800cbe6:	8399      	strh	r1, [r3, #28]
 800cbe8:	83dd      	strh	r5, [r3, #30]
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cbea:	4984      	ldr	r1, [pc, #528]	; (800cdfc <BackUpWallData+0x29c>)
 800cbec:	f830 3c0c 	ldrh.w	r3, [r0, #-12]
 800cbf0:	f8df e284 	ldr.w	lr, [pc, #644]	; 800ce78 <BackUpWallData+0x318>
 800cbf4:	8013      	strh	r3, [r2, #0]
 800cbf6:	4d82      	ldr	r5, [pc, #520]	; (800ce00 <BackUpWallData+0x2a0>)
 800cbf8:	8824      	ldrh	r4, [r4, #0]
 800cbfa:	883f      	ldrh	r7, [r7, #0]
 800cbfc:	8809      	ldrh	r1, [r1, #0]
 800cbfe:	4b81      	ldr	r3, [pc, #516]	; (800ce04 <BackUpWallData+0x2a4>)
 800cc00:	4e81      	ldr	r6, [pc, #516]	; (800ce08 <BackUpWallData+0x2a8>)
 800cc02:	f8be c000 	ldrh.w	ip, [lr]
 800cc06:	3306      	adds	r3, #6
 800cc08:	f833 ec06 	ldrh.w	lr, [r3, #-6]
 800cc0c:	882d      	ldrh	r5, [r5, #0]
 800cc0e:	8836      	ldrh	r6, [r6, #0]
 800cc10:	8800      	ldrh	r0, [r0, #0]
 800cc12:	8054      	strh	r4, [r2, #2]
 800cc14:	f833 4c04 	ldrh.w	r4, [r3, #-4]
 800cc18:	8097      	strh	r7, [r2, #4]
 800cc1a:	f833 7c02 	ldrh.w	r7, [r3, #-2]
 800cc1e:	80d1      	strh	r1, [r2, #6]
 800cc20:	497a      	ldr	r1, [pc, #488]	; (800ce0c <BackUpWallData+0x2ac>)
 800cc22:	881b      	ldrh	r3, [r3, #0]
 800cc24:	3104      	adds	r1, #4
 800cc26:	8115      	strh	r5, [r2, #8]
 800cc28:	f831 5c04 	ldrh.w	r5, [r1, #-4]
 800cc2c:	8156      	strh	r6, [r2, #10]
 800cc2e:	f831 6c02 	ldrh.w	r6, [r1, #-2]
 800cc32:	8190      	strh	r0, [r2, #12]
 800cc34:	4876      	ldr	r0, [pc, #472]	; (800ce10 <BackUpWallData+0x2b0>)
 800cc36:	8809      	ldrh	r1, [r1, #0]
 800cc38:	f8a2 c00e 	strh.w	ip, [r2, #14]
 800cc3c:	8800      	ldrh	r0, [r0, #0]
 800cc3e:	f8a2 e010 	strh.w	lr, [r2, #16]
 800cc42:	8254      	strh	r4, [r2, #18]
		}
		for (int i = 0; i < 16; i++) {
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800cc44:	4c73      	ldr	r4, [pc, #460]	; (800ce14 <BackUpWallData+0x2b4>)
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cc46:	8297      	strh	r7, [r2, #20]
 800cc48:	82d3      	strh	r3, [r2, #22]
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800cc4a:	340a      	adds	r4, #10
 800cc4c:	4b72      	ldr	r3, [pc, #456]	; (800ce18 <BackUpWallData+0x2b8>)
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cc4e:	8315      	strh	r5, [r2, #24]
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800cc50:	4f72      	ldr	r7, [pc, #456]	; (800ce1c <BackUpWallData+0x2bc>)
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cc52:	8356      	strh	r6, [r2, #26]
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800cc54:	4d72      	ldr	r5, [pc, #456]	; (800ce20 <BackUpWallData+0x2c0>)
			wall_hor[i] = *(uint16_t*) (0x08004040 + i * 2);
 800cc56:	8391      	strh	r1, [r2, #28]
 800cc58:	83d0      	strh	r0, [r2, #30]
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800cc5a:	4972      	ldr	r1, [pc, #456]	; (800ce24 <BackUpWallData+0x2c4>)
 800cc5c:	f834 2c0a 	ldrh.w	r2, [r4, #-10]
 800cc60:	4871      	ldr	r0, [pc, #452]	; (800ce28 <BackUpWallData+0x2c8>)
 800cc62:	801a      	strh	r2, [r3, #0]
 800cc64:	f8df e214 	ldr.w	lr, [pc, #532]	; 800ce7c <BackUpWallData+0x31c>
 800cc68:	882d      	ldrh	r5, [r5, #0]
 800cc6a:	883f      	ldrh	r7, [r7, #0]
 800cc6c:	8809      	ldrh	r1, [r1, #0]
 800cc6e:	8800      	ldrh	r0, [r0, #0]
 800cc70:	4a6e      	ldr	r2, [pc, #440]	; (800ce2c <BackUpWallData+0x2cc>)
 800cc72:	4e6f      	ldr	r6, [pc, #444]	; (800ce30 <BackUpWallData+0x2d0>)
 800cc74:	f8be c000 	ldrh.w	ip, [lr]
 800cc78:	3208      	adds	r2, #8
 800cc7a:	f832 ec08 	ldrh.w	lr, [r2, #-8]
 800cc7e:	8824      	ldrh	r4, [r4, #0]
 800cc80:	8836      	ldrh	r6, [r6, #0]
 800cc82:	805d      	strh	r5, [r3, #2]
 800cc84:	f832 5c06 	ldrh.w	r5, [r2, #-6]
 800cc88:	809f      	strh	r7, [r3, #4]
 800cc8a:	f832 7c04 	ldrh.w	r7, [r2, #-4]
 800cc8e:	80d9      	strh	r1, [r3, #6]
 800cc90:	f832 1c02 	ldrh.w	r1, [r2, #-2]
 800cc94:	8118      	strh	r0, [r3, #8]
 800cc96:	4867      	ldr	r0, [pc, #412]	; (800ce34 <BackUpWallData+0x2d4>)
 800cc98:	8812      	ldrh	r2, [r2, #0]
 800cc9a:	815c      	strh	r4, [r3, #10]
 800cc9c:	4c66      	ldr	r4, [pc, #408]	; (800ce38 <BackUpWallData+0x2d8>)
 800cc9e:	8800      	ldrh	r0, [r0, #0]
 800cca0:	819e      	strh	r6, [r3, #12]
 800cca2:	4e66      	ldr	r6, [pc, #408]	; (800ce3c <BackUpWallData+0x2dc>)
 800cca4:	8824      	ldrh	r4, [r4, #0]
 800cca6:	f8a3 c00e 	strh.w	ip, [r3, #14]
 800ccaa:	8836      	ldrh	r6, [r6, #0]
 800ccac:	f8a3 e010 	strh.w	lr, [r3, #16]
 800ccb0:	825d      	strh	r5, [r3, #18]
		}
		for (int i = 0; i < 16; i++) {
			wall_read_hor[i] = *(uint16_t*) (0x080040C0 + i * 2);
 800ccb2:	4d63      	ldr	r5, [pc, #396]	; (800ce40 <BackUpWallData+0x2e0>)
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800ccb4:	829f      	strh	r7, [r3, #20]
 800ccb6:	82d9      	strh	r1, [r3, #22]
			wall_read_hor[i] = *(uint16_t*) (0x080040C0 + i * 2);
 800ccb8:	350c      	adds	r5, #12
 800ccba:	4962      	ldr	r1, [pc, #392]	; (800ce44 <BackUpWallData+0x2e4>)
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800ccbc:	831a      	strh	r2, [r3, #24]
 800ccbe:	8358      	strh	r0, [r3, #26]
			wall_read_hor[i] = *(uint16_t*) (0x080040C0 + i * 2);
 800ccc0:	4a61      	ldr	r2, [pc, #388]	; (800ce48 <BackUpWallData+0x2e8>)
			wall_read_ver[i] = *(uint16_t*) (0x08004080 + i * 2);
 800ccc2:	839c      	strh	r4, [r3, #28]
 800ccc4:	83de      	strh	r6, [r3, #30]
			wall_read_hor[i] = *(uint16_t*) (0x080040C0 + i * 2);
 800ccc6:	f835 3c0c 	ldrh.w	r3, [r5, #-12]
 800ccca:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 800ce80 <BackUpWallData+0x320>
 800ccce:	800b      	strh	r3, [r1, #0]
 800ccd0:	485e      	ldr	r0, [pc, #376]	; (800ce4c <BackUpWallData+0x2ec>)
 800ccd2:	8812      	ldrh	r2, [r2, #0]
 800ccd4:	4b5e      	ldr	r3, [pc, #376]	; (800ce50 <BackUpWallData+0x2f0>)
 800ccd6:	4c5f      	ldr	r4, [pc, #380]	; (800ce54 <BackUpWallData+0x2f4>)
 800ccd8:	4f5f      	ldr	r7, [pc, #380]	; (800ce58 <BackUpWallData+0x2f8>)
 800ccda:	3304      	adds	r3, #4
 800ccdc:	4e5f      	ldr	r6, [pc, #380]	; (800ce5c <BackUpWallData+0x2fc>)
 800ccde:	8800      	ldrh	r0, [r0, #0]
 800cce0:	8824      	ldrh	r4, [r4, #0]
 800cce2:	883f      	ldrh	r7, [r7, #0]
 800cce4:	8836      	ldrh	r6, [r6, #0]
 800cce6:	882d      	ldrh	r5, [r5, #0]
 800cce8:	f8be c000 	ldrh.w	ip, [lr]
 800ccec:	f833 ec04 	ldrh.w	lr, [r3, #-4]
 800ccf0:	804a      	strh	r2, [r1, #2]
 800ccf2:	f833 2c02 	ldrh.w	r2, [r3, #-2]
 800ccf6:	8088      	strh	r0, [r1, #4]
 800ccf8:	4859      	ldr	r0, [pc, #356]	; (800ce60 <BackUpWallData+0x300>)
 800ccfa:	881b      	ldrh	r3, [r3, #0]
 800ccfc:	80cc      	strh	r4, [r1, #6]
 800ccfe:	4c59      	ldr	r4, [pc, #356]	; (800ce64 <BackUpWallData+0x304>)
 800cd00:	8800      	ldrh	r0, [r0, #0]
 800cd02:	3406      	adds	r4, #6
 800cd04:	810f      	strh	r7, [r1, #8]
 800cd06:	f834 7c06 	ldrh.w	r7, [r4, #-6]
 800cd0a:	814e      	strh	r6, [r1, #10]
 800cd0c:	f834 6c04 	ldrh.w	r6, [r4, #-4]
 800cd10:	818d      	strh	r5, [r1, #12]
 800cd12:	f834 5c02 	ldrh.w	r5, [r4, #-2]
 800cd16:	f8a1 c00e 	strh.w	ip, [r1, #14]
 800cd1a:	8824      	ldrh	r4, [r4, #0]
 800cd1c:	f8a1 e010 	strh.w	lr, [r1, #16]
 800cd20:	824a      	strh	r2, [r1, #18]
 800cd22:	828b      	strh	r3, [r1, #20]
 800cd24:	4a50      	ldr	r2, [pc, #320]	; (800ce68 <BackUpWallData+0x308>)
 800cd26:	82c8      	strh	r0, [r1, #22]
 800cd28:	4b50      	ldr	r3, [pc, #320]	; (800ce6c <BackUpWallData+0x30c>)
		}
		for (int i = 0; i < 16; i++) {
 800cd2a:	4851      	ldr	r0, [pc, #324]	; (800ce70 <BackUpWallData+0x310>)
			wall_read_hor[i] = *(uint16_t*) (0x080040C0 + i * 2);
 800cd2c:	830f      	strh	r7, [r1, #24]
 800cd2e:	834e      	strh	r6, [r1, #26]
 800cd30:	838d      	strh	r5, [r1, #28]
 800cd32:	83cc      	strh	r4, [r1, #30]
			for (int j = 0; j < 16; j++) {
				Flag_cellfound[i][j] = *(uint8_t*) (0x08004100 + i * 16 + j);
 800cd34:	7819      	ldrb	r1, [r3, #0]
 800cd36:	3310      	adds	r3, #16
 800cd38:	3210      	adds	r2, #16
 800cd3a:	f802 1c10 	strb.w	r1, [r2, #-16]
 800cd3e:	f813 1c0f 	ldrb.w	r1, [r3, #-15]
 800cd42:	f802 1c0f 	strb.w	r1, [r2, #-15]
 800cd46:	f813 1c0e 	ldrb.w	r1, [r3, #-14]
 800cd4a:	f802 1c0e 	strb.w	r1, [r2, #-14]
 800cd4e:	f813 1c0d 	ldrb.w	r1, [r3, #-13]
 800cd52:	f802 1c0d 	strb.w	r1, [r2, #-13]
 800cd56:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 800cd5a:	f802 1c0c 	strb.w	r1, [r2, #-12]
 800cd5e:	f813 1c0b 	ldrb.w	r1, [r3, #-11]
 800cd62:	f802 1c0b 	strb.w	r1, [r2, #-11]
 800cd66:	f813 1c0a 	ldrb.w	r1, [r3, #-10]
 800cd6a:	f802 1c0a 	strb.w	r1, [r2, #-10]
 800cd6e:	f813 1c09 	ldrb.w	r1, [r3, #-9]
 800cd72:	f802 1c09 	strb.w	r1, [r2, #-9]
 800cd76:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 800cd7a:	f802 1c08 	strb.w	r1, [r2, #-8]
 800cd7e:	f813 1c07 	ldrb.w	r1, [r3, #-7]
 800cd82:	f802 1c07 	strb.w	r1, [r2, #-7]
 800cd86:	f813 1c06 	ldrb.w	r1, [r3, #-6]
 800cd8a:	f802 1c06 	strb.w	r1, [r2, #-6]
 800cd8e:	f813 1c05 	ldrb.w	r1, [r3, #-5]
 800cd92:	f802 1c05 	strb.w	r1, [r2, #-5]
 800cd96:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 800cd9a:	f802 1c04 	strb.w	r1, [r2, #-4]
 800cd9e:	f813 1c03 	ldrb.w	r1, [r3, #-3]
 800cda2:	f802 1c03 	strb.w	r1, [r2, #-3]
 800cda6:	f813 1c02 	ldrb.w	r1, [r3, #-2]
 800cdaa:	f802 1c02 	strb.w	r1, [r2, #-2]
 800cdae:	f813 1c01 	ldrb.w	r1, [r3, #-1]
		for (int i = 0; i < 16; i++) {
 800cdb2:	4283      	cmp	r3, r0
				Flag_cellfound[i][j] = *(uint8_t*) (0x08004100 + i * 16 + j);
 800cdb4:	f802 1c01 	strb.w	r1, [r2, #-1]
		for (int i = 0; i < 16; i++) {
 800cdb8:	d1bc      	bne.n	800cd34 <BackUpWallData+0x1d4>
			}
		}
	}
}
 800cdba:	b007      	add	sp, #28
 800cdbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdc0:	08004000 	.word	0x08004000
 800cdc4:	20015f4c 	.word	0x20015f4c
 800cdc8:	08004002 	.word	0x08004002
 800cdcc:	08004004 	.word	0x08004004
 800cdd0:	08004006 	.word	0x08004006
 800cdd4:	08004010 	.word	0x08004010
 800cdd8:	08004008 	.word	0x08004008
 800cddc:	0800400a 	.word	0x0800400a
 800cde0:	0800400c 	.word	0x0800400c
 800cde4:	08004018 	.word	0x08004018
 800cde8:	0800401e 	.word	0x0800401e
 800cdec:	08004040 	.word	0x08004040
 800cdf0:	20015d18 	.word	0x20015d18
 800cdf4:	08004044 	.word	0x08004044
 800cdf8:	08004042 	.word	0x08004042
 800cdfc:	08004046 	.word	0x08004046
 800ce00:	08004048 	.word	0x08004048
 800ce04:	08004050 	.word	0x08004050
 800ce08:	0800404a 	.word	0x0800404a
 800ce0c:	08004058 	.word	0x08004058
 800ce10:	0800405e 	.word	0x0800405e
 800ce14:	08004080 	.word	0x08004080
 800ce18:	20015cf8 	.word	0x20015cf8
 800ce1c:	08004084 	.word	0x08004084
 800ce20:	08004082 	.word	0x08004082
 800ce24:	08004086 	.word	0x08004086
 800ce28:	08004088 	.word	0x08004088
 800ce2c:	08004090 	.word	0x08004090
 800ce30:	0800408c 	.word	0x0800408c
 800ce34:	0800409a 	.word	0x0800409a
 800ce38:	0800409c 	.word	0x0800409c
 800ce3c:	0800409e 	.word	0x0800409e
 800ce40:	080040c0 	.word	0x080040c0
 800ce44:	20015cb8 	.word	0x20015cb8
 800ce48:	080040c2 	.word	0x080040c2
 800ce4c:	080040c4 	.word	0x080040c4
 800ce50:	080040d0 	.word	0x080040d0
 800ce54:	080040c6 	.word	0x080040c6
 800ce58:	080040c8 	.word	0x080040c8
 800ce5c:	080040ca 	.word	0x080040ca
 800ce60:	080040d6 	.word	0x080040d6
 800ce64:	080040d8 	.word	0x080040d8
 800ce68:	20015748 	.word	0x20015748
 800ce6c:	08004100 	.word	0x08004100
 800ce70:	08004200 	.word	0x08004200
 800ce74:	0800400e 	.word	0x0800400e
 800ce78:	0800404e 	.word	0x0800404e
 800ce7c:	0800408e 	.word	0x0800408e
 800ce80:	080040ce 	.word	0x080040ce
		uint32_t PageError = 0;
 800ce84:	f04f 0800 	mov.w	r8, #0
 800ce88:	4606      	mov	r6, r0
		HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800ce8a:	4d35      	ldr	r5, [pc, #212]	; (800cf60 <BackUpWallData+0x400>)
		uint32_t PageError = 0;
 800ce8c:	f8cd 8004 	str.w	r8, [sp, #4]
		HAL_FLASH_Unlock();
 800ce90:	f7fc fd50 	bl	8009934 <HAL_FLASH_Unlock>
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800ce94:	2302      	movs	r3, #2
		HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800ce96:	a901      	add	r1, sp, #4
 800ce98:	a802      	add	r0, sp, #8
 800ce9a:	4f32      	ldr	r7, [pc, #200]	; (800cf64 <BackUpWallData+0x404>)
		for (int i = 0; i < 16; i++) {
 800ce9c:	4644      	mov	r4, r8
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800ce9e:	f8cd 8008 	str.w	r8, [sp, #8]
		EraseInitStruct.Sector = FLASH_SECTOR_1;
 800cea2:	9603      	str	r6, [sp, #12]
		EraseInitStruct.NbSectors = 1;
 800cea4:	9604      	str	r6, [sp, #16]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800cea6:	9305      	str	r3, [sp, #20]
		HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800cea8:	f7fc fd92 	bl	80099d0 <HAL_FLASHEx_Erase>
					wall_ver[i]);
 800ceac:	f837 2014 	ldrh.w	r2, [r7, r4, lsl #1]
		for (int i = 0; i < 16; i++) {
 800ceb0:	3401      	adds	r4, #1
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x08004000 + i * 2,
 800ceb2:	4629      	mov	r1, r5
 800ceb4:	2001      	movs	r0, #1
					wall_ver[i]);
 800ceb6:	b292      	uxth	r2, r2
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x08004000 + i * 2,
 800ceb8:	2300      	movs	r3, #0
 800ceba:	f7fc fc87 	bl	80097cc <HAL_FLASH_Program>
		for (int i = 0; i < 16; i++) {
 800cebe:	2c10      	cmp	r4, #16
 800cec0:	f105 0502 	add.w	r5, r5, #2
 800cec4:	d1f2      	bne.n	800ceac <BackUpWallData+0x34c>
 800cec6:	4d28      	ldr	r5, [pc, #160]	; (800cf68 <BackUpWallData+0x408>)
 800cec8:	2400      	movs	r4, #0
 800ceca:	4e28      	ldr	r6, [pc, #160]	; (800cf6c <BackUpWallData+0x40c>)
					wall_hor[i]);
 800cecc:	f836 2014 	ldrh.w	r2, [r6, r4, lsl #1]
		for (int i = 0; i < 16; i++) {
 800ced0:	3401      	adds	r4, #1
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x08004040 + i * 2,
 800ced2:	4629      	mov	r1, r5
 800ced4:	2001      	movs	r0, #1
					wall_hor[i]);
 800ced6:	b292      	uxth	r2, r2
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x08004040 + i * 2,
 800ced8:	2300      	movs	r3, #0
 800ceda:	f7fc fc77 	bl	80097cc <HAL_FLASH_Program>
		for (int i = 0; i < 16; i++) {
 800cede:	2c10      	cmp	r4, #16
 800cee0:	f105 0502 	add.w	r5, r5, #2
 800cee4:	d1f2      	bne.n	800cecc <BackUpWallData+0x36c>
 800cee6:	4d22      	ldr	r5, [pc, #136]	; (800cf70 <BackUpWallData+0x410>)
 800cee8:	2400      	movs	r4, #0
 800ceea:	4e22      	ldr	r6, [pc, #136]	; (800cf74 <BackUpWallData+0x414>)
					wall_read_ver[i]);
 800ceec:	f836 2014 	ldrh.w	r2, [r6, r4, lsl #1]
		for (int i = 0; i < 16; i++) {
 800cef0:	3401      	adds	r4, #1
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x08004080 + i * 2,
 800cef2:	4629      	mov	r1, r5
 800cef4:	2001      	movs	r0, #1
					wall_read_ver[i]);
 800cef6:	b292      	uxth	r2, r2
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x08004080 + i * 2,
 800cef8:	2300      	movs	r3, #0
 800cefa:	f7fc fc67 	bl	80097cc <HAL_FLASH_Program>
		for (int i = 0; i < 16; i++) {
 800cefe:	2c10      	cmp	r4, #16
 800cf00:	f105 0502 	add.w	r5, r5, #2
 800cf04:	d1f2      	bne.n	800ceec <BackUpWallData+0x38c>
 800cf06:	4d1c      	ldr	r5, [pc, #112]	; (800cf78 <BackUpWallData+0x418>)
 800cf08:	2400      	movs	r4, #0
 800cf0a:	4e1c      	ldr	r6, [pc, #112]	; (800cf7c <BackUpWallData+0x41c>)
					wall_read_hor[i]);
 800cf0c:	f836 2014 	ldrh.w	r2, [r6, r4, lsl #1]
		for (int i = 0; i < 16; i++) {
 800cf10:	3401      	adds	r4, #1
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x080040C0 + i * 2,
 800cf12:	4629      	mov	r1, r5
 800cf14:	2001      	movs	r0, #1
					wall_read_hor[i]);
 800cf16:	b292      	uxth	r2, r2
			HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, 0x080040C0 + i * 2,
 800cf18:	2300      	movs	r3, #0
 800cf1a:	f7fc fc57 	bl	80097cc <HAL_FLASH_Program>
		for (int i = 0; i < 16; i++) {
 800cf1e:	2c10      	cmp	r4, #16
 800cf20:	f105 0502 	add.w	r5, r5, #2
 800cf24:	d1f2      	bne.n	800cf0c <BackUpWallData+0x3ac>
 800cf26:	4c16      	ldr	r4, [pc, #88]	; (800cf80 <BackUpWallData+0x420>)
 800cf28:	f8df 905c 	ldr.w	r9, [pc, #92]	; 800cf88 <BackUpWallData+0x428>
 800cf2c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800cf8c <BackUpWallData+0x42c>
		for (int i = 0; i < 16; i++) {
 800cf30:	4f14      	ldr	r7, [pc, #80]	; (800cf84 <BackUpWallData+0x424>)
 800cf32:	eb04 0508 	add.w	r5, r4, r8
 800cf36:	f104 0610 	add.w	r6, r4, #16
 800cf3a:	444d      	add	r5, r9
				HAL_FLASH_Program(TYPEPROGRAM_BYTE, 0x08004100 + i * 16 + j,
 800cf3c:	4621      	mov	r1, r4
 800cf3e:	3401      	adds	r4, #1
 800cf40:	f815 2b01 	ldrb.w	r2, [r5], #1
 800cf44:	2300      	movs	r3, #0
 800cf46:	2000      	movs	r0, #0
 800cf48:	f7fc fc40 	bl	80097cc <HAL_FLASH_Program>
			for (int j = 0; j < 16; j++) {
 800cf4c:	42b4      	cmp	r4, r6
 800cf4e:	d1f5      	bne.n	800cf3c <BackUpWallData+0x3dc>
		for (int i = 0; i < 16; i++) {
 800cf50:	42bc      	cmp	r4, r7
 800cf52:	d1ee      	bne.n	800cf32 <BackUpWallData+0x3d2>
		HAL_FLASH_Lock();
 800cf54:	f7fc fd02 	bl	800995c <HAL_FLASH_Lock>
}
 800cf58:	b007      	add	sp, #28
 800cf5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf5e:	bf00      	nop
 800cf60:	08004000 	.word	0x08004000
 800cf64:	20015f4c 	.word	0x20015f4c
 800cf68:	08004040 	.word	0x08004040
 800cf6c:	20015d18 	.word	0x20015d18
 800cf70:	08004080 	.word	0x08004080
 800cf74:	20015cf8 	.word	0x20015cf8
 800cf78:	080040c0 	.word	0x080040c0
 800cf7c:	20015cb8 	.word	0x20015cb8
 800cf80:	08004100 	.word	0x08004100
 800cf84:	08004200 	.word	0x08004200
 800cf88:	20015748 	.word	0x20015748
 800cf8c:	f7ffbf00 	.word	0xf7ffbf00

0800cf90 <gyro_rw>:
#include "misc.h"
#include "const.h"
#include "global.h"
#include <math.h>

void gyro_rw(uint8_t *_Data_Input, uint8_t *_Data_Output) {
 800cf90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	volatile uint8_t dummy;
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800cf94:	2300      	movs	r3, #0
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800cf96:	4d1d      	ldr	r5, [pc, #116]	; (800d00c <gyro_rw+0x7c>)
void gyro_rw(uint8_t *_Data_Input, uint8_t *_Data_Output) {
 800cf98:	b084      	sub	sp, #16
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800cf9a:	4e1d      	ldr	r6, [pc, #116]	; (800d010 <gyro_rw+0x80>)
void gyro_rw(uint8_t *_Data_Input, uint8_t *_Data_Output) {
 800cf9c:	4607      	mov	r7, r0
 800cf9e:	4688      	mov	r8, r1
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800cfa0:	461a      	mov	r2, r3
 800cfa2:	4628      	mov	r0, r5
 800cfa4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800cfa8:	6133      	str	r3, [r6, #16]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800cfaa:	f7fc feab 	bl	8009d04 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 5; i++) {
		dummy++;
 800cfae:	f89d 400f 	ldrb.w	r4, [sp, #15]
	}
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800cfb2:	230a      	movs	r3, #10
 800cfb4:	4642      	mov	r2, r8
		dummy++;
 800cfb6:	3401      	adds	r4, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800cfb8:	4639      	mov	r1, r7
 800cfba:	9300      	str	r3, [sp, #0]
 800cfbc:	4630      	mov	r0, r6
		dummy++;
 800cfbe:	b2e4      	uxtb	r4, r4
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800cfc0:	2302      	movs	r3, #2
		dummy++;
 800cfc2:	f88d 400f 	strb.w	r4, [sp, #15]
 800cfc6:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800cfca:	3401      	adds	r4, #1
 800cfcc:	b2e4      	uxtb	r4, r4
 800cfce:	f88d 400f 	strb.w	r4, [sp, #15]
 800cfd2:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800cfd6:	3401      	adds	r4, #1
 800cfd8:	b2e4      	uxtb	r4, r4
 800cfda:	f88d 400f 	strb.w	r4, [sp, #15]
 800cfde:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800cfe2:	3401      	adds	r4, #1
 800cfe4:	b2e4      	uxtb	r4, r4
 800cfe6:	f88d 400f 	strb.w	r4, [sp, #15]
 800cfea:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800cfee:	3401      	adds	r4, #1
 800cff0:	b2e4      	uxtb	r4, r4
 800cff2:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800cff6:	f7fd fd13 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800cffa:	4628      	mov	r0, r5
 800cffc:	2201      	movs	r2, #1
 800cffe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d002:	f7fc fe7f 	bl	8009d04 <HAL_GPIO_WritePin>
}
 800d006:	b004      	add	sp, #16
 800d008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d00c:	40020000 	.word	0x40020000
 800d010:	20015664 	.word	0x20015664

0800d014 <gyro_setup>:

void gyro_setup() {
 800d014:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d016:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d018:	4dae      	ldr	r5, [pc, #696]	; (800d2d4 <gyro_setup+0x2c0>)
void gyro_setup() {
 800d01a:	b087      	sub	sp, #28
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d01c:	4eae      	ldr	r6, [pc, #696]	; (800d2d8 <gyro_setup+0x2c4>)
	uint8_t Data_Output[2];

	Data_Input[0] = 0xF5;
 800d01e:	23f5      	movs	r3, #245	; 0xf5
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d020:	4622      	mov	r2, r4
 800d022:	4628      	mov	r0, r5
 800d024:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d028:	f88d 4011 	strb.w	r4, [sp, #17]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d02c:	270a      	movs	r7, #10
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d02e:	6134      	str	r4, [r6, #16]
	Data_Input[0] = 0xF5;
 800d030:	f88d 3010 	strb.w	r3, [sp, #16]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d034:	f7fc fe66 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d038:	f89d e00f 	ldrb.w	lr, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d03c:	2302      	movs	r3, #2
 800d03e:	aa05      	add	r2, sp, #20
 800d040:	a904      	add	r1, sp, #16
		dummy++;
 800d042:	f10e 0e01 	add.w	lr, lr, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d046:	4630      	mov	r0, r6
 800d048:	9700      	str	r7, [sp, #0]
		dummy++;
 800d04a:	fa5f fe8e 	uxtb.w	lr, lr
 800d04e:	f88d e00f 	strb.w	lr, [sp, #15]
 800d052:	f89d e00f 	ldrb.w	lr, [sp, #15]
 800d056:	f10e 0e01 	add.w	lr, lr, #1
 800d05a:	fa5f fe8e 	uxtb.w	lr, lr
 800d05e:	f88d e00f 	strb.w	lr, [sp, #15]
 800d062:	f89d e00f 	ldrb.w	lr, [sp, #15]
 800d066:	f10e 0e01 	add.w	lr, lr, #1
 800d06a:	fa5f fe8e 	uxtb.w	lr, lr
 800d06e:	f88d e00f 	strb.w	lr, [sp, #15]
 800d072:	f89d e00f 	ldrb.w	lr, [sp, #15]
 800d076:	f10e 0e01 	add.w	lr, lr, #1
 800d07a:	fa5f fe8e 	uxtb.w	lr, lr
 800d07e:	f88d e00f 	strb.w	lr, [sp, #15]
 800d082:	f89d e00f 	ldrb.w	lr, [sp, #15]
 800d086:	f10e 0e01 	add.w	lr, lr, #1
 800d08a:	fa5f fe8e 	uxtb.w	lr, lr
 800d08e:	f88d e00f 	strb.w	lr, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d092:	f7fd fcc5 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d096:	2201      	movs	r2, #1
 800d098:	4628      	mov	r0, r5
 800d09a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d09e:	f7fc fe31 	bl	8009d04 <HAL_GPIO_WritePin>
	Data_Input[1] = 0x00; //Disable Sleep
	gyro_rw(Data_Input, Data_Output);
	printf("%x\n", Data_Output[1]);
 800d0a2:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800d0a6:	488d      	ldr	r0, [pc, #564]	; (800d2dc <gyro_setup+0x2c8>)
 800d0a8:	f00d f8e2 	bl	801a270 <iprintf>
	HAL_Delay(15);
 800d0ac:	200f      	movs	r0, #15
 800d0ae:	f7fb fec9 	bl	8008e44 <HAL_Delay>

	Data_Input[0] = 0x6B;
 800d0b2:	f04f 0e6b 	mov.w	lr, #107	; 0x6b
	Data_Input[1] = 0x03; //Disable Sleep
 800d0b6:	2303      	movs	r3, #3
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d0b8:	4622      	mov	r2, r4
 800d0ba:	4628      	mov	r0, r5
 800d0bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d0c0:	6134      	str	r4, [r6, #16]
	Data_Input[0] = 0x6B;
 800d0c2:	f88d e010 	strb.w	lr, [sp, #16]
	Data_Input[1] = 0x03; //Disable Sleep
 800d0c6:	f88d 3011 	strb.w	r3, [sp, #17]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d0ca:	f7fc fe1b 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d0ce:	f89d e00e 	ldrb.w	lr, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d0d2:	2302      	movs	r3, #2
 800d0d4:	aa05      	add	r2, sp, #20
 800d0d6:	a904      	add	r1, sp, #16
		dummy++;
 800d0d8:	f10e 0e01 	add.w	lr, lr, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d0dc:	9700      	str	r7, [sp, #0]
 800d0de:	4630      	mov	r0, r6
		dummy++;
 800d0e0:	fa5f fe8e 	uxtb.w	lr, lr
 800d0e4:	f88d e00e 	strb.w	lr, [sp, #14]
 800d0e8:	f89d e00e 	ldrb.w	lr, [sp, #14]
 800d0ec:	f10e 0e01 	add.w	lr, lr, #1
 800d0f0:	fa5f fe8e 	uxtb.w	lr, lr
 800d0f4:	f88d e00e 	strb.w	lr, [sp, #14]
 800d0f8:	f89d e00e 	ldrb.w	lr, [sp, #14]
 800d0fc:	f10e 0e01 	add.w	lr, lr, #1
 800d100:	fa5f fe8e 	uxtb.w	lr, lr
 800d104:	f88d e00e 	strb.w	lr, [sp, #14]
 800d108:	f89d e00e 	ldrb.w	lr, [sp, #14]
 800d10c:	f10e 0e01 	add.w	lr, lr, #1
 800d110:	fa5f fe8e 	uxtb.w	lr, lr
 800d114:	f88d e00e 	strb.w	lr, [sp, #14]
 800d118:	f89d e00e 	ldrb.w	lr, [sp, #14]
 800d11c:	f10e 0e01 	add.w	lr, lr, #1
 800d120:	fa5f fe8e 	uxtb.w	lr, lr
 800d124:	f88d e00e 	strb.w	lr, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d128:	f7fd fc7a 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d12c:	4628      	mov	r0, r5
 800d12e:	2201      	movs	r2, #1
 800d130:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d134:	f7fc fde6 	bl	8009d04 <HAL_GPIO_WritePin>
	gyro_rw(Data_Input, Data_Output);
	HAL_Delay(100);
 800d138:	2064      	movs	r0, #100	; 0x64
 800d13a:	f7fb fe83 	bl	8008e44 <HAL_Delay>

	Data_Input[0] = 0x68;
 800d13e:	f04f 0e68 	mov.w	lr, #104	; 0x68
	Data_Input[1] = 0x07; //USER BANK 0
 800d142:	2307      	movs	r3, #7
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d144:	4622      	mov	r2, r4
 800d146:	4628      	mov	r0, r5
 800d148:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d14c:	6134      	str	r4, [r6, #16]
	Data_Input[0] = 0x68;
 800d14e:	f88d e010 	strb.w	lr, [sp, #16]
	Data_Input[1] = 0x07; //USER BANK 0
 800d152:	f88d 3011 	strb.w	r3, [sp, #17]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d156:	f7fc fdd5 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d15a:	f89d e00d 	ldrb.w	lr, [sp, #13]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d15e:	2302      	movs	r3, #2
 800d160:	aa05      	add	r2, sp, #20
 800d162:	a904      	add	r1, sp, #16
		dummy++;
 800d164:	f10e 0e01 	add.w	lr, lr, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d168:	9700      	str	r7, [sp, #0]
 800d16a:	4630      	mov	r0, r6
		dummy++;
 800d16c:	fa5f fe8e 	uxtb.w	lr, lr
 800d170:	f88d e00d 	strb.w	lr, [sp, #13]
 800d174:	f89d e00d 	ldrb.w	lr, [sp, #13]
 800d178:	f10e 0e01 	add.w	lr, lr, #1
 800d17c:	fa5f fe8e 	uxtb.w	lr, lr
 800d180:	f88d e00d 	strb.w	lr, [sp, #13]
 800d184:	f89d e00d 	ldrb.w	lr, [sp, #13]
 800d188:	f10e 0e01 	add.w	lr, lr, #1
 800d18c:	fa5f fe8e 	uxtb.w	lr, lr
 800d190:	f88d e00d 	strb.w	lr, [sp, #13]
 800d194:	f89d e00d 	ldrb.w	lr, [sp, #13]
 800d198:	f10e 0e01 	add.w	lr, lr, #1
 800d19c:	fa5f fe8e 	uxtb.w	lr, lr
 800d1a0:	f88d e00d 	strb.w	lr, [sp, #13]
 800d1a4:	f89d e00d 	ldrb.w	lr, [sp, #13]
 800d1a8:	f10e 0e01 	add.w	lr, lr, #1
 800d1ac:	fa5f fe8e 	uxtb.w	lr, lr
 800d1b0:	f88d e00d 	strb.w	lr, [sp, #13]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d1b4:	f7fd fc34 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d1c0:	f7fc fda0 	bl	8009d04 <HAL_GPIO_WritePin>
	gyro_rw(Data_Input, Data_Output);
	HAL_Delay(100);
 800d1c4:	2064      	movs	r0, #100	; 0x64
 800d1c6:	f7fb fe3d 	bl	8008e44 <HAL_Delay>

	Data_Input[0] = 0x6A;
 800d1ca:	f04f 0e6a 	mov.w	lr, #106	; 0x6a
	Data_Input[1] = 0x10; //Reset
 800d1ce:	2310      	movs	r3, #16
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d1d0:	4622      	mov	r2, r4
 800d1d2:	4628      	mov	r0, r5
 800d1d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d1d8:	6134      	str	r4, [r6, #16]
	Data_Input[0] = 0x6A;
 800d1da:	f88d e010 	strb.w	lr, [sp, #16]
	Data_Input[1] = 0x10; //Reset
 800d1de:	f88d 3011 	strb.w	r3, [sp, #17]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d1e2:	f7fc fd8f 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d1e6:	f89d e00c 	ldrb.w	lr, [sp, #12]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d1ea:	2302      	movs	r3, #2
 800d1ec:	aa05      	add	r2, sp, #20
 800d1ee:	a904      	add	r1, sp, #16
		dummy++;
 800d1f0:	f10e 0e01 	add.w	lr, lr, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d1f4:	9700      	str	r7, [sp, #0]
 800d1f6:	4630      	mov	r0, r6
		dummy++;
 800d1f8:	fa5f fe8e 	uxtb.w	lr, lr
 800d1fc:	f88d e00c 	strb.w	lr, [sp, #12]
 800d200:	f89d e00c 	ldrb.w	lr, [sp, #12]
 800d204:	f10e 0e01 	add.w	lr, lr, #1
 800d208:	fa5f fe8e 	uxtb.w	lr, lr
 800d20c:	f88d e00c 	strb.w	lr, [sp, #12]
 800d210:	f89d e00c 	ldrb.w	lr, [sp, #12]
 800d214:	f10e 0e01 	add.w	lr, lr, #1
 800d218:	fa5f fe8e 	uxtb.w	lr, lr
 800d21c:	f88d e00c 	strb.w	lr, [sp, #12]
 800d220:	f89d e00c 	ldrb.w	lr, [sp, #12]
 800d224:	f10e 0e01 	add.w	lr, lr, #1
 800d228:	fa5f fe8e 	uxtb.w	lr, lr
 800d22c:	f88d e00c 	strb.w	lr, [sp, #12]
 800d230:	f89d e00c 	ldrb.w	lr, [sp, #12]
 800d234:	f10e 0e01 	add.w	lr, lr, #1
 800d238:	fa5f fe8e 	uxtb.w	lr, lr
 800d23c:	f88d e00c 	strb.w	lr, [sp, #12]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d240:	f7fd fbee 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d244:	4628      	mov	r0, r5
 800d246:	2201      	movs	r2, #1
 800d248:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d24c:	f7fc fd5a 	bl	8009d04 <HAL_GPIO_WritePin>
	gyro_rw(Data_Input, Data_Output);
	HAL_Delay(100);
 800d250:	2064      	movs	r0, #100	; 0x64
 800d252:	f7fb fdf7 	bl	8008e44 <HAL_Delay>

	Data_Input[0] = 0x1B;
 800d256:	f04f 0e1b 	mov.w	lr, #27
	Data_Input[1] = 0x18; //disable sleep
 800d25a:	2318      	movs	r3, #24
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d25c:	4622      	mov	r2, r4
 800d25e:	4628      	mov	r0, r5
 800d260:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	Data_Input[0] = 0x1B;
 800d264:	f88d e010 	strb.w	lr, [sp, #16]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d268:	6134      	str	r4, [r6, #16]
	Data_Input[1] = 0x18; //disable sleep
 800d26a:	f88d 3011 	strb.w	r3, [sp, #17]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d26e:	f7fc fd49 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d272:	f89d 400b 	ldrb.w	r4, [sp, #11]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d276:	2302      	movs	r3, #2
 800d278:	aa05      	add	r2, sp, #20
 800d27a:	a904      	add	r1, sp, #16
		dummy++;
 800d27c:	3401      	adds	r4, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d27e:	9700      	str	r7, [sp, #0]
 800d280:	4630      	mov	r0, r6
		dummy++;
 800d282:	b2e4      	uxtb	r4, r4
 800d284:	f88d 400b 	strb.w	r4, [sp, #11]
 800d288:	f89d 400b 	ldrb.w	r4, [sp, #11]
 800d28c:	3401      	adds	r4, #1
 800d28e:	b2e4      	uxtb	r4, r4
 800d290:	f88d 400b 	strb.w	r4, [sp, #11]
 800d294:	f89d 400b 	ldrb.w	r4, [sp, #11]
 800d298:	3401      	adds	r4, #1
 800d29a:	b2e4      	uxtb	r4, r4
 800d29c:	f88d 400b 	strb.w	r4, [sp, #11]
 800d2a0:	f89d 400b 	ldrb.w	r4, [sp, #11]
 800d2a4:	3401      	adds	r4, #1
 800d2a6:	b2e4      	uxtb	r4, r4
 800d2a8:	f88d 400b 	strb.w	r4, [sp, #11]
 800d2ac:	f89d 400b 	ldrb.w	r4, [sp, #11]
 800d2b0:	3401      	adds	r4, #1
 800d2b2:	b2e4      	uxtb	r4, r4
 800d2b4:	f88d 400b 	strb.w	r4, [sp, #11]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d2b8:	f7fd fbb2 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d2bc:	4628      	mov	r0, r5
 800d2be:	2201      	movs	r2, #1
 800d2c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d2c4:	f7fc fd1e 	bl	8009d04 <HAL_GPIO_WritePin>
	gyro_rw(Data_Input, Data_Output);
	HAL_Delay(15);
 800d2c8:	200f      	movs	r0, #15
 800d2ca:	f7fb fdbb 	bl	8008e44 <HAL_Delay>

}
 800d2ce:	b007      	add	sp, #28
 800d2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2d2:	bf00      	nop
 800d2d4:	40020000 	.word	0x40020000
 800d2d8:	20015664 	.word	0x20015664
 800d2dc:	0801d3a8 	.word	0x0801d3a8

0800d2e0 <get_ang_vel>:

int16_t get_ang_vel(uint8_t _axis) {
 800d2e0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d2e2:	2300      	movs	r3, #0
int16_t get_ang_vel(uint8_t _axis) {
 800d2e4:	b087      	sub	sp, #28
	uint8_t Data_Output[2];
	int16_t gyro_data;

	switch (_axis) {
 800d2e6:	2801      	cmp	r0, #1
int16_t get_ang_vel(uint8_t _axis) {
 800d2e8:	4607      	mov	r7, r0
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d2ea:	f88d 3010 	strb.w	r3, [sp, #16]
 800d2ee:	f88d 3011 	strb.w	r3, [sp, #17]
	switch (_axis) {
 800d2f2:	f000 808e 	beq.w	800d412 <get_ang_vel+0x132>
 800d2f6:	f0c0 8088 	bcc.w	800d40a <get_ang_vel+0x12a>
 800d2fa:	2802      	cmp	r0, #2
 800d2fc:	d079      	beq.n	800d3f2 <get_ang_vel+0x112>
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d2fe:	2300      	movs	r3, #0
 800d300:	4e46      	ldr	r6, [pc, #280]	; (800d41c <get_ang_vel+0x13c>)
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d302:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d306:	4846      	ldr	r0, [pc, #280]	; (800d420 <get_ang_vel+0x140>)
 800d308:	461a      	mov	r2, r3
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d30a:	6133      	str	r3, [r6, #16]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d30c:	f7fc fcfa 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d310:	f89d 400e 	ldrb.w	r4, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d314:	230a      	movs	r3, #10
 800d316:	aa05      	add	r2, sp, #20
		dummy++;
 800d318:	3401      	adds	r4, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d31a:	a904      	add	r1, sp, #16
 800d31c:	9300      	str	r3, [sp, #0]
 800d31e:	4630      	mov	r0, r6
		dummy++;
 800d320:	b2e4      	uxtb	r4, r4
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d322:	2302      	movs	r3, #2
		dummy++;
 800d324:	f88d 400e 	strb.w	r4, [sp, #14]
 800d328:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d32c:	3401      	adds	r4, #1
 800d32e:	b2e4      	uxtb	r4, r4
 800d330:	f88d 400e 	strb.w	r4, [sp, #14]
 800d334:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d338:	3401      	adds	r4, #1
 800d33a:	b2e4      	uxtb	r4, r4
 800d33c:	f88d 400e 	strb.w	r4, [sp, #14]
 800d340:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d344:	3401      	adds	r4, #1
 800d346:	b2e4      	uxtb	r4, r4
 800d348:	f88d 400e 	strb.w	r4, [sp, #14]
 800d34c:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d350:	3401      	adds	r4, #1
 800d352:	b2e4      	uxtb	r4, r4
 800d354:	f88d 400e 	strb.w	r4, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d358:	f7fd fb62 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d35c:	2201      	movs	r2, #1
 800d35e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d362:	482f      	ldr	r0, [pc, #188]	; (800d420 <get_ang_vel+0x140>)
 800d364:	f7fc fcce 	bl	8009d04 <HAL_GPIO_WritePin>
		Data_Input[0] = 0xC7;
		break;
	}
	gyro_rw(Data_Input, Data_Output);
	gyro_data = Data_Output[1];
	gyro_data = gyro_data << 8;
 800d368:	f99d 5015 	ldrsb.w	r5, [sp, #21]
	switch (_axis) {
 800d36c:	2f01      	cmp	r7, #1
	gyro_data = gyro_data << 8;
 800d36e:	ea4f 2505 	mov.w	r5, r5, lsl #8
	switch (_axis) {
 800d372:	d046      	beq.n	800d402 <get_ang_vel+0x122>
 800d374:	d341      	bcc.n	800d3fa <get_ang_vel+0x11a>
 800d376:	2f02      	cmp	r7, #2
 800d378:	d102      	bne.n	800d380 <get_ang_vel+0xa0>
		break;
	case 1: //Y
		Data_Input[0] = 0xC6;
		break;
	case 2: //Z
		Data_Input[0] = 0xC8;
 800d37a:	23c8      	movs	r3, #200	; 0xc8
 800d37c:	f88d 3010 	strb.w	r3, [sp, #16]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d380:	2300      	movs	r3, #0
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d382:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d386:	4826      	ldr	r0, [pc, #152]	; (800d420 <get_ang_vel+0x140>)
 800d388:	461a      	mov	r2, r3
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d38a:	6133      	str	r3, [r6, #16]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d38c:	f7fc fcba 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d390:	f89d 400f 	ldrb.w	r4, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d394:	230a      	movs	r3, #10
 800d396:	aa05      	add	r2, sp, #20
		dummy++;
 800d398:	3401      	adds	r4, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d39a:	a904      	add	r1, sp, #16
 800d39c:	9300      	str	r3, [sp, #0]
 800d39e:	2302      	movs	r3, #2
		dummy++;
 800d3a0:	b2e4      	uxtb	r4, r4
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d3a2:	481e      	ldr	r0, [pc, #120]	; (800d41c <get_ang_vel+0x13c>)
		dummy++;
 800d3a4:	f88d 400f 	strb.w	r4, [sp, #15]
 800d3a8:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800d3ac:	3401      	adds	r4, #1
 800d3ae:	b2e4      	uxtb	r4, r4
 800d3b0:	f88d 400f 	strb.w	r4, [sp, #15]
 800d3b4:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800d3b8:	3401      	adds	r4, #1
 800d3ba:	b2e4      	uxtb	r4, r4
 800d3bc:	f88d 400f 	strb.w	r4, [sp, #15]
 800d3c0:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800d3c4:	3401      	adds	r4, #1
 800d3c6:	b2e4      	uxtb	r4, r4
 800d3c8:	f88d 400f 	strb.w	r4, [sp, #15]
 800d3cc:	f89d 400f 	ldrb.w	r4, [sp, #15]
 800d3d0:	3401      	adds	r4, #1
 800d3d2:	b2e4      	uxtb	r4, r4
 800d3d4:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d3d8:	f7fd fb22 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d3dc:	2201      	movs	r2, #1
 800d3de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d3e2:	480f      	ldr	r0, [pc, #60]	; (800d420 <get_ang_vel+0x140>)
 800d3e4:	f7fc fc8e 	bl	8009d04 <HAL_GPIO_WritePin>
		break;
	}

	gyro_rw(Data_Input, Data_Output);
	gyro_data |= (int16_t)Data_Output[1];
 800d3e8:	f89d 0015 	ldrb.w	r0, [sp, #21]

	return gyro_data;
}
 800d3ec:	4328      	orrs	r0, r5
 800d3ee:	b007      	add	sp, #28
 800d3f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Data_Input[0] = 0xC7;
 800d3f2:	23c7      	movs	r3, #199	; 0xc7
 800d3f4:	f88d 3010 	strb.w	r3, [sp, #16]
		break;
 800d3f8:	e781      	b.n	800d2fe <get_ang_vel+0x1e>
		Data_Input[0] = 0xC4;
 800d3fa:	23c4      	movs	r3, #196	; 0xc4
 800d3fc:	f88d 3010 	strb.w	r3, [sp, #16]
		break;
 800d400:	e7be      	b.n	800d380 <get_ang_vel+0xa0>
		Data_Input[0] = 0xC6;
 800d402:	23c6      	movs	r3, #198	; 0xc6
 800d404:	f88d 3010 	strb.w	r3, [sp, #16]
		break;
 800d408:	e7ba      	b.n	800d380 <get_ang_vel+0xa0>
		Data_Input[0] = 0xC3;
 800d40a:	23c3      	movs	r3, #195	; 0xc3
 800d40c:	f88d 3010 	strb.w	r3, [sp, #16]
		break;
 800d410:	e775      	b.n	800d2fe <get_ang_vel+0x1e>
		Data_Input[0] = 0xC5;
 800d412:	23c5      	movs	r3, #197	; 0xc5
 800d414:	f88d 3010 	strb.w	r3, [sp, #16]
		break;
 800d418:	e771      	b.n	800d2fe <get_ang_vel+0x1e>
 800d41a:	bf00      	nop
 800d41c:	20015664 	.word	0x20015664
 800d420:	40020000 	.word	0x40020000

0800d424 <gyro_get_reference>:
int16_t gyro_get_reference() {
 800d424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d428:	f8df a150 	ldr.w	sl, [pc, #336]	; 800d57c <gyro_get_reference+0x158>
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d42c:	2300      	movs	r3, #0
int16_t gyro_get_reference() {
 800d42e:	b087      	sub	sp, #28
	uint8_t Data_Output[2];
	int16_t gyro_data;
	int32_t sum_data = 0;
	Flag_gyroEn = false;
 800d430:	4a4f      	ldr	r2, [pc, #316]	; (800d570 <gyro_get_reference+0x14c>)
	HAL_Delay(100);
 800d432:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d436:	46d3      	mov	fp, sl
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d438:	4f4e      	ldr	r7, [pc, #312]	; (800d574 <gyro_get_reference+0x150>)
	HAL_Delay(100);
 800d43a:	2064      	movs	r0, #100	; 0x64
	int32_t sum_data = 0;
 800d43c:	4699      	mov	r9, r3
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d43e:	f88d 3010 	strb.w	r3, [sp, #16]
 800d442:	f88d 3011 	strb.w	r3, [sp, #17]
	Flag_gyroEn = false;
 800d446:	7013      	strb	r3, [r2, #0]
	HAL_Delay(100);
 800d448:	f7fb fcfc 	bl	8008e44 <HAL_Delay>
	for (uint16_t i = 0; i < 1000; i++) {
		Data_Input[0] = 0xC5;
		Data_Input[1] = 0x00;
 800d44c:	2400      	movs	r4, #0
		Data_Input[0] = 0xC5;
 800d44e:	f06f 033a 	mvn.w	r3, #58	; 0x3a
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d452:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d456:	4638      	mov	r0, r7
 800d458:	4622      	mov	r2, r4
		Data_Input[0] = 0xC5;
 800d45a:	f88d 3010 	strb.w	r3, [sp, #16]
		Data_Input[1] = 0x00;
 800d45e:	f88d 4011 	strb.w	r4, [sp, #17]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d462:	f04f 080a 	mov.w	r8, #10
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d466:	f8ca 4010 	str.w	r4, [sl, #16]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d46a:	f7fc fc4b 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d46e:	f89d 500f 	ldrb.w	r5, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d472:	2302      	movs	r3, #2
 800d474:	aa05      	add	r2, sp, #20
 800d476:	a904      	add	r1, sp, #16
		dummy++;
 800d478:	3501      	adds	r5, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d47a:	f8cd 8000 	str.w	r8, [sp]
 800d47e:	4658      	mov	r0, fp
 800d480:	3e01      	subs	r6, #1
		dummy++;
 800d482:	b2ed      	uxtb	r5, r5
 800d484:	b2b6      	uxth	r6, r6
 800d486:	f88d 500f 	strb.w	r5, [sp, #15]
 800d48a:	f89d 500f 	ldrb.w	r5, [sp, #15]
 800d48e:	3501      	adds	r5, #1
 800d490:	b2ed      	uxtb	r5, r5
 800d492:	f88d 500f 	strb.w	r5, [sp, #15]
 800d496:	f89d 500f 	ldrb.w	r5, [sp, #15]
 800d49a:	3501      	adds	r5, #1
 800d49c:	b2ed      	uxtb	r5, r5
 800d49e:	f88d 500f 	strb.w	r5, [sp, #15]
 800d4a2:	f89d 500f 	ldrb.w	r5, [sp, #15]
 800d4a6:	3501      	adds	r5, #1
 800d4a8:	b2ed      	uxtb	r5, r5
 800d4aa:	f88d 500f 	strb.w	r5, [sp, #15]
 800d4ae:	f89d 500f 	ldrb.w	r5, [sp, #15]
 800d4b2:	3501      	adds	r5, #1
 800d4b4:	b2ed      	uxtb	r5, r5
 800d4b6:	f88d 500f 	strb.w	r5, [sp, #15]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d4ba:	f7fd fab1 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d4be:	2201      	movs	r2, #1
 800d4c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	f7fc fc1d 	bl	8009d04 <HAL_GPIO_WritePin>
		gyro_rw(Data_Input, Data_Output);
		gyro_data = Data_Output[1];
		gyro_data = gyro_data << 8;

		Data_Input[0] = 0xC6;
 800d4ca:	23c6      	movs	r3, #198	; 0xc6
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d4cc:	4622      	mov	r2, r4
 800d4ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d4d2:	4638      	mov	r0, r7
		gyro_data = gyro_data << 8;
 800d4d4:	f99d 5015 	ldrsb.w	r5, [sp, #21]
		Data_Input[1] = 0x00;
 800d4d8:	f88d 4011 	strb.w	r4, [sp, #17]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW; //CPOL = 0
 800d4dc:	f8ca 4010 	str.w	r4, [sl, #16]
		gyro_data = gyro_data << 8;
 800d4e0:	022d      	lsls	r5, r5, #8
		Data_Input[0] = 0xC6;
 800d4e2:	f88d 3010 	strb.w	r3, [sp, #16]
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800d4e6:	f7fc fc0d 	bl	8009d04 <HAL_GPIO_WritePin>
		dummy++;
 800d4ea:	f89d 400e 	ldrb.w	r4, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d4ee:	2302      	movs	r3, #2
 800d4f0:	aa05      	add	r2, sp, #20
 800d4f2:	a904      	add	r1, sp, #16
		dummy++;
 800d4f4:	3401      	adds	r4, #1
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d4f6:	f8cd 8000 	str.w	r8, [sp]
 800d4fa:	4658      	mov	r0, fp
		dummy++;
 800d4fc:	b2e4      	uxtb	r4, r4
 800d4fe:	f88d 400e 	strb.w	r4, [sp, #14]
 800d502:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d506:	3401      	adds	r4, #1
 800d508:	b2e4      	uxtb	r4, r4
 800d50a:	f88d 400e 	strb.w	r4, [sp, #14]
 800d50e:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d512:	3401      	adds	r4, #1
 800d514:	b2e4      	uxtb	r4, r4
 800d516:	f88d 400e 	strb.w	r4, [sp, #14]
 800d51a:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d51e:	3401      	adds	r4, #1
 800d520:	b2e4      	uxtb	r4, r4
 800d522:	f88d 400e 	strb.w	r4, [sp, #14]
 800d526:	f89d 400e 	ldrb.w	r4, [sp, #14]
 800d52a:	3401      	adds	r4, #1
 800d52c:	b2e4      	uxtb	r4, r4
 800d52e:	f88d 400e 	strb.w	r4, [sp, #14]
	HAL_SPI_TransmitReceive(&hspi1, _Data_Input, _Data_Output, 2, 10);
 800d532:	f7fd fa75 	bl	800aa20 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800d536:	2201      	movs	r2, #1
 800d538:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d53c:	4638      	mov	r0, r7
 800d53e:	f7fc fbe1 	bl	8009d04 <HAL_GPIO_WritePin>
		gyro_rw(Data_Input, Data_Output);
		gyro_data |= (int16_t) Data_Output[1];
 800d542:	f89d 3015 	ldrb.w	r3, [sp, #21]
		sum_data += (int32_t) gyro_data;
		HAL_Delay(1);
 800d546:	2001      	movs	r0, #1
		sum_data += (int32_t) gyro_data;
 800d548:	431d      	orrs	r5, r3
		HAL_Delay(1);
 800d54a:	f7fb fc7b 	bl	8008e44 <HAL_Delay>
		sum_data += (int32_t) gyro_data;
 800d54e:	44a9      	add	r9, r5
	for (uint16_t i = 0; i < 1000; i++) {
 800d550:	2e00      	cmp	r6, #0
 800d552:	f47f af7b 	bne.w	800d44c <gyro_get_reference+0x28>
	}
	return (int16_t) (sum_data / 1000);
 800d556:	4a08      	ldr	r2, [pc, #32]	; (800d578 <gyro_get_reference+0x154>)
 800d558:	ea4f 73e9 	mov.w	r3, r9, asr #31
 800d55c:	fb82 2909 	smull	r2, r9, r2, r9
 800d560:	ebc3 19a9 	rsb	r9, r3, r9, asr #6
}
 800d564:	fa0f f089 	sxth.w	r0, r9
 800d568:	b007      	add	sp, #28
 800d56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d56e:	bf00      	nop
 800d570:	200048b8 	.word	0x200048b8
 800d574:	40020000 	.word	0x40020000
 800d578:	10624dd3 	.word	0x10624dd3
 800d57c:	20015664 	.word	0x20015664

0800d580 <interrupt_TIM6>:
	uint8_t Data_Input[] = { 0x00, 0x00 };
	uint8_t Data_Output[2];
	int16_t gyro_data;
	float ang_vel_gyro;
	static float ex_ang_vel[3];
	if (Flag_modeSelectEn) {
 800d580:	4bb1      	ldr	r3, [pc, #708]	; (800d848 <interrupt_TIM6+0x2c8>)
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d582:	2000      	movs	r0, #0
void interrupt_TIM6() {
 800d584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d588:	b082      	sub	sp, #8
	if (Flag_modeSelectEn) {
 800d58a:	781b      	ldrb	r3, [r3, #0]
	uint8_t Data_Input[] = { 0x00, 0x00 };
 800d58c:	f88d 0000 	strb.w	r0, [sp]
 800d590:	f88d 0001 	strb.w	r0, [sp, #1]
	if (Flag_modeSelectEn) {
 800d594:	2b00      	cmp	r3, #0
 800d596:	f040 812e 	bne.w	800d7f6 <interrupt_TIM6+0x276>
		mode_gyro_X = -1 * get_ang_vel(0);
		mode_gyro_Y = get_ang_vel(2);
		mode_gyro_Z = get_ang_vel(1);
	}
	if (Flag_countTimeEn) {
 800d59a:	4bac      	ldr	r3, [pc, #688]	; (800d84c <interrupt_TIM6+0x2cc>)
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	b15b      	cbz	r3, 800d5b8 <interrupt_TIM6+0x38>
		countTime += CONTROL_CYCLE;
 800d5a0:	4cab      	ldr	r4, [pc, #684]	; (800d850 <interrupt_TIM6+0x2d0>)
 800d5a2:	6820      	ldr	r0, [r4, #0]
 800d5a4:	f7fa ff08 	bl	80083b8 <__aeabi_f2d>
 800d5a8:	a3a1      	add	r3, pc, #644	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ae:	f7fa fda5 	bl	80080fc <__adddf3>
 800d5b2:	f7fb fa2d 	bl	8008a10 <__aeabi_d2f>
 800d5b6:	6020      	str	r0, [r4, #0]
	}
	if (Flag_encEn) {
 800d5b8:	4ba6      	ldr	r3, [pc, #664]	; (800d854 <interrupt_TIM6+0x2d4>)
 800d5ba:	781b      	ldrb	r3, [r3, #0]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f040 80ce 	bne.w	800d75e <interrupt_TIM6+0x1de>
		get_velocity(&realState);
		realState.dis += realState.vel * CONTROL_CYCLE;
		idealState.vel += idealState.acc * CONTROL_CYCLE;
		idealState.dis += idealState.vel * CONTROL_CYCLE;
	}
	if (Flag_gyroEn) {
 800d5c2:	4ba5      	ldr	r3, [pc, #660]	; (800d858 <interrupt_TIM6+0x2d8>)
 800d5c4:	781b      	ldrb	r3, [r3, #0]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d14b      	bne.n	800d662 <interrupt_TIM6+0xe2>
		idealState.ang_vel += idealState.ang_acc * 0.0005;
		realState.deg += realState.ang_vel * 0.0005;
		idealState.deg += idealState.ang_vel * 0.0005;
	} else {
		ang_vel_gyro = 0.0;
		ex_ang_vel[0] = 0.0;
 800d5ca:	4ba4      	ldr	r3, [pc, #656]	; (800d85c <interrupt_TIM6+0x2dc>)
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	601a      	str	r2, [r3, #0]

	}
	if (fabs(error_vel.I) > 2.0 || fabs(error_ang_vel.I) > 80.0) {
 800d5d0:	4ba3      	ldr	r3, [pc, #652]	; (800d860 <interrupt_TIM6+0x2e0>)
 800d5d2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800d5d6:	edd3 7a01 	vldr	s15, [r3, #4]
 800d5da:	eef0 7ae7 	vabs.f32	s15, s15
 800d5de:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d5e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5e6:	dc24      	bgt.n	800d632 <interrupt_TIM6+0xb2>
 800d5e8:	4b9e      	ldr	r3, [pc, #632]	; (800d864 <interrupt_TIM6+0x2e4>)
 800d5ea:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 800d868 <interrupt_TIM6+0x2e8>
 800d5ee:	edd3 7a01 	vldr	s15, [r3, #4]
 800d5f2:	eef0 7ae7 	vabs.f32	s15, s15
 800d5f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5fe:	dc18      	bgt.n	800d632 <interrupt_TIM6+0xb2>
		Flag_failSafeEn = true;
	}
	if (Flag_MotorEn) {
 800d600:	4b9a      	ldr	r3, [pc, #616]	; (800d86c <interrupt_TIM6+0x2ec>)
 800d602:	781b      	ldrb	r3, [r3, #0]
 800d604:	b9e3      	cbnz	r3, 800d640 <interrupt_TIM6+0xc0>
		calc_error();
		drive_motor();
	}
	if (Flag_IRLEDEn) {
 800d606:	4b9a      	ldr	r3, [pc, #616]	; (800d870 <interrupt_TIM6+0x2f0>)
 800d608:	781b      	ldrb	r3, [r3, #0]
 800d60a:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 800d60e:	bb0b      	cbnz	r3, 800d654 <interrupt_TIM6+0xd4>
		get_wallsensor_data2();
	} else {
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 0); //LED_RSLF
 800d610:	4622      	mov	r2, r4
 800d612:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800d616:	4897      	ldr	r0, [pc, #604]	; (800d874 <interrupt_TIM6+0x2f4>)
 800d618:	f7fc fb74 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IRLED_RFLS_GPIO_Port, IRLED_RFLS_Pin, 0); //LED_RFLS
 800d61c:	4622      	mov	r2, r4
 800d61e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d622:	4894      	ldr	r0, [pc, #592]	; (800d874 <interrupt_TIM6+0x2f4>)
 800d624:	f7fc fb6e 	bl	8009d04 <HAL_GPIO_WritePin>
	}
	save_log();
 800d628:	f009 fdce 	bl	80171c8 <save_log>
}
 800d62c:	b002      	add	sp, #8
 800d62e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Flag_failSafeEn = true;
 800d632:	4b91      	ldr	r3, [pc, #580]	; (800d878 <interrupt_TIM6+0x2f8>)
 800d634:	2201      	movs	r2, #1
 800d636:	701a      	strb	r2, [r3, #0]
	if (Flag_MotorEn) {
 800d638:	4b8c      	ldr	r3, [pc, #560]	; (800d86c <interrupt_TIM6+0x2ec>)
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d0e2      	beq.n	800d606 <interrupt_TIM6+0x86>
		calc_error();
 800d640:	f7fe fac2 	bl	800bbc8 <calc_error>
		drive_motor();
 800d644:	f00a fe2c 	bl	80182a0 <drive_motor>
	if (Flag_IRLEDEn) {
 800d648:	4b89      	ldr	r3, [pc, #548]	; (800d870 <interrupt_TIM6+0x2f0>)
 800d64a:	781b      	ldrb	r3, [r3, #0]
 800d64c:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 800d650:	2b00      	cmp	r3, #0
 800d652:	d0dd      	beq.n	800d610 <interrupt_TIM6+0x90>
		get_wallsensor_data2();
 800d654:	f00b fcd4 	bl	8019000 <get_wallsensor_data2>
	save_log();
 800d658:	f009 fdb6 	bl	80171c8 <save_log>
}
 800d65c:	b002      	add	sp, #8
 800d65e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Data_Input[0] = 0xC5;
 800d662:	23c5      	movs	r3, #197	; 0xc5
		Data_Input[1] = 0x00;
 800d664:	2500      	movs	r5, #0
		gyro_rw(Data_Input, Data_Output);
 800d666:	a901      	add	r1, sp, #4
 800d668:	4668      	mov	r0, sp
		Data_Input[0] = 0xC5;
 800d66a:	f88d 3000 	strb.w	r3, [sp]
		Data_Input[1] = 0x00;
 800d66e:	f88d 5001 	strb.w	r5, [sp, #1]
		gyro_rw(Data_Input, Data_Output);
 800d672:	f7ff fc8d 	bl	800cf90 <gyro_rw>
		Data_Input[0] = 0xC6;
 800d676:	23c6      	movs	r3, #198	; 0xc6
		gyro_data = gyro_data << 8;
 800d678:	f99d 4005 	ldrsb.w	r4, [sp, #5]
		gyro_rw(Data_Input, Data_Output);
 800d67c:	4668      	mov	r0, sp
 800d67e:	a901      	add	r1, sp, #4
		Data_Input[0] = 0xC6;
 800d680:	f88d 3000 	strb.w	r3, [sp]
		gyro_data = gyro_data << 8;
 800d684:	0224      	lsls	r4, r4, #8
		Data_Input[1] = 0x00;
 800d686:	f88d 5001 	strb.w	r5, [sp, #1]
		gyro_rw(Data_Input, Data_Output);
 800d68a:	f7ff fc81 	bl	800cf90 <gyro_rw>
		gyro_data |= (int16_t) Data_Output[1];
 800d68e:	f89d 3005 	ldrb.w	r3, [sp, #5]
		ang_vel_gyro = (float) gyro_data; //(float) (get_ang_vel(1) - gyro_ref);
 800d692:	431c      	orrs	r4, r3
 800d694:	ee07 4a90 	vmov	s15, r4
 800d698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		if (ang_vel_gyro > 0.0) {
 800d69c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
			ang_vel_gyro /= 16.384 * 1.012;
 800d6a0:	ee17 0a90 	vmov	r0, s15
		if (ang_vel_gyro > 0.0) {
 800d6a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6a8:	f340 80b7 	ble.w	800d81a <interrupt_TIM6+0x29a>
			ang_vel_gyro /= 16.384 * 1.012;
 800d6ac:	f7fa fe84 	bl	80083b8 <__aeabi_f2d>
 800d6b0:	a361      	add	r3, pc, #388	; (adr r3, 800d838 <interrupt_TIM6+0x2b8>)
 800d6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b6:	f7fa fed3 	bl	8008460 <__aeabi_dmul>
 800d6ba:	f7fb f9a9 	bl	8008a10 <__aeabi_d2f>
		realState.ang_vel = 1.0 * ang_vel_gyro + 0.0 * ex_ang_vel[0]
 800d6be:	4d6f      	ldr	r5, [pc, #444]	; (800d87c <interrupt_TIM6+0x2fc>)
			ex_ang_vel[i + 1] = ex_ang_vel[1];
 800d6c0:	4b66      	ldr	r3, [pc, #408]	; (800d85c <interrupt_TIM6+0x2dc>)
		idealState.ang_vel += idealState.ang_acc * 0.0005;
 800d6c2:	4c6f      	ldr	r4, [pc, #444]	; (800d880 <interrupt_TIM6+0x300>)
		realState.ang_vel = 1.0 * ang_vel_gyro + 0.0 * ex_ang_vel[0]
 800d6c4:	6228      	str	r0, [r5, #32]
			ex_ang_vel[i + 1] = ex_ang_vel[1];
 800d6c6:	685a      	ldr	r2, [r3, #4]
		ex_ang_vel[0] = realState.ang_vel;
 800d6c8:	6a29      	ldr	r1, [r5, #32]
			ex_ang_vel[i + 1] = ex_ang_vel[1];
 800d6ca:	609a      	str	r2, [r3, #8]
		idealState.ang_vel += idealState.ang_acc * 0.0005;
 800d6cc:	6a60      	ldr	r0, [r4, #36]	; 0x24
		ex_ang_vel[0] = realState.ang_vel;
 800d6ce:	6019      	str	r1, [r3, #0]
		idealState.ang_vel += idealState.ang_acc * 0.0005;
 800d6d0:	f7fa fe72 	bl	80083b8 <__aeabi_f2d>
 800d6d4:	f8d4 8020 	ldr.w	r8, [r4, #32]
 800d6d8:	a355      	add	r3, pc, #340	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6de:	f7fa febf 	bl	8008460 <__aeabi_dmul>
 800d6e2:	4606      	mov	r6, r0
 800d6e4:	460f      	mov	r7, r1
 800d6e6:	4640      	mov	r0, r8
 800d6e8:	f7fa fe66 	bl	80083b8 <__aeabi_f2d>
 800d6ec:	4602      	mov	r2, r0
 800d6ee:	460b      	mov	r3, r1
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	4639      	mov	r1, r7
 800d6f4:	f7fa fd02 	bl	80080fc <__adddf3>
 800d6f8:	f7fb f98a 	bl	8008a10 <__aeabi_d2f>
 800d6fc:	6220      	str	r0, [r4, #32]
		realState.deg += realState.ang_vel * 0.0005;
 800d6fe:	6a28      	ldr	r0, [r5, #32]
 800d700:	f7fa fe5a 	bl	80083b8 <__aeabi_f2d>
 800d704:	f8d5 801c 	ldr.w	r8, [r5, #28]
 800d708:	a349      	add	r3, pc, #292	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70e:	f7fa fea7 	bl	8008460 <__aeabi_dmul>
 800d712:	4606      	mov	r6, r0
 800d714:	460f      	mov	r7, r1
 800d716:	4640      	mov	r0, r8
 800d718:	f7fa fe4e 	bl	80083b8 <__aeabi_f2d>
 800d71c:	4602      	mov	r2, r0
 800d71e:	460b      	mov	r3, r1
 800d720:	4630      	mov	r0, r6
 800d722:	4639      	mov	r1, r7
 800d724:	f7fa fcea 	bl	80080fc <__adddf3>
 800d728:	f7fb f972 	bl	8008a10 <__aeabi_d2f>
 800d72c:	61e8      	str	r0, [r5, #28]
		idealState.deg += idealState.ang_vel * 0.0005;
 800d72e:	6a20      	ldr	r0, [r4, #32]
 800d730:	f7fa fe42 	bl	80083b8 <__aeabi_f2d>
 800d734:	69e5      	ldr	r5, [r4, #28]
 800d736:	a33e      	add	r3, pc, #248	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d73c:	f7fa fe90 	bl	8008460 <__aeabi_dmul>
 800d740:	4606      	mov	r6, r0
 800d742:	460f      	mov	r7, r1
 800d744:	4628      	mov	r0, r5
 800d746:	f7fa fe37 	bl	80083b8 <__aeabi_f2d>
 800d74a:	4602      	mov	r2, r0
 800d74c:	460b      	mov	r3, r1
 800d74e:	4630      	mov	r0, r6
 800d750:	4639      	mov	r1, r7
 800d752:	f7fa fcd3 	bl	80080fc <__adddf3>
 800d756:	f7fb f95b 	bl	8008a10 <__aeabi_d2f>
 800d75a:	61e0      	str	r0, [r4, #28]
 800d75c:	e738      	b.n	800d5d0 <interrupt_TIM6+0x50>
		get_velocity(&realState);
 800d75e:	4d47      	ldr	r5, [pc, #284]	; (800d87c <interrupt_TIM6+0x2fc>)
		idealState.vel += idealState.acc * CONTROL_CYCLE;
 800d760:	4c47      	ldr	r4, [pc, #284]	; (800d880 <interrupt_TIM6+0x300>)
		get_velocity(&realState);
 800d762:	4628      	mov	r0, r5
 800d764:	f7ff f860 	bl	800c828 <get_velocity>
		realState.dis += realState.vel * CONTROL_CYCLE;
 800d768:	68e8      	ldr	r0, [r5, #12]
 800d76a:	f7fa fe25 	bl	80083b8 <__aeabi_f2d>
 800d76e:	f8d5 8000 	ldr.w	r8, [r5]
 800d772:	a32f      	add	r3, pc, #188	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d778:	f7fa fe72 	bl	8008460 <__aeabi_dmul>
 800d77c:	4606      	mov	r6, r0
 800d77e:	460f      	mov	r7, r1
 800d780:	4640      	mov	r0, r8
 800d782:	f7fa fe19 	bl	80083b8 <__aeabi_f2d>
 800d786:	4602      	mov	r2, r0
 800d788:	460b      	mov	r3, r1
 800d78a:	4630      	mov	r0, r6
 800d78c:	4639      	mov	r1, r7
 800d78e:	f7fa fcb5 	bl	80080fc <__adddf3>
 800d792:	f7fb f93d 	bl	8008a10 <__aeabi_d2f>
 800d796:	6028      	str	r0, [r5, #0]
		idealState.vel += idealState.acc * CONTROL_CYCLE;
 800d798:	6920      	ldr	r0, [r4, #16]
 800d79a:	f7fa fe0d 	bl	80083b8 <__aeabi_f2d>
 800d79e:	68e5      	ldr	r5, [r4, #12]
 800d7a0:	a323      	add	r3, pc, #140	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a6:	f7fa fe5b 	bl	8008460 <__aeabi_dmul>
 800d7aa:	4606      	mov	r6, r0
 800d7ac:	460f      	mov	r7, r1
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	f7fa fe02 	bl	80083b8 <__aeabi_f2d>
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	4639      	mov	r1, r7
 800d7bc:	f7fa fc9e 	bl	80080fc <__adddf3>
 800d7c0:	f7fb f926 	bl	8008a10 <__aeabi_d2f>
 800d7c4:	60e0      	str	r0, [r4, #12]
		idealState.dis += idealState.vel * CONTROL_CYCLE;
 800d7c6:	68e0      	ldr	r0, [r4, #12]
 800d7c8:	f7fa fdf6 	bl	80083b8 <__aeabi_f2d>
 800d7cc:	6825      	ldr	r5, [r4, #0]
 800d7ce:	a318      	add	r3, pc, #96	; (adr r3, 800d830 <interrupt_TIM6+0x2b0>)
 800d7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d4:	f7fa fe44 	bl	8008460 <__aeabi_dmul>
 800d7d8:	4606      	mov	r6, r0
 800d7da:	460f      	mov	r7, r1
 800d7dc:	4628      	mov	r0, r5
 800d7de:	f7fa fdeb 	bl	80083b8 <__aeabi_f2d>
 800d7e2:	4602      	mov	r2, r0
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	4639      	mov	r1, r7
 800d7ea:	f7fa fc87 	bl	80080fc <__adddf3>
 800d7ee:	f7fb f90f 	bl	8008a10 <__aeabi_d2f>
 800d7f2:	6020      	str	r0, [r4, #0]
 800d7f4:	e6e5      	b.n	800d5c2 <interrupt_TIM6+0x42>
		mode_gyro_X = -1 * get_ang_vel(0);
 800d7f6:	f7ff fd73 	bl	800d2e0 <get_ang_vel>
 800d7fa:	4243      	negs	r3, r0
 800d7fc:	4a21      	ldr	r2, [pc, #132]	; (800d884 <interrupt_TIM6+0x304>)
		mode_gyro_Y = get_ang_vel(2);
 800d7fe:	2002      	movs	r0, #2
		mode_gyro_X = -1 * get_ang_vel(0);
 800d800:	b21b      	sxth	r3, r3
 800d802:	8013      	strh	r3, [r2, #0]
		mode_gyro_Y = get_ang_vel(2);
 800d804:	f7ff fd6c 	bl	800d2e0 <get_ang_vel>
 800d808:	4b1f      	ldr	r3, [pc, #124]	; (800d888 <interrupt_TIM6+0x308>)
 800d80a:	4602      	mov	r2, r0
		mode_gyro_Z = get_ang_vel(1);
 800d80c:	2001      	movs	r0, #1
		mode_gyro_Y = get_ang_vel(2);
 800d80e:	801a      	strh	r2, [r3, #0]
		mode_gyro_Z = get_ang_vel(1);
 800d810:	f7ff fd66 	bl	800d2e0 <get_ang_vel>
 800d814:	4b1d      	ldr	r3, [pc, #116]	; (800d88c <interrupt_TIM6+0x30c>)
 800d816:	8018      	strh	r0, [r3, #0]
 800d818:	e6bf      	b.n	800d59a <interrupt_TIM6+0x1a>
			ang_vel_gyro /= 16.384 * 1.007;
 800d81a:	f7fa fdcd 	bl	80083b8 <__aeabi_f2d>
 800d81e:	a308      	add	r3, pc, #32	; (adr r3, 800d840 <interrupt_TIM6+0x2c0>)
 800d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d824:	f7fa fe1c 	bl	8008460 <__aeabi_dmul>
 800d828:	f7fb f8f2 	bl	8008a10 <__aeabi_d2f>
 800d82c:	e747      	b.n	800d6be <interrupt_TIM6+0x13e>
 800d82e:	bf00      	nop
 800d830:	d2f1a9fc 	.word	0xd2f1a9fc
 800d834:	3f40624d 	.word	0x3f40624d
 800d838:	6a3ebc34 	.word	0x6a3ebc34
 800d83c:	3faee123 	.word	0x3faee123
 800d840:	a788020a 	.word	0xa788020a
 800d844:	3faf0863 	.word	0x3faf0863
 800d848:	2000585d 	.word	0x2000585d
 800d84c:	2000d730 	.word	0x2000d730
 800d850:	20005950 	.word	0x20005950
 800d854:	2000a810 	.word	0x2000a810
 800d858:	200048b8 	.word	0x200048b8
 800d85c:	20000874 	.word	0x20000874
 800d860:	2000b7d0 	.word	0x2000b7d0
 800d864:	2000a818 	.word	0x2000a818
 800d868:	42a00000 	.word	0x42a00000
 800d86c:	200068f5 	.word	0x200068f5
 800d870:	20013526 	.word	0x20013526
 800d874:	40020400 	.word	0x40020400
 800d878:	20013524 	.word	0x20013524
 800d87c:	200078b0 	.word	0x200078b0
 800d880:	2000a7e0 	.word	0x2000a7e0
 800d884:	20010642 	.word	0x20010642
 800d888:	2000b7cc 	.word	0x2000b7cc
 800d88c:	2000294a 	.word	0x2000294a

0800d890 <interrupt_TIM7>:

void interrupt_TIM7() {
 800d890:	b570      	push	{r4, r5, r6, lr}
	static int count;
	static uint8_t Flag_FanStateEn_ex;
	if (Flag_FanStateEn_ex != Flag_FanStateEn) {
 800d892:	4d11      	ldr	r5, [pc, #68]	; (800d8d8 <interrupt_TIM7+0x48>)
 800d894:	4c11      	ldr	r4, [pc, #68]	; (800d8dc <interrupt_TIM7+0x4c>)
 800d896:	782b      	ldrb	r3, [r5, #0]
 800d898:	7822      	ldrb	r2, [r4, #0]
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d00f      	beq.n	800d8be <interrupt_TIM7+0x2e>
		count = 0;
 800d89e:	2200      	movs	r2, #0
 800d8a0:	4e0f      	ldr	r6, [pc, #60]	; (800d8e0 <interrupt_TIM7+0x50>)
 800d8a2:	4613      	mov	r3, r2
 800d8a4:	6032      	str	r2, [r6, #0]
	}
	if (count == suction_ONtime || count == suction_ONtime) {
 800d8a6:	4a0f      	ldr	r2, [pc, #60]	; (800d8e4 <interrupt_TIM7+0x54>)
 800d8a8:	7811      	ldrb	r1, [r2, #0]
 800d8aa:	4299      	cmp	r1, r3
 800d8ac:	d00a      	beq.n	800d8c4 <interrupt_TIM7+0x34>
 800d8ae:	7812      	ldrb	r2, [r2, #0]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d007      	beq.n	800d8c4 <interrupt_TIM7+0x34>
		HAL_GPIO_TogglePin(FAN_MOT_GPIO_Port, FAN_MOT_Pin);
		count = 0;
	} else {
		count++;
 800d8b4:	3301      	adds	r3, #1
 800d8b6:	6033      	str	r3, [r6, #0]
	}
	Flag_FanStateEn_ex = Flag_FanStateEn;
 800d8b8:	782b      	ldrb	r3, [r5, #0]
 800d8ba:	7023      	strb	r3, [r4, #0]
 800d8bc:	bd70      	pop	{r4, r5, r6, pc}
 800d8be:	4e08      	ldr	r6, [pc, #32]	; (800d8e0 <interrupt_TIM7+0x50>)
 800d8c0:	6833      	ldr	r3, [r6, #0]
 800d8c2:	e7f0      	b.n	800d8a6 <interrupt_TIM7+0x16>
		HAL_GPIO_TogglePin(FAN_MOT_GPIO_Port, FAN_MOT_Pin);
 800d8c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d8c8:	4807      	ldr	r0, [pc, #28]	; (800d8e8 <interrupt_TIM7+0x58>)
 800d8ca:	f7fc fa1f 	bl	8009d0c <HAL_GPIO_TogglePin>
		count = 0;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	6033      	str	r3, [r6, #0]
	Flag_FanStateEn_ex = Flag_FanStateEn;
 800d8d2:	782b      	ldrb	r3, [r5, #0]
 800d8d4:	7023      	strb	r3, [r4, #0]
 800d8d6:	bd70      	pop	{r4, r5, r6, pc}
 800d8d8:	200008d0 	.word	0x200008d0
 800d8dc:	2000086c 	.word	0x2000086c
 800d8e0:	20000870 	.word	0x20000870
 800d8e4:	2000f69c 	.word	0x2000f69c
 800d8e8:	40020400 	.word	0x40020400

0800d8ec <__io_putchar>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                
                                

/* USER CODE BEGIN PFP */
void __io_putchar(uint8_t ch) {
 800d8ec:	b500      	push	{lr}
 800d8ee:	b083      	sub	sp, #12
	HAL_UART_Transmit(&huart1, &ch, 1, 1);
 800d8f0:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 800d8f2:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart1, &ch, 1, 1);
 800d8f4:	461a      	mov	r2, r3
void __io_putchar(uint8_t ch) {
 800d8f6:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(&huart1, &ch, 1, 1);
 800d8fa:	4803      	ldr	r0, [pc, #12]	; (800d908 <__io_putchar+0x1c>)
 800d8fc:	f7fd fec8 	bl	800b690 <HAL_UART_Transmit>
}
 800d900:	b003      	add	sp, #12
 800d902:	f85d fb04 	ldr.w	pc, [sp], #4
 800d906:	bf00      	nop
 800d908:	20015514 	.word	0x20015514

0800d90c <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d90c:	4a2e      	ldr	r2, [pc, #184]	; (800d9c8 <SystemClock_Config+0xbc>)
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 216;
 800d90e:	21d8      	movs	r1, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d910:	4b2e      	ldr	r3, [pc, #184]	; (800d9cc <SystemClock_Config+0xc0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800d912:	6c10      	ldr	r0, [r2, #64]	; 0x40
 800d914:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
{
 800d918:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800d91a:	6410      	str	r0, [r2, #64]	; 0x40
{
 800d91c:	b0b5      	sub	sp, #212	; 0xd4
  __HAL_RCC_PWR_CLK_ENABLE();
 800d91e:	6c12      	ldr	r2, [r2, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800d920:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d922:	f04f 0e01 	mov.w	lr, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800d926:	2710      	movs	r7, #16
  __HAL_RCC_PWR_CLK_ENABLE();
 800d928:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800d92c:	2600      	movs	r6, #0
  RCC_OscInitStruct.PLL.PLLM = 8;
 800d92e:	2508      	movs	r5, #8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d930:	a808      	add	r0, sp, #32
  __HAL_RCC_PWR_CLK_ENABLE();
 800d932:	9201      	str	r2, [sp, #4]
 800d934:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d936:	681a      	ldr	r2, [r3, #0]
 800d938:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800d93c:	601a      	str	r2, [r3, #0]
 800d93e:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800d940:	9408      	str	r4, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d942:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d946:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d948:	9412      	str	r4, [sp, #72]	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d94a:	9302      	str	r3, [sp, #8]
 800d94c:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800d94e:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d950:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800d954:	970c      	str	r7, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800d956:	960f      	str	r6, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800d958:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800d95a:	9111      	str	r1, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d95c:	f7fc fa16 	bl	8009d8c <HAL_RCC_OscConfig>
 800d960:	b100      	cbz	r0, 800d964 <SystemClock_Config+0x58>
 800d962:	e7fe      	b.n	800d962 <SystemClock_Config+0x56>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800d964:	f7fc f9d6 	bl	8009d14 <HAL_PWREx_EnableOverDrive>
 800d968:	4603      	mov	r3, r0
 800d96a:	b100      	cbz	r0, 800d96e <SystemClock_Config+0x62>
 800d96c:	e7fe      	b.n	800d96c <SystemClock_Config+0x60>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d96e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d972:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d974:	f44f 55a0 	mov.w	r5, #5120	; 0x1400

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800d978:	2107      	movs	r1, #7
 800d97a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d97c:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d97e:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d980:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d982:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d984:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800d986:	f7fc fbd7 	bl	800a138 <HAL_RCC_ClockConfig>
 800d98a:	4603      	mov	r3, r0
 800d98c:	b100      	cbz	r0, 800d990 <SystemClock_Config+0x84>
 800d98e:	e7fe      	b.n	800d98e <SystemClock_Config+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800d990:	2240      	movs	r2, #64	; 0x40
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d992:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800d994:	9323      	str	r3, [sp, #140]	; 0x8c
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800d996:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d998:	f7fc fcf2 	bl	800a380 <HAL_RCCEx_PeriphCLKConfig>
 800d99c:	4604      	mov	r4, r0
 800d99e:	b100      	cbz	r0, 800d9a2 <SystemClock_Config+0x96>
 800d9a0:	e7fe      	b.n	800d9a0 <SystemClock_Config+0x94>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800d9a2:	f7fc fcc7 	bl	800a334 <HAL_RCC_GetHCLKFreq>
 800d9a6:	4b0a      	ldr	r3, [pc, #40]	; (800d9d0 <SystemClock_Config+0xc4>)
 800d9a8:	fba3 3000 	umull	r3, r0, r3, r0
 800d9ac:	0980      	lsrs	r0, r0, #6
 800d9ae:	f7fb fcf1 	bl	8009394 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800d9b2:	2004      	movs	r0, #4
 800d9b4:	f7fb fd06 	bl	80093c4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800d9b8:	4622      	mov	r2, r4
 800d9ba:	4621      	mov	r1, r4
 800d9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c0:	f7fb fca2 	bl	8009308 <HAL_NVIC_SetPriority>
}
 800d9c4:	b035      	add	sp, #212	; 0xd4
 800d9c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9c8:	40023800 	.word	0x40023800
 800d9cc:	40007000 	.word	0x40007000
 800d9d0:	10624dd3 	.word	0x10624dd3
 800d9d4:	00000000 	.word	0x00000000

0800d9d8 <main>:
{
 800d9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d9dc:	4c9c      	ldr	r4, [pc, #624]	; (800dc50 <main+0x278>)
{
 800d9de:	b09b      	sub	sp, #108	; 0x6c
  HAL_Init();
 800d9e0:	f7fb fa12 	bl	8008e08 <HAL_Init>

  /*Configure GPIO pins : MOT_L_STB_Pin MOT_L_PH_1_Pin MOT_L_PH_2_Pin LED_L2_Pin 
                           LED_L3_Pin LED_R2_Pin LED_R1_Pin */
  GPIO_InitStruct.Pin = MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
                          |LED_L3_Pin|LED_R2_Pin|LED_R1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d9e4:	2501      	movs	r5, #1
  SystemClock_Config();
 800d9e6:	f7ff ff91 	bl	800d90c <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d9ea:	6b23      	ldr	r3, [r4, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : CS_ENC_L_Pin */
  GPIO_InitStruct.Pin = CS_ENC_L_Pin;
 800d9ec:	f04f 0902 	mov.w	r9, #2
  HAL_GPIO_WritePin(GPIOC, MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
 800d9f0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d9f2:	f043 0304 	orr.w	r3, r3, #4
  HAL_GPIO_WritePin(GPIOC, MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
 800d9f6:	f642 7105 	movw	r1, #12037	; 0x2f05
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d9fa:	4616      	mov	r6, r2
  HAL_GPIO_WritePin(GPIOC, MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
 800d9fc:	4895      	ldr	r0, [pc, #596]	; (800dc54 <main+0x27c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d9fe:	6323      	str	r3, [r4, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : CS_GYRO_Pin */
  GPIO_InitStruct.Pin = CS_GYRO_Pin;
 800da00:	f44f 5700 	mov.w	r7, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800da04:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hadc1.Init.NbrOfConversion = 3;
 800da06:	f04f 0803 	mov.w	r8, #3
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800da0a:	f003 0304 	and.w	r3, r3, #4
 800da0e:	9301      	str	r3, [sp, #4]
 800da10:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800da12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da18:	6323      	str	r3, [r4, #48]	; 0x30
 800da1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da20:	9302      	str	r3, [sp, #8]
 800da22:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800da24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da26:	432b      	orrs	r3, r5
 800da28:	6323      	str	r3, [r4, #48]	; 0x30
 800da2a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da2c:	402b      	ands	r3, r5
 800da2e:	9303      	str	r3, [sp, #12]
 800da30:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800da32:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da34:	ea43 0309 	orr.w	r3, r3, r9
 800da38:	6323      	str	r3, [r4, #48]	; 0x30
 800da3a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800da3c:	ea03 0309 	and.w	r3, r3, r9
 800da40:	9304      	str	r3, [sp, #16]
 800da42:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
 800da44:	f7fc f95e 	bl	8009d04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_ENC_L_GPIO_Port, CS_ENC_L_Pin, GPIO_PIN_SET);
 800da48:	462a      	mov	r2, r5
 800da4a:	4649      	mov	r1, r9
 800da4c:	4882      	ldr	r0, [pc, #520]	; (800dc58 <main+0x280>)
 800da4e:	f7fc f959 	bl	8009d04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, FAN_MOT_Pin|IRLED_RFLS_Pin|IRLED_RSLF_Pin|LED_L1_Pin 
 800da52:	4632      	mov	r2, r6
 800da54:	f24d 51c0 	movw	r1, #54720	; 0xd5c0
 800da58:	4880      	ldr	r0, [pc, #512]	; (800dc5c <main+0x284>)
 800da5a:	f7fc f953 	bl	8009d04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_ENC_R_GPIO_Port, CS_ENC_R_Pin, GPIO_PIN_SET);
 800da5e:	462a      	mov	r2, r5
 800da60:	2140      	movs	r1, #64	; 0x40
 800da62:	487c      	ldr	r0, [pc, #496]	; (800dc54 <main+0x27c>)
 800da64:	f7fc f94e 	bl	8009d04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, LED_L4_Pin|LED_R4_Pin|LED_R3_Pin, GPIO_PIN_RESET);
 800da68:	4632      	mov	r2, r6
 800da6a:	f44f 4141 	mov.w	r1, #49408	; 0xc100
 800da6e:	487c      	ldr	r0, [pc, #496]	; (800dc60 <main+0x288>)
 800da70:	f7fc f948 	bl	8009d04 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, GPIO_PIN_SET);
 800da74:	462a      	mov	r2, r5
 800da76:	4639      	mov	r1, r7
 800da78:	4879      	ldr	r0, [pc, #484]	; (800dc60 <main+0x288>)
 800da7a:	f7fc f943 	bl	8009d04 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
 800da7e:	f642 7305 	movw	r3, #12037	; 0x2f05
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800da82:	a90f      	add	r1, sp, #60	; 0x3c
 800da84:	4873      	ldr	r0, [pc, #460]	; (800dc54 <main+0x27c>)
  GPIO_InitStruct.Pin = MOT_L_STB_Pin|MOT_L_PH_1_Pin|MOT_L_PH_2_Pin|LED_L2_Pin 
 800da86:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800da88:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da8a:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da8c:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800da8e:	f7fc f825 	bl	8009adc <HAL_GPIO_Init>
  HAL_GPIO_Init(CS_ENC_L_GPIO_Port, &GPIO_InitStruct);
 800da92:	a90f      	add	r1, sp, #60	; 0x3c
 800da94:	4870      	ldr	r0, [pc, #448]	; (800dc58 <main+0x280>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800da96:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800da98:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da9a:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = CS_ENC_L_Pin;
 800da9c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(CS_ENC_L_GPIO_Port, &GPIO_InitStruct);
 800daa0:	f7fc f81c 	bl	8009adc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FAN_MOT_Pin|IRLED_RFLS_Pin|IRLED_RSLF_Pin|LED_L1_Pin 
 800daa4:	f24d 53c0 	movw	r3, #54720	; 0xd5c0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800daa8:	a90f      	add	r1, sp, #60	; 0x3c
 800daaa:	486c      	ldr	r0, [pc, #432]	; (800dc5c <main+0x284>)
  GPIO_InitStruct.Pin = FAN_MOT_Pin|IRLED_RFLS_Pin|IRLED_RSLF_Pin|LED_L1_Pin 
 800daac:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800daae:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dab0:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dab2:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dab4:	f7fc f812 	bl	8009adc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_ENC_R_Pin;
 800dab8:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(CS_ENC_R_GPIO_Port, &GPIO_InitStruct);
 800daba:	a90f      	add	r1, sp, #60	; 0x3c
 800dabc:	4865      	ldr	r0, [pc, #404]	; (800dc54 <main+0x27c>)
  GPIO_InitStruct.Pin = CS_ENC_R_Pin;
 800dabe:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800dac0:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800dac2:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dac4:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(CS_ENC_R_GPIO_Port, &GPIO_InitStruct);
 800dac6:	f7fc f809 	bl	8009adc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_L4_Pin|LED_R4_Pin|LED_R3_Pin;
 800daca:	f44f 4341 	mov.w	r3, #49408	; 0xc100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dace:	a90f      	add	r1, sp, #60	; 0x3c
 800dad0:	4863      	ldr	r0, [pc, #396]	; (800dc60 <main+0x288>)
  GPIO_InitStruct.Pin = LED_L4_Pin|LED_R4_Pin|LED_R3_Pin;
 800dad2:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800dad4:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dad6:	9611      	str	r6, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dad8:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dada:	f7fb ffff 	bl	8009adc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GYRO_INT1_Pin|GYRO_INT2_Pin;
 800dade:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800dae2:	4b60      	ldr	r3, [pc, #384]	; (800dc64 <main+0x28c>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dae4:	a90f      	add	r1, sp, #60	; 0x3c
 800dae6:	485e      	ldr	r0, [pc, #376]	; (800dc60 <main+0x288>)
  GPIO_InitStruct.Pin = GYRO_INT1_Pin|GYRO_INT2_Pin;
 800dae8:	920f      	str	r2, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800daea:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800daec:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800daf0:	f7fb fff4 	bl	8009adc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_GYRO_GPIO_Port, &GPIO_InitStruct);
 800daf4:	a90f      	add	r1, sp, #60	; 0x3c
 800daf6:	485a      	ldr	r0, [pc, #360]	; (800dc60 <main+0x288>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800daf8:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800dafa:	9511      	str	r5, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dafc:	9612      	str	r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Pin = CS_GYRO_Pin;
 800dafe:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(CS_GYRO_GPIO_Port, &GPIO_InitStruct);
 800db00:	f7fb ffec 	bl	8009adc <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 800db04:	6b23      	ldr	r3, [r4, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 3, 0);
 800db06:	4632      	mov	r2, r6
 800db08:	4641      	mov	r1, r8
 800db0a:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800db0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800db10:	6323      	str	r3, [r4, #48]	; 0x30
 800db12:	6b23      	ldr	r3, [r4, #48]	; 0x30
  hadc1.Instance = ADC1;
 800db14:	4c54      	ldr	r4, [pc, #336]	; (800dc68 <main+0x290>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 800db16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800db1a:	9300      	str	r3, [sp, #0]
 800db1c:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 3, 0);
 800db1e:	f7fb fbf3 	bl	8009308 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800db22:	2038      	movs	r0, #56	; 0x38
 800db24:	f7fb fc2a 	bl	800937c <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 800db28:	4950      	ldr	r1, [pc, #320]	; (800dc6c <main+0x294>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800db2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800db2e:	4b50      	ldr	r3, [pc, #320]	; (800dc70 <main+0x298>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800db30:	4620      	mov	r0, r4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800db32:	60a6      	str	r6, [r4, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800db34:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800db36:	61a5      	str	r5, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800db38:	6226      	str	r6, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800db3a:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800db3c:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800db3e:	6325      	str	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800db40:	6165      	str	r5, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800db42:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 3;
 800db44:	f8c4 801c 	str.w	r8, [r4, #28]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800db48:	e884 0006 	stmia.w	r4, {r1, r2}
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800db4c:	f7fb f98c 	bl	8008e68 <HAL_ADC_Init>
 800db50:	b100      	cbz	r0, 800db54 <main+0x17c>
 800db52:	e7fe      	b.n	800db52 <main+0x17a>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800db54:	a90f      	add	r1, sp, #60	; 0x3c
 800db56:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800db58:	950f      	str	r5, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800db5a:	9510      	str	r5, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800db5c:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800db60:	f7fb fb0a 	bl	8009178 <HAL_ADC_ConfigChannel>
 800db64:	b100      	cbz	r0, 800db68 <main+0x190>
 800db66:	e7fe      	b.n	800db66 <main+0x18e>
  sConfig.Channel = ADC_CHANNEL_9;
 800db68:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800db6a:	a90f      	add	r1, sp, #60	; 0x3c
 800db6c:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800db6e:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  sConfig.Channel = ADC_CHANNEL_9;
 800db72:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800db74:	f7fb fb00 	bl	8009178 <HAL_ADC_ConfigChannel>
 800db78:	b100      	cbz	r0, 800db7c <main+0x1a4>
 800db7a:	e7fe      	b.n	800db7a <main+0x1a2>
  sConfig.Channel = ADC_CHANNEL_11;
 800db7c:	230b      	movs	r3, #11
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800db7e:	4620      	mov	r0, r4
 800db80:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800db82:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  sConfig.Channel = ADC_CHANNEL_11;
 800db86:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800db88:	f7fb faf6 	bl	8009178 <HAL_ADC_ConfigChannel>
 800db8c:	b100      	cbz	r0, 800db90 <main+0x1b8>
 800db8e:	e7fe      	b.n	800db8e <main+0x1b6>
  hspi1.Instance = SPI1;
 800db90:	4b38      	ldr	r3, [pc, #224]	; (800dc74 <main+0x29c>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800db92:	2130      	movs	r1, #48	; 0x30
  hspi1.Instance = SPI1;
 800db94:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 800dc80 <main+0x2a8>
  hspi1.Init.CRCPolynomial = 7;
 800db98:	2207      	movs	r2, #7
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800db9a:	f44f 7682 	mov.w	r6, #260	; 0x104
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800db9e:	f44f 65e0 	mov.w	r5, #1792	; 0x700
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800dba2:	f44f 7400 	mov.w	r4, #512	; 0x200
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800dba6:	6098      	str	r0, [r3, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800dba8:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800dbaa:	6158      	str	r0, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dbac:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800dbae:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dbb0:	6298      	str	r0, [r3, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800dbb2:	6318      	str	r0, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800dbb4:	6358      	str	r0, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800dbb6:	4618      	mov	r0, r3
  hspi1.Instance = SPI1;
 800dbb8:	f8c3 e000 	str.w	lr, [r3]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800dbbc:	605e      	str	r6, [r3, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800dbbe:	60dd      	str	r5, [r3, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800dbc0:	619c      	str	r4, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800dbc2:	61d9      	str	r1, [r3, #28]
  hspi1.Init.CRCPolynomial = 7;
 800dbc4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800dbc6:	f7fc fec9 	bl	800a95c <HAL_SPI_Init>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	b100      	cbz	r0, 800dbd0 <main+0x1f8>
 800dbce:	e7fe      	b.n	800dbce <main+0x1f6>
  htim1.Instance = TIM1;
 800dbd0:	4c29      	ldr	r4, [pc, #164]	; (800dc78 <main+0x2a0>)
  htim1.Init.Period = 1000-1;
 800dbd2:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim1.Instance = TIM1;
 800dbd6:	4929      	ldr	r1, [pc, #164]	; (800dc7c <main+0x2a4>)
  htim1.Init.Prescaler = 5-1;
 800dbd8:	2504      	movs	r5, #4
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800dbda:	4620      	mov	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dbdc:	60a3      	str	r3, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dbde:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 800dbe0:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dbe2:	61a3      	str	r3, [r4, #24]
  htim1.Instance = TIM1;
 800dbe4:	6021      	str	r1, [r4, #0]
  htim1.Init.Period = 1000-1;
 800dbe6:	60e2      	str	r2, [r4, #12]
  htim1.Init.Prescaler = 5-1;
 800dbe8:	6065      	str	r5, [r4, #4]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800dbea:	f7fd f925 	bl	800ae38 <HAL_TIM_PWM_Init>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	b100      	cbz	r0, 800dbf4 <main+0x21c>
 800dbf2:	e7fe      	b.n	800dbf2 <main+0x21a>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800dbf4:	4620      	mov	r0, r4
 800dbf6:	a905      	add	r1, sp, #20
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dbf8:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800dbfa:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dbfc:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800dbfe:	f7fd fbeb 	bl	800b3d8 <HAL_TIMEx_MasterConfigSynchronization>
 800dc02:	4603      	mov	r3, r0
 800dc04:	b100      	cbz	r0, 800dc08 <main+0x230>
 800dc06:	e7fe      	b.n	800dc06 <main+0x22e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dc08:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dc0a:	462a      	mov	r2, r5
 800dc0c:	4620      	mov	r0, r4
 800dc0e:	a908      	add	r1, sp, #32
  sConfigOC.Pulse = 0;
 800dc10:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dc12:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800dc14:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dc16:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800dc18:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800dc1a:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dc1c:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dc1e:	f7fd fc59 	bl	800b4d4 <HAL_TIM_PWM_ConfigChannel>
 800dc22:	4603      	mov	r3, r0
 800dc24:	b100      	cbz	r0, 800dc28 <main+0x250>
 800dc26:	e7fe      	b.n	800dc26 <main+0x24e>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800dc28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800dc2c:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800dc2e:	a90f      	add	r1, sp, #60	; 0x3c
 800dc30:	4620      	mov	r0, r4
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800dc32:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800dc34:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 800dc36:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800dc38:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800dc3a:	9714      	str	r7, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.BreakFilter = 0;
 800dc3c:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800dc3e:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Filter = 0;
 800dc40:	9318      	str	r3, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800dc42:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800dc44:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800dc46:	f7fd fbf3 	bl	800b430 <HAL_TIMEx_ConfigBreakDeadTime>
 800dc4a:	4605      	mov	r5, r0
 800dc4c:	b1d0      	cbz	r0, 800dc84 <main+0x2ac>
 800dc4e:	e7fe      	b.n	800dc4e <main+0x276>
 800dc50:	40023800 	.word	0x40023800
 800dc54:	40020800 	.word	0x40020800
 800dc58:	40021c00 	.word	0x40021c00
 800dc5c:	40020400 	.word	0x40020400
 800dc60:	40020000 	.word	0x40020000
 800dc64:	10110000 	.word	0x10110000
 800dc68:	200154cc 	.word	0x200154cc
 800dc6c:	40012000 	.word	0x40012000
 800dc70:	0f000001 	.word	0x0f000001
 800dc74:	20015664 	.word	0x20015664
 800dc78:	20015624 	.word	0x20015624
 800dc7c:	40010000 	.word	0x40010000
 800dc80:	40013000 	.word	0x40013000
  HAL_TIM_MspPostInit(&htim1);
 800dc84:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800dc86:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  HAL_TIM_MspPostInit(&htim1);
 800dc8a:	f00b f897 	bl	8018dbc <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 800dc8e:	4b64      	ldr	r3, [pc, #400]	; (800de20 <main+0x448>)
  htim2.Init.Prescaler = 216;
 800dc90:	21d8      	movs	r1, #216	; 0xd8
  htim2.Init.Period = 108-1;
 800dc92:	226b      	movs	r2, #107	; 0x6b
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800dc94:	4618      	mov	r0, r3
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dc96:	609d      	str	r5, [r3, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dc98:	611d      	str	r5, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dc9a:	619d      	str	r5, [r3, #24]
  htim2.Instance = TIM2;
 800dc9c:	601c      	str	r4, [r3, #0]
  htim2.Init.Prescaler = 216;
 800dc9e:	6059      	str	r1, [r3, #4]
  htim2.Init.Period = 108-1;
 800dca0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800dca2:	f7fd f8c9 	bl	800ae38 <HAL_TIM_PWM_Init>
 800dca6:	b100      	cbz	r0, 800dcaa <main+0x2d2>
 800dca8:	e7fe      	b.n	800dca8 <main+0x2d0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dcaa:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dcac:	a908      	add	r1, sp, #32
 800dcae:	485c      	ldr	r0, [pc, #368]	; (800de20 <main+0x448>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dcb0:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dcb2:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800dcb4:	f7fd fb90 	bl	800b3d8 <HAL_TIMEx_MasterConfigSynchronization>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	b100      	cbz	r0, 800dcbe <main+0x2e6>
 800dcbc:	e7fe      	b.n	800dcbc <main+0x2e4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dcbe:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dcc0:	220c      	movs	r2, #12
 800dcc2:	a90f      	add	r1, sp, #60	; 0x3c
 800dcc4:	4856      	ldr	r0, [pc, #344]	; (800de20 <main+0x448>)
  sConfigOC.Pulse = 0;
 800dcc6:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dcc8:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dcca:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dccc:	960f      	str	r6, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800dcce:	f7fd fc01 	bl	800b4d4 <HAL_TIM_PWM_ConfigChannel>
 800dcd2:	4605      	mov	r5, r0
 800dcd4:	b100      	cbz	r0, 800dcd8 <main+0x300>
 800dcd6:	e7fe      	b.n	800dcd6 <main+0x2fe>
  htim8.Instance = TIM8;
 800dcd8:	4c52      	ldr	r4, [pc, #328]	; (800de24 <main+0x44c>)
  htim8.Init.Prescaler = 5-1;
 800dcda:	2704      	movs	r7, #4
  HAL_TIM_MspPostInit(&htim2);
 800dcdc:	4850      	ldr	r0, [pc, #320]	; (800de20 <main+0x448>)
 800dcde:	f00b f86d 	bl	8018dbc <HAL_TIM_MspPostInit>
  htim8.Init.Period = 1000-1;
 800dce2:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim8.Instance = TIM8;
 800dce6:	4a50      	ldr	r2, [pc, #320]	; (800de28 <main+0x450>)
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800dce8:	4620      	mov	r0, r4
  htim8.Init.Period = 1000-1;
 800dcea:	60e3      	str	r3, [r4, #12]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dcec:	60a5      	str	r5, [r4, #8]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800dcee:	6125      	str	r5, [r4, #16]
  htim8.Init.RepetitionCounter = 0;
 800dcf0:	6165      	str	r5, [r4, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800dcf2:	61a5      	str	r5, [r4, #24]
  htim8.Instance = TIM8;
 800dcf4:	6022      	str	r2, [r4, #0]
  htim8.Init.Prescaler = 5-1;
 800dcf6:	6067      	str	r7, [r4, #4]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800dcf8:	f7fd f89e 	bl	800ae38 <HAL_TIM_PWM_Init>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	b100      	cbz	r0, 800dd02 <main+0x32a>
 800dd00:	e7fe      	b.n	800dd00 <main+0x328>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800dd02:	a905      	add	r1, sp, #20
 800dd04:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dd06:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800dd08:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800dd0a:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800dd0c:	f7fd fb64 	bl	800b3d8 <HAL_TIMEx_MasterConfigSynchronization>
 800dd10:	4603      	mov	r3, r0
 800dd12:	b100      	cbz	r0, 800dd16 <main+0x33e>
 800dd14:	e7fe      	b.n	800dd14 <main+0x33c>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dd16:	463a      	mov	r2, r7
 800dd18:	a908      	add	r1, sp, #32
 800dd1a:	4620      	mov	r0, r4
  sConfigOC.Pulse = 0;
 800dd1c:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800dd1e:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800dd20:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800dd22:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800dd24:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800dd26:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800dd28:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800dd2a:	f7fd fbd3 	bl	800b4d4 <HAL_TIM_PWM_ConfigChannel>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	b100      	cbz	r0, 800dd34 <main+0x35c>
 800dd32:	e7fe      	b.n	800dd32 <main+0x35a>
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800dd34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800dd38:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800dd3c:	a90f      	add	r1, sp, #60	; 0x3c
 800dd3e:	4620      	mov	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800dd40:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800dd42:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800dd44:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 800dd46:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800dd48:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 800dd4a:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800dd4c:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Filter = 0;
 800dd4e:	9318      	str	r3, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800dd50:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800dd52:	9614      	str	r6, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800dd54:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800dd56:	f7fd fb6b 	bl	800b430 <HAL_TIMEx_ConfigBreakDeadTime>
 800dd5a:	4605      	mov	r5, r0
 800dd5c:	b100      	cbz	r0, 800dd60 <main+0x388>
 800dd5e:	e7fe      	b.n	800dd5e <main+0x386>
  HAL_TIM_MspPostInit(&htim8);
 800dd60:	4620      	mov	r0, r4
  huart1.Instance = USART1;
 800dd62:	4f32      	ldr	r7, [pc, #200]	; (800de2c <main+0x454>)
  HAL_TIM_MspPostInit(&htim8);
 800dd64:	f00b f82a 	bl	8018dbc <HAL_TIM_MspPostInit>
  huart1.Instance = USART1;
 800dd68:	4b31      	ldr	r3, [pc, #196]	; (800de30 <main+0x458>)
  huart1.Init.Mode = UART_MODE_TX_RX;
 800dd6a:	210c      	movs	r1, #12
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 800dd6c:	2220      	movs	r2, #32
  huart1.Init.BaudRate = 115200;
 800dd6e:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800dd72:	4618      	mov	r0, r3
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800dd74:	609d      	str	r5, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800dd76:	60dd      	str	r5, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800dd78:	611d      	str	r5, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800dd7a:	619d      	str	r5, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800dd7c:	61dd      	str	r5, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800dd7e:	621d      	str	r5, [r3, #32]
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 800dd80:	63de      	str	r6, [r3, #60]	; 0x3c
  huart1.Instance = USART1;
 800dd82:	601f      	str	r7, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800dd84:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800dd86:	6159      	str	r1, [r3, #20]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 800dd88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800dd8a:	f7fd fd59 	bl	800b840 <HAL_UART_Init>
 800dd8e:	4603      	mov	r3, r0
 800dd90:	b100      	cbz	r0, 800dd94 <main+0x3bc>
 800dd92:	e7fe      	b.n	800dd92 <main+0x3ba>
  htim6.Instance = TIM6;
 800dd94:	4c27      	ldr	r4, [pc, #156]	; (800de34 <main+0x45c>)
  htim6.Init.Period = 500-1;
 800dd96:	f240 11f3 	movw	r1, #499	; 0x1f3
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800dd9a:	2280      	movs	r2, #128	; 0x80
  htim6.Init.Prescaler = 108-1;
 800dd9c:	256b      	movs	r5, #107	; 0x6b
  htim6.Instance = TIM6;
 800dd9e:	4e26      	ldr	r6, [pc, #152]	; (800de38 <main+0x460>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800dda0:	4620      	mov	r0, r4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800dda2:	60a3      	str	r3, [r4, #8]
  htim6.Instance = TIM6;
 800dda4:	6026      	str	r6, [r4, #0]
  htim6.Init.Prescaler = 108-1;
 800dda6:	6065      	str	r5, [r4, #4]
  htim6.Init.Period = 500-1;
 800dda8:	60e1      	str	r1, [r4, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800ddaa:	61a2      	str	r2, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800ddac:	f7fc ff92 	bl	800acd4 <HAL_TIM_Base_Init>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	b100      	cbz	r0, 800ddb6 <main+0x3de>
 800ddb4:	e7fe      	b.n	800ddb4 <main+0x3dc>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800ddb6:	4620      	mov	r0, r4
 800ddb8:	a90f      	add	r1, sp, #60	; 0x3c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ddba:	930f      	str	r3, [sp, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ddbc:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800ddbe:	f7fd fb0b 	bl	800b3d8 <HAL_TIMEx_MasterConfigSynchronization>
 800ddc2:	4602      	mov	r2, r0
 800ddc4:	b100      	cbz	r0, 800ddc8 <main+0x3f0>
 800ddc6:	e7fe      	b.n	800ddc6 <main+0x3ee>
  htim7.Instance = TIM7;
 800ddc8:	4b1c      	ldr	r3, [pc, #112]	; (800de3c <main+0x464>)
  htim7.Init.Prescaler = 108;
 800ddca:	246c      	movs	r4, #108	; 0x6c
  htim7.Instance = TIM7;
 800ddcc:	4d1c      	ldr	r5, [pc, #112]	; (800de40 <main+0x468>)
  htim7.Init.Period = 100;
 800ddce:	2164      	movs	r1, #100	; 0x64
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800ddd0:	4618      	mov	r0, r3
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ddd2:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ddd4:	619a      	str	r2, [r3, #24]
  htim7.Instance = TIM7;
 800ddd6:	601d      	str	r5, [r3, #0]
  htim7.Init.Prescaler = 108;
 800ddd8:	605c      	str	r4, [r3, #4]
  htim7.Init.Period = 100;
 800ddda:	60d9      	str	r1, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800dddc:	f7fc ff7a 	bl	800acd4 <HAL_TIM_Base_Init>
 800dde0:	b100      	cbz	r0, 800dde4 <main+0x40c>
 800dde2:	e7fe      	b.n	800dde2 <main+0x40a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800dde4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800dde6:	a90f      	add	r1, sp, #60	; 0x3c
 800dde8:	4814      	ldr	r0, [pc, #80]	; (800de3c <main+0x464>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800ddea:	930f      	str	r3, [sp, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800ddec:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800ddee:	f7fd faf3 	bl	800b3d8 <HAL_TIMEx_MasterConfigSynchronization>
 800ddf2:	4604      	mov	r4, r0
 800ddf4:	b100      	cbz	r0, 800ddf8 <main+0x420>
 800ddf6:	e7fe      	b.n	800ddf6 <main+0x41e>
	setbuf(stdout, NULL);
 800ddf8:	4b12      	ldr	r3, [pc, #72]	; (800de44 <main+0x46c>)
 800ddfa:	4601      	mov	r1, r0
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	6898      	ldr	r0, [r3, #8]
 800de00:	f00c fac6 	bl	801a390 <setbuf>
	HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800de04:	4622      	mov	r2, r4
 800de06:	210f      	movs	r1, #15
 800de08:	f04f 30ff 	mov.w	r0, #4294967295
 800de0c:	f7fb fa7c 	bl	8009308 <HAL_NVIC_SetPriority>
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) ADC_Buffer, ADC_BUFFER_LENGTH)
 800de10:	2203      	movs	r2, #3
 800de12:	490d      	ldr	r1, [pc, #52]	; (800de48 <main+0x470>)
 800de14:	480d      	ldr	r0, [pc, #52]	; (800de4c <main+0x474>)
 800de16:	f7fb f8d7 	bl	8008fc8 <HAL_ADC_Start_DMA>
 800de1a:	4605      	mov	r5, r0
 800de1c:	b1c0      	cbz	r0, 800de50 <main+0x478>
 800de1e:	e7fe      	b.n	800de1e <main+0x446>
 800de20:	200156c8 	.word	0x200156c8
 800de24:	2001548c 	.word	0x2001548c
 800de28:	40010400 	.word	0x40010400
 800de2c:	40011000 	.word	0x40011000
 800de30:	20015514 	.word	0x20015514
 800de34:	200155e4 	.word	0x200155e4
 800de38:	40001000 	.word	0x40001000
 800de3c:	20015708 	.word	0x20015708
 800de40:	40001400 	.word	0x40001400
 800de44:	20000660 	.word	0x20000660
 800de48:	20003900 	.word	0x20003900
 800de4c:	200154cc 	.word	0x200154cc
	gyro_setup();
 800de50:	f7ff f8e0 	bl	800d014 <gyro_setup>
	explore_turn_R = v06d90s_R;
 800de54:	4fbe      	ldr	r7, [pc, #760]	; (800e150 <main+0x778>)
	set_parameter();
 800de56:	f00a fb87 	bl	8018568 <set_parameter>
	explore_turn_L = v06d90s_L;
 800de5a:	4ebe      	ldr	r6, [pc, #760]	; (800e154 <main+0x77c>)
	setup_suction();
 800de5c:	f00a f9ac 	bl	80181b8 <setup_suction>
	HAL_TIM_Base_Start_IT(&htim6);
 800de60:	48bd      	ldr	r0, [pc, #756]	; (800e158 <main+0x780>)
 800de62:	f7fc ffdd 	bl	800ae20 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800de66:	48bd      	ldr	r0, [pc, #756]	; (800e15c <main+0x784>)
 800de68:	f7fc ffda 	bl	800ae20 <HAL_TIM_Base_Start_IT>
	explore_turn_R = v06d90s_R;
 800de6c:	f8df e31c 	ldr.w	lr, [pc, #796]	; 800e18c <main+0x7b4>
	explore_turn_L = v06d90s_L;
 800de70:	4cbb      	ldr	r4, [pc, #748]	; (800e160 <main+0x788>)
	printf("%f\n", V_Batt);
 800de72:	f8df 831c 	ldr.w	r8, [pc, #796]	; 800e190 <main+0x7b8>
	explore_turn_R = v06d90s_R;
 800de76:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800de7a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800de7c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800de80:	e887 0003 	stmia.w	r7, {r0, r1}
	explore_turn_L = v06d90s_L;
 800de84:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800de86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800de88:	e896 0003 	ldmia.w	r6, {r0, r1}
 800de8c:	e884 0003 	stmia.w	r4, {r0, r1}
	Speaker_ON(&htim2);
 800de90:	48b4      	ldr	r0, [pc, #720]	; (800e164 <main+0x78c>)
 800de92:	f009 f8cd 	bl	8017030 <Speaker_ON>
	Speaker_Herz(&htim2, 1047);
 800de96:	f240 4117 	movw	r1, #1047	; 0x417
 800de9a:	48b2      	ldr	r0, [pc, #712]	; (800e164 <main+0x78c>)
 800de9c:	f009 f8de 	bl	801705c <Speaker_Herz>
	HAL_Delay(100);
 800dea0:	2064      	movs	r0, #100	; 0x64
 800dea2:	f7fa ffcf 	bl	8008e44 <HAL_Delay>
	Speaker_Herz(&htim2, 2093);
 800dea6:	f640 012d 	movw	r1, #2093	; 0x82d
 800deaa:	48ae      	ldr	r0, [pc, #696]	; (800e164 <main+0x78c>)
 800deac:	f009 f8d6 	bl	801705c <Speaker_Herz>
	HAL_Delay(500);
 800deb0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800deb4:	f7fa ffc6 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 800deb8:	48aa      	ldr	r0, [pc, #680]	; (800e164 <main+0x78c>)
 800deba:	f009 f8e9 	bl	8017090 <Speaker_OFF>
	LED(0x80);
 800debe:	2080      	movs	r0, #128	; 0x80
 800dec0:	f009 f848 	bl	8016f54 <LED>
	HAL_Delay(30);
 800dec4:	201e      	movs	r0, #30
 800dec6:	f7fa ffbd 	bl	8008e44 <HAL_Delay>
	LED(0xC0);
 800deca:	20c0      	movs	r0, #192	; 0xc0
 800decc:	f009 f842 	bl	8016f54 <LED>
	HAL_Delay(30);
 800ded0:	201e      	movs	r0, #30
 800ded2:	f7fa ffb7 	bl	8008e44 <HAL_Delay>
	LED(0xE0);
 800ded6:	20e0      	movs	r0, #224	; 0xe0
 800ded8:	f009 f83c 	bl	8016f54 <LED>
	HAL_Delay(30);
 800dedc:	201e      	movs	r0, #30
 800dede:	f7fa ffb1 	bl	8008e44 <HAL_Delay>
	LED(0xF0);
 800dee2:	20f0      	movs	r0, #240	; 0xf0
 800dee4:	f009 f836 	bl	8016f54 <LED>
	HAL_Delay(30);
 800dee8:	201e      	movs	r0, #30
 800deea:	f7fa ffab 	bl	8008e44 <HAL_Delay>
	LED(0xF8);
 800deee:	20f8      	movs	r0, #248	; 0xf8
 800def0:	f009 f830 	bl	8016f54 <LED>
	HAL_Delay(30);
 800def4:	201e      	movs	r0, #30
 800def6:	f7fa ffa5 	bl	8008e44 <HAL_Delay>
	LED(0xFC);
 800defa:	20fc      	movs	r0, #252	; 0xfc
 800defc:	f009 f82a 	bl	8016f54 <LED>
	HAL_Delay(30);
 800df00:	201e      	movs	r0, #30
 800df02:	f7fa ff9f 	bl	8008e44 <HAL_Delay>
	LED(0xFE);
 800df06:	20fe      	movs	r0, #254	; 0xfe
 800df08:	f009 f824 	bl	8016f54 <LED>
	HAL_Delay(30);
 800df0c:	201e      	movs	r0, #30
 800df0e:	f7fa ff99 	bl	8008e44 <HAL_Delay>
	LED(0xFF);
 800df12:	20ff      	movs	r0, #255	; 0xff
 800df14:	f009 f81e 	bl	8016f54 <LED>
	HAL_Delay(500);
 800df18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800df1c:	f7fa ff92 	bl	8008e44 <HAL_Delay>
	LED(0x00);
 800df20:	4628      	mov	r0, r5
 800df22:	f009 f817 	bl	8016f54 <LED>
	HAL_Delay(50);
 800df26:	2032      	movs	r0, #50	; 0x32
 800df28:	f7fa ff8c 	bl	8008e44 <HAL_Delay>
	LED(0xFF);
 800df2c:	20ff      	movs	r0, #255	; 0xff
 800df2e:	f009 f811 	bl	8016f54 <LED>
	HAL_Delay(50);
 800df32:	2032      	movs	r0, #50	; 0x32
 800df34:	f7fa ff86 	bl	8008e44 <HAL_Delay>
	LED(0x00);
 800df38:	4628      	mov	r0, r5
 800df3a:	f009 f80b 	bl	8016f54 <LED>
	HAL_Delay(50);
 800df3e:	2032      	movs	r0, #50	; 0x32
 800df40:	f7fa ff80 	bl	8008e44 <HAL_Delay>
	LED(0xFF);
 800df44:	20ff      	movs	r0, #255	; 0xff
 800df46:	f009 f805 	bl	8016f54 <LED>
	HAL_Delay(50);
 800df4a:	2032      	movs	r0, #50	; 0x32
 800df4c:	f7fa ff7a 	bl	8008e44 <HAL_Delay>
	LED(0x00);
 800df50:	4628      	mov	r0, r5
 800df52:	f008 ffff 	bl	8016f54 <LED>
	HAL_Delay(50);
 800df56:	2032      	movs	r0, #50	; 0x32
 800df58:	f7fa ff74 	bl	8008e44 <HAL_Delay>
	LED(0xFF);
 800df5c:	20ff      	movs	r0, #255	; 0xff
 800df5e:	f008 fff9 	bl	8016f54 <LED>
	HAL_Delay(500);
 800df62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800df66:	f7fa ff6d 	bl	8008e44 <HAL_Delay>
	LED(0x7F);
 800df6a:	207f      	movs	r0, #127	; 0x7f
 800df6c:	f008 fff2 	bl	8016f54 <LED>
	HAL_Delay(30);
 800df70:	201e      	movs	r0, #30
 800df72:	f7fa ff67 	bl	8008e44 <HAL_Delay>
	LED(0x3F);
 800df76:	203f      	movs	r0, #63	; 0x3f
 800df78:	f008 ffec 	bl	8016f54 <LED>
	HAL_Delay(30);
 800df7c:	201e      	movs	r0, #30
 800df7e:	f7fa ff61 	bl	8008e44 <HAL_Delay>
	LED(0x1F);
 800df82:	201f      	movs	r0, #31
 800df84:	f008 ffe6 	bl	8016f54 <LED>
	HAL_Delay(30);
 800df88:	201e      	movs	r0, #30
 800df8a:	f7fa ff5b 	bl	8008e44 <HAL_Delay>
	LED(0x0F);
 800df8e:	200f      	movs	r0, #15
 800df90:	f008 ffe0 	bl	8016f54 <LED>
	HAL_Delay(30);
 800df94:	201e      	movs	r0, #30
 800df96:	f7fa ff55 	bl	8008e44 <HAL_Delay>
	LED(0x07);
 800df9a:	2007      	movs	r0, #7
 800df9c:	f008 ffda 	bl	8016f54 <LED>
	HAL_Delay(30);
 800dfa0:	201e      	movs	r0, #30
 800dfa2:	f7fa ff4f 	bl	8008e44 <HAL_Delay>
	LED(0x03);
 800dfa6:	2003      	movs	r0, #3
 800dfa8:	f008 ffd4 	bl	8016f54 <LED>
	HAL_Delay(30);
 800dfac:	201e      	movs	r0, #30
 800dfae:	f7fa ff49 	bl	8008e44 <HAL_Delay>
	LED(0x01);
 800dfb2:	2001      	movs	r0, #1
 800dfb4:	f008 ffce 	bl	8016f54 <LED>
	HAL_Delay(30);
 800dfb8:	201e      	movs	r0, #30
 800dfba:	f7fa ff43 	bl	8008e44 <HAL_Delay>
	LED(0x00);
 800dfbe:	4628      	mov	r0, r5
 800dfc0:	f008 ffc8 	bl	8016f54 <LED>
	HAL_Delay(800);
 800dfc4:	f44f 7048 	mov.w	r0, #800	; 0x320
 800dfc8:	f7fa ff3c 	bl	8008e44 <HAL_Delay>
	printf("%f\n", V_Batt);
 800dfcc:	f8d8 0000 	ldr.w	r0, [r8]
 800dfd0:	f7fa f9f2 	bl	80083b8 <__aeabi_f2d>
 800dfd4:	4602      	mov	r2, r0
 800dfd6:	460b      	mov	r3, r1
 800dfd8:	4863      	ldr	r0, [pc, #396]	; (800e168 <main+0x790>)
 800dfda:	f00c f949 	bl	801a270 <iprintf>
	if (V_Batt < 7.7) {
 800dfde:	f8d8 0000 	ldr.w	r0, [r8]
 800dfe2:	f7fa f9e9 	bl	80083b8 <__aeabi_f2d>
 800dfe6:	a358      	add	r3, pc, #352	; (adr r3, 800e148 <main+0x770>)
 800dfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfec:	f7fa fcaa 	bl	8008944 <__aeabi_dcmplt>
 800dff0:	4604      	mov	r4, r0
 800dff2:	2800      	cmp	r0, #0
 800dff4:	f040 813a 	bne.w	800e26c <main+0x894>
		Speaker_ON(&htim2);
 800dff8:	485a      	ldr	r0, [pc, #360]	; (800e164 <main+0x78c>)
				ex_dir[i][j] = -1;
 800dffa:	f04f 35ff 	mov.w	r5, #4294967295
		Speaker_ON(&htim2);
 800dffe:	f009 f817 	bl	8017030 <Speaker_ON>
		Speaker_Herz(&htim2, 587);
 800e002:	f240 214b 	movw	r1, #587	; 0x24b
 800e006:	4857      	ldr	r0, [pc, #348]	; (800e164 <main+0x78c>)
 800e008:	f009 f828 	bl	801705c <Speaker_Herz>
		HAL_Delay(70);
 800e00c:	2046      	movs	r0, #70	; 0x46
 800e00e:	f7fa ff19 	bl	8008e44 <HAL_Delay>
		Speaker_Herz(&htim2, 2093);
 800e012:	f640 012d 	movw	r1, #2093	; 0x82d
 800e016:	4853      	ldr	r0, [pc, #332]	; (800e164 <main+0x78c>)
 800e018:	f009 f820 	bl	801705c <Speaker_Herz>
		HAL_Delay(70);
 800e01c:	2046      	movs	r0, #70	; 0x46
 800e01e:	f7fa ff11 	bl	8008e44 <HAL_Delay>
		Speaker_OFF(&htim2);
 800e022:	4850      	ldr	r0, [pc, #320]	; (800e164 <main+0x78c>)
 800e024:	f009 f834 	bl	8017090 <Speaker_OFF>
		wall_read_hor[0] = 1;
 800e028:	4f50      	ldr	r7, [pc, #320]	; (800e16c <main+0x794>)
 800e02a:	2301      	movs	r3, #1
		Goal_X = 7;
 800e02c:	4950      	ldr	r1, [pc, #320]	; (800e170 <main+0x798>)
		Goal_Y = 7;
 800e02e:	4a51      	ldr	r2, [pc, #324]	; (800e174 <main+0x79c>)
		Goal_X = 7;
 800e030:	2007      	movs	r0, #7
		wall_read_ver[Goal_Y] = wall_read_ver[Goal_Y] | 1 << Goal_X;
 800e032:	f8df c160 	ldr.w	ip, [pc, #352]	; 800e194 <main+0x7bc>
		Goal_X = 7;
 800e036:	7008      	strb	r0, [r1, #0]
		Goal_Y = 7;
 800e038:	7010      	strb	r0, [r2, #0]
		wall_read_hor[0] = 1;
 800e03a:	803b      	strh	r3, [r7, #0]
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e03c:	f891 e000 	ldrb.w	lr, [r1]
 800e040:	780e      	ldrb	r6, [r1, #0]
 800e042:	fa5f fe8e 	uxtb.w	lr, lr
				ex_dir[i][j] = -1;
 800e046:	484c      	ldr	r0, [pc, #304]	; (800e178 <main+0x7a0>)
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e048:	b2f6      	uxtb	r6, r6
		wall_ver[0] = 1; //X^[gE}
 800e04a:	f8df a14c 	ldr.w	sl, [pc, #332]	; 800e198 <main+0x7c0>
				ex_dir[i][j] = -1;
 800e04e:	6005      	str	r5, [r0, #0]
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e050:	f837 8016 	ldrh.w	r8, [r7, r6, lsl #1]
 800e054:	7816      	ldrb	r6, [r2, #0]
				ex_dir[i][j] = -1;
 800e056:	6045      	str	r5, [r0, #4]
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e058:	fa03 f606 	lsl.w	r6, r3, r6
				ex_dir[i][j] = -1;
 800e05c:	6085      	str	r5, [r0, #8]
 800e05e:	60c5      	str	r5, [r0, #12]
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e060:	ea46 0608 	orr.w	r6, r6, r8
				ex_dir[i][j] = -1;
 800e064:	6105      	str	r5, [r0, #16]
 800e066:	6145      	str	r5, [r0, #20]
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e068:	b2b6      	uxth	r6, r6
				ex_dir[i][j] = -1;
 800e06a:	6185      	str	r5, [r0, #24]
 800e06c:	61c5      	str	r5, [r0, #28]
		wall_read_hor[Goal_X] = wall_read_hor[Goal_X] | 1 << Goal_Y;
 800e06e:	f827 601e 	strh.w	r6, [r7, lr, lsl #1]
		wall_read_hor[Goal_X + 1] = wall_read_hor[Goal_X + 1] | 1 << Goal_Y;
 800e072:	f891 e000 	ldrb.w	lr, [r1]
 800e076:	780e      	ldrb	r6, [r1, #0]
 800e078:	449e      	add	lr, r3
				ex_dir[i][j] = -1;
 800e07a:	6205      	str	r5, [r0, #32]
		wall_read_hor[Goal_X + 1] = wall_read_hor[Goal_X + 1] | 1 << Goal_Y;
 800e07c:	441e      	add	r6, r3
				ex_dir[i][j] = -1;
 800e07e:	6245      	str	r5, [r0, #36]	; 0x24
 800e080:	6285      	str	r5, [r0, #40]	; 0x28
		wall_read_hor[Goal_X + 1] = wall_read_hor[Goal_X + 1] | 1 << Goal_Y;
 800e082:	f837 8016 	ldrh.w	r8, [r7, r6, lsl #1]
 800e086:	7816      	ldrb	r6, [r2, #0]
				ex_dir[i][j] = -1;
 800e088:	62c5      	str	r5, [r0, #44]	; 0x2c
		wall_read_hor[Goal_X + 1] = wall_read_hor[Goal_X + 1] | 1 << Goal_Y;
 800e08a:	fa03 f606 	lsl.w	r6, r3, r6
				ex_dir[i][j] = -1;
 800e08e:	6305      	str	r5, [r0, #48]	; 0x30
 800e090:	6345      	str	r5, [r0, #52]	; 0x34
		wall_read_hor[Goal_X + 1] = wall_read_hor[Goal_X + 1] | 1 << Goal_Y;
 800e092:	ea46 0608 	orr.w	r6, r6, r8
				ex_dir[i][j] = -1;
 800e096:	6385      	str	r5, [r0, #56]	; 0x38
		Flag_cellfound[0][0] = true; //X^[gB
 800e098:	4838      	ldr	r0, [pc, #224]	; (800e17c <main+0x7a4>)
		wall_read_hor[Goal_X + 1] = wall_read_hor[Goal_X + 1] | 1 << Goal_Y;
 800e09a:	b2b6      	uxth	r6, r6
 800e09c:	4d38      	ldr	r5, [pc, #224]	; (800e180 <main+0x7a8>)
 800e09e:	f827 601e 	strh.w	r6, [r7, lr, lsl #1]
		wall_read_ver[Goal_Y] = wall_read_ver[Goal_Y] | 1 << Goal_X;
 800e0a2:	f892 9000 	ldrb.w	r9, [r2]
 800e0a6:	f892 e000 	ldrb.w	lr, [r2]
 800e0aa:	fa5f f989 	uxtb.w	r9, r9
 800e0ae:	4f35      	ldr	r7, [pc, #212]	; (800e184 <main+0x7ac>)
 800e0b0:	fa5f fe8e 	uxtb.w	lr, lr
 800e0b4:	4e34      	ldr	r6, [pc, #208]	; (800e188 <main+0x7b0>)
 800e0b6:	f83c b01e 	ldrh.w	fp, [ip, lr, lsl #1]
 800e0ba:	f891 e000 	ldrb.w	lr, [r1]
 800e0be:	fa03 fe0e 	lsl.w	lr, r3, lr
 800e0c2:	ea4e 0e0b 	orr.w	lr, lr, fp
 800e0c6:	fa1f fe8e 	uxth.w	lr, lr
 800e0ca:	f82c e019 	strh.w	lr, [ip, r9, lsl #1]
		wall_read_ver[Goal_Y + 1] = wall_read_ver[Goal_Y + 1] | 1 << Goal_X;
 800e0ce:	f892 9000 	ldrb.w	r9, [r2]
 800e0d2:	f892 e000 	ldrb.w	lr, [r2]
 800e0d6:	4499      	add	r9, r3
		Flag_cellfound[0][0] = true; //X^[gB
 800e0d8:	7003      	strb	r3, [r0, #0]
		wall_read_ver[Goal_Y + 1] = wall_read_ver[Goal_Y + 1] | 1 << Goal_X;
 800e0da:	449e      	add	lr, r3
 800e0dc:	f83c b01e 	ldrh.w	fp, [ip, lr, lsl #1]
 800e0e0:	f891 e000 	ldrb.w	lr, [r1]
 800e0e4:	fa03 fe0e 	lsl.w	lr, r3, lr
 800e0e8:	ea4e 0e0b 	orr.w	lr, lr, fp
 800e0ec:	fa1f fe8e 	uxth.w	lr, lr
 800e0f0:	f82c e019 	strh.w	lr, [ip, r9, lsl #1]
		wall_ver[0] = 1; //X^[gE}
 800e0f4:	f8aa 3000 	strh.w	r3, [sl]
		Flag_cellfound[Goal_X][Goal_Y] = true;
 800e0f8:	f891 a000 	ldrb.w	sl, [r1]
 800e0fc:	f892 b000 	ldrb.w	fp, [r2]
		Flag_cellfound[Goal_X + 1][Goal_Y] = true;
 800e100:	f891 c000 	ldrb.w	ip, [r1]
		Flag_cellfound[Goal_X][Goal_Y] = true;
 800e104:	eb00 1a0a 	add.w	sl, r0, sl, lsl #4
		Flag_cellfound[Goal_X + 1][Goal_Y] = true;
 800e108:	f892 8000 	ldrb.w	r8, [r2]
		Flag_cellfound[Goal_X][Goal_Y + 1] = true;
 800e10c:	f891 e000 	ldrb.w	lr, [r1]
		Flag_cellfound[Goal_X + 1][Goal_Y] = true;
 800e110:	449c      	add	ip, r3
		Flag_cellfound[Goal_X][Goal_Y + 1] = true;
 800e112:	f892 9000 	ldrb.w	r9, [r2]
		Flag_cellfound[Goal_X + 1][Goal_Y + 1] = true;
 800e116:	7809      	ldrb	r1, [r1, #0]
		Flag_cellfound[Goal_X][Goal_Y + 1] = true;
 800e118:	eb00 1e0e 	add.w	lr, r0, lr, lsl #4
		Flag_cellfound[Goal_X + 1][Goal_Y + 1] = true;
 800e11c:	7812      	ldrb	r2, [r2, #0]
		Flag_cellfound[Goal_X + 1][Goal_Y] = true;
 800e11e:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
		Flag_cellfound[Goal_X + 1][Goal_Y + 1] = true;
 800e122:	4419      	add	r1, r3
		Flag_cellfound[Goal_X][Goal_Y] = true;
 800e124:	f80a 300b 	strb.w	r3, [sl, fp]
		Flag_cellfound[Goal_X][Goal_Y + 1] = true;
 800e128:	44ce      	add	lr, r9
 800e12a:	f8df a070 	ldr.w	sl, [pc, #112]	; 800e19c <main+0x7c4>
		Flag_cellfound[Goal_X + 1][Goal_Y + 1] = true;
 800e12e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
				Speaker_Herz(&htim2, Sc_Cl);
 800e132:	f8df 9030 	ldr.w	r9, [pc, #48]	; 800e164 <main+0x78c>
		Flag_cellfound[Goal_X + 1][Goal_Y] = true;
 800e136:	f80c 3008 	strb.w	r3, [ip, r8]
		Flag_cellfound[Goal_X + 1][Goal_Y + 1] = true;
 800e13a:	440a      	add	r2, r1
		Flag_cellfound[Goal_X][Goal_Y + 1] = true;
 800e13c:	f88e 3001 	strb.w	r3, [lr, #1]
		Flag_cellfound[Goal_X + 1][Goal_Y + 1] = true;
 800e140:	7053      	strb	r3, [r2, #1]
 800e142:	e02d      	b.n	800e1a0 <main+0x7c8>
 800e144:	f3af 8000 	nop.w
 800e148:	cccccccd 	.word	0xcccccccd
 800e14c:	401ecccc 	.word	0x401ecccc
 800e150:	20016598 	.word	0x20016598
 800e154:	200000d4 	.word	0x200000d4
 800e158:	200155e4 	.word	0x200155e4
 800e15c:	20015708 	.word	0x20015708
 800e160:	2001616c 	.word	0x2001616c
 800e164:	200156c8 	.word	0x200156c8
 800e168:	0801d3ac 	.word	0x0801d3ac
 800e16c:	20015cb8 	.word	0x20015cb8
 800e170:	2000e6d9 	.word	0x2000e6d9
 800e174:	2000585c 	.word	0x2000585c
 800e178:	20015b48 	.word	0x20015b48
 800e17c:	20015748 	.word	0x20015748
 800e180:	20013524 	.word	0x20013524
 800e184:	2000295c 	.word	0x2000295c
 800e188:	20002949 	.word	0x20002949
 800e18c:	200000ec 	.word	0x200000ec
 800e190:	2000a814 	.word	0x2000a814
 800e194:	20015cf8 	.word	0x20015cf8
 800e198:	20015f4c 	.word	0x20015f4c
 800e19c:	20000880 	.word	0x20000880
			if (Flag_failSafeEn) {
 800e1a0:	782b      	ldrb	r3, [r5, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d049      	beq.n	800e23a <main+0x862>
				disable_motor();
 800e1a6:	f009 ffe3 	bl	8018170 <disable_motor>
				disable_suction();
 800e1aa:	f00a f841 	bl	8018230 <disable_suction>
				LED(0xFF);
 800e1ae:	20ff      	movs	r0, #255	; 0xff
 800e1b0:	f008 fed0 	bl	8016f54 <LED>
				Speaker_Herz(&htim2, Sc_Cl);
 800e1b4:	f240 210b 	movw	r1, #523	; 0x20b
 800e1b8:	4648      	mov	r0, r9
 800e1ba:	f008 ff4f 	bl	801705c <Speaker_Herz>
				Speaker_ON(&htim2);
 800e1be:	4648      	mov	r0, r9
 800e1c0:	f008 ff36 	bl	8017030 <Speaker_ON>
				HAL_Delay(100);
 800e1c4:	2064      	movs	r0, #100	; 0x64
 800e1c6:	f7fa fe3d 	bl	8008e44 <HAL_Delay>
				LED(0x00);
 800e1ca:	2000      	movs	r0, #0
 800e1cc:	f008 fec2 	bl	8016f54 <LED>
				Speaker_OFF(&htim2);
 800e1d0:	4648      	mov	r0, r9
 800e1d2:	f008 ff5d 	bl	8017090 <Speaker_OFF>
				HAL_Delay(100);
 800e1d6:	2064      	movs	r0, #100	; 0x64
 800e1d8:	f7fa fe34 	bl	8008e44 <HAL_Delay>
				LED(0xFF);
 800e1dc:	20ff      	movs	r0, #255	; 0xff
 800e1de:	f008 feb9 	bl	8016f54 <LED>
				Speaker_Herz(&htim2, Sc_Cl);
 800e1e2:	f240 210b 	movw	r1, #523	; 0x20b
 800e1e6:	4648      	mov	r0, r9
 800e1e8:	f008 ff38 	bl	801705c <Speaker_Herz>
				Speaker_ON(&htim2);
 800e1ec:	4648      	mov	r0, r9
 800e1ee:	f008 ff1f 	bl	8017030 <Speaker_ON>
				HAL_Delay(100);
 800e1f2:	2064      	movs	r0, #100	; 0x64
 800e1f4:	f7fa fe26 	bl	8008e44 <HAL_Delay>
				LED(0x00);
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	f008 feab 	bl	8016f54 <LED>
				Speaker_OFF(&htim2);
 800e1fe:	4648      	mov	r0, r9
 800e200:	f008 ff46 	bl	8017090 <Speaker_OFF>
				HAL_Delay(100);
 800e204:	2064      	movs	r0, #100	; 0x64
 800e206:	f7fa fe1d 	bl	8008e44 <HAL_Delay>
				LED(0xFF);
 800e20a:	20ff      	movs	r0, #255	; 0xff
 800e20c:	f008 fea2 	bl	8016f54 <LED>
				Speaker_Herz(&htim2, Sc_Cl);
 800e210:	f240 210b 	movw	r1, #523	; 0x20b
 800e214:	4648      	mov	r0, r9
 800e216:	f008 ff21 	bl	801705c <Speaker_Herz>
				Speaker_ON(&htim2);
 800e21a:	4648      	mov	r0, r9
 800e21c:	f008 ff08 	bl	8017030 <Speaker_ON>
				HAL_Delay(100);
 800e220:	2064      	movs	r0, #100	; 0x64
 800e222:	f7fa fe0f 	bl	8008e44 <HAL_Delay>
				LED(0x00);
 800e226:	2000      	movs	r0, #0
 800e228:	f008 fe94 	bl	8016f54 <LED>
				Speaker_OFF(&htim2);
 800e22c:	4648      	mov	r0, r9
 800e22e:	f008 ff2f 	bl	8017090 <Speaker_OFF>
				HAL_Delay(100);
 800e232:	2064      	movs	r0, #100	; 0x64
 800e234:	f7fa fe06 	bl	8008e44 <HAL_Delay>
				Flag_failSafeEn = false;
 800e238:	702c      	strb	r4, [r5, #0]
			current_coord_x = 0;
 800e23a:	4b31      	ldr	r3, [pc, #196]	; (800e300 <main+0x928>)
 800e23c:	701c      	strb	r4, [r3, #0]
			Flag_degConEn = false;
 800e23e:	4b31      	ldr	r3, [pc, #196]	; (800e304 <main+0x92c>)
			current_coord_y = 0;
 800e240:	703c      	strb	r4, [r7, #0]
			Flag_diagMode = false;
 800e242:	7034      	strb	r4, [r6, #0]
			Flag_degConEn = false;
 800e244:	701c      	strb	r4, [r3, #0]
			Flag_IRLEDEn = false;
 800e246:	4b30      	ldr	r3, [pc, #192]	; (800e308 <main+0x930>)
 800e248:	701c      	strb	r4, [r3, #0]
			Flag_gyroEn = false;
 800e24a:	4b30      	ldr	r3, [pc, #192]	; (800e30c <main+0x934>)
			direction = North;
 800e24c:	f8ca 4000 	str.w	r4, [sl]
			Flag_gyroEn = false;
 800e250:	701c      	strb	r4, [r3, #0]
			Flag_encEn = false;
 800e252:	4b2f      	ldr	r3, [pc, #188]	; (800e310 <main+0x938>)
 800e254:	701c      	strb	r4, [r3, #0]
			Flag_wallConEn_S = false;
 800e256:	4b2f      	ldr	r3, [pc, #188]	; (800e314 <main+0x93c>)
 800e258:	701c      	strb	r4, [r3, #0]
			Flag_wallConEn_F = false;
 800e25a:	4b2f      	ldr	r3, [pc, #188]	; (800e318 <main+0x940>)
 800e25c:	701c      	strb	r4, [r3, #0]
			reset_status();
 800e25e:	f008 ff4b 	bl	80170f8 <reset_status>
			reset_error();
 800e262:	f008 ff69 	bl	8017138 <reset_error>
			selectmenu();
 800e266:	f007 ff7f 	bl	8016168 <selectmenu>
			if (Flag_failSafeEn) {
 800e26a:	e799      	b.n	800e1a0 <main+0x7c8>
		LED(0xFF);
 800e26c:	20ff      	movs	r0, #255	; 0xff
 800e26e:	f008 fe71 	bl	8016f54 <LED>
		Speaker_Herz(&htim2, Sc_Cl);
 800e272:	f240 210b 	movw	r1, #523	; 0x20b
 800e276:	4829      	ldr	r0, [pc, #164]	; (800e31c <main+0x944>)
 800e278:	f008 fef0 	bl	801705c <Speaker_Herz>
		Speaker_ON(&htim2);
 800e27c:	4827      	ldr	r0, [pc, #156]	; (800e31c <main+0x944>)
 800e27e:	f008 fed7 	bl	8017030 <Speaker_ON>
		HAL_Delay(100);
 800e282:	2064      	movs	r0, #100	; 0x64
 800e284:	f7fa fdde 	bl	8008e44 <HAL_Delay>
		LED(0x00);
 800e288:	4628      	mov	r0, r5
 800e28a:	f008 fe63 	bl	8016f54 <LED>
		Speaker_OFF(&htim2);
 800e28e:	4823      	ldr	r0, [pc, #140]	; (800e31c <main+0x944>)
 800e290:	f008 fefe 	bl	8017090 <Speaker_OFF>
		HAL_Delay(100);
 800e294:	2064      	movs	r0, #100	; 0x64
 800e296:	f7fa fdd5 	bl	8008e44 <HAL_Delay>
		LED(0xFF);
 800e29a:	20ff      	movs	r0, #255	; 0xff
 800e29c:	f008 fe5a 	bl	8016f54 <LED>
		Speaker_Herz(&htim2, Sc_Cl);
 800e2a0:	f240 210b 	movw	r1, #523	; 0x20b
 800e2a4:	481d      	ldr	r0, [pc, #116]	; (800e31c <main+0x944>)
 800e2a6:	f008 fed9 	bl	801705c <Speaker_Herz>
		Speaker_ON(&htim2);
 800e2aa:	481c      	ldr	r0, [pc, #112]	; (800e31c <main+0x944>)
 800e2ac:	f008 fec0 	bl	8017030 <Speaker_ON>
		HAL_Delay(100);
 800e2b0:	2064      	movs	r0, #100	; 0x64
 800e2b2:	f7fa fdc7 	bl	8008e44 <HAL_Delay>
		LED(0x00);
 800e2b6:	4628      	mov	r0, r5
 800e2b8:	f008 fe4c 	bl	8016f54 <LED>
		Speaker_OFF(&htim2);
 800e2bc:	4817      	ldr	r0, [pc, #92]	; (800e31c <main+0x944>)
 800e2be:	f008 fee7 	bl	8017090 <Speaker_OFF>
		HAL_Delay(100);
 800e2c2:	2064      	movs	r0, #100	; 0x64
 800e2c4:	f7fa fdbe 	bl	8008e44 <HAL_Delay>
		LED(0xFF);
 800e2c8:	20ff      	movs	r0, #255	; 0xff
 800e2ca:	f008 fe43 	bl	8016f54 <LED>
		Speaker_Herz(&htim2, Sc_Cl);
 800e2ce:	f240 210b 	movw	r1, #523	; 0x20b
 800e2d2:	4812      	ldr	r0, [pc, #72]	; (800e31c <main+0x944>)
 800e2d4:	f008 fec2 	bl	801705c <Speaker_Herz>
		Speaker_ON(&htim2);
 800e2d8:	4810      	ldr	r0, [pc, #64]	; (800e31c <main+0x944>)
 800e2da:	f008 fea9 	bl	8017030 <Speaker_ON>
		HAL_Delay(100);
 800e2de:	2064      	movs	r0, #100	; 0x64
 800e2e0:	f7fa fdb0 	bl	8008e44 <HAL_Delay>
		LED(0x00);
 800e2e4:	4628      	mov	r0, r5
 800e2e6:	f008 fe35 	bl	8016f54 <LED>
		Speaker_OFF(&htim2);
 800e2ea:	480c      	ldr	r0, [pc, #48]	; (800e31c <main+0x944>)
 800e2ec:	f008 fed0 	bl	8017090 <Speaker_OFF>
		HAL_Delay(100);
 800e2f0:	2064      	movs	r0, #100	; 0x64
 800e2f2:	f7fa fda7 	bl	8008e44 <HAL_Delay>
}
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	b01b      	add	sp, #108	; 0x6c
 800e2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2fe:	bf00      	nop
 800e300:	200078e0 	.word	0x200078e0
 800e304:	200068f4 	.word	0x200068f4
 800e308:	20013526 	.word	0x20013526
 800e30c:	200048b8 	.word	0x200048b8
 800e310:	2000a810 	.word	0x2000a810
 800e314:	20001874 	.word	0x20001874
 800e318:	20010640 	.word	0x20010640
 800e31c:	200156c8 	.word	0x200156c8

0800e320 <HAL_ADC_ConvHalfCpltCallback>:

}

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 800e320:	b508      	push	{r3, lr}
	IR_Sen_raw.RSw = ADC_Buffer[2];
 800e322:	4b11      	ldr	r3, [pc, #68]	; (800e368 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 800e324:	4911      	ldr	r1, [pc, #68]	; (800e36c <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800e326:	889a      	ldrh	r2, [r3, #4]
 800e328:	b212      	sxth	r2, r2
 800e32a:	820a      	strh	r2, [r1, #16]
	IR_Sen_raw.LSw = ADC_Buffer[0];
 800e32c:	881a      	ldrh	r2, [r3, #0]
 800e32e:	b212      	sxth	r2, r2
 800e330:	824a      	strh	r2, [r1, #18]

	V_Batt = (float) ADC_Buffer[1] * 3.3 / 0.357 / 4095.0;
 800e332:	8858      	ldrh	r0, [r3, #2]
 800e334:	b280      	uxth	r0, r0
 800e336:	ee07 0a90 	vmov	s15, r0
 800e33a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e33e:	ee17 0a90 	vmov	r0, s15
 800e342:	f7fa f839 	bl	80083b8 <__aeabi_f2d>
 800e346:	a306      	add	r3, pc, #24	; (adr r3, 800e360 <HAL_ADC_ConvHalfCpltCallback+0x40>)
 800e348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e34c:	f7fa f888 	bl	8008460 <__aeabi_dmul>
 800e350:	f7fa fb5e 	bl	8008a10 <__aeabi_d2f>
 800e354:	4b06      	ldr	r3, [pc, #24]	; (800e370 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 800e356:	6018      	str	r0, [r3, #0]
 800e358:	bd08      	pop	{r3, pc}
 800e35a:	bf00      	nop
 800e35c:	f3af 8000 	nop.w
 800e360:	c9595b81 	.word	0xc9595b81
 800e364:	3f627ded 	.word	0x3f627ded
 800e368:	20003900 	.word	0x20003900
 800e36c:	20009828 	.word	0x20009828
 800e370:	2000a814 	.word	0x2000a814

0800e374 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800e374:	e7fe      	b.n	800e374 <_Error_Handler>
 800e376:	bf00      	nop

0800e378 <stepMapRenew.constprop.1>:
			}
		}
	}
}

void stepMapRenew(unsigned char _Goal_X, unsigned char _Goal_Y, uint8_t _state,
 800e378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int x = 0; x < 16; x++) {
		for (int y = 0; y < 16; y++) {
			StepMap[x][y] = 255;
		}
	}
	StepMap[_Goal_X][_Goal_Y] = 0;
 800e37c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
void stepMapRenew(unsigned char _Goal_X, unsigned char _Goal_Y, uint8_t _state,
 800e380:	b0fe      	sub	sp, #504	; 0x1f8
			StepMap[x][y] = 255;
 800e382:	4bbb      	ldr	r3, [pc, #748]	; (800e670 <stepMapRenew.constprop.1+0x2f8>)
 800e384:	f04f 14ff 	mov.w	r4, #16711935	; 0xff00ff
	StepMap[_Goal_X][_Goal_Y] = 0;
 800e388:	2000      	movs	r0, #0
	q[0] = _Goal_X * 16 + _Goal_Y;
 800e38a:	b2ca      	uxtb	r2, r1
 800e38c:	f10d 0e04 	add.w	lr, sp, #4
			StepMap[x][y] = 255;
 800e390:	601c      	str	r4, [r3, #0]
 800e392:	605c      	str	r4, [r3, #4]
	q[0] = _Goal_X * 16 + _Goal_Y;
 800e394:	4605      	mov	r5, r0
			StepMap[x][y] = 255;
 800e396:	609c      	str	r4, [r3, #8]
	q[0] = _Goal_X * 16 + _Goal_Y;
 800e398:	2701      	movs	r7, #1
			StepMap[x][y] = 255;
 800e39a:	60dc      	str	r4, [r3, #12]
 800e39c:	611c      	str	r4, [r3, #16]
 800e39e:	615c      	str	r4, [r3, #20]
 800e3a0:	619c      	str	r4, [r3, #24]
 800e3a2:	61dc      	str	r4, [r3, #28]
 800e3a4:	621c      	str	r4, [r3, #32]
 800e3a6:	625c      	str	r4, [r3, #36]	; 0x24
 800e3a8:	629c      	str	r4, [r3, #40]	; 0x28
 800e3aa:	62dc      	str	r4, [r3, #44]	; 0x2c
 800e3ac:	631c      	str	r4, [r3, #48]	; 0x30
 800e3ae:	635c      	str	r4, [r3, #52]	; 0x34
 800e3b0:	639c      	str	r4, [r3, #56]	; 0x38
 800e3b2:	63dc      	str	r4, [r3, #60]	; 0x3c
 800e3b4:	641c      	str	r4, [r3, #64]	; 0x40
 800e3b6:	645c      	str	r4, [r3, #68]	; 0x44
 800e3b8:	649c      	str	r4, [r3, #72]	; 0x48
 800e3ba:	64dc      	str	r4, [r3, #76]	; 0x4c
 800e3bc:	651c      	str	r4, [r3, #80]	; 0x50
 800e3be:	655c      	str	r4, [r3, #84]	; 0x54
 800e3c0:	659c      	str	r4, [r3, #88]	; 0x58
 800e3c2:	65dc      	str	r4, [r3, #92]	; 0x5c
 800e3c4:	661c      	str	r4, [r3, #96]	; 0x60
 800e3c6:	665c      	str	r4, [r3, #100]	; 0x64
 800e3c8:	669c      	str	r4, [r3, #104]	; 0x68
 800e3ca:	66dc      	str	r4, [r3, #108]	; 0x6c
 800e3cc:	671c      	str	r4, [r3, #112]	; 0x70
 800e3ce:	675c      	str	r4, [r3, #116]	; 0x74
 800e3d0:	679c      	str	r4, [r3, #120]	; 0x78
 800e3d2:	4ea8      	ldr	r6, [pc, #672]	; (800e674 <stepMapRenew.constprop.1+0x2fc>)
 800e3d4:	67dc      	str	r4, [r3, #124]	; 0x7c
 800e3d6:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
 800e3da:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
 800e3de:	f8c3 4088 	str.w	r4, [r3, #136]	; 0x88
 800e3e2:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
 800e3e6:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
 800e3ea:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
 800e3ee:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
 800e3f2:	f8c3 409c 	str.w	r4, [r3, #156]	; 0x9c
 800e3f6:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
 800e3fa:	f8c3 40a4 	str.w	r4, [r3, #164]	; 0xa4
 800e3fe:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
 800e402:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
 800e406:	f8c3 40b0 	str.w	r4, [r3, #176]	; 0xb0
 800e40a:	f8c3 40b4 	str.w	r4, [r3, #180]	; 0xb4
 800e40e:	f8c3 40b8 	str.w	r4, [r3, #184]	; 0xb8
 800e412:	f8c3 40bc 	str.w	r4, [r3, #188]	; 0xbc
 800e416:	f8c3 40c0 	str.w	r4, [r3, #192]	; 0xc0
 800e41a:	f8c3 40c4 	str.w	r4, [r3, #196]	; 0xc4
 800e41e:	f8c3 40c8 	str.w	r4, [r3, #200]	; 0xc8
 800e422:	f8c3 40cc 	str.w	r4, [r3, #204]	; 0xcc
 800e426:	f8c3 40d0 	str.w	r4, [r3, #208]	; 0xd0
 800e42a:	f8c3 40d4 	str.w	r4, [r3, #212]	; 0xd4
 800e42e:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 800e432:	f8c3 40dc 	str.w	r4, [r3, #220]	; 0xdc
 800e436:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 800e43a:	f8c3 40e4 	str.w	r4, [r3, #228]	; 0xe4
 800e43e:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 800e442:	f8c3 40ec 	str.w	r4, [r3, #236]	; 0xec
 800e446:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
 800e44a:	f8c3 40f4 	str.w	r4, [r3, #244]	; 0xf4
 800e44e:	f8c3 40f8 	str.w	r4, [r3, #248]	; 0xf8
 800e452:	f8c3 40fc 	str.w	r4, [r3, #252]	; 0xfc
 800e456:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
 800e45a:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
 800e45e:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
 800e462:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
 800e466:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
 800e46a:	f8c3 4114 	str.w	r4, [r3, #276]	; 0x114
 800e46e:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
 800e472:	f8c3 411c 	str.w	r4, [r3, #284]	; 0x11c
 800e476:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
 800e47a:	f8c3 4124 	str.w	r4, [r3, #292]	; 0x124
 800e47e:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
 800e482:	f8c3 412c 	str.w	r4, [r3, #300]	; 0x12c
 800e486:	f8c3 4130 	str.w	r4, [r3, #304]	; 0x130
 800e48a:	f8c3 4134 	str.w	r4, [r3, #308]	; 0x134
 800e48e:	f8c3 4138 	str.w	r4, [r3, #312]	; 0x138
 800e492:	f8c3 413c 	str.w	r4, [r3, #316]	; 0x13c
 800e496:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
 800e49a:	f8c3 4144 	str.w	r4, [r3, #324]	; 0x144
 800e49e:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800e4a2:	f8c3 414c 	str.w	r4, [r3, #332]	; 0x14c
 800e4a6:	f8c3 4150 	str.w	r4, [r3, #336]	; 0x150
 800e4aa:	f8c3 4154 	str.w	r4, [r3, #340]	; 0x154
 800e4ae:	f8c3 4158 	str.w	r4, [r3, #344]	; 0x158
 800e4b2:	f8c3 415c 	str.w	r4, [r3, #348]	; 0x15c
 800e4b6:	f8c3 4160 	str.w	r4, [r3, #352]	; 0x160
 800e4ba:	f8c3 4164 	str.w	r4, [r3, #356]	; 0x164
 800e4be:	f8c3 4168 	str.w	r4, [r3, #360]	; 0x168
 800e4c2:	f8c3 416c 	str.w	r4, [r3, #364]	; 0x16c
 800e4c6:	f8c3 4170 	str.w	r4, [r3, #368]	; 0x170
 800e4ca:	f8c3 4174 	str.w	r4, [r3, #372]	; 0x174
 800e4ce:	f8c3 4178 	str.w	r4, [r3, #376]	; 0x178
 800e4d2:	f8c3 417c 	str.w	r4, [r3, #380]	; 0x17c
 800e4d6:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
 800e4da:	f8c3 4184 	str.w	r4, [r3, #388]	; 0x184
 800e4de:	f8c3 4188 	str.w	r4, [r3, #392]	; 0x188
 800e4e2:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
 800e4e6:	f8c3 4190 	str.w	r4, [r3, #400]	; 0x190
 800e4ea:	f8c3 4194 	str.w	r4, [r3, #404]	; 0x194
 800e4ee:	f8c3 4198 	str.w	r4, [r3, #408]	; 0x198
 800e4f2:	f8c3 419c 	str.w	r4, [r3, #412]	; 0x19c
 800e4f6:	f8c3 41a0 	str.w	r4, [r3, #416]	; 0x1a0
 800e4fa:	f8c3 41a4 	str.w	r4, [r3, #420]	; 0x1a4
 800e4fe:	f8c3 41a8 	str.w	r4, [r3, #424]	; 0x1a8
 800e502:	f8c3 41ac 	str.w	r4, [r3, #428]	; 0x1ac
 800e506:	f8c3 41b0 	str.w	r4, [r3, #432]	; 0x1b0
 800e50a:	f8c3 41b4 	str.w	r4, [r3, #436]	; 0x1b4
 800e50e:	f8c3 41b8 	str.w	r4, [r3, #440]	; 0x1b8
 800e512:	f8c3 41bc 	str.w	r4, [r3, #444]	; 0x1bc
 800e516:	f8c3 41c0 	str.w	r4, [r3, #448]	; 0x1c0
 800e51a:	f8c3 41c4 	str.w	r4, [r3, #452]	; 0x1c4
 800e51e:	f8c3 41c8 	str.w	r4, [r3, #456]	; 0x1c8
 800e522:	f8c3 41cc 	str.w	r4, [r3, #460]	; 0x1cc
 800e526:	f8c3 41d0 	str.w	r4, [r3, #464]	; 0x1d0
 800e52a:	f8c3 41d4 	str.w	r4, [r3, #468]	; 0x1d4
 800e52e:	f8c3 41d8 	str.w	r4, [r3, #472]	; 0x1d8
 800e532:	f8c3 41dc 	str.w	r4, [r3, #476]	; 0x1dc
 800e536:	f8c3 41e0 	str.w	r4, [r3, #480]	; 0x1e0
 800e53a:	f8c3 41e4 	str.w	r4, [r3, #484]	; 0x1e4
 800e53e:	f8c3 41e8 	str.w	r4, [r3, #488]	; 0x1e8
 800e542:	f8c3 41ec 	str.w	r4, [r3, #492]	; 0x1ec
 800e546:	f8c3 41f0 	str.w	r4, [r3, #496]	; 0x1f0
 800e54a:	f8c3 41f4 	str.w	r4, [r3, #500]	; 0x1f4
 800e54e:	f8c3 41f8 	str.w	r4, [r3, #504]	; 0x1f8
 800e552:	f8c3 41fc 	str.w	r4, [r3, #508]	; 0x1fc
	q[0] = _Goal_X * 16 + _Goal_Y;
 800e556:	f88e 2000 	strb.w	r2, [lr]
	StepMap[_Goal_X][_Goal_Y] = 0;
 800e55a:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 800e55e:	4c46      	ldr	r4, [pc, #280]	; (800e678 <stepMapRenew.constprop.1+0x300>)
 800e560:	e01b      	b.n	800e59a <stepMapRenew.constprop.1+0x222>
		if (wall_ver[_y] & 1 << _x) {
 800e562:	f834 0012 	ldrh.w	r0, [r4, r2, lsl #1]
 800e566:	b280      	uxth	r0, r0
 800e568:	4108      	asrs	r0, r1
 800e56a:	07c0      	lsls	r0, r0, #31
 800e56c:	d567      	bpl.n	800e63e <stepMapRenew.constprop.1+0x2c6>
		if (wall_hor[_x] & 1 << (_y - 1)) {
 800e56e:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
 800e572:	f102 3cff 	add.w	ip, r2, #4294967295
 800e576:	b280      	uxth	r0, r0
 800e578:	fa40 f00c 	asr.w	r0, r0, ip
 800e57c:	07c0      	lsls	r0, r0, #31
 800e57e:	d548      	bpl.n	800e612 <stepMapRenew.constprop.1+0x29a>
		if (wall_ver[_y] & 1 << (_x - 1)) {
 800e580:	f834 0012 	ldrh.w	r0, [r4, r2, lsl #1]
 800e584:	f101 3cff 	add.w	ip, r1, #4294967295
 800e588:	b280      	uxth	r0, r0
 800e58a:	fa40 f00c 	asr.w	r0, r0, ip
 800e58e:	07c0      	lsls	r0, r0, #31
 800e590:	d527      	bpl.n	800e5e2 <stepMapRenew.constprop.1+0x26a>
		q[2] = _Goal_X * 16 + (_Goal_Y + 1);
		q[3] = (_Goal_X + 1) * 16 + (_Goal_Y + 1);
		tail = 4;
	}

	while (head != tail) {
 800e592:	42bd      	cmp	r5, r7
 800e594:	d03a      	beq.n	800e60c <stepMapRenew.constprop.1+0x294>
 800e596:	f81e 2005 	ldrb.w	r2, [lr, r5]
		x = q[head] >> 4;
 800e59a:	0911      	lsrs	r1, r2, #4
		y = q[head] & 0x0f;
 800e59c:	f002 020f 	and.w	r2, r2, #15
		head++;
 800e5a0:	3501      	adds	r5, #1
		if (wall_hor[_x] & 1 << _y) {
 800e5a2:	f836 0011 	ldrh.w	r0, [r6, r1, lsl #1]
		head++;
 800e5a6:	b2ed      	uxtb	r5, r5
		if (wall_hor[_x] & 1 << _y) {
 800e5a8:	b280      	uxth	r0, r0
 800e5aa:	4110      	asrs	r0, r2
 800e5ac:	07c0      	lsls	r0, r0, #31
 800e5ae:	d4d8      	bmi.n	800e562 <stepMapRenew.constprop.1+0x1ea>
		if ((checkMapWall(x, y, North, _state) == false)
				&& (StepMap[x][y + 1] == 255) && y != 15) {	//kXV
 800e5b0:	1c50      	adds	r0, r2, #1
 800e5b2:	ea4f 1c01 	mov.w	ip, r1, lsl #4
 800e5b6:	4460      	add	r0, ip
 800e5b8:	f833 8010 	ldrh.w	r8, [r3, r0, lsl #1]
 800e5bc:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e5c0:	d1cf      	bne.n	800e562 <stepMapRenew.constprop.1+0x1ea>
 800e5c2:	2a0f      	cmp	r2, #15
 800e5c4:	d0cd      	beq.n	800e562 <stepMapRenew.constprop.1+0x1ea>
			q[tail] = x * 16 + y + 1;
			tail++;
			StepMap[x][y + 1] = StepMap[x][y] + 1;
 800e5c6:	4494      	add	ip, r2
			tail++;
 800e5c8:	f107 0801 	add.w	r8, r7, #1
			q[tail] = x * 16 + y + 1;
 800e5cc:	f80e 0007 	strb.w	r0, [lr, r7]
			StepMap[x][y + 1] = StepMap[x][y] + 1;
 800e5d0:	f833 c01c 	ldrh.w	ip, [r3, ip, lsl #1]
			tail++;
 800e5d4:	fa5f f788 	uxtb.w	r7, r8
			StepMap[x][y + 1] = StepMap[x][y] + 1;
 800e5d8:	f10c 0c01 	add.w	ip, ip, #1
 800e5dc:	f823 c010 	strh.w	ip, [r3, r0, lsl #1]
 800e5e0:	e7bf      	b.n	800e562 <stepMapRenew.constprop.1+0x1ea>
			q[tail] = x * 16 + y - 1;
			tail++;
			StepMap[x][y - 1] = StepMap[x][y] + 1;
		}
		if ((checkMapWall(x, y, West, _state) == false)
				&& (StepMap[x - 1][y] == 255) && x != 0) {	//kXV
 800e5e2:	eb02 1c0c 	add.w	ip, r2, ip, lsl #4
 800e5e6:	f833 001c 	ldrh.w	r0, [r3, ip, lsl #1]
 800e5ea:	28ff      	cmp	r0, #255	; 0xff
 800e5ec:	d1d1      	bne.n	800e592 <stepMapRenew.constprop.1+0x21a>
 800e5ee:	2900      	cmp	r1, #0
 800e5f0:	d0cf      	beq.n	800e592 <stepMapRenew.constprop.1+0x21a>
			q[tail] = (x - 1) * 16 + y;
			tail++;
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 800e5f2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
			tail++;
 800e5f6:	1c79      	adds	r1, r7, #1
			q[tail] = (x - 1) * 16 + y;
 800e5f8:	f80e c007 	strb.w	ip, [lr, r7]
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 800e5fc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
			tail++;
 800e600:	b2cf      	uxtb	r7, r1
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 800e602:	3201      	adds	r2, #1
	while (head != tail) {
 800e604:	42bd      	cmp	r5, r7
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 800e606:	f823 201c 	strh.w	r2, [r3, ip, lsl #1]
	while (head != tail) {
 800e60a:	d1c4      	bne.n	800e596 <stepMapRenew.constprop.1+0x21e>
		}
	}
}
 800e60c:	b07e      	add	sp, #504	; 0x1f8
 800e60e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				&& (StepMap[x][y - 1] == 255) && y != 0) {	//XV
 800e612:	0108      	lsls	r0, r1, #4
 800e614:	4484      	add	ip, r0
 800e616:	f833 801c 	ldrh.w	r8, [r3, ip, lsl #1]
 800e61a:	f1b8 0fff 	cmp.w	r8, #255	; 0xff
 800e61e:	d1af      	bne.n	800e580 <stepMapRenew.constprop.1+0x208>
 800e620:	2a00      	cmp	r2, #0
 800e622:	d0ad      	beq.n	800e580 <stepMapRenew.constprop.1+0x208>
			StepMap[x][y - 1] = StepMap[x][y] + 1;
 800e624:	4410      	add	r0, r2
			tail++;
 800e626:	f107 0801 	add.w	r8, r7, #1
			q[tail] = x * 16 + y - 1;
 800e62a:	f80e c007 	strb.w	ip, [lr, r7]
			StepMap[x][y - 1] = StepMap[x][y] + 1;
 800e62e:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
			tail++;
 800e632:	fa5f f788 	uxtb.w	r7, r8
			StepMap[x][y - 1] = StepMap[x][y] + 1;
 800e636:	3001      	adds	r0, #1
 800e638:	f823 001c 	strh.w	r0, [r3, ip, lsl #1]
 800e63c:	e7a0      	b.n	800e580 <stepMapRenew.constprop.1+0x208>
				&& (StepMap[x + 1][y] == 255) && x != 15) {	//XV
 800e63e:	1c48      	adds	r0, r1, #1
 800e640:	eb02 1000 	add.w	r0, r2, r0, lsl #4
 800e644:	f833 c010 	ldrh.w	ip, [r3, r0, lsl #1]
 800e648:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800e64c:	d18f      	bne.n	800e56e <stepMapRenew.constprop.1+0x1f6>
 800e64e:	290f      	cmp	r1, #15
 800e650:	d08d      	beq.n	800e56e <stepMapRenew.constprop.1+0x1f6>
			StepMap[x + 1][y] = StepMap[x][y] + 1;
 800e652:	eb02 1c01 	add.w	ip, r2, r1, lsl #4
			tail++;
 800e656:	f107 0801 	add.w	r8, r7, #1
			q[tail] = (x + 1) * 16 + y;
 800e65a:	f80e 0007 	strb.w	r0, [lr, r7]
			StepMap[x + 1][y] = StepMap[x][y] + 1;
 800e65e:	f833 c01c 	ldrh.w	ip, [r3, ip, lsl #1]
			tail++;
 800e662:	fa5f f788 	uxtb.w	r7, r8
			StepMap[x + 1][y] = StepMap[x][y] + 1;
 800e666:	f10c 0c01 	add.w	ip, ip, #1
 800e66a:	f823 c010 	strh.w	ip, [r3, r0, lsl #1]
 800e66e:	e77e      	b.n	800e56e <stepMapRenew.constprop.1+0x1f6>
 800e670:	20015848 	.word	0x20015848
 800e674:	20015d18 	.word	0x20015d18
 800e678:	20015f4c 	.word	0x20015f4c

0800e67c <stepMapRenew_DiagMap.constprop.3>:
void stepMapRenew_DiagMap(unsigned char _Goal_X, unsigned char _Goal_Y,
 800e67c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 800e680:	1c47      	adds	r7, r0, #1
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 800e682:	0106      	lsls	r6, r0, #4
void stepMapRenew_DiagMap(unsigned char _Goal_X, unsigned char _Goal_Y,
 800e684:	f5ad 5d6a 	sub.w	sp, sp, #14976	; 0x3a80
			DiagStepMap_ver[x][y] = 0xFFFF;
 800e688:	f04f 33ff 	mov.w	r3, #4294967295
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 800e68c:	eba6 0e00 	sub.w	lr, r6, r0
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 800e690:	ebc7 1907 	rsb	r9, r7, r7, lsl #4
			DiagStepMap_hor[x][y] = 0xFFFF;
 800e694:	f8df a6f4 	ldr.w	sl, [pc, #1780]	; 800ed8c <stepMapRenew_DiagMap.constprop.3+0x710>
void stepMapRenew_DiagMap(unsigned char _Goal_X, unsigned char _Goal_Y,
 800e698:	b08d      	sub	sp, #52	; 0x34
			DiagStepMap_ver[x][y] = 0xFFFF;
 800e69a:	f8df b6f4 	ldr.w	fp, [pc, #1780]	; 800ed90 <stepMapRenew_DiagMap.constprop.3+0x714>
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 800e69e:	2200      	movs	r2, #0
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 800e6a0:	4489      	add	r9, r1
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 800e6a2:	448e      	add	lr, r1
		DiagStepMap_ver[_Goal_X][_Goal_Y] = 0;
 800e6a4:	440e      	add	r6, r1
	q_vh[0] = hor;
 800e6a6:	9200      	str	r2, [sp, #0]
			DiagStepMap_ver[x][y] = 0xFFFF;
 800e6a8:	f8cb 3000 	str.w	r3, [fp]
	q_vh[0] = hor;
 800e6ac:	f04f 0c01 	mov.w	ip, #1
			DiagStepMap_ver[x][y] = 0xFFFF;
 800e6b0:	f8cb 3004 	str.w	r3, [fp, #4]
 800e6b4:	f8cb 3008 	str.w	r3, [fp, #8]
 800e6b8:	f8cb 300c 	str.w	r3, [fp, #12]
 800e6bc:	f8cb 3010 	str.w	r3, [fp, #16]
 800e6c0:	f8cb 3014 	str.w	r3, [fp, #20]
 800e6c4:	f8cb 3018 	str.w	r3, [fp, #24]
 800e6c8:	f8cb 301c 	str.w	r3, [fp, #28]
 800e6cc:	f8cb 3020 	str.w	r3, [fp, #32]
 800e6d0:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
 800e6d4:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28
 800e6d8:	f8cb 302c 	str.w	r3, [fp, #44]	; 0x2c
 800e6dc:	f8cb 3030 	str.w	r3, [fp, #48]	; 0x30
 800e6e0:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 800e6e4:	f8cb 3038 	str.w	r3, [fp, #56]	; 0x38
 800e6e8:	f8cb 303c 	str.w	r3, [fp, #60]	; 0x3c
 800e6ec:	f8cb 3040 	str.w	r3, [fp, #64]	; 0x40
 800e6f0:	f8cb 3044 	str.w	r3, [fp, #68]	; 0x44
 800e6f4:	f8cb 3048 	str.w	r3, [fp, #72]	; 0x48
 800e6f8:	f8cb 304c 	str.w	r3, [fp, #76]	; 0x4c
 800e6fc:	f8cb 3050 	str.w	r3, [fp, #80]	; 0x50
 800e700:	f8cb 3054 	str.w	r3, [fp, #84]	; 0x54
 800e704:	f8cb 3058 	str.w	r3, [fp, #88]	; 0x58
 800e708:	f8cb 305c 	str.w	r3, [fp, #92]	; 0x5c
 800e70c:	f8cb 3060 	str.w	r3, [fp, #96]	; 0x60
 800e710:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
 800e714:	f8cb 3068 	str.w	r3, [fp, #104]	; 0x68
 800e718:	f8cb 306c 	str.w	r3, [fp, #108]	; 0x6c
 800e71c:	f8cb 3070 	str.w	r3, [fp, #112]	; 0x70
 800e720:	f8cb 3074 	str.w	r3, [fp, #116]	; 0x74
 800e724:	f8cb 3078 	str.w	r3, [fp, #120]	; 0x78
 800e728:	f8cb 307c 	str.w	r3, [fp, #124]	; 0x7c
 800e72c:	f8cb 3080 	str.w	r3, [fp, #128]	; 0x80
 800e730:	f8cb 3084 	str.w	r3, [fp, #132]	; 0x84
 800e734:	f8cb 3088 	str.w	r3, [fp, #136]	; 0x88
 800e738:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 800e73c:	f8cb 3090 	str.w	r3, [fp, #144]	; 0x90
 800e740:	f8cb 3094 	str.w	r3, [fp, #148]	; 0x94
 800e744:	f8cb 3098 	str.w	r3, [fp, #152]	; 0x98
 800e748:	f8cb 309c 	str.w	r3, [fp, #156]	; 0x9c
 800e74c:	f8cb 30a0 	str.w	r3, [fp, #160]	; 0xa0
 800e750:	f8cb 30a4 	str.w	r3, [fp, #164]	; 0xa4
 800e754:	f8cb 30a8 	str.w	r3, [fp, #168]	; 0xa8
 800e758:	f8cb 30ac 	str.w	r3, [fp, #172]	; 0xac
 800e75c:	f8cb 30b0 	str.w	r3, [fp, #176]	; 0xb0
 800e760:	f8cb 30b4 	str.w	r3, [fp, #180]	; 0xb4
 800e764:	f8cb 30b8 	str.w	r3, [fp, #184]	; 0xb8
 800e768:	f8cb 30bc 	str.w	r3, [fp, #188]	; 0xbc
 800e76c:	f8cb 30c0 	str.w	r3, [fp, #192]	; 0xc0
 800e770:	f8cb 30c4 	str.w	r3, [fp, #196]	; 0xc4
 800e774:	f8cb 30c8 	str.w	r3, [fp, #200]	; 0xc8
 800e778:	f8cb 30cc 	str.w	r3, [fp, #204]	; 0xcc
 800e77c:	f8cb 30d0 	str.w	r3, [fp, #208]	; 0xd0
 800e780:	f8cb 30d4 	str.w	r3, [fp, #212]	; 0xd4
 800e784:	f8cb 30d8 	str.w	r3, [fp, #216]	; 0xd8
 800e788:	f8cb 30dc 	str.w	r3, [fp, #220]	; 0xdc
 800e78c:	f8cb 30e0 	str.w	r3, [fp, #224]	; 0xe0
 800e790:	f8cb 30e4 	str.w	r3, [fp, #228]	; 0xe4
 800e794:	f8cb 30e8 	str.w	r3, [fp, #232]	; 0xe8
 800e798:	f8cb 30ec 	str.w	r3, [fp, #236]	; 0xec
 800e79c:	f8cb 30f0 	str.w	r3, [fp, #240]	; 0xf0
 800e7a0:	f8cb 30f4 	str.w	r3, [fp, #244]	; 0xf4
 800e7a4:	f8cb 30f8 	str.w	r3, [fp, #248]	; 0xf8
 800e7a8:	f8cb 30fc 	str.w	r3, [fp, #252]	; 0xfc
 800e7ac:	f8cb 3100 	str.w	r3, [fp, #256]	; 0x100
 800e7b0:	f8cb 3104 	str.w	r3, [fp, #260]	; 0x104
 800e7b4:	f8cb 3108 	str.w	r3, [fp, #264]	; 0x108
 800e7b8:	f8cb 310c 	str.w	r3, [fp, #268]	; 0x10c
 800e7bc:	f8cb 3110 	str.w	r3, [fp, #272]	; 0x110
 800e7c0:	f8cb 3114 	str.w	r3, [fp, #276]	; 0x114
 800e7c4:	f8cb 3118 	str.w	r3, [fp, #280]	; 0x118
 800e7c8:	f8cb 311c 	str.w	r3, [fp, #284]	; 0x11c
 800e7cc:	f8cb 3120 	str.w	r3, [fp, #288]	; 0x120
 800e7d0:	f8cb 3124 	str.w	r3, [fp, #292]	; 0x124
 800e7d4:	f8cb 3128 	str.w	r3, [fp, #296]	; 0x128
 800e7d8:	f8cb 312c 	str.w	r3, [fp, #300]	; 0x12c
 800e7dc:	f8cb 3130 	str.w	r3, [fp, #304]	; 0x130
 800e7e0:	f8cb 3134 	str.w	r3, [fp, #308]	; 0x134
 800e7e4:	f8cb 3138 	str.w	r3, [fp, #312]	; 0x138
 800e7e8:	f8cb 313c 	str.w	r3, [fp, #316]	; 0x13c
 800e7ec:	f8cb 3140 	str.w	r3, [fp, #320]	; 0x140
 800e7f0:	f8cb 3144 	str.w	r3, [fp, #324]	; 0x144
 800e7f4:	f8cb 3148 	str.w	r3, [fp, #328]	; 0x148
 800e7f8:	f8cb 314c 	str.w	r3, [fp, #332]	; 0x14c
 800e7fc:	f8cb 3150 	str.w	r3, [fp, #336]	; 0x150
 800e800:	f8cb 3154 	str.w	r3, [fp, #340]	; 0x154
 800e804:	f8cb 3158 	str.w	r3, [fp, #344]	; 0x158
 800e808:	f8cb 315c 	str.w	r3, [fp, #348]	; 0x15c
 800e80c:	f8cb 3160 	str.w	r3, [fp, #352]	; 0x160
 800e810:	f8cb 3164 	str.w	r3, [fp, #356]	; 0x164
 800e814:	f8cb 3168 	str.w	r3, [fp, #360]	; 0x168
 800e818:	f8cb 316c 	str.w	r3, [fp, #364]	; 0x16c
 800e81c:	f8cb 3170 	str.w	r3, [fp, #368]	; 0x170
 800e820:	f8cb 3174 	str.w	r3, [fp, #372]	; 0x174
 800e824:	f8cb 3178 	str.w	r3, [fp, #376]	; 0x178
 800e828:	f8cb 317c 	str.w	r3, [fp, #380]	; 0x17c
 800e82c:	f8cb 3180 	str.w	r3, [fp, #384]	; 0x180
 800e830:	f8cb 3184 	str.w	r3, [fp, #388]	; 0x184
 800e834:	f8cb 3188 	str.w	r3, [fp, #392]	; 0x188
 800e838:	f8cb 318c 	str.w	r3, [fp, #396]	; 0x18c
			DiagStepMap_hor[x][y] = 0xFFFF;
 800e83c:	f8ca 3000 	str.w	r3, [sl]
 800e840:	f8ca 3004 	str.w	r3, [sl, #4]
 800e844:	f8ca 3008 	str.w	r3, [sl, #8]
 800e848:	f8ca 300c 	str.w	r3, [sl, #12]
 800e84c:	f8ca 3010 	str.w	r3, [sl, #16]
 800e850:	f8ca 3014 	str.w	r3, [sl, #20]
 800e854:	f8ca 3018 	str.w	r3, [sl, #24]
 800e858:	f8ca 301c 	str.w	r3, [sl, #28]
 800e85c:	f8ca 3020 	str.w	r3, [sl, #32]
 800e860:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
 800e864:	f8ca 3028 	str.w	r3, [sl, #40]	; 0x28
			DiagStepMap_ver[x][y] = 0xFFFF;
 800e868:	f8cb 3190 	str.w	r3, [fp, #400]	; 0x190
 800e86c:	f8cb 3194 	str.w	r3, [fp, #404]	; 0x194
 800e870:	f8cb 3198 	str.w	r3, [fp, #408]	; 0x198
 800e874:	f8cb 319c 	str.w	r3, [fp, #412]	; 0x19c
 800e878:	f8cb 31a0 	str.w	r3, [fp, #416]	; 0x1a0
 800e87c:	f8cb 31a4 	str.w	r3, [fp, #420]	; 0x1a4
 800e880:	f8cb 31a8 	str.w	r3, [fp, #424]	; 0x1a8
 800e884:	f8cb 31ac 	str.w	r3, [fp, #428]	; 0x1ac
 800e888:	f8cb 31b0 	str.w	r3, [fp, #432]	; 0x1b0
 800e88c:	f8cb 31b4 	str.w	r3, [fp, #436]	; 0x1b4
 800e890:	f8cb 31b8 	str.w	r3, [fp, #440]	; 0x1b8
 800e894:	f8cb 31bc 	str.w	r3, [fp, #444]	; 0x1bc
 800e898:	f8cb 31c0 	str.w	r3, [fp, #448]	; 0x1c0
 800e89c:	f8cb 31c4 	str.w	r3, [fp, #452]	; 0x1c4
 800e8a0:	f8cb 31c8 	str.w	r3, [fp, #456]	; 0x1c8
 800e8a4:	f8cb 31cc 	str.w	r3, [fp, #460]	; 0x1cc
 800e8a8:	f8cb 31d0 	str.w	r3, [fp, #464]	; 0x1d0
 800e8ac:	f8cb 31d4 	str.w	r3, [fp, #468]	; 0x1d4
 800e8b0:	f8cb 31d8 	str.w	r3, [fp, #472]	; 0x1d8
 800e8b4:	f8cb 31dc 	str.w	r3, [fp, #476]	; 0x1dc
			DiagStepMap_hor[x][y] = 0xFFFF;
 800e8b8:	f8ca 302c 	str.w	r3, [sl, #44]	; 0x2c
 800e8bc:	f8ca 3030 	str.w	r3, [sl, #48]	; 0x30
 800e8c0:	f8ca 3034 	str.w	r3, [sl, #52]	; 0x34
 800e8c4:	f8ca 3038 	str.w	r3, [sl, #56]	; 0x38
 800e8c8:	f8ca 303c 	str.w	r3, [sl, #60]	; 0x3c
 800e8cc:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
 800e8d0:	f8ca 3044 	str.w	r3, [sl, #68]	; 0x44
 800e8d4:	f8ca 3048 	str.w	r3, [sl, #72]	; 0x48
 800e8d8:	f8ca 304c 	str.w	r3, [sl, #76]	; 0x4c
 800e8dc:	f8ca 3050 	str.w	r3, [sl, #80]	; 0x50
 800e8e0:	f8ca 3054 	str.w	r3, [sl, #84]	; 0x54
 800e8e4:	f8ca 3058 	str.w	r3, [sl, #88]	; 0x58
 800e8e8:	f8ca 305c 	str.w	r3, [sl, #92]	; 0x5c
 800e8ec:	f8ca 3060 	str.w	r3, [sl, #96]	; 0x60
 800e8f0:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800e8f4:	f8ca 3068 	str.w	r3, [sl, #104]	; 0x68
 800e8f8:	f8ca 306c 	str.w	r3, [sl, #108]	; 0x6c
 800e8fc:	f8ca 3070 	str.w	r3, [sl, #112]	; 0x70
 800e900:	f8ca 3074 	str.w	r3, [sl, #116]	; 0x74
 800e904:	f8ca 3078 	str.w	r3, [sl, #120]	; 0x78
 800e908:	f8ca 307c 	str.w	r3, [sl, #124]	; 0x7c
 800e90c:	f8ca 3080 	str.w	r3, [sl, #128]	; 0x80
 800e910:	f8ca 3084 	str.w	r3, [sl, #132]	; 0x84
 800e914:	f8ca 3088 	str.w	r3, [sl, #136]	; 0x88
 800e918:	f8ca 308c 	str.w	r3, [sl, #140]	; 0x8c
 800e91c:	f8ca 3090 	str.w	r3, [sl, #144]	; 0x90
 800e920:	f8ca 3094 	str.w	r3, [sl, #148]	; 0x94
 800e924:	f8ca 3098 	str.w	r3, [sl, #152]	; 0x98
 800e928:	f8ca 309c 	str.w	r3, [sl, #156]	; 0x9c
 800e92c:	f8ca 30a0 	str.w	r3, [sl, #160]	; 0xa0
 800e930:	f8ca 30a4 	str.w	r3, [sl, #164]	; 0xa4
 800e934:	f8ca 30a8 	str.w	r3, [sl, #168]	; 0xa8
 800e938:	f8ca 30ac 	str.w	r3, [sl, #172]	; 0xac
 800e93c:	f8ca 30b0 	str.w	r3, [sl, #176]	; 0xb0
 800e940:	f8ca 30b4 	str.w	r3, [sl, #180]	; 0xb4
 800e944:	f8ca 30b8 	str.w	r3, [sl, #184]	; 0xb8
 800e948:	f8ca 30bc 	str.w	r3, [sl, #188]	; 0xbc
 800e94c:	f8ca 30c0 	str.w	r3, [sl, #192]	; 0xc0
 800e950:	f8ca 30c4 	str.w	r3, [sl, #196]	; 0xc4
 800e954:	f8ca 30c8 	str.w	r3, [sl, #200]	; 0xc8
 800e958:	f8ca 30cc 	str.w	r3, [sl, #204]	; 0xcc
 800e95c:	f8ca 30d0 	str.w	r3, [sl, #208]	; 0xd0
 800e960:	f8ca 30d4 	str.w	r3, [sl, #212]	; 0xd4
 800e964:	f8ca 30d8 	str.w	r3, [sl, #216]	; 0xd8
 800e968:	f8ca 30dc 	str.w	r3, [sl, #220]	; 0xdc
 800e96c:	f8ca 30e0 	str.w	r3, [sl, #224]	; 0xe0
 800e970:	f8ca 30e4 	str.w	r3, [sl, #228]	; 0xe4
 800e974:	f8ca 30e8 	str.w	r3, [sl, #232]	; 0xe8
 800e978:	f8ca 30ec 	str.w	r3, [sl, #236]	; 0xec
 800e97c:	f8ca 30f0 	str.w	r3, [sl, #240]	; 0xf0
 800e980:	f8ca 30f4 	str.w	r3, [sl, #244]	; 0xf4
 800e984:	f8ca 30f8 	str.w	r3, [sl, #248]	; 0xf8
 800e988:	f8ca 30fc 	str.w	r3, [sl, #252]	; 0xfc
 800e98c:	f8ca 3100 	str.w	r3, [sl, #256]	; 0x100
 800e990:	f8ca 3104 	str.w	r3, [sl, #260]	; 0x104
 800e994:	f8ca 3108 	str.w	r3, [sl, #264]	; 0x108
 800e998:	f8ca 310c 	str.w	r3, [sl, #268]	; 0x10c
 800e99c:	f8ca 3110 	str.w	r3, [sl, #272]	; 0x110
 800e9a0:	f8ca 3114 	str.w	r3, [sl, #276]	; 0x114
 800e9a4:	f8ca 3118 	str.w	r3, [sl, #280]	; 0x118
 800e9a8:	f8ca 311c 	str.w	r3, [sl, #284]	; 0x11c
 800e9ac:	f8ca 3120 	str.w	r3, [sl, #288]	; 0x120
 800e9b0:	f8ca 3124 	str.w	r3, [sl, #292]	; 0x124
 800e9b4:	f8ca 3128 	str.w	r3, [sl, #296]	; 0x128
 800e9b8:	f8ca 312c 	str.w	r3, [sl, #300]	; 0x12c
 800e9bc:	f8ca 3130 	str.w	r3, [sl, #304]	; 0x130
 800e9c0:	f8ca 3134 	str.w	r3, [sl, #308]	; 0x134
 800e9c4:	f8ca 3138 	str.w	r3, [sl, #312]	; 0x138
 800e9c8:	f8ca 313c 	str.w	r3, [sl, #316]	; 0x13c
 800e9cc:	f8ca 3140 	str.w	r3, [sl, #320]	; 0x140
 800e9d0:	f8ca 3144 	str.w	r3, [sl, #324]	; 0x144
 800e9d4:	f8ca 3148 	str.w	r3, [sl, #328]	; 0x148
 800e9d8:	f8ca 314c 	str.w	r3, [sl, #332]	; 0x14c
 800e9dc:	f8ca 3150 	str.w	r3, [sl, #336]	; 0x150
 800e9e0:	f8ca 3154 	str.w	r3, [sl, #340]	; 0x154
 800e9e4:	f8ca 3158 	str.w	r3, [sl, #344]	; 0x158
 800e9e8:	f8ca 315c 	str.w	r3, [sl, #348]	; 0x15c
 800e9ec:	f8ca 3160 	str.w	r3, [sl, #352]	; 0x160
 800e9f0:	f8ca 3164 	str.w	r3, [sl, #356]	; 0x164
 800e9f4:	f8ca 3168 	str.w	r3, [sl, #360]	; 0x168
 800e9f8:	f8ca 316c 	str.w	r3, [sl, #364]	; 0x16c
 800e9fc:	f8ca 3170 	str.w	r3, [sl, #368]	; 0x170
 800ea00:	f8ca 3174 	str.w	r3, [sl, #372]	; 0x174
 800ea04:	f8ca 3178 	str.w	r3, [sl, #376]	; 0x178
 800ea08:	f8ca 317c 	str.w	r3, [sl, #380]	; 0x17c
 800ea0c:	f8ca 3180 	str.w	r3, [sl, #384]	; 0x180
 800ea10:	f8ca 3184 	str.w	r3, [sl, #388]	; 0x184
 800ea14:	f8ca 3188 	str.w	r3, [sl, #392]	; 0x188
 800ea18:	f8ca 318c 	str.w	r3, [sl, #396]	; 0x18c
 800ea1c:	f8ca 3190 	str.w	r3, [sl, #400]	; 0x190
 800ea20:	f8ca 3194 	str.w	r3, [sl, #404]	; 0x194
 800ea24:	f8ca 3198 	str.w	r3, [sl, #408]	; 0x198
 800ea28:	f8ca 319c 	str.w	r3, [sl, #412]	; 0x19c
 800ea2c:	f8ca 31a0 	str.w	r3, [sl, #416]	; 0x1a0
 800ea30:	f8ca 31a4 	str.w	r3, [sl, #420]	; 0x1a4
 800ea34:	f8ca 31a8 	str.w	r3, [sl, #424]	; 0x1a8
 800ea38:	f8ca 31ac 	str.w	r3, [sl, #428]	; 0x1ac
 800ea3c:	f8ca 31b0 	str.w	r3, [sl, #432]	; 0x1b0
 800ea40:	f8ca 31b4 	str.w	r3, [sl, #436]	; 0x1b4
 800ea44:	f8ca 31b8 	str.w	r3, [sl, #440]	; 0x1b8
 800ea48:	f8ca 31bc 	str.w	r3, [sl, #444]	; 0x1bc
 800ea4c:	f8ca 31c0 	str.w	r3, [sl, #448]	; 0x1c0
 800ea50:	f8ca 31c4 	str.w	r3, [sl, #452]	; 0x1c4
 800ea54:	f8ca 31c8 	str.w	r3, [sl, #456]	; 0x1c8
 800ea58:	f8ca 31cc 	str.w	r3, [sl, #460]	; 0x1cc
 800ea5c:	f8ca 31d0 	str.w	r3, [sl, #464]	; 0x1d0
 800ea60:	f8ca 31d4 	str.w	r3, [sl, #468]	; 0x1d4
 800ea64:	f8ca 31d8 	str.w	r3, [sl, #472]	; 0x1d8
 800ea68:	f8ca 31dc 	str.w	r3, [sl, #476]	; 0x1dc
	q_x[0] = _Goal_X;
 800ea6c:	f643 23b0 	movw	r3, #15024	; 0x3ab0
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 800ea70:	f82a 201e 	strh.w	r2, [sl, lr, lsl #1]
		DiagStepMap_ver[_Goal_X][_Goal_Y] = 0;
 800ea74:	f84b 2016 	str.w	r2, [fp, r6, lsl #1]
	q_x[0] = _Goal_X;
 800ea78:	446b      	add	r3, sp
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 800ea7a:	f82a 2019 	strh.w	r2, [sl, r9, lsl #1]
				q_vh[tail] = hor;
 800ea7e:	f643 22b0 	movw	r2, #15024	; 0x3ab0
	q_vh[0] = hor;
 800ea82:	4cbd      	ldr	r4, [pc, #756]	; (800ed78 <stepMapRenew_DiagMap.constprop.3+0x6fc>)
 800ea84:	f04f 0904 	mov.w	r9, #4
				q_vh[tail] = hor;
 800ea88:	446a      	add	r2, sp
	q_y[0] = _Goal_Y;
 800ea8a:	4dbc      	ldr	r5, [pc, #752]	; (800ed7c <stepMapRenew_DiagMap.constprop.3+0x700>)
	q_x[0] = _Goal_X;
 800ea8c:	f8df 8304 	ldr.w	r8, [pc, #772]	; 800ed94 <stepMapRenew_DiagMap.constprop.3+0x718>
				q_vh[tail] = hor;
 800ea90:	4422      	add	r2, r4
		q_x[3] = _Goal_X + 1;
 800ea92:	f88d 701b 	strb.w	r7, [sp, #27]
	q_x[0] = _Goal_X;
 800ea96:	f803 0008 	strb.w	r0, [r3, r8]
		q_y[2] = _Goal_Y + 1;
 800ea9a:	eb01 030c 	add.w	r3, r1, ip
				q_vh[tail] = hor;
 800ea9e:	9202      	str	r2, [sp, #8]
	q_y[0] = _Goal_Y;
 800eaa0:	f643 22b0 	movw	r2, #15024	; 0x3ab0
		if (wall_hor[_x] & 1 << _y) {
 800eaa4:	4667      	mov	r7, ip
		q_x[1] = _Goal_X;
 800eaa6:	f88d 0019 	strb.w	r0, [sp, #25]
	q_y[0] = _Goal_Y;
 800eaaa:	446a      	add	r2, sp
		q_x[2] = _Goal_X;
 800eaac:	f88d 001a 	strb.w	r0, [sp, #26]
		if (wall_hor[_x] & 1 << _y) {
 800eab0:	46c8      	mov	r8, r9
	q_y[0] = _Goal_Y;
 800eab2:	5551      	strb	r1, [r2, r5]
		q_y[2] = _Goal_Y + 1;
 800eab4:	f241 32a2 	movw	r2, #5026	; 0x13a2
 800eab8:	446a      	add	r2, sp
 800eaba:	7013      	strb	r3, [r2, #0]
		q_y[1] = _Goal_Y;
 800eabc:	f241 32a1 	movw	r2, #5025	; 0x13a1
	q_vh[0] = hor;
 800eac0:	4baf      	ldr	r3, [pc, #700]	; (800ed80 <stepMapRenew_DiagMap.constprop.3+0x704>)
		q_y[1] = _Goal_Y;
 800eac2:	446a      	add	r2, sp
 800eac4:	7011      	strb	r1, [r2, #0]
		q_y[3] = _Goal_Y;
 800eac6:	f241 32a3 	movw	r2, #5027	; 0x13a3
 800eaca:	446a      	add	r2, sp
 800eacc:	7011      	strb	r1, [r2, #0]
	q_vh[0] = hor;
 800eace:	f643 22b0 	movw	r2, #15024	; 0x3ab0
 800ead2:	446a      	add	r2, sp
 800ead4:	5113      	str	r3, [r2, r4]
		if (q_vh[head] == ver) {	//c
 800ead6:	2f00      	cmp	r7, #0
 800ead8:	d14c      	bne.n	800eb74 <stepMapRenew_DiagMap.constprop.3+0x4f8>
			if ((checkMapWall(q_x[head], q_y[head], North, _state) == false)//
 800eada:	9900      	ldr	r1, [sp, #0]
 800eadc:	aa06      	add	r2, sp, #24
 800eade:	460b      	mov	r3, r1
 800eae0:	5c52      	ldrb	r2, [r2, r1]
 800eae2:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800eae6:	5ccb      	ldrb	r3, [r1, r3]
		if (wall_hor[_x] & 1 << _y) {
 800eae8:	49a6      	ldr	r1, [pc, #664]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
 800eaea:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800eaee:	b289      	uxth	r1, r1
 800eaf0:	4119      	asrs	r1, r3
 800eaf2:	07cd      	lsls	r5, r1, #31
 800eaf4:	f140 8495 	bpl.w	800f422 <stepMapRenew_DiagMap.constprop.3+0xda6>
 800eaf8:	49a3      	ldr	r1, [pc, #652]	; (800ed88 <stepMapRenew_DiagMap.constprop.3+0x70c>)
 800eafa:	9101      	str	r1, [sp, #4]
			if ((checkMapWall(q_x[head] + 1, q_y[head], North, _state) == false)//
 800eafc:	1c51      	adds	r1, r2, #1
		if (wall_hor[_x] & 1 << _y) {
 800eafe:	48a1      	ldr	r0, [pc, #644]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
			if ((checkMapWall(q_x[head] + 1, q_y[head], North, _state) == false)//
 800eb00:	b2ce      	uxtb	r6, r1
		if (wall_hor[_x] & 1 << _y) {
 800eb02:	f830 0016 	ldrh.w	r0, [r0, r6, lsl #1]
 800eb06:	b280      	uxth	r0, r0
 800eb08:	4118      	asrs	r0, r3
 800eb0a:	07c4      	lsls	r4, r0, #31
 800eb0c:	f140 83d8 	bpl.w	800f2c0 <stepMapRenew_DiagMap.constprop.3+0xc44>
		if (wall_ver[_y] & 1 << _x) {
 800eb10:	9801      	ldr	r0, [sp, #4]
 800eb12:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 800eb16:	b280      	uxth	r0, r0
 800eb18:	4130      	asrs	r0, r6
 800eb1a:	f010 0401 	ands.w	r4, r0, #1
 800eb1e:	f000 832f 	beq.w	800f180 <stepMapRenew_DiagMap.constprop.3+0xb04>
		if (wall_hor[_x] & 1 << _y) {
 800eb22:	4898      	ldr	r0, [pc, #608]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
			if ((checkMapWall(q_x[head] + 1, q_y[head] - 1, North, _state)
 800eb24:	1e5c      	subs	r4, r3, #1
		if (wall_hor[_x] & 1 << _y) {
 800eb26:	f830 5016 	ldrh.w	r5, [r0, r6, lsl #1]
			if ((checkMapWall(q_x[head] + 1, q_y[head] - 1, North, _state)
 800eb2a:	b2e0      	uxtb	r0, r4
		if (wall_hor[_x] & 1 << _y) {
 800eb2c:	b2ad      	uxth	r5, r5
 800eb2e:	4105      	asrs	r5, r0
 800eb30:	07ef      	lsls	r7, r5, #31
 800eb32:	f140 826d 	bpl.w	800f010 <stepMapRenew_DiagMap.constprop.3+0x994>
 800eb36:	4993      	ldr	r1, [pc, #588]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
 800eb38:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800eb3c:	b289      	uxth	r1, r1
 800eb3e:	4101      	asrs	r1, r0
 800eb40:	07cd      	lsls	r5, r1, #31
 800eb42:	f140 81be 	bpl.w	800eec2 <stepMapRenew_DiagMap.constprop.3+0x846>
		if (wall_ver[_y] & 1 << _x) {
 800eb46:	9901      	ldr	r1, [sp, #4]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 800eb48:	1e50      	subs	r0, r2, #1
		if (wall_ver[_y] & 1 << _x) {
 800eb4a:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 800eb4e:	b2c5      	uxtb	r5, r0
		if (wall_ver[_y] & 1 << _x) {
 800eb50:	b289      	uxth	r1, r1
 800eb52:	4129      	asrs	r1, r5
 800eb54:	f011 0401 	ands.w	r4, r1, #1
 800eb58:	f000 811e 	beq.w	800ed98 <stepMapRenew_DiagMap.constprop.3+0x71c>
	for (; head != tail; head++) {
 800eb5c:	9b00      	ldr	r3, [sp, #0]
 800eb5e:	3301      	adds	r3, #1
 800eb60:	b29b      	uxth	r3, r3
 800eb62:	4543      	cmp	r3, r8
 800eb64:	9300      	str	r3, [sp, #0]
 800eb66:	f000 8523 	beq.w	800f5b0 <stepMapRenew_DiagMap.constprop.3+0xf34>
 800eb6a:	9a02      	ldr	r2, [sp, #8]
 800eb6c:	4611      	mov	r1, r2
 800eb6e:	5ccf      	ldrb	r7, [r1, r3]
		if (q_vh[head] == ver) {	//c
 800eb70:	2f00      	cmp	r7, #0
 800eb72:	d0b2      	beq.n	800eada <stepMapRenew_DiagMap.constprop.3+0x45e>
		} else if (q_vh[head] == hor) {			//
 800eb74:	2f01      	cmp	r7, #1
 800eb76:	d1f1      	bne.n	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
			if ((checkMapWall(q_x[head], q_y[head] + 1, North, _state) == false)//
 800eb78:	9a00      	ldr	r2, [sp, #0]
 800eb7a:	a906      	add	r1, sp, #24
 800eb7c:	4613      	mov	r3, r2
 800eb7e:	f811 9002 	ldrb.w	r9, [r1, r2]
 800eb82:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800eb86:	5cd4      	ldrb	r4, [r2, r3]
		if (wall_hor[_x] & 1 << _y) {
 800eb88:	4b7e      	ldr	r3, [pc, #504]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
 800eb8a:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
			if ((checkMapWall(q_x[head], q_y[head] + 1, North, _state) == false)//
 800eb8e:	1c63      	adds	r3, r4, #1
		if (wall_hor[_x] & 1 << _y) {
 800eb90:	b292      	uxth	r2, r2
			if ((checkMapWall(q_x[head], q_y[head] + 1, North, _state) == false)//
 800eb92:	b2d9      	uxtb	r1, r3
		if (wall_hor[_x] & 1 << _y) {
 800eb94:	410a      	asrs	r2, r1
 800eb96:	07d5      	lsls	r5, r2, #31
 800eb98:	f140 850f 	bpl.w	800f5ba <stepMapRenew_DiagMap.constprop.3+0xf3e>
		if (wall_ver[_y] & 1 << _x) {
 800eb9c:	4a7a      	ldr	r2, [pc, #488]	; (800ed88 <stepMapRenew_DiagMap.constprop.3+0x70c>)
 800eb9e:	9201      	str	r2, [sp, #4]
 800eba0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800eba4:	b292      	uxth	r2, r2
 800eba6:	fa42 f209 	asr.w	r2, r2, r9
 800ebaa:	f012 0201 	ands.w	r2, r2, #1
 800ebae:	f000 875f 	beq.w	800fa70 <stepMapRenew_DiagMap.constprop.3+0x13f4>
 800ebb2:	9b01      	ldr	r3, [sp, #4]
 800ebb4:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	fa43 f309 	asr.w	r3, r3, r9
 800ebbe:	f013 0301 	ands.w	r3, r3, #1
 800ebc2:	f000 86ed 	beq.w	800f9a0 <stepMapRenew_DiagMap.constprop.3+0x1324>
		if (wall_hor[_x] & 1 << _y) {
 800ebc6:	4b6f      	ldr	r3, [pc, #444]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
			if ((checkMapWall(q_x[head], q_y[head] - 1, North, _state) == false)//
 800ebc8:	1e62      	subs	r2, r4, #1
		if (wall_hor[_x] & 1 << _y) {
 800ebca:	f833 3019 	ldrh.w	r3, [r3, r9, lsl #1]
			if ((checkMapWall(q_x[head], q_y[head] - 1, North, _state) == false)//
 800ebce:	b2d1      	uxtb	r1, r2
		if (wall_hor[_x] & 1 << _y) {
 800ebd0:	b29b      	uxth	r3, r3
 800ebd2:	410b      	asrs	r3, r1
 800ebd4:	07de      	lsls	r6, r3, #31
 800ebd6:	f140 863a 	bpl.w	800f84e <stepMapRenew_DiagMap.constprop.3+0x11d2>
		if (wall_ver[_y] & 1 << _x) {
 800ebda:	9b01      	ldr	r3, [sp, #4]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 800ebdc:	f109 32ff 	add.w	r2, r9, #4294967295
		if (wall_ver[_y] & 1 << _x) {
 800ebe0:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 800ebe4:	b2d0      	uxtb	r0, r2
		if (wall_ver[_y] & 1 << _x) {
 800ebe6:	b29b      	uxth	r3, r3
 800ebe8:	4103      	asrs	r3, r0
 800ebea:	f013 0301 	ands.w	r3, r3, #1
 800ebee:	f000 858b 	beq.w	800f708 <stepMapRenew_DiagMap.constprop.3+0x108c>
			if ((checkMapWall(q_x[head] - 1, q_y[head] + 1, East, _state)
 800ebf2:	1c66      	adds	r6, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 800ebf4:	9b01      	ldr	r3, [sp, #4]
			if ((checkMapWall(q_x[head] - 1, q_y[head] + 1, East, _state)
 800ebf6:	b2f5      	uxtb	r5, r6
		if (wall_ver[_y] & 1 << _x) {
 800ebf8:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	4103      	asrs	r3, r0
 800ec00:	f013 0101 	ands.w	r1, r3, #1
 800ec04:	d1aa      	bne.n	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800ec06:	ebc9 1309 	rsb	r3, r9, r9, lsl #4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1]
 800ec0a:	eb06 1202 	add.w	r2, r6, r2, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800ec0e:	4423      	add	r3, r4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1]
 800ec10:	f83b 2012 	ldrh.w	r2, [fp, r2, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800ec14:	f83a 3013 	ldrh.w	r3, [sl, r3, lsl #1]
 800ec18:	330f      	adds	r3, #15
					&& q_x[head] > 0 && q_y[head] < 15) {			//WH
 800ec1a:	429a      	cmp	r2, r3
 800ec1c:	dd9e      	ble.n	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800ec1e:	f119 0300 	adds.w	r3, r9, #0
 800ec22:	bf18      	it	ne
 800ec24:	2301      	movne	r3, #1
 800ec26:	2c0e      	cmp	r4, #14
 800ec28:	bf88      	it	hi
 800ec2a:	2300      	movhi	r3, #0
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d095      	beq.n	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
				q_x[tail] = q_x[head] - 1;
 800ec30:	ab06      	add	r3, sp, #24
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec32:	ac06      	add	r4, sp, #24
				q_vh[tail] = ver;
 800ec34:	9f02      	ldr	r7, [sp, #8]
 800ec36:	f108 0202 	add.w	r2, r8, #2
				q_x[tail] = q_x[head] - 1;
 800ec3a:	f803 0008 	strb.w	r0, [r3, r8]
				q_y[tail] = q_y[head] + 1;
 800ec3e:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec42:	9800      	ldr	r0, [sp, #0]
 800ec44:	b292      	uxth	r2, r2
				q_y[tail] = q_y[head] + 1;
 800ec46:	f803 5008 	strb.w	r5, [r3, r8]
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec4a:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
 800ec4e:	5c26      	ldrb	r6, [r4, r0]
				vh = ver;
 800ec50:	460c      	mov	r4, r1
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec52:	5c28      	ldrb	r0, [r5, r0]
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800ec54:	ebc6 1306 	rsb	r3, r6, r6, lsl #4
				q_vh[tail] = ver;
 800ec58:	f807 1008 	strb.w	r1, [r7, r8]
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec5c:	1e75      	subs	r5, r6, #1
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800ec5e:	1819      	adds	r1, r3, r0
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec60:	3001      	adds	r0, #1
				x = q_x[head] - 1;
 800ec62:	fa5f fc85 	uxtb.w	ip, r5
				for (unsigned char i = 1;; i++) {
 800ec66:	2301      	movs	r3, #1
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800ec68:	f83a 1011 	ldrh.w	r1, [sl, r1, lsl #1]
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec6c:	eb00 1505 	add.w	r5, r0, r5, lsl #4
				y = q_y[head] + 1;
 800ec70:	b2c0      	uxtb	r0, r0
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800ec72:	310f      	adds	r1, #15
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 800ec74:	f82b 1015 	strh.w	r1, [fp, r5, lsl #1]
 800ec78:	463d      	mov	r5, r7
 800ec7a:	e046      	b.n	800ed0a <stepMapRenew_DiagMap.constprop.3+0x68e>
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 800ec7c:	1c44      	adds	r4, r0, #1
		if (wall_ver[_y] & 1 << _x) {
 800ec7e:	9901      	ldr	r1, [sp, #4]
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 800ec80:	f10c 3eff 	add.w	lr, ip, #4294967295
 800ec84:	b2e7      	uxtb	r7, r4
 800ec86:	fa5f f68e 	uxtb.w	r6, lr
		if (wall_ver[_y] & 1 << _x) {
 800ec8a:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 800ec8e:	b289      	uxth	r1, r1
 800ec90:	4131      	asrs	r1, r6
 800ec92:	07c9      	lsls	r1, r1, #31
 800ec94:	f53f af62 	bmi.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
										> DiagStepMap_hor[x][y] + Step_D
 800ec98:	ebcc 110c 	rsb	r1, ip, ip, lsl #4
								&& (DiagStepMap_ver[x - 1][y + 1]
 800ec9c:	eb04 140e 	add.w	r4, r4, lr, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 800eca0:	4408      	add	r0, r1
								&& (DiagStepMap_ver[x - 1][y + 1]
 800eca2:	f83b e014 	ldrh.w	lr, [fp, r4, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800eca6:	f83a 0010 	ldrh.w	r0, [sl, r0, lsl #1]
 800ecaa:	f100 010f 	add.w	r1, r0, #15
												- (DE_Step_D * i))	//
 800ecae:	eba1 0983 	sub.w	r9, r1, r3, lsl #2
										> DiagStepMap_hor[x][y] + Step_D
 800ecb2:	9103      	str	r1, [sp, #12]
								&& x > 0 && q_y[head] < 15) {
 800ecb4:	45ce      	cmp	lr, r9
 800ecb6:	f77f af51 	ble.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800ecba:	f1bc 0f00 	cmp.w	ip, #0
 800ecbe:	f43f af4d 	beq.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800ecc2:	9900      	ldr	r1, [sp, #0]
 800ecc4:	f50d 5e9d 	add.w	lr, sp, #5024	; 0x13a0
 800ecc8:	f81e e001 	ldrb.w	lr, [lr, r1]
 800eccc:	f1be 0f0e 	cmp.w	lr, #14
 800ecd0:	f63f af44 	bhi.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
											- (DE_Step_D * i);
 800ecd4:	9903      	ldr	r1, [sp, #12]
 800ecd6:	eba1 0183 	sub.w	r1, r1, r3, lsl #2
 800ecda:	b289      	uxth	r1, r1
							if (DiagStepMap_ver[x - 1][y + 1]
 800ecdc:	4288      	cmp	r0, r1
 800ecde:	f081 8013 	bcs.w	800fd08 <stepMapRenew_DiagMap.constprop.3+0x168c>
							DiagStepMap_ver[x - 1][y + 1] =
 800ece2:	f82b 1014 	strh.w	r1, [fp, r4, lsl #1]
							q_x[tail] = x;
 800ece6:	a906      	add	r1, sp, #24
							q_vh[tail] = ver;
 800ece8:	46b4      	mov	ip, r6
							y++;
 800ecea:	4638      	mov	r0, r7
							vh = ver;
 800ecec:	2400      	movs	r4, #0
							q_x[tail] = x;
 800ecee:	f801 6008 	strb.w	r6, [r1, r8]
							q_y[tail] = y;
 800ecf2:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800ecf6:	f801 7008 	strb.w	r7, [r1, r8]
							q_vh[tail] = ver;
 800ecfa:	f04f 0100 	mov.w	r1, #0
 800ecfe:	f805 1008 	strb.w	r1, [r5, r8]
				for (unsigned char i = 1;; i++) {
 800ed02:	3301      	adds	r3, #1
 800ed04:	3201      	adds	r2, #1
 800ed06:	b2db      	uxtb	r3, r3
 800ed08:	b292      	uxth	r2, r2
 800ed0a:	f102 38ff 	add.w	r8, r2, #4294967295
 800ed0e:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800ed12:	2c00      	cmp	r4, #0
 800ed14:	d1b2      	bne.n	800ec7c <stepMapRenew_DiagMap.constprop.3+0x600>
		if (wall_hor[_x] & 1 << _y) {
 800ed16:	491b      	ldr	r1, [pc, #108]	; (800ed84 <stepMapRenew_DiagMap.constprop.3+0x708>)
 800ed18:	f831 101c 	ldrh.w	r1, [r1, ip, lsl #1]
 800ed1c:	b289      	uxth	r1, r1
 800ed1e:	4101      	asrs	r1, r0
 800ed20:	07cc      	lsls	r4, r1, #31
 800ed22:	f53f af1b 	bmi.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
										> DiagStepMap_ver[x][y] + Step_D
 800ed26:	ea4f 110c 	mov.w	r1, ip, lsl #4
 800ed2a:	180c      	adds	r4, r1, r0
								&& (DiagStepMap_hor[x][y]
 800ed2c:	eba1 010c 	sub.w	r1, r1, ip
										> DiagStepMap_ver[x][y] + Step_D
 800ed30:	f83b 6014 	ldrh.w	r6, [fp, r4, lsl #1]
								&& (DiagStepMap_hor[x][y]
 800ed34:	4401      	add	r1, r0
										> DiagStepMap_ver[x][y] + Step_D
 800ed36:	f106 040f 	add.w	r4, r6, #15
								&& (DiagStepMap_hor[x][y]
 800ed3a:	f83a e011 	ldrh.w	lr, [sl, r1, lsl #1]
												- (DE_Step_D * i))		//
 800ed3e:	eba4 0783 	sub.w	r7, r4, r3, lsl #2
								&& y < 15) {
 800ed42:	45be      	cmp	lr, r7
 800ed44:	f77f af0a 	ble.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800ed48:	280e      	cmp	r0, #14
 800ed4a:	f63f af07 	bhi.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
									+ Step_D - (DE_Step_D * i);
 800ed4e:	eba4 0483 	sub.w	r4, r4, r3, lsl #2
 800ed52:	b2a4      	uxth	r4, r4
							if (DiagStepMap_hor[x][y]
 800ed54:	42a6      	cmp	r6, r4
 800ed56:	f080 87c4 	bcs.w	800fce2 <stepMapRenew_DiagMap.constprop.3+0x1666>
							DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 800ed5a:	f82a 4011 	strh.w	r4, [sl, r1, lsl #1]
							q_x[tail] = x;
 800ed5e:	a906      	add	r1, sp, #24
							vh = hor;
 800ed60:	2401      	movs	r4, #1
							q_x[tail] = x;
 800ed62:	f801 c008 	strb.w	ip, [r1, r8]
							q_y[tail] = y;
 800ed66:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800ed6a:	f801 0008 	strb.w	r0, [r1, r8]
							q_vh[tail] = hor;
 800ed6e:	f04f 0101 	mov.w	r1, #1
 800ed72:	f805 1008 	strb.w	r1, [r5, r8]
 800ed76:	e7c4      	b.n	800ed02 <stepMapRenew_DiagMap.constprop.3+0x686>
 800ed78:	ffffec78 	.word	0xffffec78
 800ed7c:	ffffd8f0 	.word	0xffffd8f0
 800ed80:	01000001 	.word	0x01000001
 800ed84:	20015d18 	.word	0x20015d18
 800ed88:	20015f4c 	.word	0x20015f4c
 800ed8c:	20015f6c 	.word	0x20015f6c
 800ed90:	20015d4c 	.word	0x20015d4c
 800ed94:	ffffc568 	.word	0xffffc568
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 800ed98:	eb03 1102 	add.w	r1, r3, r2, lsl #4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 800ed9c:	eb03 1000 	add.w	r0, r3, r0, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 800eda0:	f83b 1011 	ldrh.w	r1, [fp, r1, lsl #1]
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 800eda4:	f83b 0010 	ldrh.w	r0, [fp, r0, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 800eda8:	3114      	adds	r1, #20
					&& q_x[head] > 0) {			//WH
 800edaa:	4288      	cmp	r0, r1
 800edac:	f77f aed6 	ble.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800edb0:	2a00      	cmp	r2, #0
 800edb2:	f43f aed3 	beq.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
				q_y[tail] = q_y[head];
 800edb6:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
				q_x[tail] = q_x[head] - 1;
 800edba:	aa06      	add	r2, sp, #24
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800edbc:	a806      	add	r0, sp, #24
				q_vh[tail] = ver;
 800edbe:	9f02      	ldr	r7, [sp, #8]
				q_y[tail] = q_y[head];
 800edc0:	f801 3008 	strb.w	r3, [r1, r8]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800edc4:	9900      	ldr	r1, [sp, #0]
				q_x[tail] = q_x[head] - 1;
 800edc6:	f802 5008 	strb.w	r5, [r2, r8]
				tail++;
 800edca:	f108 0201 	add.w	r2, r8, #1
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800edce:	5c43      	ldrb	r3, [r0, r1]
 800edd0:	f50d 509d 	add.w	r0, sp, #5024	; 0x13a0
				q_vh[tail] = ver;
 800edd4:	f807 4008 	strb.w	r4, [r7, r8]
				tail++;
 800edd8:	fa1f f882 	uxth.w	r8, r2
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800eddc:	5c41      	ldrb	r1, [r0, r1]
 800edde:	1e5d      	subs	r5, r3, #1
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800ede0:	1e98      	subs	r0, r3, #2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 800ede2:	eb01 1603 	add.w	r6, r1, r3, lsl #4
		if (wall_ver[_y] & 1 << _x) {
 800ede6:	9b01      	ldr	r3, [sp, #4]
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800ede8:	b2c0      	uxtb	r0, r0
		if (wall_ver[_y] & 1 << _x) {
 800edea:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 800edee:	f83b 4016 	ldrh.w	r4, [fp, r6, lsl #1]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800edf2:	eb01 1605 	add.w	r6, r1, r5, lsl #4
		if (wall_ver[_y] & 1 << _x) {
 800edf6:	b29b      	uxth	r3, r3
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 800edf8:	3414      	adds	r4, #20
		if (wall_ver[_y] & 1 << _x) {
 800edfa:	4103      	asrs	r3, r0
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800edfc:	f82b 4016 	strh.w	r4, [fp, r6, lsl #1]
				x = q_x[head] - 1;
 800ee00:	b2ee      	uxtb	r6, r5
		if (wall_ver[_y] & 1 << _x) {
 800ee02:	07df      	lsls	r7, r3, #31
 800ee04:	f53f aeaa 	bmi.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
							&& (DiagStepMap_ver[x - 1][y]
 800ee08:	1e75      	subs	r5, r6, #1
									> DiagStepMap_ver[x][y] + Step_S
 800ee0a:	eb01 1306 	add.w	r3, r1, r6, lsl #4
							&& (DiagStepMap_ver[x - 1][y]
 800ee0e:	012d      	lsls	r5, r5, #4
									> DiagStepMap_ver[x][y] + Step_S
 800ee10:	f83b 3013 	ldrh.w	r3, [fp, r3, lsl #1]
							&& (DiagStepMap_ver[x - 1][y]
 800ee14:	186c      	adds	r4, r5, r1
											- (DE_Step_S * i))	//
 800ee16:	f103 0210 	add.w	r2, r3, #16
							&& (DiagStepMap_ver[x - 1][y]
 800ee1a:	f83b 4014 	ldrh.w	r4, [fp, r4, lsl #1]
							&& x > 0) {
 800ee1e:	4294      	cmp	r4, r2
 800ee20:	f77f ae9c 	ble.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800ee24:	2e00      	cmp	r6, #0
 800ee26:	f43f ae99 	beq.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
 800ee2a:	2401      	movs	r4, #1
 800ee2c:	46b1      	mov	r9, r6
 800ee2e:	e012      	b.n	800ee56 <stepMapRenew_DiagMap.constprop.3+0x7da>
									> DiagStepMap_ver[x][y] + Step_S
 800ee30:	9b03      	ldr	r3, [sp, #12]
							&& (DiagStepMap_ver[x - 1][y]
 800ee32:	f83b 601e 	ldrh.w	r6, [fp, lr, lsl #1]
									> DiagStepMap_ver[x][y] + Step_S
 800ee36:	f83b 3013 	ldrh.w	r3, [fp, r3, lsl #1]
 800ee3a:	f103 0714 	add.w	r7, r3, #20
											- (DE_Step_S * i))	//
 800ee3e:	eba7 0784 	sub.w	r7, r7, r4, lsl #2
							&& x > 0) {
 800ee42:	2800      	cmp	r0, #0
 800ee44:	bf18      	it	ne
 800ee46:	42be      	cmpne	r6, r7
 800ee48:	4610      	mov	r0, r2
 800ee4a:	bfcc      	ite	gt
 800ee4c:	2601      	movgt	r6, #1
 800ee4e:	2600      	movle	r6, #0
 800ee50:	2e00      	cmp	r6, #0
 800ee52:	f43f ae83 	beq.w	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
								+ Step_S - (DE_Step_S * i);
 800ee56:	ea4f 0e84 	mov.w	lr, r4, lsl #2
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800ee5a:	1e42      	subs	r2, r0, #1
									> DiagStepMap_ver[x][y] + Step_S
 800ee5c:	eb01 1600 	add.w	r6, r1, r0, lsl #4
						tail++;
 800ee60:	f108 0701 	add.w	r7, r8, #1
								+ Step_S - (DE_Step_S * i);
 800ee64:	f1ce 0e14 	rsb	lr, lr, #20
								<= DiagStepMap_ver[x][y]) {
 800ee68:	eb01 1c09 	add.w	ip, r1, r9, lsl #4
									> DiagStepMap_ver[x][y] + Step_S
 800ee6c:	9603      	str	r6, [sp, #12]
						DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 800ee6e:	186e      	adds	r6, r5, r1
								+ Step_S - (DE_Step_S * i);
 800ee70:	4473      	add	r3, lr
							&& (DiagStepMap_ver[x - 1][y]
 800ee72:	0115      	lsls	r5, r2, #4
		if (wall_ver[_y] & 1 << _x) {
 800ee74:	b2d2      	uxtb	r2, r2
				for (unsigned char i = 1;; i++) {
 800ee76:	3401      	adds	r4, #1
								+ Step_S - (DE_Step_S * i);
 800ee78:	b29b      	uxth	r3, r3
							&& (DiagStepMap_ver[x - 1][y]
 800ee7a:	eb05 0e01 	add.w	lr, r5, r1
 800ee7e:	4681      	mov	r9, r0
				for (unsigned char i = 1;; i++) {
 800ee80:	b2e4      	uxtb	r4, r4
						DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 800ee82:	f82b 3016 	strh.w	r3, [fp, r6, lsl #1]
								<= DiagStepMap_ver[x][y]) {
 800ee86:	f83b c01c 	ldrh.w	ip, [fp, ip, lsl #1]
						if (DiagStepMap_ver[x - 1][y]
 800ee8a:	4563      	cmp	r3, ip
									+ 1;
 800ee8c:	f10c 0c01 	add.w	ip, ip, #1
		if (wall_ver[_y] & 1 << _x) {
 800ee90:	9b01      	ldr	r3, [sp, #4]
							DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 800ee92:	bf98      	it	ls
 800ee94:	f82b c016 	strhls.w	ip, [fp, r6, lsl #1]
						q_x[tail] = x;
 800ee98:	ae06      	add	r6, sp, #24
		if (wall_ver[_y] & 1 << _x) {
 800ee9a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
						q_vh[tail] = ver;
 800ee9e:	f04f 0c00 	mov.w	ip, #0
						q_x[tail] = x;
 800eea2:	f806 0008 	strb.w	r0, [r6, r8]
						q_y[tail] = y;
 800eea6:	f50d 569d 	add.w	r6, sp, #5024	; 0x13a0
		if (wall_ver[_y] & 1 << _x) {
 800eeaa:	b29b      	uxth	r3, r3
						q_y[tail] = y;
 800eeac:	f806 1008 	strb.w	r1, [r6, r8]
		if (wall_ver[_y] & 1 << _x) {
 800eeb0:	4113      	asrs	r3, r2
						q_vh[tail] = ver;
 800eeb2:	9e02      	ldr	r6, [sp, #8]
 800eeb4:	f806 c008 	strb.w	ip, [r6, r8]
		if (wall_ver[_y] & 1 << _x) {
 800eeb8:	07de      	lsls	r6, r3, #31
						tail++;
 800eeba:	fa1f f887 	uxth.w	r8, r7
		if (wall_ver[_y] & 1 << _x) {
 800eebe:	d5b7      	bpl.n	800ee30 <stepMapRenew_DiagMap.constprop.3+0x7b4>
 800eec0:	e64c      	b.n	800eb5c <stepMapRenew_DiagMap.constprop.3+0x4e0>
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 800eec2:	0111      	lsls	r1, r2, #4
 800eec4:	1a8d      	subs	r5, r1, r2
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800eec6:	4419      	add	r1, r3
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 800eec8:	442c      	add	r4, r5
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800eeca:	f83b 1011 	ldrh.w	r1, [fp, r1, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 800eece:	f83a 4014 	ldrh.w	r4, [sl, r4, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800eed2:	310f      	adds	r1, #15
					&& q_y[head] > 0) {			//WH
 800eed4:	428c      	cmp	r4, r1
 800eed6:	f77f ae36 	ble.w	800eb46 <stepMapRenew_DiagMap.constprop.3+0x4ca>
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	f43f ae33 	beq.w	800eb46 <stepMapRenew_DiagMap.constprop.3+0x4ca>
				q_x[tail] = q_x[head];
 800eee0:	ab06      	add	r3, sp, #24
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800eee2:	9d00      	ldr	r5, [sp, #0]
				q_vh[tail] = hor;
 800eee4:	9f02      	ldr	r7, [sp, #8]
 800eee6:	f04f 0601 	mov.w	r6, #1
				q_x[tail] = q_x[head];
 800eeea:	f803 2008 	strb.w	r2, [r3, r8]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800eeee:	aa06      	add	r2, sp, #24
				q_y[tail] = q_y[head] - 1;
 800eef0:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
				q_vh[tail] = hor;
 800eef4:	f807 6008 	strb.w	r6, [r7, r8]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800eef8:	5d54      	ldrb	r4, [r2, r5]
 800eefa:	f108 0102 	add.w	r1, r8, #2
				q_y[tail] = q_y[head] - 1;
 800eefe:	f803 0008 	strb.w	r0, [r3, r8]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800ef02:	4628      	mov	r0, r5
 800ef04:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
 800ef08:	0123      	lsls	r3, r4, #4
				for (unsigned char i = 1;; i++) {
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	b289      	uxth	r1, r1
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800ef0e:	5c2d      	ldrb	r5, [r5, r0]
 800ef10:	46b9      	mov	r9, r7
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800ef12:	1958      	adds	r0, r3, r5
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800ef14:	3d01      	subs	r5, #1
 800ef16:	1b1b      	subs	r3, r3, r4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800ef18:	f83b 6010 	ldrh.w	r6, [fp, r0, lsl #1]
				vh = hor;
 800ef1c:	4610      	mov	r0, r2
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800ef1e:	442b      	add	r3, r5
				y = q_y[head] - 1;
 800ef20:	b2ed      	uxtb	r5, r5
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800ef22:	360f      	adds	r6, #15
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800ef24:	f82a 6013 	strh.w	r6, [sl, r3, lsl #1]
 800ef28:	e035      	b.n	800ef96 <stepMapRenew_DiagMap.constprop.3+0x91a>
		if (wall_ver[_y] & 1 << _x) {
 800ef2a:	9b01      	ldr	r3, [sp, #4]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800ef2c:	1e60      	subs	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 800ef2e:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800ef32:	b2c7      	uxtb	r7, r0
		if (wall_ver[_y] & 1 << _x) {
 800ef34:	b29b      	uxth	r3, r3
 800ef36:	413b      	asrs	r3, r7
 800ef38:	07db      	lsls	r3, r3, #31
 800ef3a:	f100 831f 	bmi.w	800f57c <stepMapRenew_DiagMap.constprop.3+0xf00>
										> DiagStepMap_hor[x][y] + Step_D
 800ef3e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
								&& (DiagStepMap_ver[x - 1][y]
 800ef42:	eb05 1000 	add.w	r0, r5, r0, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 800ef46:	442b      	add	r3, r5
								&& (DiagStepMap_ver[x - 1][y]
 800ef48:	f83b c010 	ldrh.w	ip, [fp, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800ef4c:	f83a 6013 	ldrh.w	r6, [sl, r3, lsl #1]
 800ef50:	f106 030f 	add.w	r3, r6, #15
												- (DE_Step_D * i))	//
 800ef54:	eba3 0e82 	sub.w	lr, r3, r2, lsl #2
								&& x > 0) {
 800ef58:	45f4      	cmp	ip, lr
 800ef5a:	f340 830f 	ble.w	800f57c <stepMapRenew_DiagMap.constprop.3+0xf00>
 800ef5e:	2c00      	cmp	r4, #0
 800ef60:	f000 830c 	beq.w	800f57c <stepMapRenew_DiagMap.constprop.3+0xf00>
									+ Step_D - (DE_Step_D * i);
 800ef64:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 800ef68:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x - 1][y]
 800ef6a:	429e      	cmp	r6, r3
 800ef6c:	f080 8318 	bcs.w	800f5a0 <stepMapRenew_DiagMap.constprop.3+0xf24>
							DiagStepMap_ver[x - 1][y] = DiagStepMap_hor[x][y]
 800ef70:	f82b 3010 	strh.w	r3, [fp, r0, lsl #1]
							q_x[tail] = x;
 800ef74:	ab06      	add	r3, sp, #24
							q_vh[tail] = ver;
 800ef76:	463c      	mov	r4, r7
							vh = ver;
 800ef78:	2000      	movs	r0, #0
							q_x[tail] = x;
 800ef7a:	f803 7008 	strb.w	r7, [r3, r8]
							q_y[tail] = y;
 800ef7e:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800ef82:	f803 5008 	strb.w	r5, [r3, r8]
							q_vh[tail] = ver;
 800ef86:	f04f 0300 	mov.w	r3, #0
 800ef8a:	f809 3008 	strb.w	r3, [r9, r8]
				for (unsigned char i = 1;; i++) {
 800ef8e:	3201      	adds	r2, #1
 800ef90:	3101      	adds	r1, #1
 800ef92:	b2d2      	uxtb	r2, r2
 800ef94:	b289      	uxth	r1, r1
 800ef96:	f101 38ff 	add.w	r8, r1, #4294967295
 800ef9a:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800ef9e:	2800      	cmp	r0, #0
 800efa0:	d1c3      	bne.n	800ef2a <stepMapRenew_DiagMap.constprop.3+0x8ae>
		if (wall_hor[_x] & 1 << _y) {
 800efa2:	4bc6      	ldr	r3, [pc, #792]	; (800f2bc <stepMapRenew_DiagMap.constprop.3+0xc40>)
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 800efa4:	f105 3eff 	add.w	lr, r5, #4294967295
		if (wall_hor[_x] & 1 << _y) {
 800efa8:	f833 0014 	ldrh.w	r0, [r3, r4, lsl #1]
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 800efac:	fa5f f78e 	uxtb.w	r7, lr
		if (wall_hor[_x] & 1 << _y) {
 800efb0:	b280      	uxth	r0, r0
 800efb2:	4138      	asrs	r0, r7
 800efb4:	07c0      	lsls	r0, r0, #31
 800efb6:	f100 82e1 	bmi.w	800f57c <stepMapRenew_DiagMap.constprop.3+0xf00>
										> DiagStepMap_ver[x][y] + Step_D
 800efba:	0123      	lsls	r3, r4, #4
 800efbc:	1958      	adds	r0, r3, r5
								&& (DiagStepMap_hor[x][y - 1]
 800efbe:	1b1b      	subs	r3, r3, r4
										> DiagStepMap_ver[x][y] + Step_D
 800efc0:	f83b 6010 	ldrh.w	r6, [fp, r0, lsl #1]
								&& (DiagStepMap_hor[x][y - 1]
 800efc4:	4473      	add	r3, lr
										> DiagStepMap_ver[x][y] + Step_D
 800efc6:	f106 000f 	add.w	r0, r6, #15
								&& (DiagStepMap_hor[x][y - 1]
 800efca:	f83a c013 	ldrh.w	ip, [sl, r3, lsl #1]
												- (DE_Step_D * i))		//
 800efce:	eba0 0e82 	sub.w	lr, r0, r2, lsl #2
								&& y > 0) {
 800efd2:	45f4      	cmp	ip, lr
 800efd4:	f340 82d2 	ble.w	800f57c <stepMapRenew_DiagMap.constprop.3+0xf00>
 800efd8:	2d00      	cmp	r5, #0
 800efda:	f000 82cf 	beq.w	800f57c <stepMapRenew_DiagMap.constprop.3+0xf00>
									+ Step_D - (DE_Step_D * i);
 800efde:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 800efe2:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x][y - 1]
 800efe4:	4286      	cmp	r6, r0
 800efe6:	d20f      	bcs.n	800f008 <stepMapRenew_DiagMap.constprop.3+0x98c>
							DiagStepMap_hor[x][y - 1] = DiagStepMap_ver[x][y]
 800efe8:	f82a 0013 	strh.w	r0, [sl, r3, lsl #1]
							q_x[tail] = x;
 800efec:	ab06      	add	r3, sp, #24
							q_vh[tail] = hor;
 800efee:	463d      	mov	r5, r7
							vh = hor;
 800eff0:	2001      	movs	r0, #1
							q_x[tail] = x;
 800eff2:	f803 4008 	strb.w	r4, [r3, r8]
							q_y[tail] = y;
 800eff6:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800effa:	f803 7008 	strb.w	r7, [r3, r8]
							q_vh[tail] = hor;
 800effe:	f04f 0301 	mov.w	r3, #1
 800f002:	f809 3008 	strb.w	r3, [r9, r8]
 800f006:	e7c2      	b.n	800ef8e <stepMapRenew_DiagMap.constprop.3+0x912>
										DiagStepMap_ver[x][y] + 1;
 800f008:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y - 1] =
 800f00a:	f82a 6013 	strh.w	r6, [sl, r3, lsl #1]
 800f00e:	e7ed      	b.n	800efec <stepMapRenew_DiagMap.constprop.3+0x970>
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1]
 800f010:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f014:	eb03 1502 	add.w	r5, r3, r2, lsl #4
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1]
 800f018:	4421      	add	r1, r4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f01a:	f83b 5015 	ldrh.w	r5, [fp, r5, lsl #1]
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1]
 800f01e:	f83a 7011 	ldrh.w	r7, [sl, r1, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f022:	f105 010f 	add.w	r1, r5, #15
					&& q_x[head] < 15 && q_y[head] > 0) {			//WH
 800f026:	428f      	cmp	r7, r1
 800f028:	f77f ad85 	ble.w	800eb36 <stepMapRenew_DiagMap.constprop.3+0x4ba>
 800f02c:	2a0e      	cmp	r2, #14
 800f02e:	bf8c      	ite	hi
 800f030:	2100      	movhi	r1, #0
 800f032:	2101      	movls	r1, #1
 800f034:	2b00      	cmp	r3, #0
 800f036:	bf08      	it	eq
 800f038:	2100      	moveq	r1, #0
 800f03a:	2900      	cmp	r1, #0
 800f03c:	f43f ad7b 	beq.w	800eb36 <stepMapRenew_DiagMap.constprop.3+0x4ba>
				q_x[tail] = q_x[head] + 1;
 800f040:	ab06      	add	r3, sp, #24
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 800f042:	ac06      	add	r4, sp, #24
				for (unsigned char i = 1;; i++) {
 800f044:	2201      	movs	r2, #1
 800f046:	f108 0102 	add.w	r1, r8, #2
				q_x[tail] = q_x[head] + 1;
 800f04a:	f803 6008 	strb.w	r6, [r3, r8]
				q_y[tail] = q_y[head] - 1;
 800f04e:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
				q_vh[tail] = hor;
 800f052:	f04f 0601 	mov.w	r6, #1
 800f056:	b289      	uxth	r1, r1
				q_y[tail] = q_y[head] - 1;
 800f058:	f803 0008 	strb.w	r0, [r3, r8]
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 800f05c:	9800      	ldr	r0, [sp, #0]
 800f05e:	5c23      	ldrb	r3, [r4, r0]
 800f060:	f50d 549d 	add.w	r4, sp, #5024	; 0x13a0
 800f064:	5c25      	ldrb	r5, [r4, r0]
 800f066:	189c      	adds	r4, r3, r2
				q_vh[tail] = hor;
 800f068:	9802      	ldr	r0, [sp, #8]
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f06a:	eb05 1303 	add.w	r3, r5, r3, lsl #4
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 800f06e:	3d01      	subs	r5, #1
				q_vh[tail] = hor;
 800f070:	f800 6008 	strb.w	r6, [r0, r8]
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 800f074:	ebc4 1004 	rsb	r0, r4, r4, lsl #4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f078:	f83b 6013 	ldrh.w	r6, [fp, r3, lsl #1]
 800f07c:	f101 38ff 	add.w	r8, r1, #4294967295
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 800f080:	1943      	adds	r3, r0, r5
				vh = hor;
 800f082:	4610      	mov	r0, r2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f084:	360f      	adds	r6, #15
				x = q_x[head] + 1;
 800f086:	b2e4      	uxtb	r4, r4
				y = q_y[head] - 1;
 800f088:	b2ed      	uxtb	r5, r5
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 800f08a:	f82a 6013 	strh.w	r6, [sl, r3, lsl #1]
 800f08e:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800f092:	2800      	cmp	r0, #0
 800f094:	d038      	beq.n	800f108 <stepMapRenew_DiagMap.constprop.3+0xa8c>
		if (wall_ver[_y] & 1 << _x) {
 800f096:	9b01      	ldr	r3, [sp, #4]
 800f098:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800f09c:	b29b      	uxth	r3, r3
 800f09e:	4123      	asrs	r3, r4
 800f0a0:	07de      	lsls	r6, r3, #31
 800f0a2:	f100 85a1 	bmi.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
										> DiagStepMap_hor[x][y] + Step_D
 800f0a6:	0120      	lsls	r0, r4, #4
 800f0a8:	1b03      	subs	r3, r0, r4
								&& (DiagStepMap_ver[x][y]
 800f0aa:	4428      	add	r0, r5
										> DiagStepMap_hor[x][y] + Step_D
 800f0ac:	442b      	add	r3, r5
								&& (DiagStepMap_ver[x][y]
 800f0ae:	f83b 7010 	ldrh.w	r7, [fp, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800f0b2:	f83a 6013 	ldrh.w	r6, [sl, r3, lsl #1]
 800f0b6:	f106 030f 	add.w	r3, r6, #15
												- (DE_Step_D * i))	//
 800f0ba:	eba3 0e82 	sub.w	lr, r3, r2, lsl #2
								&& x < 15) {
 800f0be:	4577      	cmp	r7, lr
 800f0c0:	f340 8592 	ble.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
 800f0c4:	2c0e      	cmp	r4, #14
 800f0c6:	f200 858f 	bhi.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
									+ Step_D - (DE_Step_D * i);
 800f0ca:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 800f0ce:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x][y]
 800f0d0:	429e      	cmp	r6, r3
 800f0d2:	f080 8598 	bcs.w	800fc06 <stepMapRenew_DiagMap.constprop.3+0x158a>
							DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 800f0d6:	f82b 3010 	strh.w	r3, [fp, r0, lsl #1]
							q_x[tail] = x;
 800f0da:	ab06      	add	r3, sp, #24
							q_vh[tail] = ver;
 800f0dc:	f04f 0600 	mov.w	r6, #0
							vh = ver;
 800f0e0:	2000      	movs	r0, #0
							q_x[tail] = x;
 800f0e2:	f803 4008 	strb.w	r4, [r3, r8]
							q_y[tail] = y;
 800f0e6:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800f0ea:	f803 5008 	strb.w	r5, [r3, r8]
							q_vh[tail] = ver;
 800f0ee:	9b02      	ldr	r3, [sp, #8]
 800f0f0:	f803 6008 	strb.w	r6, [r3, r8]
 800f0f4:	3101      	adds	r1, #1
				for (unsigned char i = 1;; i++) {
 800f0f6:	3201      	adds	r2, #1
 800f0f8:	b289      	uxth	r1, r1
 800f0fa:	b2d2      	uxtb	r2, r2
 800f0fc:	f101 38ff 	add.w	r8, r1, #4294967295
 800f100:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800f104:	2800      	cmp	r0, #0
 800f106:	d1c6      	bne.n	800f096 <stepMapRenew_DiagMap.constprop.3+0xa1a>
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 800f108:	1c63      	adds	r3, r4, #1
		if (wall_hor[_x] & 1 << _y) {
 800f10a:	4e6c      	ldr	r6, [pc, #432]	; (800f2bc <stepMapRenew_DiagMap.constprop.3+0xc40>)
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 800f10c:	1e68      	subs	r0, r5, #1
 800f10e:	b2df      	uxtb	r7, r3
 800f110:	fa5f fe80 	uxtb.w	lr, r0
		if (wall_hor[_x] & 1 << _y) {
 800f114:	f836 6017 	ldrh.w	r6, [r6, r7, lsl #1]
 800f118:	b2b6      	uxth	r6, r6
 800f11a:	fa46 f60e 	asr.w	r6, r6, lr
 800f11e:	07f6      	lsls	r6, r6, #31
 800f120:	f100 8562 	bmi.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
										> DiagStepMap_ver[x][y] + Step_D
 800f124:	eb05 1604 	add.w	r6, r5, r4, lsl #4
								&& (DiagStepMap_hor[x + 1][y - 1]
 800f128:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 800f12c:	f83b 6016 	ldrh.w	r6, [fp, r6, lsl #1]
								&& (DiagStepMap_hor[x + 1][y - 1]
 800f130:	4403      	add	r3, r0
										> DiagStepMap_ver[x][y] + Step_D
 800f132:	f106 000f 	add.w	r0, r6, #15
								&& (DiagStepMap_hor[x + 1][y - 1]
 800f136:	f83a 9013 	ldrh.w	r9, [sl, r3, lsl #1]
												- (DE_Step_D * i))		//
 800f13a:	eba0 0c82 	sub.w	ip, r0, r2, lsl #2
								&& (DiagStepMap_hor[x + 1][y - 1]
 800f13e:	45e1      	cmp	r9, ip
 800f140:	f340 8552 	ble.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
								&& x < 15 && y > 0) {
 800f144:	2c0e      	cmp	r4, #14
 800f146:	f200 854f 	bhi.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
 800f14a:	2d00      	cmp	r5, #0
 800f14c:	f000 854c 	beq.w	800fbe8 <stepMapRenew_DiagMap.constprop.3+0x156c>
											- (DE_Step_D * i);
 800f150:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 800f154:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x + 1][y - 1]
 800f156:	4286      	cmp	r6, r0
 800f158:	f080 8208 	bcs.w	800f56c <stepMapRenew_DiagMap.constprop.3+0xef0>
							DiagStepMap_hor[x + 1][y - 1] =
 800f15c:	f82a 0013 	strh.w	r0, [sl, r3, lsl #1]
							q_x[tail] = x;
 800f160:	ab06      	add	r3, sp, #24
							q_vh[tail] = hor;
 800f162:	f04f 0001 	mov.w	r0, #1
							x++;
 800f166:	463c      	mov	r4, r7
							q_vh[tail] = hor;
 800f168:	4675      	mov	r5, lr
							q_x[tail] = x;
 800f16a:	f803 7008 	strb.w	r7, [r3, r8]
							q_y[tail] = y;
 800f16e:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800f172:	f803 e008 	strb.w	lr, [r3, r8]
							q_vh[tail] = hor;
 800f176:	9b02      	ldr	r3, [sp, #8]
 800f178:	f803 0008 	strb.w	r0, [r3, r8]
							vh = hor;
 800f17c:	2001      	movs	r0, #1
 800f17e:	e7b9      	b.n	800f0f4 <stepMapRenew_DiagMap.constprop.3+0xa78>
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 800f180:	eb03 1002 	add.w	r0, r3, r2, lsl #4
					&& (DiagStepMap_ver[q_x[head] + 1][q_y[head]]
 800f184:	eb03 1501 	add.w	r5, r3, r1, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 800f188:	f83b 0010 	ldrh.w	r0, [fp, r0, lsl #1]
					&& (DiagStepMap_ver[q_x[head] + 1][q_y[head]]
 800f18c:	f83b 5015 	ldrh.w	r5, [fp, r5, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 800f190:	3014      	adds	r0, #20
					&& q_x[head] < 14) {			//WH
 800f192:	4285      	cmp	r5, r0
 800f194:	f77f acc5 	ble.w	800eb22 <stepMapRenew_DiagMap.constprop.3+0x4a6>
 800f198:	2a0d      	cmp	r2, #13
 800f19a:	f63f acc2 	bhi.w	800eb22 <stepMapRenew_DiagMap.constprop.3+0x4a6>
				q_x[tail] = q_x[head] + 1;
 800f19e:	aa06      	add	r2, sp, #24
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1a0:	9900      	ldr	r1, [sp, #0]
		if (wall_ver[_y] & 1 << _x) {
 800f1a2:	9f01      	ldr	r7, [sp, #4]
				q_x[tail] = q_x[head] + 1;
 800f1a4:	f802 6008 	strb.w	r6, [r2, r8]
				q_y[tail] = q_y[head];
 800f1a8:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
				q_vh[tail] = ver;
 800f1ac:	9d02      	ldr	r5, [sp, #8]
				tail++;
 800f1ae:	f108 0601 	add.w	r6, r8, #1
				q_y[tail] = q_y[head];
 800f1b2:	f802 3008 	strb.w	r3, [r2, r8]
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1b6:	aa06      	add	r2, sp, #24
 800f1b8:	460b      	mov	r3, r1
				q_vh[tail] = ver;
 800f1ba:	f805 4008 	strb.w	r4, [r5, r8]
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1be:	5c52      	ldrb	r2, [r2, r1]
 800f1c0:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
				tail++;
 800f1c4:	fa1f f886 	uxth.w	r8, r6
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1c8:	5ccb      	ldrb	r3, [r1, r3]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 800f1ca:	1c90      	adds	r0, r2, #2
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1cc:	1c51      	adds	r1, r2, #1
		if (wall_ver[_y] & 1 << _x) {
 800f1ce:	f837 7013 	ldrh.w	r7, [r7, r3, lsl #1]
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 800f1d2:	eb03 1e02 	add.w	lr, r3, r2, lsl #4
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 800f1d6:	b2c0      	uxtb	r0, r0
		if (wall_ver[_y] & 1 << _x) {
 800f1d8:	b2bc      	uxth	r4, r7
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 800f1da:	f83b 501e 	ldrh.w	r5, [fp, lr, lsl #1]
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1de:	eb03 1701 	add.w	r7, r3, r1, lsl #4
		if (wall_ver[_y] & 1 << _x) {
 800f1e2:	4104      	asrs	r4, r0
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 800f1e4:	3514      	adds	r5, #20
				x = q_x[head] + 1;
 800f1e6:	b2ce      	uxtb	r6, r1
		if (wall_ver[_y] & 1 << _x) {
 800f1e8:	07e4      	lsls	r4, r4, #31
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 800f1ea:	f82b 5017 	strh.w	r5, [fp, r7, lsl #1]
		if (wall_ver[_y] & 1 << _x) {
 800f1ee:	f53f ac98 	bmi.w	800eb22 <stepMapRenew_DiagMap.constprop.3+0x4a6>
							&& (DiagStepMap_ver[x + 1][y]
 800f1f2:	1c74      	adds	r4, r6, #1
									> DiagStepMap_ver[x][y] + Step_S
 800f1f4:	eb03 1506 	add.w	r5, r3, r6, lsl #4
							&& (DiagStepMap_ver[x + 1][y]
 800f1f8:	46b1      	mov	r9, r6
 800f1fa:	0124      	lsls	r4, r4, #4
									> DiagStepMap_ver[x][y] + Step_S
 800f1fc:	f83b 5015 	ldrh.w	r5, [fp, r5, lsl #1]
							&& (DiagStepMap_ver[x + 1][y]
 800f200:	eb04 0e03 	add.w	lr, r4, r3
											- (DE_Step_S * i))	//
 800f204:	f105 0710 	add.w	r7, r5, #16
							&& (DiagStepMap_ver[x + 1][y]
 800f208:	f83b e01e 	ldrh.w	lr, [fp, lr, lsl #1]
							&& x < 14) {
 800f20c:	45be      	cmp	lr, r7
 800f20e:	f77f ac88 	ble.w	800eb22 <stepMapRenew_DiagMap.constprop.3+0x4a6>
 800f212:	2e0d      	cmp	r6, #13
 800f214:	f63f ac85 	bhi.w	800eb22 <stepMapRenew_DiagMap.constprop.3+0x4a6>
 800f218:	2608      	movs	r6, #8
 800f21a:	46ce      	mov	lr, r9
 800f21c:	e010      	b.n	800f240 <stepMapRenew_DiagMap.constprop.3+0xbc4>
									> DiagStepMap_ver[x][y] + Step_S
 800f21e:	f83b 501c 	ldrh.w	r5, [fp, ip, lsl #1]
							&& (DiagStepMap_ver[x + 1][y]
 800f222:	f83b 1019 	ldrh.w	r1, [fp, r9, lsl #1]
									> DiagStepMap_ver[x][y] + Step_S
 800f226:	f105 0714 	add.w	r7, r5, #20
											- (DE_Step_S * i))	//
 800f22a:	1bbf      	subs	r7, r7, r6
							&& x < 14) {
 800f22c:	3604      	adds	r6, #4
 800f22e:	42b9      	cmp	r1, r7
 800f230:	bfd4      	ite	le
 800f232:	2100      	movle	r1, #0
 800f234:	2101      	movgt	r1, #1
 800f236:	280d      	cmp	r0, #13
 800f238:	4610      	mov	r0, r2
 800f23a:	bf88      	it	hi
 800f23c:	2100      	movhi	r1, #0
 800f23e:	b391      	cbz	r1, 800f2a6 <stepMapRenew_DiagMap.constprop.3+0xc2a>
								+ Step_S - (DE_Step_S * i);
 800f240:	f1c6 0118 	rsb	r1, r6, #24
						DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 800f244:	18e7      	adds	r7, r4, r3
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 800f246:	1c42      	adds	r2, r0, #1
									> DiagStepMap_ver[x][y] + Step_S
 800f248:	eb03 1c00 	add.w	ip, r3, r0, lsl #4
								+ Step_S - (DE_Step_S * i);
 800f24c:	eb01 0905 	add.w	r9, r1, r5
						tail++;
 800f250:	f108 0101 	add.w	r1, r8, #1
								<= DiagStepMap_ver[x][y]) {
 800f254:	eb03 150e 	add.w	r5, r3, lr, lsl #4
							&& (DiagStepMap_ver[x + 1][y]
 800f258:	4686      	mov	lr, r0
						tail++;
 800f25a:	9103      	str	r1, [sp, #12]
								+ Step_S - (DE_Step_S * i);
 800f25c:	fa1f f189 	uxth.w	r1, r9
							&& (DiagStepMap_ver[x + 1][y]
 800f260:	0114      	lsls	r4, r2, #4
						DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 800f262:	f82b 1017 	strh.w	r1, [fp, r7, lsl #1]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 800f266:	b2d2      	uxtb	r2, r2
								<= DiagStepMap_ver[x][y]) {
 800f268:	f83b 5015 	ldrh.w	r5, [fp, r5, lsl #1]
							&& (DiagStepMap_ver[x + 1][y]
 800f26c:	eb04 0903 	add.w	r9, r4, r3
						if (DiagStepMap_ver[x + 1][y]
 800f270:	42a9      	cmp	r1, r5
		if (wall_ver[_y] & 1 << _x) {
 800f272:	9901      	ldr	r1, [sp, #4]
									+ 1;
 800f274:	f105 0501 	add.w	r5, r5, #1
		if (wall_ver[_y] & 1 << _x) {
 800f278:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
							DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 800f27c:	bf98      	it	ls
 800f27e:	f82b 5017 	strhls.w	r5, [fp, r7, lsl #1]
						q_x[tail] = x;
 800f282:	ad06      	add	r5, sp, #24
		if (wall_ver[_y] & 1 << _x) {
 800f284:	b289      	uxth	r1, r1
						q_vh[tail] = ver;
 800f286:	f04f 0700 	mov.w	r7, #0
						q_x[tail] = x;
 800f28a:	f805 0008 	strb.w	r0, [r5, r8]
						q_y[tail] = y;
 800f28e:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
		if (wall_ver[_y] & 1 << _x) {
 800f292:	4111      	asrs	r1, r2
						q_y[tail] = y;
 800f294:	f805 3008 	strb.w	r3, [r5, r8]
		if (wall_ver[_y] & 1 << _x) {
 800f298:	07c9      	lsls	r1, r1, #31
						q_vh[tail] = ver;
 800f29a:	9d02      	ldr	r5, [sp, #8]
 800f29c:	f805 7008 	strb.w	r7, [r5, r8]
						tail++;
 800f2a0:	f8bd 800c 	ldrh.w	r8, [sp, #12]
		if (wall_ver[_y] & 1 << _x) {
 800f2a4:	d5bb      	bpl.n	800f21e <stepMapRenew_DiagMap.constprop.3+0xba2>
 800f2a6:	9900      	ldr	r1, [sp, #0]
 800f2a8:	aa06      	add	r2, sp, #24
 800f2aa:	460b      	mov	r3, r1
 800f2ac:	5c52      	ldrb	r2, [r2, r1]
 800f2ae:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800f2b2:	5ccb      	ldrb	r3, [r1, r3]
 800f2b4:	1c51      	adds	r1, r2, #1
 800f2b6:	b2ce      	uxtb	r6, r1
 800f2b8:	e433      	b.n	800eb22 <stepMapRenew_DiagMap.constprop.3+0x4a6>
 800f2ba:	bf00      	nop
 800f2bc:	20015d18 	.word	0x20015d18
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head]]
 800f2c0:	ebc1 1001 	rsb	r0, r1, r1, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f2c4:	eb03 1402 	add.w	r4, r3, r2, lsl #4
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head]]
 800f2c8:	4418      	add	r0, r3
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f2ca:	f83b 4014 	ldrh.w	r4, [fp, r4, lsl #1]
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head]]
 800f2ce:	f83a 5010 	ldrh.w	r5, [sl, r0, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f2d2:	f104 000f 	add.w	r0, r4, #15
					&& q_x[head] < 15 && q_y[head] < 15) {			//WH
 800f2d6:	4285      	cmp	r5, r0
 800f2d8:	f77f ac1a 	ble.w	800eb10 <stepMapRenew_DiagMap.constprop.3+0x494>
 800f2dc:	2a0e      	cmp	r2, #14
 800f2de:	bf98      	it	ls
 800f2e0:	2b0e      	cmpls	r3, #14
 800f2e2:	f63f ac15 	bhi.w	800eb10 <stepMapRenew_DiagMap.constprop.3+0x494>
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f2e6:	9800      	ldr	r0, [sp, #0]
				q_x[tail] = q_x[head] + 1;
 800f2e8:	aa06      	add	r2, sp, #24
				q_y[tail] = q_y[head];
 800f2ea:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f2ee:	ac06      	add	r4, sp, #24
				q_x[tail] = q_x[head] + 1;
 800f2f0:	f802 6008 	strb.w	r6, [r2, r8]
 800f2f4:	f108 0202 	add.w	r2, r8, #2
				q_y[tail] = q_y[head];
 800f2f8:	f801 3008 	strb.w	r3, [r1, r8]
				for (unsigned char i = 1;; i++) {
 800f2fc:	2301      	movs	r3, #1
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f2fe:	5c21      	ldrb	r1, [r4, r0]
 800f300:	f50d 549d 	add.w	r4, sp, #5024	; 0x13a0
				q_vh[tail] = hor;
 800f304:	9f02      	ldr	r7, [sp, #8]
 800f306:	f04f 0601 	mov.w	r6, #1
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f30a:	5c24      	ldrb	r4, [r4, r0]
 800f30c:	18cd      	adds	r5, r1, r3
				q_vh[tail] = hor;
 800f30e:	f807 6008 	strb.w	r6, [r7, r8]
 800f312:	b292      	uxth	r2, r2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f314:	eb04 1101 	add.w	r1, r4, r1, lsl #4
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f318:	46b9      	mov	r9, r7
 800f31a:	ebc5 1005 	rsb	r0, r5, r5, lsl #4
 800f31e:	f102 38ff 	add.w	r8, r2, #4294967295
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f322:	f83b 6011 	ldrh.w	r6, [fp, r1, lsl #1]
				x = q_x[head] + 1;
 800f326:	b2ed      	uxtb	r5, r5
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f328:	1901      	adds	r1, r0, r4
				vh = hor;
 800f32a:	4618      	mov	r0, r3
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f32c:	360f      	adds	r6, #15
 800f32e:	fa1f f888 	uxth.w	r8, r8
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 800f332:	f82a 6011 	strh.w	r6, [sl, r1, lsl #1]
					if (vh == ver) {
 800f336:	2800      	cmp	r0, #0
 800f338:	d03d      	beq.n	800f3b6 <stepMapRenew_DiagMap.constprop.3+0xd3a>
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 800f33a:	1c60      	adds	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 800f33c:	9901      	ldr	r1, [sp, #4]
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 800f33e:	b2c7      	uxtb	r7, r0
		if (wall_ver[_y] & 1 << _x) {
 800f340:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 800f344:	b289      	uxth	r1, r1
 800f346:	4129      	asrs	r1, r5
 800f348:	07ce      	lsls	r6, r1, #31
 800f34a:	f100 8442 	bmi.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
										> DiagStepMap_hor[x][y] + Step_D
 800f34e:	012e      	lsls	r6, r5, #4
 800f350:	1b71      	subs	r1, r6, r5
								&& (DiagStepMap_ver[x][y + 1]
 800f352:	4430      	add	r0, r6
										> DiagStepMap_hor[x][y] + Step_D
 800f354:	4421      	add	r1, r4
								&& (DiagStepMap_ver[x][y + 1]
 800f356:	f83b c010 	ldrh.w	ip, [fp, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800f35a:	f83a 6011 	ldrh.w	r6, [sl, r1, lsl #1]
 800f35e:	f106 010f 	add.w	r1, r6, #15
												- (DE_Step_D * i))	//
 800f362:	eba1 0e83 	sub.w	lr, r1, r3, lsl #2
								&& (DiagStepMap_ver[x][y + 1]
 800f366:	45f4      	cmp	ip, lr
 800f368:	f340 8433 	ble.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
								&& x < 15 && y < 15) {
 800f36c:	2d0e      	cmp	r5, #14
 800f36e:	f200 8430 	bhi.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
 800f372:	2c0e      	cmp	r4, #14
 800f374:	f200 842d 	bhi.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
									+ Step_D - (DE_Step_D * i);
 800f378:	eba1 0183 	sub.w	r1, r1, r3, lsl #2
 800f37c:	b289      	uxth	r1, r1
							if (DiagStepMap_ver[x][y + 1]
 800f37e:	428e      	cmp	r6, r1
 800f380:	f080 843c 	bcs.w	800fbfc <stepMapRenew_DiagMap.constprop.3+0x1580>
							DiagStepMap_ver[x][y + 1] = DiagStepMap_hor[x][y]
 800f384:	f82b 1010 	strh.w	r1, [fp, r0, lsl #1]
							q_x[tail] = x;
 800f388:	a906      	add	r1, sp, #24
							y++;
 800f38a:	463c      	mov	r4, r7
							vh = ver;
 800f38c:	2000      	movs	r0, #0
							q_x[tail] = x;
 800f38e:	f801 5008 	strb.w	r5, [r1, r8]
							q_y[tail] = y;
 800f392:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800f396:	f801 7008 	strb.w	r7, [r1, r8]
							q_vh[tail] = ver;
 800f39a:	f04f 0100 	mov.w	r1, #0
 800f39e:	f809 1008 	strb.w	r1, [r9, r8]
 800f3a2:	3201      	adds	r2, #1
				for (unsigned char i = 1;; i++) {
 800f3a4:	3301      	adds	r3, #1
 800f3a6:	b292      	uxth	r2, r2
 800f3a8:	b2db      	uxtb	r3, r3
 800f3aa:	f102 38ff 	add.w	r8, r2, #4294967295
 800f3ae:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800f3b2:	2800      	cmp	r0, #0
 800f3b4:	d1c1      	bne.n	800f33a <stepMapRenew_DiagMap.constprop.3+0xcbe>
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 800f3b6:	1c69      	adds	r1, r5, #1
		if (wall_hor[_x] & 1 << _y) {
 800f3b8:	48a8      	ldr	r0, [pc, #672]	; (800f65c <stepMapRenew_DiagMap.constprop.3+0xfe0>)
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 800f3ba:	b2cf      	uxtb	r7, r1
		if (wall_hor[_x] & 1 << _y) {
 800f3bc:	f830 0017 	ldrh.w	r0, [r0, r7, lsl #1]
 800f3c0:	b280      	uxth	r0, r0
 800f3c2:	4120      	asrs	r0, r4
 800f3c4:	07c0      	lsls	r0, r0, #31
 800f3c6:	f100 8404 	bmi.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
										> DiagStepMap_ver[x][y] + Step_D
 800f3ca:	eb04 1005 	add.w	r0, r4, r5, lsl #4
								&& (DiagStepMap_hor[x + 1][y]
 800f3ce:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 800f3d2:	f83b 6010 	ldrh.w	r6, [fp, r0, lsl #1]
								&& (DiagStepMap_hor[x + 1][y]
 800f3d6:	4421      	add	r1, r4
										> DiagStepMap_ver[x][y] + Step_D
 800f3d8:	f106 000f 	add.w	r0, r6, #15
								&& (DiagStepMap_hor[x + 1][y]
 800f3dc:	f83a c011 	ldrh.w	ip, [sl, r1, lsl #1]
												- (DE_Step_D * i))		//
 800f3e0:	eba0 0e83 	sub.w	lr, r0, r3, lsl #2
								&& (DiagStepMap_hor[x + 1][y]
 800f3e4:	45f4      	cmp	ip, lr
 800f3e6:	f340 83f4 	ble.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
								&& x < 15 && y < 15) {
 800f3ea:	2d0e      	cmp	r5, #14
 800f3ec:	f200 83f1 	bhi.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
 800f3f0:	2c0e      	cmp	r4, #14
 800f3f2:	f200 83ee 	bhi.w	800fbd2 <stepMapRenew_DiagMap.constprop.3+0x1556>
									+ Step_D - (DE_Step_D * i);
 800f3f6:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 800f3fa:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x + 1][y]
 800f3fc:	4286      	cmp	r6, r0
 800f3fe:	f080 80b9 	bcs.w	800f574 <stepMapRenew_DiagMap.constprop.3+0xef8>
							DiagStepMap_hor[x + 1][y] = DiagStepMap_ver[x][y]
 800f402:	f82a 0011 	strh.w	r0, [sl, r1, lsl #1]
							q_x[tail] = x;
 800f406:	a906      	add	r1, sp, #24
							x++;
 800f408:	463d      	mov	r5, r7
							vh = hor;
 800f40a:	2001      	movs	r0, #1
							q_x[tail] = x;
 800f40c:	f801 7008 	strb.w	r7, [r1, r8]
							q_y[tail] = y;
 800f410:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800f414:	f801 4008 	strb.w	r4, [r1, r8]
							q_vh[tail] = hor;
 800f418:	f04f 0101 	mov.w	r1, #1
 800f41c:	f809 1008 	strb.w	r1, [r9, r8]
 800f420:	e7bf      	b.n	800f3a2 <stepMapRenew_DiagMap.constprop.3+0xd26>
					&& (DiagStepMap_hor[q_x[head]][q_y[head]]
 800f422:	0111      	lsls	r1, r2, #4
 800f424:	1a88      	subs	r0, r1, r2
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f426:	4419      	add	r1, r3
					&& (DiagStepMap_hor[q_x[head]][q_y[head]]
 800f428:	4418      	add	r0, r3
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f42a:	f83b 1011 	ldrh.w	r1, [fp, r1, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head]]
 800f42e:	f83a 0010 	ldrh.w	r0, [sl, r0, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 800f432:	310f      	adds	r1, #15
					&& q_y[head] < 15) {								//WH
 800f434:	4288      	cmp	r0, r1
 800f436:	f77f ab5f 	ble.w	800eaf8 <stepMapRenew_DiagMap.constprop.3+0x47c>
 800f43a:	2b0e      	cmp	r3, #14
 800f43c:	f63f ab5c 	bhi.w	800eaf8 <stepMapRenew_DiagMap.constprop.3+0x47c>
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f440:	9c00      	ldr	r4, [sp, #0]
				q_x[tail] = q_x[head];
 800f442:	a906      	add	r1, sp, #24
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f444:	a806      	add	r0, sp, #24
				q_y[tail] = q_y[head];
 800f446:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
				q_x[tail] = q_x[head];
 800f44a:	f801 2008 	strb.w	r2, [r1, r8]
				q_vh[tail] = hor;
 800f44e:	f04f 0e01 	mov.w	lr, #1
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f452:	5d00      	ldrb	r0, [r0, r4]
 800f454:	f108 0102 	add.w	r1, r8, #2
				q_y[tail] = q_y[head];
 800f458:	f805 3008 	strb.w	r3, [r5, r8]
				for (unsigned char i = 1;; i++) {
 800f45c:	2201      	movs	r2, #1
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f45e:	5d2d      	ldrb	r5, [r5, r4]
 800f460:	0103      	lsls	r3, r0, #4
				q_vh[tail] = hor;
 800f462:	9f02      	ldr	r7, [sp, #8]
 800f464:	b289      	uxth	r1, r1
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f466:	195e      	adds	r6, r3, r5
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f468:	1a1b      	subs	r3, r3, r0
				q_vh[tail] = hor;
 800f46a:	f807 e008 	strb.w	lr, [r7, r8]
				vh = hor;
 800f46e:	4614      	mov	r4, r2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f470:	f83b 6016 	ldrh.w	r6, [fp, r6, lsl #1]
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f474:	eb03 0e05 	add.w	lr, r3, r5
 800f478:	4b79      	ldr	r3, [pc, #484]	; (800f660 <stepMapRenew_DiagMap.constprop.3+0xfe4>)
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 800f47a:	360f      	adds	r6, #15
 800f47c:	9301      	str	r3, [sp, #4]
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 800f47e:	f82a 601e 	strh.w	r6, [sl, lr, lsl #1]
 800f482:	e03e      	b.n	800f502 <stepMapRenew_DiagMap.constprop.3+0xe86>
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 800f484:	1c6e      	adds	r6, r5, #1
		if (wall_ver[_y] & 1 << _x) {
 800f486:	9b01      	ldr	r3, [sp, #4]
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 800f488:	1e44      	subs	r4, r0, #1
 800f48a:	fa5f fc86 	uxtb.w	ip, r6
 800f48e:	fa5f fe84 	uxtb.w	lr, r4
		if (wall_ver[_y] & 1 << _x) {
 800f492:	f833 301c 	ldrh.w	r3, [r3, ip, lsl #1]
 800f496:	b29b      	uxth	r3, r3
 800f498:	fa43 f30e 	asr.w	r3, r3, lr
 800f49c:	07db      	lsls	r3, r3, #31
 800f49e:	d476      	bmi.n	800f58e <stepMapRenew_DiagMap.constprop.3+0xf12>
										> DiagStepMap_hor[x][y] + Step_D
 800f4a0:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
								&& (DiagStepMap_ver[x - 1][y + 1]
 800f4a4:	eb06 1604 	add.w	r6, r6, r4, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 800f4a8:	441d      	add	r5, r3
								&& (DiagStepMap_ver[x - 1][y + 1]
 800f4aa:	f83b 9016 	ldrh.w	r9, [fp, r6, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800f4ae:	f83a 5015 	ldrh.w	r5, [sl, r5, lsl #1]
 800f4b2:	f105 040f 	add.w	r4, r5, #15
												- (DE_Step_D * i))	//
 800f4b6:	eba4 0382 	sub.w	r3, r4, r2, lsl #2
								&& x > 0 && q_y[head] < 15) {
 800f4ba:	4599      	cmp	r9, r3
 800f4bc:	dd67      	ble.n	800f58e <stepMapRenew_DiagMap.constprop.3+0xf12>
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	d065      	beq.n	800f58e <stepMapRenew_DiagMap.constprop.3+0xf12>
 800f4c2:	9b00      	ldr	r3, [sp, #0]
 800f4c4:	f50d 509d 	add.w	r0, sp, #5024	; 0x13a0
 800f4c8:	5cc3      	ldrb	r3, [r0, r3]
 800f4ca:	2b0e      	cmp	r3, #14
 800f4cc:	f200 8425 	bhi.w	800fd1a <stepMapRenew_DiagMap.constprop.3+0x169e>
											- (DE_Step_D * i);
 800f4d0:	eba4 0382 	sub.w	r3, r4, r2, lsl #2
 800f4d4:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x - 1][y + 1]
 800f4d6:	429d      	cmp	r5, r3
 800f4d8:	d266      	bcs.n	800f5a8 <stepMapRenew_DiagMap.constprop.3+0xf2c>
							DiagStepMap_ver[x - 1][y + 1] =
 800f4da:	f82b 3016 	strh.w	r3, [fp, r6, lsl #1]
							q_x[tail] = x;
 800f4de:	ab06      	add	r3, sp, #24
							q_vh[tail] = ver;
 800f4e0:	4670      	mov	r0, lr
							y++;
 800f4e2:	4665      	mov	r5, ip
							vh = ver;
 800f4e4:	2400      	movs	r4, #0
							q_x[tail] = x;
 800f4e6:	f803 e008 	strb.w	lr, [r3, r8]
							q_y[tail] = y;
 800f4ea:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800f4ee:	f803 c008 	strb.w	ip, [r3, r8]
							q_vh[tail] = ver;
 800f4f2:	f04f 0300 	mov.w	r3, #0
 800f4f6:	f807 3008 	strb.w	r3, [r7, r8]
				for (unsigned char i = 1;; i++) {
 800f4fa:	3201      	adds	r2, #1
 800f4fc:	3101      	adds	r1, #1
 800f4fe:	b2d2      	uxtb	r2, r2
 800f500:	b289      	uxth	r1, r1
 800f502:	f101 38ff 	add.w	r8, r1, #4294967295
 800f506:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800f50a:	2c00      	cmp	r4, #0
 800f50c:	d1ba      	bne.n	800f484 <stepMapRenew_DiagMap.constprop.3+0xe08>
		if (wall_hor[_x] & 1 << _y) {
 800f50e:	4b53      	ldr	r3, [pc, #332]	; (800f65c <stepMapRenew_DiagMap.constprop.3+0xfe0>)
 800f510:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 800f514:	b29b      	uxth	r3, r3
 800f516:	412b      	asrs	r3, r5
 800f518:	07dc      	lsls	r4, r3, #31
 800f51a:	d438      	bmi.n	800f58e <stepMapRenew_DiagMap.constprop.3+0xf12>
										> DiagStepMap_ver[x][y] + Step_D
 800f51c:	0103      	lsls	r3, r0, #4
 800f51e:	195c      	adds	r4, r3, r5
								&& (DiagStepMap_hor[x][y]
 800f520:	1a1b      	subs	r3, r3, r0
										> DiagStepMap_ver[x][y] + Step_D
 800f522:	f83b 6014 	ldrh.w	r6, [fp, r4, lsl #1]
								&& (DiagStepMap_hor[x][y]
 800f526:	442b      	add	r3, r5
										> DiagStepMap_ver[x][y] + Step_D
 800f528:	f106 040f 	add.w	r4, r6, #15
								&& (DiagStepMap_hor[x][y]
 800f52c:	f83a c013 	ldrh.w	ip, [sl, r3, lsl #1]
												- (DE_Step_D * i)) //
 800f530:	eba4 0e82 	sub.w	lr, r4, r2, lsl #2
								&& y < 15) {
 800f534:	45f4      	cmp	ip, lr
 800f536:	dd2a      	ble.n	800f58e <stepMapRenew_DiagMap.constprop.3+0xf12>
 800f538:	2d0e      	cmp	r5, #14
 800f53a:	d828      	bhi.n	800f58e <stepMapRenew_DiagMap.constprop.3+0xf12>
									+ Step_D - (DE_Step_D * i);
 800f53c:	eba4 0482 	sub.w	r4, r4, r2, lsl #2
 800f540:	b2a4      	uxth	r4, r4
							if (DiagStepMap_hor[x][y]
 800f542:	42a6      	cmp	r6, r4
 800f544:	d20e      	bcs.n	800f564 <stepMapRenew_DiagMap.constprop.3+0xee8>
							DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 800f546:	f82a 4013 	strh.w	r4, [sl, r3, lsl #1]
							q_x[tail] = x;
 800f54a:	ab06      	add	r3, sp, #24
							vh = hor;
 800f54c:	2401      	movs	r4, #1
							q_x[tail] = x;
 800f54e:	f803 0008 	strb.w	r0, [r3, r8]
							q_y[tail] = y;
 800f552:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800f556:	f803 5008 	strb.w	r5, [r3, r8]
							q_vh[tail] = hor;
 800f55a:	f04f 0301 	mov.w	r3, #1
 800f55e:	f807 3008 	strb.w	r3, [r7, r8]
 800f562:	e7ca      	b.n	800f4fa <stepMapRenew_DiagMap.constprop.3+0xe7e>
										+ 1;
 800f564:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 800f566:	f82a 6013 	strh.w	r6, [sl, r3, lsl #1]
 800f56a:	e7ee      	b.n	800f54a <stepMapRenew_DiagMap.constprop.3+0xece>
										DiagStepMap_ver[x][y] + 1;
 800f56c:	3601      	adds	r6, #1
								DiagStepMap_hor[x + 1][y - 1] =
 800f56e:	f82a 6013 	strh.w	r6, [sl, r3, lsl #1]
 800f572:	e5f5      	b.n	800f160 <stepMapRenew_DiagMap.constprop.3+0xae4>
										DiagStepMap_ver[x][y] + 1;
 800f574:	3601      	adds	r6, #1
								DiagStepMap_hor[x + 1][y] =
 800f576:	f82a 6011 	strh.w	r6, [sl, r1, lsl #1]
 800f57a:	e744      	b.n	800f406 <stepMapRenew_DiagMap.constprop.3+0xd8a>
 800f57c:	9900      	ldr	r1, [sp, #0]
 800f57e:	aa06      	add	r2, sp, #24
 800f580:	460b      	mov	r3, r1
 800f582:	5c52      	ldrb	r2, [r2, r1]
 800f584:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800f588:	5ccb      	ldrb	r3, [r1, r3]
 800f58a:	f7ff badc 	b.w	800eb46 <stepMapRenew_DiagMap.constprop.3+0x4ca>
 800f58e:	9900      	ldr	r1, [sp, #0]
 800f590:	aa06      	add	r2, sp, #24
 800f592:	460b      	mov	r3, r1
 800f594:	5c52      	ldrb	r2, [r2, r1]
 800f596:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800f59a:	5ccb      	ldrb	r3, [r1, r3]
 800f59c:	f7ff baae 	b.w	800eafc <stepMapRenew_DiagMap.constprop.3+0x480>
										DiagStepMap_hor[x][y] + 1;
 800f5a0:	3601      	adds	r6, #1
								DiagStepMap_ver[x - 1][y] =
 800f5a2:	f82b 6010 	strh.w	r6, [fp, r0, lsl #1]
 800f5a6:	e4e5      	b.n	800ef74 <stepMapRenew_DiagMap.constprop.3+0x8f8>
										DiagStepMap_hor[x][y] + 1;
 800f5a8:	3501      	adds	r5, #1
								DiagStepMap_ver[x - 1][y + 1] =
 800f5aa:	f82b 5016 	strh.w	r5, [fp, r6, lsl #1]
 800f5ae:	e796      	b.n	800f4de <stepMapRenew_DiagMap.constprop.3+0xe62>
}
 800f5b0:	f50d 5d6a 	add.w	sp, sp, #14976	; 0x3a80
 800f5b4:	b00d      	add	sp, #52	; 0x34
 800f5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					&& (DiagStepMap_hor[q_x[head]][q_y[head] + 1]
 800f5ba:	ebc9 1209 	rsb	r2, r9, r9, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 800f5be:	1910      	adds	r0, r2, r4
					&& (DiagStepMap_hor[q_x[head]][q_y[head] + 1]
 800f5c0:	441a      	add	r2, r3
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 800f5c2:	f83a 0010 	ldrh.w	r0, [sl, r0, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head] + 1]
 800f5c6:	f83a 5012 	ldrh.w	r5, [sl, r2, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 800f5ca:	f100 0214 	add.w	r2, r0, #20
					&& q_y[head] < 14) {			//WH
 800f5ce:	4295      	cmp	r5, r2
 800f5d0:	f77f aae4 	ble.w	800eb9c <stepMapRenew_DiagMap.constprop.3+0x520>
 800f5d4:	2c0d      	cmp	r4, #13
 800f5d6:	f63f aae1 	bhi.w	800eb9c <stepMapRenew_DiagMap.constprop.3+0x520>
				q_x[tail] = q_x[head];
 800f5da:	ab06      	add	r3, sp, #24
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f5dc:	9a00      	ldr	r2, [sp, #0]
 800f5de:	a806      	add	r0, sp, #24
				tail++;
 800f5e0:	f108 0501 	add.w	r5, r8, #1
				q_x[tail] = q_x[head];
 800f5e4:	f803 9008 	strb.w	r9, [r3, r8]
				q_y[tail] = q_y[head] + 1;
 800f5e8:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f5ec:	f810 9002 	ldrb.w	r9, [r0, r2]
				q_y[tail] = q_y[head] + 1;
 800f5f0:	f803 1008 	strb.w	r1, [r3, r8]
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f5f4:	4613      	mov	r3, r2
 800f5f6:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800f5fa:	ebc9 1609 	rsb	r6, r9, r9, lsl #4
				q_vh[tail] = hor;
 800f5fe:	9902      	ldr	r1, [sp, #8]
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f600:	5cd4      	ldrb	r4, [r2, r3]
		if (wall_hor[_x] & 1 << _y) {
 800f602:	4b16      	ldr	r3, [pc, #88]	; (800f65c <stepMapRenew_DiagMap.constprop.3+0xfe0>)
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 800f604:	1ca2      	adds	r2, r4, #2
				q_vh[tail] = hor;
 800f606:	f801 7008 	strb.w	r7, [r1, r8]
		if (wall_hor[_x] & 1 << _y) {
 800f60a:	f833 0019 	ldrh.w	r0, [r3, r9, lsl #1]
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 800f60e:	1933      	adds	r3, r6, r4
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 800f610:	b2d2      	uxtb	r2, r2
		if (wall_hor[_x] & 1 << _y) {
 800f612:	b280      	uxth	r0, r0
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 800f614:	f83a 1013 	ldrh.w	r1, [sl, r3, lsl #1]
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f618:	1c63      	adds	r3, r4, #1
				tail++;
 800f61a:	fa1f f885 	uxth.w	r8, r5
		if (wall_hor[_x] & 1 << _y) {
 800f61e:	4110      	asrs	r0, r2
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 800f620:	3114      	adds	r1, #20
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f622:	18f7      	adds	r7, r6, r3
		if (wall_hor[_x] & 1 << _y) {
 800f624:	07c0      	lsls	r0, r0, #31
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 800f626:	f82a 1017 	strh.w	r1, [sl, r7, lsl #1]
				y = q_y[head] + 1;
 800f62a:	b2d9      	uxtb	r1, r3
		if (wall_hor[_x] & 1 << _y) {
 800f62c:	f53f aab6 	bmi.w	800eb9c <stepMapRenew_DiagMap.constprop.3+0x520>
									> DiagStepMap_hor[x][y] + Step_S
 800f630:	1875      	adds	r5, r6, r1
							&& (DiagStepMap_hor[x][y + 1]
 800f632:	f101 0e01 	add.w	lr, r1, #1
 800f636:	468c      	mov	ip, r1
 800f638:	eb06 000e 	add.w	r0, r6, lr
									> DiagStepMap_hor[x][y] + Step_S
 800f63c:	f83a 7015 	ldrh.w	r7, [sl, r5, lsl #1]
							&& (DiagStepMap_hor[x][y + 1]
 800f640:	f83a 0010 	ldrh.w	r0, [sl, r0, lsl #1]
											- (DE_Step_S * i))			//
 800f644:	f107 0510 	add.w	r5, r7, #16
							&& y < 14) {
 800f648:	4285      	cmp	r5, r0
 800f64a:	f6bf aaa7 	bge.w	800eb9c <stepMapRenew_DiagMap.constprop.3+0x520>
 800f64e:	290d      	cmp	r1, #13
 800f650:	f63f aaa4 	bhi.w	800eb9c <stepMapRenew_DiagMap.constprop.3+0x520>
						DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 800f654:	4630      	mov	r0, r6
							&& y < 14) {
 800f656:	2408      	movs	r4, #8
 800f658:	e017      	b.n	800f68a <stepMapRenew_DiagMap.constprop.3+0x100e>
 800f65a:	bf00      	nop
 800f65c:	20015d18 	.word	0x20015d18
 800f660:	20015f4c 	.word	0x20015f4c
									> DiagStepMap_hor[x][y] + Step_S
 800f664:	9b01      	ldr	r3, [sp, #4]
 800f666:	f83a 7013 	ldrh.w	r7, [sl, r3, lsl #1]
							&& (DiagStepMap_hor[x][y + 1]
 800f66a:	9b03      	ldr	r3, [sp, #12]
									> DiagStepMap_hor[x][y] + Step_S
 800f66c:	f107 0114 	add.w	r1, r7, #20
							&& (DiagStepMap_hor[x][y + 1]
 800f670:	f83a 3013 	ldrh.w	r3, [sl, r3, lsl #1]
											- (DE_Step_S * i))			//
 800f674:	1b09      	subs	r1, r1, r4
							&& y < 14) {
 800f676:	3404      	adds	r4, #4
 800f678:	428b      	cmp	r3, r1
 800f67a:	bfd4      	ite	le
 800f67c:	2300      	movle	r3, #0
 800f67e:	2301      	movgt	r3, #1
 800f680:	2a0d      	cmp	r2, #13
 800f682:	462a      	mov	r2, r5
 800f684:	bf88      	it	hi
 800f686:	2300      	movhi	r3, #0
 800f688:	b393      	cbz	r3, 800f6f0 <stepMapRenew_DiagMap.constprop.3+0x1074>
									> DiagStepMap_hor[x][y] + Step_S
 800f68a:	1881      	adds	r1, r0, r2
								+ Step_S - (DE_Step_S * i);
 800f68c:	f1c4 0318 	rsb	r3, r4, #24
								<= DiagStepMap_hor[x][y]) {
 800f690:	eb00 050c 	add.w	r5, r0, ip
						DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 800f694:	eb00 060e 	add.w	r6, r0, lr
								+ Step_S - (DE_Step_S * i);
 800f698:	443b      	add	r3, r7
									> DiagStepMap_hor[x][y] + Step_S
 800f69a:	9101      	str	r1, [sp, #4]
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 800f69c:	1c51      	adds	r1, r2, #1
								<= DiagStepMap_hor[x][y]) {
 800f69e:	9504      	str	r5, [sp, #16]
								+ Step_S - (DE_Step_S * i);
 800f6a0:	b29b      	uxth	r3, r3
							&& (DiagStepMap_hor[x][y + 1]
 800f6a2:	4694      	mov	ip, r2
 800f6a4:	1847      	adds	r7, r0, r1
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 800f6a6:	b2cd      	uxtb	r5, r1
							&& (DiagStepMap_hor[x][y + 1]
 800f6a8:	468e      	mov	lr, r1
								<= DiagStepMap_hor[x][y]) {
 800f6aa:	9904      	ldr	r1, [sp, #16]
						DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 800f6ac:	f82a 3016 	strh.w	r3, [sl, r6, lsl #1]
								<= DiagStepMap_hor[x][y]) {
 800f6b0:	f83a 1011 	ldrh.w	r1, [sl, r1, lsl #1]
							&& (DiagStepMap_hor[x][y + 1]
 800f6b4:	9703      	str	r7, [sp, #12]
						tail++;
 800f6b6:	f108 0701 	add.w	r7, r8, #1
						if (DiagStepMap_hor[x][y + 1]
 800f6ba:	428b      	cmp	r3, r1
		if (wall_hor[_x] & 1 << _y) {
 800f6bc:	4bb7      	ldr	r3, [pc, #732]	; (800f99c <stepMapRenew_DiagMap.constprop.3+0x1320>)
									+ 1;
 800f6be:	f101 0101 	add.w	r1, r1, #1
		if (wall_hor[_x] & 1 << _y) {
 800f6c2:	f833 3019 	ldrh.w	r3, [r3, r9, lsl #1]
							DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 800f6c6:	bf98      	it	ls
 800f6c8:	f82a 1016 	strhls.w	r1, [sl, r6, lsl #1]
						q_x[tail] = x;
 800f6cc:	a906      	add	r1, sp, #24
		if (wall_hor[_x] & 1 << _y) {
 800f6ce:	b29b      	uxth	r3, r3
						q_vh[tail] = hor;
 800f6d0:	f04f 0601 	mov.w	r6, #1
						q_x[tail] = x;
 800f6d4:	f801 9008 	strb.w	r9, [r1, r8]
						q_y[tail] = y;
 800f6d8:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
		if (wall_hor[_x] & 1 << _y) {
 800f6dc:	412b      	asrs	r3, r5
						q_y[tail] = y;
 800f6de:	f801 2008 	strb.w	r2, [r1, r8]
		if (wall_hor[_x] & 1 << _y) {
 800f6e2:	07db      	lsls	r3, r3, #31
						q_vh[tail] = hor;
 800f6e4:	9902      	ldr	r1, [sp, #8]
 800f6e6:	f801 6008 	strb.w	r6, [r1, r8]
						tail++;
 800f6ea:	fa1f f887 	uxth.w	r8, r7
		if (wall_hor[_x] & 1 << _y) {
 800f6ee:	d5b9      	bpl.n	800f664 <stepMapRenew_DiagMap.constprop.3+0xfe8>
 800f6f0:	9a00      	ldr	r2, [sp, #0]
 800f6f2:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800f6f6:	4613      	mov	r3, r2
 800f6f8:	5c8c      	ldrb	r4, [r1, r2]
 800f6fa:	aa06      	add	r2, sp, #24
 800f6fc:	f812 9003 	ldrb.w	r9, [r2, r3]
 800f700:	1c63      	adds	r3, r4, #1
 800f702:	b2d9      	uxtb	r1, r3
 800f704:	f7ff ba4a 	b.w	800eb9c <stepMapRenew_DiagMap.constprop.3+0x520>
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800f708:	ebc9 1109 	rsb	r1, r9, r9, lsl #4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 800f70c:	eb04 1502 	add.w	r5, r4, r2, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800f710:	4421      	add	r1, r4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 800f712:	f83b 5015 	ldrh.w	r5, [fp, r5, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800f716:	f83a 1011 	ldrh.w	r1, [sl, r1, lsl #1]
 800f71a:	310f      	adds	r1, #15
					&& q_x[head] > 0) {			//WH
 800f71c:	428d      	cmp	r5, r1
 800f71e:	f77f aa68 	ble.w	800ebf2 <stepMapRenew_DiagMap.constprop.3+0x576>
 800f722:	f1b9 0f00 	cmp.w	r9, #0
 800f726:	f43f aa64 	beq.w	800ebf2 <stepMapRenew_DiagMap.constprop.3+0x576>
				q_x[tail] = q_x[head] - 1;
 800f72a:	aa06      	add	r2, sp, #24
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f72c:	9d00      	ldr	r5, [sp, #0]
				q_vh[tail] = ver;
 800f72e:	9f02      	ldr	r7, [sp, #8]
 800f730:	f108 0102 	add.w	r1, r8, #2
				q_x[tail] = q_x[head] - 1;
 800f734:	f802 0008 	strb.w	r0, [r2, r8]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f738:	a806      	add	r0, sp, #24
				q_y[tail] = q_y[head];
 800f73a:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
				q_vh[tail] = ver;
 800f73e:	f807 3008 	strb.w	r3, [r7, r8]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f742:	5d46      	ldrb	r6, [r0, r5]
				vh = ver;
 800f744:	4618      	mov	r0, r3
				q_y[tail] = q_y[head];
 800f746:	f802 4008 	strb.w	r4, [r2, r8]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f74a:	462c      	mov	r4, r5
 800f74c:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800f750:	ebc6 1206 	rsb	r2, r6, r6, lsl #4
 800f754:	b289      	uxth	r1, r1
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f756:	46b9      	mov	r9, r7
 800f758:	5d2d      	ldrb	r5, [r5, r4]
 800f75a:	1e74      	subs	r4, r6, #1
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800f75c:	1953      	adds	r3, r2, r5
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f75e:	eb05 1604 	add.w	r6, r5, r4, lsl #4
				for (unsigned char i = 1;; i++) {
 800f762:	2201      	movs	r2, #1
				x = q_x[head] - 1;
 800f764:	b2e4      	uxtb	r4, r4
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800f766:	f83a 3013 	ldrh.w	r3, [sl, r3, lsl #1]
 800f76a:	330f      	adds	r3, #15
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 800f76c:	f82b 3016 	strh.w	r3, [fp, r6, lsl #1]
 800f770:	e035      	b.n	800f7de <stepMapRenew_DiagMap.constprop.3+0x1162>
		if (wall_ver[_y] & 1 << _x) {
 800f772:	9b01      	ldr	r3, [sp, #4]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800f774:	1e60      	subs	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 800f776:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 800f77a:	b2c7      	uxtb	r7, r0
		if (wall_ver[_y] & 1 << _x) {
 800f77c:	b29b      	uxth	r3, r3
 800f77e:	413b      	asrs	r3, r7
 800f780:	07de      	lsls	r6, r3, #31
 800f782:	f100 8294 	bmi.w	800fcae <stepMapRenew_DiagMap.constprop.3+0x1632>
										> DiagStepMap_hor[x][y] + Step_D
 800f786:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
								&& (DiagStepMap_ver[x - 1][y]
 800f78a:	eb05 1000 	add.w	r0, r5, r0, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 800f78e:	442b      	add	r3, r5
								&& (DiagStepMap_ver[x - 1][y]
 800f790:	f83b c010 	ldrh.w	ip, [fp, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800f794:	f83a 6013 	ldrh.w	r6, [sl, r3, lsl #1]
 800f798:	f106 030f 	add.w	r3, r6, #15
												- (DE_Step_D * i))	//
 800f79c:	eba3 0e82 	sub.w	lr, r3, r2, lsl #2
								&& x > 0) {
 800f7a0:	45f4      	cmp	ip, lr
 800f7a2:	f340 8284 	ble.w	800fcae <stepMapRenew_DiagMap.constprop.3+0x1632>
 800f7a6:	2c00      	cmp	r4, #0
 800f7a8:	f000 8281 	beq.w	800fcae <stepMapRenew_DiagMap.constprop.3+0x1632>
									+ Step_D - (DE_Step_D * i);
 800f7ac:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 800f7b0:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x - 1][y]
 800f7b2:	429e      	cmp	r6, r3
 800f7b4:	f080 8288 	bcs.w	800fcc8 <stepMapRenew_DiagMap.constprop.3+0x164c>
							DiagStepMap_ver[x - 1][y] = DiagStepMap_hor[x][y]
 800f7b8:	f82b 3010 	strh.w	r3, [fp, r0, lsl #1]
							q_x[tail] = x;
 800f7bc:	ab06      	add	r3, sp, #24
							q_vh[tail] = ver;
 800f7be:	463c      	mov	r4, r7
							vh = ver;
 800f7c0:	2000      	movs	r0, #0
							q_x[tail] = x;
 800f7c2:	f803 7008 	strb.w	r7, [r3, r8]
							q_y[tail] = y;
 800f7c6:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800f7ca:	f803 5008 	strb.w	r5, [r3, r8]
							q_vh[tail] = ver;
 800f7ce:	f04f 0300 	mov.w	r3, #0
 800f7d2:	f809 3008 	strb.w	r3, [r9, r8]
				for (unsigned char i = 1;; i++) {
 800f7d6:	3201      	adds	r2, #1
 800f7d8:	3101      	adds	r1, #1
 800f7da:	b2d2      	uxtb	r2, r2
 800f7dc:	b289      	uxth	r1, r1
 800f7de:	f101 38ff 	add.w	r8, r1, #4294967295
 800f7e2:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800f7e6:	2800      	cmp	r0, #0
 800f7e8:	d1c3      	bne.n	800f772 <stepMapRenew_DiagMap.constprop.3+0x10f6>
		if (wall_hor[_x] & 1 << _y) {
 800f7ea:	4b6c      	ldr	r3, [pc, #432]	; (800f99c <stepMapRenew_DiagMap.constprop.3+0x1320>)
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 800f7ec:	1e68      	subs	r0, r5, #1
		if (wall_hor[_x] & 1 << _y) {
 800f7ee:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 800f7f2:	b2c7      	uxtb	r7, r0
		if (wall_hor[_x] & 1 << _y) {
 800f7f4:	b29b      	uxth	r3, r3
 800f7f6:	413b      	asrs	r3, r7
 800f7f8:	07db      	lsls	r3, r3, #31
 800f7fa:	f100 8258 	bmi.w	800fcae <stepMapRenew_DiagMap.constprop.3+0x1632>
										> DiagStepMap_ver[x][y] + Step_D
 800f7fe:	0123      	lsls	r3, r4, #4
 800f800:	195e      	adds	r6, r3, r5
								&& (DiagStepMap_hor[x][y - 1]
 800f802:	1b1b      	subs	r3, r3, r4
										> DiagStepMap_ver[x][y] + Step_D
 800f804:	f83b 6016 	ldrh.w	r6, [fp, r6, lsl #1]
								&& (DiagStepMap_hor[x][y - 1]
 800f808:	4403      	add	r3, r0
										> DiagStepMap_ver[x][y] + Step_D
 800f80a:	f106 000f 	add.w	r0, r6, #15
								&& (DiagStepMap_hor[x][y - 1]
 800f80e:	f83a c013 	ldrh.w	ip, [sl, r3, lsl #1]
												- (DE_Step_D * i))		//
 800f812:	eba0 0e82 	sub.w	lr, r0, r2, lsl #2
								&& y > 0) {
 800f816:	45f4      	cmp	ip, lr
 800f818:	f340 8249 	ble.w	800fcae <stepMapRenew_DiagMap.constprop.3+0x1632>
 800f81c:	2d00      	cmp	r5, #0
 800f81e:	f000 8246 	beq.w	800fcae <stepMapRenew_DiagMap.constprop.3+0x1632>
									+ Step_D - (DE_Step_D * i);
 800f822:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 800f826:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x][y - 1]
 800f828:	4286      	cmp	r6, r0
 800f82a:	f080 81fb 	bcs.w	800fc24 <stepMapRenew_DiagMap.constprop.3+0x15a8>
							DiagStepMap_hor[x][y - 1] = DiagStepMap_ver[x][y]
 800f82e:	f82a 0013 	strh.w	r0, [sl, r3, lsl #1]
							q_x[tail] = x;
 800f832:	ab06      	add	r3, sp, #24
							q_vh[tail] = hor;
 800f834:	463d      	mov	r5, r7
							vh = hor;
 800f836:	2001      	movs	r0, #1
							q_x[tail] = x;
 800f838:	f803 4008 	strb.w	r4, [r3, r8]
							q_y[tail] = y;
 800f83c:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800f840:	f803 7008 	strb.w	r7, [r3, r8]
							q_vh[tail] = hor;
 800f844:	f04f 0301 	mov.w	r3, #1
 800f848:	f809 3008 	strb.w	r3, [r9, r8]
 800f84c:	e7c3      	b.n	800f7d6 <stepMapRenew_DiagMap.constprop.3+0x115a>
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 800f84e:	ebc9 1309 	rsb	r3, r9, r9, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 800f852:	1918      	adds	r0, r3, r4
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 800f854:	4413      	add	r3, r2
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 800f856:	f83a 2010 	ldrh.w	r2, [sl, r0, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 800f85a:	f83a 0013 	ldrh.w	r0, [sl, r3, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 800f85e:	f102 0314 	add.w	r3, r2, #20
					&& q_y[head] > 0) {			//WH
 800f862:	4298      	cmp	r0, r3
 800f864:	f77f a9b9 	ble.w	800ebda <stepMapRenew_DiagMap.constprop.3+0x55e>
 800f868:	2c00      	cmp	r4, #0
 800f86a:	f43f a9b6 	beq.w	800ebda <stepMapRenew_DiagMap.constprop.3+0x55e>
				q_x[tail] = q_x[head];
 800f86e:	ab06      	add	r3, sp, #24
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f870:	9a00      	ldr	r2, [sp, #0]
 800f872:	a806      	add	r0, sp, #24
				q_vh[tail] = hor;
 800f874:	9e02      	ldr	r6, [sp, #8]
				q_x[tail] = q_x[head];
 800f876:	f803 9008 	strb.w	r9, [r3, r8]
				q_y[tail] = q_y[head] - 1;
 800f87a:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f87e:	f810 9002 	ldrb.w	r9, [r0, r2]
				q_vh[tail] = hor;
 800f882:	f04f 0e01 	mov.w	lr, #1
				q_y[tail] = q_y[head] - 1;
 800f886:	f803 1008 	strb.w	r1, [r3, r8]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f88a:	4613      	mov	r3, r2
 800f88c:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800f890:	ebc9 1009 	rsb	r0, r9, r9, lsl #4
				q_vh[tail] = hor;
 800f894:	f806 e008 	strb.w	lr, [r6, r8]
				tail++;
 800f898:	f108 0701 	add.w	r7, r8, #1
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f89c:	5cd4      	ldrb	r4, [r2, r3]
		if (wall_hor[_x] & 1 << _y) {
 800f89e:	4b3f      	ldr	r3, [pc, #252]	; (800f99c <stepMapRenew_DiagMap.constprop.3+0x1320>)
				tail++;
 800f8a0:	fa1f f887 	uxth.w	r8, r7
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 800f8a4:	1905      	adds	r5, r0, r4
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 800f8a6:	1ea2      	subs	r2, r4, #2
		if (wall_hor[_x] & 1 << _y) {
 800f8a8:	f833 3019 	ldrh.w	r3, [r3, r9, lsl #1]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f8ac:	1e61      	subs	r1, r4, #1
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 800f8ae:	f83a 5015 	ldrh.w	r5, [sl, r5, lsl #1]
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 800f8b2:	b2d2      	uxtb	r2, r2
		if (wall_hor[_x] & 1 << _y) {
 800f8b4:	b29b      	uxth	r3, r3
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f8b6:	1846      	adds	r6, r0, r1
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 800f8b8:	3514      	adds	r5, #20
				y = q_y[head] - 1;
 800f8ba:	b2c9      	uxtb	r1, r1
		if (wall_hor[_x] & 1 << _y) {
 800f8bc:	4113      	asrs	r3, r2
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 800f8be:	f82a 5016 	strh.w	r5, [sl, r6, lsl #1]
		if (wall_hor[_x] & 1 << _y) {
 800f8c2:	07dd      	lsls	r5, r3, #31
 800f8c4:	f53f a989 	bmi.w	800ebda <stepMapRenew_DiagMap.constprop.3+0x55e>
									> DiagStepMap_hor[x][y] + Step_S
 800f8c8:	1843      	adds	r3, r0, r1
							&& (DiagStepMap_hor[x][y - 1]
 800f8ca:	f101 3eff 	add.w	lr, r1, #4294967295
 800f8ce:	468c      	mov	ip, r1
									> DiagStepMap_hor[x][y] + Step_S
 800f8d0:	f83a 3013 	ldrh.w	r3, [sl, r3, lsl #1]
							&& (DiagStepMap_hor[x][y - 1]
 800f8d4:	eb00 010e 	add.w	r1, r0, lr
											- (DE_Step_S * i))			//
 800f8d8:	f103 0510 	add.w	r5, r3, #16
							&& (DiagStepMap_hor[x][y - 1]
 800f8dc:	f83a 1011 	ldrh.w	r1, [sl, r1, lsl #1]
							&& y > 0) {
 800f8e0:	428d      	cmp	r5, r1
 800f8e2:	f6bf a97a 	bge.w	800ebda <stepMapRenew_DiagMap.constprop.3+0x55e>
 800f8e6:	f1bc 0f00 	cmp.w	ip, #0
 800f8ea:	f43f a976 	beq.w	800ebda <stepMapRenew_DiagMap.constprop.3+0x55e>
 800f8ee:	2701      	movs	r7, #1
 800f8f0:	e012      	b.n	800f918 <stepMapRenew_DiagMap.constprop.3+0x129c>
									> DiagStepMap_hor[x][y] + Step_S
 800f8f2:	9b03      	ldr	r3, [sp, #12]
							&& (DiagStepMap_hor[x][y - 1]
 800f8f4:	9c04      	ldr	r4, [sp, #16]
									> DiagStepMap_hor[x][y] + Step_S
 800f8f6:	f83a 3013 	ldrh.w	r3, [sl, r3, lsl #1]
							&& (DiagStepMap_hor[x][y - 1]
 800f8fa:	f83a 4014 	ldrh.w	r4, [sl, r4, lsl #1]
									> DiagStepMap_hor[x][y] + Step_S
 800f8fe:	f103 0514 	add.w	r5, r3, #20
											- (DE_Step_S * i))			//
 800f902:	eba5 0587 	sub.w	r5, r5, r7, lsl #2
							&& y > 0) {
 800f906:	2a00      	cmp	r2, #0
 800f908:	bf18      	it	ne
 800f90a:	42ac      	cmpne	r4, r5
 800f90c:	460a      	mov	r2, r1
 800f90e:	bfcc      	ite	gt
 800f910:	2401      	movgt	r4, #1
 800f912:	2400      	movle	r4, #0
 800f914:	2c00      	cmp	r4, #0
 800f916:	d036      	beq.n	800f986 <stepMapRenew_DiagMap.constprop.3+0x130a>
									> DiagStepMap_hor[x][y] + Step_S
 800f918:	1881      	adds	r1, r0, r2
								+ Step_S - (DE_Step_S * i);
 800f91a:	00bd      	lsls	r5, r7, #2
						DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 800f91c:	eb00 040e 	add.w	r4, r0, lr
								<= DiagStepMap_hor[x][y]) {
 800f920:	eb00 060c 	add.w	r6, r0, ip
									> DiagStepMap_hor[x][y] + Step_S
 800f924:	9103      	str	r1, [sp, #12]
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 800f926:	1e51      	subs	r1, r2, #1
								+ Step_S - (DE_Step_S * i);
 800f928:	f1c5 0514 	rsb	r5, r5, #20
				for (unsigned char i = 1;; i++) {
 800f92c:	3701      	adds	r7, #1
		if (wall_hor[_x] & 1 << _y) {
 800f92e:	468e      	mov	lr, r1
 800f930:	b2c9      	uxtb	r1, r1
								+ Step_S - (DE_Step_S * i);
 800f932:	9505      	str	r5, [sp, #20]
							&& (DiagStepMap_hor[x][y - 1]
 800f934:	4694      	mov	ip, r2
 800f936:	eb00 050e 	add.w	r5, r0, lr
				for (unsigned char i = 1;; i++) {
 800f93a:	b2ff      	uxtb	r7, r7
							&& (DiagStepMap_hor[x][y - 1]
 800f93c:	9504      	str	r5, [sp, #16]
								+ Step_S - (DE_Step_S * i);
 800f93e:	9d05      	ldr	r5, [sp, #20]
 800f940:	442b      	add	r3, r5
						tail++;
 800f942:	f108 0501 	add.w	r5, r8, #1
								+ Step_S - (DE_Step_S * i);
 800f946:	b29b      	uxth	r3, r3
						DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 800f948:	f82a 3014 	strh.w	r3, [sl, r4, lsl #1]
								<= DiagStepMap_hor[x][y]) {
 800f94c:	f83a 6016 	ldrh.w	r6, [sl, r6, lsl #1]
						if (DiagStepMap_hor[x][y - 1]
 800f950:	42b3      	cmp	r3, r6
									+ 1;
 800f952:	f106 0601 	add.w	r6, r6, #1
		if (wall_hor[_x] & 1 << _y) {
 800f956:	4b11      	ldr	r3, [pc, #68]	; (800f99c <stepMapRenew_DiagMap.constprop.3+0x1320>)
							DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 800f958:	bf98      	it	ls
 800f95a:	f82a 6014 	strhls.w	r6, [sl, r4, lsl #1]
						q_x[tail] = x;
 800f95e:	ac06      	add	r4, sp, #24
		if (wall_hor[_x] & 1 << _y) {
 800f960:	f833 3019 	ldrh.w	r3, [r3, r9, lsl #1]
						q_vh[tail] = hor;
 800f964:	f04f 0601 	mov.w	r6, #1
						q_x[tail] = x;
 800f968:	f804 9008 	strb.w	r9, [r4, r8]
						q_y[tail] = y;
 800f96c:	f50d 549d 	add.w	r4, sp, #5024	; 0x13a0
		if (wall_hor[_x] & 1 << _y) {
 800f970:	b29b      	uxth	r3, r3
						q_y[tail] = y;
 800f972:	f804 2008 	strb.w	r2, [r4, r8]
		if (wall_hor[_x] & 1 << _y) {
 800f976:	410b      	asrs	r3, r1
						q_vh[tail] = hor;
 800f978:	9c02      	ldr	r4, [sp, #8]
 800f97a:	f804 6008 	strb.w	r6, [r4, r8]
		if (wall_hor[_x] & 1 << _y) {
 800f97e:	07dc      	lsls	r4, r3, #31
						tail++;
 800f980:	fa1f f885 	uxth.w	r8, r5
		if (wall_hor[_x] & 1 << _y) {
 800f984:	d5b5      	bpl.n	800f8f2 <stepMapRenew_DiagMap.constprop.3+0x1276>
 800f986:	9a00      	ldr	r2, [sp, #0]
 800f988:	a906      	add	r1, sp, #24
 800f98a:	4613      	mov	r3, r2
 800f98c:	f811 9002 	ldrb.w	r9, [r1, r2]
 800f990:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800f994:	5cd4      	ldrb	r4, [r2, r3]
 800f996:	f7ff b920 	b.w	800ebda <stepMapRenew_DiagMap.constprop.3+0x55e>
 800f99a:	bf00      	nop
 800f99c:	20015d18 	.word	0x20015d18
					&& (DiagStepMap_ver[q_x[head]][q_y[head]]
 800f9a0:	ea4f 1209 	mov.w	r2, r9, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800f9a4:	eba2 0109 	sub.w	r1, r2, r9
					&& (DiagStepMap_ver[q_x[head]][q_y[head]]
 800f9a8:	4422      	add	r2, r4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800f9aa:	4421      	add	r1, r4
					&& (DiagStepMap_ver[q_x[head]][q_y[head]]
 800f9ac:	f83b 0012 	ldrh.w	r0, [fp, r2, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800f9b0:	f83a 2011 	ldrh.w	r2, [sl, r1, lsl #1]
 800f9b4:	320f      	adds	r2, #15
					&& q_x[head] < 15) {			//WH
 800f9b6:	4290      	cmp	r0, r2
 800f9b8:	f77f a905 	ble.w	800ebc6 <stepMapRenew_DiagMap.constprop.3+0x54a>
 800f9bc:	f1b9 0f0e 	cmp.w	r9, #14
 800f9c0:	f63f a901 	bhi.w	800ebc6 <stepMapRenew_DiagMap.constprop.3+0x54a>
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 800f9c4:	9800      	ldr	r0, [sp, #0]
				q_x[tail] = q_x[head];
 800f9c6:	aa06      	add	r2, sp, #24
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 800f9c8:	a906      	add	r1, sp, #24
				q_y[tail] = q_y[head];
 800f9ca:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
				q_x[tail] = q_x[head];
 800f9ce:	f802 9008 	strb.w	r9, [r2, r8]
 800f9d2:	f108 0902 	add.w	r9, r8, #2
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 800f9d6:	5c0a      	ldrb	r2, [r1, r0]
				for (unsigned char i = 1;; i++) {
 800f9d8:	2701      	movs	r7, #1
				q_y[tail] = q_y[head];
 800f9da:	f805 4008 	strb.w	r4, [r5, r8]
				vh = ver;
 800f9de:	4619      	mov	r1, r3
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 800f9e0:	f815 c000 	ldrb.w	ip, [r5, r0]
 800f9e4:	0114      	lsls	r4, r2, #4
				q_vh[tail] = ver;
 800f9e6:	9802      	ldr	r0, [sp, #8]
 800f9e8:	fa1f f989 	uxth.w	r9, r9
 800f9ec:	f800 3008 	strb.w	r3, [r0, r8]
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800f9f0:	1aa0      	subs	r0, r4, r2
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 800f9f2:	eb04 030c 	add.w	r3, r4, ip
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800f9f6:	4460      	add	r0, ip
 800f9f8:	f83a 0010 	ldrh.w	r0, [sl, r0, lsl #1]
 800f9fc:	300f      	adds	r0, #15
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 800f9fe:	f82b 0013 	strh.w	r0, [fp, r3, lsl #1]
 800fa02:	f109 38ff 	add.w	r8, r9, #4294967295
 800fa06:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800fa0a:	2900      	cmp	r1, #0
 800fa0c:	f000 810e 	beq.w	800fc2c <stepMapRenew_DiagMap.constprop.3+0x15b0>
		if (wall_ver[_y] & 1 << _x) {
 800fa10:	9b01      	ldr	r3, [sp, #4]
 800fa12:	f833 301c 	ldrh.w	r3, [r3, ip, lsl #1]
 800fa16:	b29b      	uxth	r3, r3
 800fa18:	4113      	asrs	r3, r2
 800fa1a:	07db      	lsls	r3, r3, #31
 800fa1c:	f100 80f8 	bmi.w	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
										> DiagStepMap_hor[x][y] + Step_D
 800fa20:	0111      	lsls	r1, r2, #4
 800fa22:	1a8b      	subs	r3, r1, r2
								&& (DiagStepMap_ver[x][y]
 800fa24:	4461      	add	r1, ip
										> DiagStepMap_hor[x][y] + Step_D
 800fa26:	4463      	add	r3, ip
								&& (DiagStepMap_ver[x][y]
 800fa28:	f83b 5011 	ldrh.w	r5, [fp, r1, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800fa2c:	f83a 0013 	ldrh.w	r0, [sl, r3, lsl #1]
 800fa30:	f100 030f 	add.w	r3, r0, #15
												- (DE_Step_D * i))	//
 800fa34:	eba3 0487 	sub.w	r4, r3, r7, lsl #2
								&& x < 15) {
 800fa38:	42a5      	cmp	r5, r4
 800fa3a:	f340 80e9 	ble.w	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
 800fa3e:	2a0e      	cmp	r2, #14
 800fa40:	f200 80e6 	bhi.w	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
									+ Step_D - (DE_Step_D * i);
 800fa44:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
 800fa48:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x][y]
 800fa4a:	4298      	cmp	r0, r3
 800fa4c:	f080 8161 	bcs.w	800fd12 <stepMapRenew_DiagMap.constprop.3+0x1696>
							DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 800fa50:	f82b 3011 	strh.w	r3, [fp, r1, lsl #1]
							q_x[tail] = x;
 800fa54:	ab06      	add	r3, sp, #24
							q_vh[tail] = ver;
 800fa56:	f04f 0000 	mov.w	r0, #0
							vh = ver;
 800fa5a:	2100      	movs	r1, #0
							q_x[tail] = x;
 800fa5c:	f803 2008 	strb.w	r2, [r3, r8]
							q_y[tail] = y;
 800fa60:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800fa64:	f803 c008 	strb.w	ip, [r3, r8]
							q_vh[tail] = ver;
 800fa68:	9b02      	ldr	r3, [sp, #8]
 800fa6a:	f803 0008 	strb.w	r0, [r3, r8]
 800fa6e:	e117      	b.n	800fca0 <stepMapRenew_DiagMap.constprop.3+0x1624>
					&& (DiagStepMap_ver[q_x[head]][q_y[head] + 1]
 800fa70:	ea4f 1009 	mov.w	r0, r9, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800fa74:	eba0 0509 	sub.w	r5, r0, r9
					&& (DiagStepMap_ver[q_x[head]][q_y[head] + 1]
 800fa78:	4403      	add	r3, r0
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800fa7a:	1928      	adds	r0, r5, r4
					&& (DiagStepMap_ver[q_x[head]][q_y[head] + 1]
 800fa7c:	f83b 5013 	ldrh.w	r5, [fp, r3, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 800fa80:	f83a 3010 	ldrh.w	r3, [sl, r0, lsl #1]
 800fa84:	330f      	adds	r3, #15
					&& q_x[head] < 15 && q_y[head] < 15) {			//WH
 800fa86:	429d      	cmp	r5, r3
 800fa88:	f77f a893 	ble.w	800ebb2 <stepMapRenew_DiagMap.constprop.3+0x536>
 800fa8c:	2c0e      	cmp	r4, #14
 800fa8e:	bf98      	it	ls
 800fa90:	f1b9 0f0e 	cmpls.w	r9, #14
 800fa94:	f63f a88d 	bhi.w	800ebb2 <stepMapRenew_DiagMap.constprop.3+0x536>
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800fa98:	9c00      	ldr	r4, [sp, #0]
				q_x[tail] = q_x[head];
 800fa9a:	ab06      	add	r3, sp, #24
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800fa9c:	ad06      	add	r5, sp, #24
				q_vh[tail] = ver;
 800fa9e:	9f02      	ldr	r7, [sp, #8]
				q_x[tail] = q_x[head];
 800faa0:	f803 9008 	strb.w	r9, [r3, r8]
				vh = ver;
 800faa4:	4610      	mov	r0, r2
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800faa6:	f815 c004 	ldrb.w	ip, [r5, r4]
				q_y[tail] = q_y[head] + 1;
 800faaa:	f50d 559d 	add.w	r5, sp, #5024	; 0x13a0
				q_vh[tail] = ver;
 800faae:	f807 2008 	strb.w	r2, [r7, r8]
				for (unsigned char i = 1;; i++) {
 800fab2:	2201      	movs	r2, #1
				q_y[tail] = q_y[head] + 1;
 800fab4:	f805 1008 	strb.w	r1, [r5, r8]
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800fab8:	ea4f 110c 	mov.w	r1, ip, lsl #4
 800fabc:	5d2d      	ldrb	r5, [r5, r4]
 800fabe:	f108 0302 	add.w	r3, r8, #2
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800fac2:	eba1 060c 	sub.w	r6, r1, ip
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800fac6:	18ac      	adds	r4, r5, r2
 800fac8:	b29b      	uxth	r3, r3
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800faca:	4435      	add	r5, r6
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800facc:	463e      	mov	r6, r7
 800face:	4421      	add	r1, r4
				y = q_y[head] + 1;
 800fad0:	b2e4      	uxtb	r4, r4
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 800fad2:	f83a 5015 	ldrh.w	r5, [sl, r5, lsl #1]
 800fad6:	350f      	adds	r5, #15
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 800fad8:	f82b 5011 	strh.w	r5, [fp, r1, lsl #1]
 800fadc:	e03b      	b.n	800fb56 <stepMapRenew_DiagMap.constprop.3+0x14da>
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 800fade:	1c60      	adds	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 800fae0:	9901      	ldr	r1, [sp, #4]
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 800fae2:	b2c7      	uxtb	r7, r0
		if (wall_ver[_y] & 1 << _x) {
 800fae4:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 800fae8:	b289      	uxth	r1, r1
 800faea:	fa41 f10c 	asr.w	r1, r1, ip
 800faee:	07cd      	lsls	r5, r1, #31
 800faf0:	f100 80fc 	bmi.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
										> DiagStepMap_hor[x][y] + Step_D
 800faf4:	ea4f 150c 	mov.w	r5, ip, lsl #4
 800faf8:	eba5 010c 	sub.w	r1, r5, ip
								&& (DiagStepMap_ver[x][y + 1]
 800fafc:	4428      	add	r0, r5
										> DiagStepMap_hor[x][y] + Step_D
 800fafe:	4421      	add	r1, r4
								&& (DiagStepMap_ver[x][y + 1]
 800fb00:	f83b e010 	ldrh.w	lr, [fp, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 800fb04:	f83a 5011 	ldrh.w	r5, [sl, r1, lsl #1]
 800fb08:	f105 010f 	add.w	r1, r5, #15
												- (DE_Step_D * i))	//
 800fb0c:	eba1 0982 	sub.w	r9, r1, r2, lsl #2
								&& (DiagStepMap_ver[x][y + 1]
 800fb10:	45ce      	cmp	lr, r9
 800fb12:	f340 80eb 	ble.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
								&& x < 15 && y < 15) {
 800fb16:	f1bc 0f0e 	cmp.w	ip, #14
 800fb1a:	f200 80e7 	bhi.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
 800fb1e:	2c0e      	cmp	r4, #14
 800fb20:	f200 80e4 	bhi.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
									+ Step_D - (DE_Step_D * i);
 800fb24:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fb28:	b289      	uxth	r1, r1
							if (DiagStepMap_ver[x][y + 1]
 800fb2a:	428d      	cmp	r5, r1
 800fb2c:	f080 80e8 	bcs.w	800fd00 <stepMapRenew_DiagMap.constprop.3+0x1684>
							DiagStepMap_ver[x][y + 1] = DiagStepMap_hor[x][y]
 800fb30:	f82b 1010 	strh.w	r1, [fp, r0, lsl #1]
							q_x[tail] = x;
 800fb34:	a906      	add	r1, sp, #24
							y++;
 800fb36:	463c      	mov	r4, r7
							vh = ver;
 800fb38:	2000      	movs	r0, #0
							q_x[tail] = x;
 800fb3a:	f801 c008 	strb.w	ip, [r1, r8]
							q_y[tail] = y;
 800fb3e:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800fb42:	f801 7008 	strb.w	r7, [r1, r8]
							q_vh[tail] = ver;
 800fb46:	f04f 0100 	mov.w	r1, #0
 800fb4a:	f806 1008 	strb.w	r1, [r6, r8]
				for (unsigned char i = 1;; i++) {
 800fb4e:	3201      	adds	r2, #1
 800fb50:	3301      	adds	r3, #1
 800fb52:	b2d2      	uxtb	r2, r2
 800fb54:	b29b      	uxth	r3, r3
 800fb56:	f103 38ff 	add.w	r8, r3, #4294967295
 800fb5a:	fa1f f888 	uxth.w	r8, r8
					if (vh == ver) {
 800fb5e:	2800      	cmp	r0, #0
 800fb60:	d1bd      	bne.n	800fade <stepMapRenew_DiagMap.constprop.3+0x1462>
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 800fb62:	f10c 0101 	add.w	r1, ip, #1
		if (wall_hor[_x] & 1 << _y) {
 800fb66:	486f      	ldr	r0, [pc, #444]	; (800fd24 <stepMapRenew_DiagMap.constprop.3+0x16a8>)
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 800fb68:	b2cd      	uxtb	r5, r1
		if (wall_hor[_x] & 1 << _y) {
 800fb6a:	f830 0015 	ldrh.w	r0, [r0, r5, lsl #1]
 800fb6e:	b280      	uxth	r0, r0
 800fb70:	4120      	asrs	r0, r4
 800fb72:	07c7      	lsls	r7, r0, #31
 800fb74:	f100 80ba 	bmi.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
										> DiagStepMap_ver[x][y] + Step_D
 800fb78:	eb04 100c 	add.w	r0, r4, ip, lsl #4
								&& (DiagStepMap_hor[x + 1][y]
 800fb7c:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 800fb80:	f83b 7010 	ldrh.w	r7, [fp, r0, lsl #1]
								&& (DiagStepMap_hor[x + 1][y]
 800fb84:	1908      	adds	r0, r1, r4
										> DiagStepMap_ver[x][y] + Step_D
 800fb86:	f107 010f 	add.w	r1, r7, #15
								&& (DiagStepMap_hor[x + 1][y]
 800fb8a:	f83a 9010 	ldrh.w	r9, [sl, r0, lsl #1]
												- (DE_Step_D * i))		//
 800fb8e:	eba1 0e82 	sub.w	lr, r1, r2, lsl #2
								&& (DiagStepMap_hor[x + 1][y]
 800fb92:	45f1      	cmp	r9, lr
 800fb94:	f340 80aa 	ble.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
								&& x < 15 && y < 15) {
 800fb98:	f1bc 0f0e 	cmp.w	ip, #14
 800fb9c:	f200 80a6 	bhi.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
 800fba0:	2c0e      	cmp	r4, #14
 800fba2:	f200 80a3 	bhi.w	800fcec <stepMapRenew_DiagMap.constprop.3+0x1670>
									+ Step_D - (DE_Step_D * i);
 800fba6:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 800fbaa:	b289      	uxth	r1, r1
							if (DiagStepMap_hor[x + 1][y]
 800fbac:	428f      	cmp	r7, r1
 800fbae:	f080 8094 	bcs.w	800fcda <stepMapRenew_DiagMap.constprop.3+0x165e>
							DiagStepMap_hor[x + 1][y] = DiagStepMap_ver[x][y]
 800fbb2:	f82a 1010 	strh.w	r1, [sl, r0, lsl #1]
							q_x[tail] = x;
 800fbb6:	a906      	add	r1, sp, #24
							x++;
 800fbb8:	46ac      	mov	ip, r5
							vh = hor;
 800fbba:	2001      	movs	r0, #1
							q_x[tail] = x;
 800fbbc:	f801 5008 	strb.w	r5, [r1, r8]
							q_y[tail] = y;
 800fbc0:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800fbc4:	f801 4008 	strb.w	r4, [r1, r8]
							q_vh[tail] = hor;
 800fbc8:	f04f 0101 	mov.w	r1, #1
 800fbcc:	f806 1008 	strb.w	r1, [r6, r8]
 800fbd0:	e7bd      	b.n	800fb4e <stepMapRenew_DiagMap.constprop.3+0x14d2>
 800fbd2:	9900      	ldr	r1, [sp, #0]
 800fbd4:	aa06      	add	r2, sp, #24
 800fbd6:	460b      	mov	r3, r1
 800fbd8:	5c52      	ldrb	r2, [r2, r1]
 800fbda:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800fbde:	5ccb      	ldrb	r3, [r1, r3]
 800fbe0:	1c51      	adds	r1, r2, #1
 800fbe2:	b2ce      	uxtb	r6, r1
 800fbe4:	f7fe bf94 	b.w	800eb10 <stepMapRenew_DiagMap.constprop.3+0x494>
 800fbe8:	9a00      	ldr	r2, [sp, #0]
 800fbea:	f50d 519d 	add.w	r1, sp, #5024	; 0x13a0
 800fbee:	5c8b      	ldrb	r3, [r1, r2]
 800fbf0:	a906      	add	r1, sp, #24
 800fbf2:	1e5c      	subs	r4, r3, #1
 800fbf4:	5c8a      	ldrb	r2, [r1, r2]
 800fbf6:	b2e0      	uxtb	r0, r4
 800fbf8:	f7fe bf9d 	b.w	800eb36 <stepMapRenew_DiagMap.constprop.3+0x4ba>
										DiagStepMap_hor[x][y] + 1;
 800fbfc:	3601      	adds	r6, #1
								DiagStepMap_ver[x][y + 1] =
 800fbfe:	f82b 6010 	strh.w	r6, [fp, r0, lsl #1]
 800fc02:	f7ff bbc1 	b.w	800f388 <stepMapRenew_DiagMap.constprop.3+0xd0c>
										+ 1;
 800fc06:	3601      	adds	r6, #1
								DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 800fc08:	f82b 6010 	strh.w	r6, [fp, r0, lsl #1]
 800fc0c:	f7ff ba65 	b.w	800f0da <stepMapRenew_DiagMap.constprop.3+0xa5e>
 800fc10:	9a00      	ldr	r2, [sp, #0]
 800fc12:	a906      	add	r1, sp, #24
 800fc14:	4613      	mov	r3, r2
 800fc16:	f811 9002 	ldrb.w	r9, [r1, r2]
 800fc1a:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800fc1e:	5cd4      	ldrb	r4, [r2, r3]
 800fc20:	f7fe bfd1 	b.w	800ebc6 <stepMapRenew_DiagMap.constprop.3+0x54a>
										DiagStepMap_ver[x][y] + 1;
 800fc24:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y - 1] =
 800fc26:	f82a 6013 	strh.w	r6, [sl, r3, lsl #1]
 800fc2a:	e602      	b.n	800f832 <stepMapRenew_DiagMap.constprop.3+0x11b6>
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 800fc2c:	1c53      	adds	r3, r2, #1
		if (wall_hor[_x] & 1 << _y) {
 800fc2e:	483d      	ldr	r0, [pc, #244]	; (800fd24 <stepMapRenew_DiagMap.constprop.3+0x16a8>)
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 800fc30:	f10c 31ff 	add.w	r1, ip, #4294967295
 800fc34:	b2de      	uxtb	r6, r3
 800fc36:	b2cc      	uxtb	r4, r1
		if (wall_hor[_x] & 1 << _y) {
 800fc38:	f830 0016 	ldrh.w	r0, [r0, r6, lsl #1]
 800fc3c:	b280      	uxth	r0, r0
 800fc3e:	4120      	asrs	r0, r4
 800fc40:	07c0      	lsls	r0, r0, #31
 800fc42:	d4e5      	bmi.n	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
										> DiagStepMap_ver[x][y] + Step_D
 800fc44:	eb0c 1002 	add.w	r0, ip, r2, lsl #4
								&& (DiagStepMap_hor[x + 1][y - 1]
 800fc48:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 800fc4c:	f83b 0010 	ldrh.w	r0, [fp, r0, lsl #1]
												- (DE_Step_D * i))		//
 800fc50:	00bd      	lsls	r5, r7, #2
								&& (DiagStepMap_hor[x + 1][y - 1]
 800fc52:	440b      	add	r3, r1
										> DiagStepMap_ver[x][y] + Step_D
 800fc54:	f100 010f 	add.w	r1, r0, #15
								&& (DiagStepMap_hor[x + 1][y - 1]
 800fc58:	f83a e013 	ldrh.w	lr, [sl, r3, lsl #1]
 800fc5c:	9303      	str	r3, [sp, #12]
												- (DE_Step_D * i))		//
 800fc5e:	1b4b      	subs	r3, r1, r5
								&& (DE_Step_D * i < Step_D) && x < 15
 800fc60:	459e      	cmp	lr, r3
 800fc62:	ddd5      	ble.n	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
 800fc64:	2d0e      	cmp	r5, #14
 800fc66:	dcd3      	bgt.n	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
								&& y > 0) {
 800fc68:	2a0e      	cmp	r2, #14
 800fc6a:	d8d1      	bhi.n	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
 800fc6c:	f1bc 0f00 	cmp.w	ip, #0
 800fc70:	d0ce      	beq.n	800fc10 <stepMapRenew_DiagMap.constprop.3+0x1594>
											- (DE_Step_D * i);
 800fc72:	eba1 0287 	sub.w	r2, r1, r7, lsl #2
 800fc76:	b292      	uxth	r2, r2
							if (DiagStepMap_hor[x + 1][y - 1]
 800fc78:	4290      	cmp	r0, r2
 800fc7a:	d229      	bcs.n	800fcd0 <stepMapRenew_DiagMap.constprop.3+0x1654>
							DiagStepMap_hor[x + 1][y - 1] =
 800fc7c:	9b03      	ldr	r3, [sp, #12]
 800fc7e:	f82a 2013 	strh.w	r2, [sl, r3, lsl #1]
							q_x[tail] = x;
 800fc82:	ab06      	add	r3, sp, #24
							q_vh[tail] = hor;
 800fc84:	f04f 0101 	mov.w	r1, #1
							x++;
 800fc88:	4632      	mov	r2, r6
							q_vh[tail] = hor;
 800fc8a:	46a4      	mov	ip, r4
							q_x[tail] = x;
 800fc8c:	f803 6008 	strb.w	r6, [r3, r8]
							q_y[tail] = y;
 800fc90:	f50d 539d 	add.w	r3, sp, #5024	; 0x13a0
 800fc94:	f803 4008 	strb.w	r4, [r3, r8]
							q_vh[tail] = hor;
 800fc98:	9b02      	ldr	r3, [sp, #8]
 800fc9a:	f803 1008 	strb.w	r1, [r3, r8]
							vh = hor;
 800fc9e:	2101      	movs	r1, #1
				for (unsigned char i = 1;; i++) {
 800fca0:	3701      	adds	r7, #1
 800fca2:	f109 0901 	add.w	r9, r9, #1
 800fca6:	b2ff      	uxtb	r7, r7
 800fca8:	fa1f f989 	uxth.w	r9, r9
 800fcac:	e6a9      	b.n	800fa02 <stepMapRenew_DiagMap.constprop.3+0x1386>
 800fcae:	9a00      	ldr	r2, [sp, #0]
 800fcb0:	a906      	add	r1, sp, #24
 800fcb2:	4613      	mov	r3, r2
 800fcb4:	f811 9002 	ldrb.w	r9, [r1, r2]
 800fcb8:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800fcbc:	5cd4      	ldrb	r4, [r2, r3]
 800fcbe:	f109 32ff 	add.w	r2, r9, #4294967295
 800fcc2:	b2d0      	uxtb	r0, r2
 800fcc4:	f7fe bf95 	b.w	800ebf2 <stepMapRenew_DiagMap.constprop.3+0x576>
										DiagStepMap_hor[x][y] + 1;
 800fcc8:	3601      	adds	r6, #1
								DiagStepMap_ver[x - 1][y] =
 800fcca:	f82b 6010 	strh.w	r6, [fp, r0, lsl #1]
 800fcce:	e575      	b.n	800f7bc <stepMapRenew_DiagMap.constprop.3+0x1140>
										DiagStepMap_ver[x][y] + 1;
 800fcd0:	3001      	adds	r0, #1
								DiagStepMap_hor[x + 1][y - 1] =
 800fcd2:	9b03      	ldr	r3, [sp, #12]
 800fcd4:	f82a 0013 	strh.w	r0, [sl, r3, lsl #1]
 800fcd8:	e7d3      	b.n	800fc82 <stepMapRenew_DiagMap.constprop.3+0x1606>
										DiagStepMap_ver[x][y] + 1;
 800fcda:	3701      	adds	r7, #1
								DiagStepMap_hor[x + 1][y] =
 800fcdc:	f82a 7010 	strh.w	r7, [sl, r0, lsl #1]
 800fce0:	e769      	b.n	800fbb6 <stepMapRenew_DiagMap.constprop.3+0x153a>
										+ 1;
 800fce2:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 800fce4:	f82a 6011 	strh.w	r6, [sl, r1, lsl #1]
 800fce8:	f7ff b839 	b.w	800ed5e <stepMapRenew_DiagMap.constprop.3+0x6e2>
 800fcec:	9a00      	ldr	r2, [sp, #0]
 800fcee:	a906      	add	r1, sp, #24
 800fcf0:	4613      	mov	r3, r2
 800fcf2:	f811 9002 	ldrb.w	r9, [r1, r2]
 800fcf6:	f50d 529d 	add.w	r2, sp, #5024	; 0x13a0
 800fcfa:	5cd4      	ldrb	r4, [r2, r3]
 800fcfc:	f7fe bf59 	b.w	800ebb2 <stepMapRenew_DiagMap.constprop.3+0x536>
										DiagStepMap_hor[x][y] + 1;
 800fd00:	3501      	adds	r5, #1
								DiagStepMap_ver[x][y + 1] =
 800fd02:	f82b 5010 	strh.w	r5, [fp, r0, lsl #1]
 800fd06:	e715      	b.n	800fb34 <stepMapRenew_DiagMap.constprop.3+0x14b8>
										DiagStepMap_hor[x][y] + 1;
 800fd08:	3001      	adds	r0, #1
								DiagStepMap_ver[x - 1][y + 1] =
 800fd0a:	f82b 0014 	strh.w	r0, [fp, r4, lsl #1]
 800fd0e:	f7fe bfea 	b.w	800ece6 <stepMapRenew_DiagMap.constprop.3+0x66a>
										+ 1;
 800fd12:	3001      	adds	r0, #1
								DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 800fd14:	f82b 0011 	strh.w	r0, [fp, r1, lsl #1]
 800fd18:	e69c      	b.n	800fa54 <stepMapRenew_DiagMap.constprop.3+0x13d8>
 800fd1a:	9a00      	ldr	r2, [sp, #0]
 800fd1c:	a906      	add	r1, sp, #24
 800fd1e:	5c8a      	ldrb	r2, [r1, r2]
 800fd20:	f7fe beec 	b.w	800eafc <stepMapRenew_DiagMap.constprop.3+0x480>
 800fd24:	20015d18 	.word	0x20015d18

0800fd28 <turn90_s.constprop.2>:
		direction -= 2;
 800fd28:	4b7f      	ldr	r3, [pc, #508]	; (800ff28 <turn90_s.constprop.2+0x200>)
 800fd2a:	681a      	ldr	r2, [r3, #0]
 800fd2c:	3a02      	subs	r2, #2
	}
	idealState.dis = 0.0;
	realState.dis = 0.0;
}

void turn90_s(int _dir) {
 800fd2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd32:	ed2d 8b02 	vpush	{d8}
		direction -= 2;
 800fd36:	601a      	str	r2, [r3, #0]
		if (direction < 0) {
 800fd38:	681a      	ldr	r2, [r3, #0]
 800fd3a:	2a00      	cmp	r2, #0
 800fd3c:	f2c0 80e9 	blt.w	800ff12 <turn90_s.constprop.2+0x1ea>
	switch (direction) {
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	2b06      	cmp	r3, #6
 800fd44:	f200 80e8 	bhi.w	800ff18 <turn90_s.constprop.2+0x1f0>
 800fd48:	e8df f013 	tbh	[pc, r3, lsl #1]
 800fd4c:	00e60060 	.word	0x00e60060
 800fd50:	00e60059 	.word	0x00e60059
 800fd54:	00e60052 	.word	0x00e60052
 800fd58:	0007      	.short	0x0007
		current_coord_x--;
 800fd5a:	4b74      	ldr	r3, [pc, #464]	; (800ff2c <turn90_s.constprop.2+0x204>)
 800fd5c:	4a74      	ldr	r2, [pc, #464]	; (800ff30 <turn90_s.constprop.2+0x208>)
 800fd5e:	7819      	ldrb	r1, [r3, #0]
 800fd60:	3901      	subs	r1, #1
 800fd62:	b2c9      	uxtb	r1, r1
 800fd64:	7019      	strb	r1, [r3, #0]
	float max_ang_vel;
	mapRenew(_dir);
	if (wallExist.Forward == true
 800fd66:	4c73      	ldr	r4, [pc, #460]	; (800ff34 <turn90_s.constprop.2+0x20c>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 800fd68:	2001      	movs	r0, #1
 800fd6a:	781d      	ldrb	r5, [r3, #0]
 800fd6c:	7811      	ldrb	r1, [r2, #0]
 800fd6e:	4b72      	ldr	r3, [pc, #456]	; (800ff38 <turn90_s.constprop.2+0x210>)
	if (wallExist.Forward == true
 800fd70:	7822      	ldrb	r2, [r4, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 800fd72:	eb03 1305 	add.w	r3, r3, r5, lsl #4
	if (wallExist.Forward == true
 800fd76:	4282      	cmp	r2, r0
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 800fd78:	5458      	strb	r0, [r3, r1]
	if (wallExist.Forward == true
 800fd7a:	d04e      	beq.n	800fe1a <turn90_s.constprop.2+0xf2>
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.09,
				7.0,
				true, false);
	} else {
		if (_dir == Left) {
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 800fd7c:	4c6f      	ldr	r4, [pc, #444]	; (800ff3c <turn90_s.constprop.2+0x214>)
					* 180.0 / M_PI;
			//turn(explore_turn_L.Turn_deg, _dir, &explore_turn_L, 10, false, false);
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 800fd7e:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 800fd82:	2100      	movs	r1, #0
 800fd84:	2001      	movs	r0, #1
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 800fd86:	edd4 8a01 	vldr	s17, [r4, #4]
 800fd8a:	ed94 8a02 	vldr	s16, [r4, #8]
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 800fd8e:	ed94 0a01 	vldr	s0, [r4, #4]
 800fd92:	edd4 0a01 	vldr	s1, [r4, #4]
 800fd96:	ed94 1a04 	vldr	s2, [r4, #16]
 800fd9a:	f7fc fa69 	bl	800c270 <trapezoid_acccel>
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 800fd9e:	eec8 7a88 	vdiv.f32	s15, s17, s16
 800fda2:	ee17 0a90 	vmov	r0, s15
 800fda6:	f7f8 fb07 	bl	80083b8 <__aeabi_f2d>
					explore_turn_L.Turn_offset_F, 5.0, true, false);
			trapezoid_slalome(max_ang_vel, explore_turn_L.Turn_deg,
 800fdaa:	ed94 8a00 	vldr	s16, [r4]
 800fdae:	edd4 8a03 	vldr	s17, [r4, #12]
					* 180.0 / M_PI;
 800fdb2:	a35b      	add	r3, pc, #364	; (adr r3, 800ff20 <turn90_s.constprop.2+0x1f8>)
 800fdb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb8:	f7f8 fb52 	bl	8008460 <__aeabi_dmul>
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 800fdbc:	f7f8 fe28 	bl	8008a10 <__aeabi_d2f>
			trapezoid_slalome(max_ang_vel, explore_turn_L.Turn_deg,
 800fdc0:	eeb0 1a68 	vmov.f32	s2, s17
 800fdc4:	eef0 0a48 	vmov.f32	s1, s16
 800fdc8:	ee00 0a10 	vmov	s0, r0
 800fdcc:	f7fc fbb8 	bl	800c540 <trapezoid_slalome>
					explore_turn_L.Turn_ang_acc);
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 800fdd0:	ed94 0a01 	vldr	s0, [r4, #4]
 800fdd4:	2100      	movs	r1, #0
 800fdd6:	edd4 0a01 	vldr	s1, [r4, #4]
 800fdda:	2001      	movs	r0, #1
 800fddc:	ed94 1a05 	vldr	s2, [r4, #20]
 800fde0:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
					explore_turn_R.Turn_ang_acc);
			trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
					explore_turn_R.Turn_offset_B, 5.0, true, false);
		}
	}
}
 800fde4:	ecbd 8b02 	vpop	{d8}
 800fde8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 800fdec:	f7fc ba40 	b.w	800c270 <trapezoid_acccel>
		current_coord_y--;
 800fdf0:	4a4f      	ldr	r2, [pc, #316]	; (800ff30 <turn90_s.constprop.2+0x208>)
 800fdf2:	4b4e      	ldr	r3, [pc, #312]	; (800ff2c <turn90_s.constprop.2+0x204>)
 800fdf4:	7811      	ldrb	r1, [r2, #0]
 800fdf6:	3901      	subs	r1, #1
 800fdf8:	b2c9      	uxtb	r1, r1
 800fdfa:	7011      	strb	r1, [r2, #0]
 800fdfc:	e7b3      	b.n	800fd66 <turn90_s.constprop.2+0x3e>
		current_coord_x++;
 800fdfe:	4b4b      	ldr	r3, [pc, #300]	; (800ff2c <turn90_s.constprop.2+0x204>)
 800fe00:	4a4b      	ldr	r2, [pc, #300]	; (800ff30 <turn90_s.constprop.2+0x208>)
 800fe02:	7819      	ldrb	r1, [r3, #0]
 800fe04:	3101      	adds	r1, #1
 800fe06:	b2c9      	uxtb	r1, r1
 800fe08:	7019      	strb	r1, [r3, #0]
 800fe0a:	e7ac      	b.n	800fd66 <turn90_s.constprop.2+0x3e>
		current_coord_y++;
 800fe0c:	4a48      	ldr	r2, [pc, #288]	; (800ff30 <turn90_s.constprop.2+0x208>)
 800fe0e:	4b47      	ldr	r3, [pc, #284]	; (800ff2c <turn90_s.constprop.2+0x204>)
 800fe10:	7811      	ldrb	r1, [r2, #0]
 800fe12:	3101      	adds	r1, #1
 800fe14:	b2c9      	uxtb	r1, r1
 800fe16:	7011      	strb	r1, [r2, #0]
 800fe18:	e7a5      	b.n	800fd66 <turn90_s.constprop.2+0x3e>
			&& (fabs(IR_Sen.RF - (IR_Ref_single.RF + 9.0)) > 3.0
 800fe1a:	4f49      	ldr	r7, [pc, #292]	; (800ff40 <turn90_s.constprop.2+0x218>)
 800fe1c:	4e49      	ldr	r6, [pc, #292]	; (800ff44 <turn90_s.constprop.2+0x21c>)
 800fe1e:	68f8      	ldr	r0, [r7, #12]
 800fe20:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800fe24:	f7f8 fac8 	bl	80083b8 <__aeabi_f2d>
 800fe28:	4604      	mov	r4, r0
 800fe2a:	460d      	mov	r5, r1
 800fe2c:	4640      	mov	r0, r8
 800fe2e:	f7f8 fac3 	bl	80083b8 <__aeabi_f2d>
 800fe32:	4602      	mov	r2, r0
 800fe34:	460b      	mov	r3, r1
 800fe36:	4620      	mov	r0, r4
 800fe38:	4629      	mov	r1, r5
 800fe3a:	f7f8 f95d 	bl	80080f8 <__aeabi_dsub>
 800fe3e:	2200      	movs	r2, #0
 800fe40:	4b41      	ldr	r3, [pc, #260]	; (800ff48 <turn90_s.constprop.2+0x220>)
 800fe42:	f7f8 f959 	bl	80080f8 <__aeabi_dsub>
 800fe46:	2200      	movs	r2, #0
 800fe48:	4b40      	ldr	r3, [pc, #256]	; (800ff4c <turn90_s.constprop.2+0x224>)
 800fe4a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fe4e:	f7f8 fd97 	bl	8008980 <__aeabi_dcmpgt>
 800fe52:	b9d8      	cbnz	r0, 800fe8c <turn90_s.constprop.2+0x164>
					|| fabs(IR_Sen.LF - (IR_Ref_single.LF + 9.0)) > 3.0)) {
 800fe54:	6838      	ldr	r0, [r7, #0]
 800fe56:	6836      	ldr	r6, [r6, #0]
 800fe58:	f7f8 faae 	bl	80083b8 <__aeabi_f2d>
 800fe5c:	4604      	mov	r4, r0
 800fe5e:	460d      	mov	r5, r1
 800fe60:	4630      	mov	r0, r6
 800fe62:	f7f8 faa9 	bl	80083b8 <__aeabi_f2d>
 800fe66:	4602      	mov	r2, r0
 800fe68:	460b      	mov	r3, r1
 800fe6a:	4620      	mov	r0, r4
 800fe6c:	4629      	mov	r1, r5
 800fe6e:	f7f8 f943 	bl	80080f8 <__aeabi_dsub>
 800fe72:	2200      	movs	r2, #0
 800fe74:	4b34      	ldr	r3, [pc, #208]	; (800ff48 <turn90_s.constprop.2+0x220>)
 800fe76:	f7f8 f93f 	bl	80080f8 <__aeabi_dsub>
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	4b33      	ldr	r3, [pc, #204]	; (800ff4c <turn90_s.constprop.2+0x224>)
 800fe7e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fe82:	f7f8 fd7d 	bl	8008980 <__aeabi_dcmpgt>
 800fe86:	2800      	cmp	r0, #0
 800fe88:	f43f af78 	beq.w	800fd7c <turn90_s.constprop.2+0x54>
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 800fe8c:	2100      	movs	r1, #0
 800fe8e:	ed9f 8a30 	vldr	s16, [pc, #192]	; 800ff50 <turn90_s.constprop.2+0x228>
 800fe92:	4c30      	ldr	r4, [pc, #192]	; (800ff54 <turn90_s.constprop.2+0x22c>)
 800fe94:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 800fe98:	4608      	mov	r0, r1
 800fe9a:	eef0 0a48 	vmov.f32	s1, s16
 800fe9e:	ed94 0a01 	vldr	s0, [r4, #4]
	}
	mapRenew(180);
}

void FrontWallControl() {
	Flag_wallConEn_F = true;
 800fea2:	2501      	movs	r5, #1
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 800fea4:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 800ff58 <turn90_s.constprop.2+0x230>
	HAL_Delay(400);
	Flag_wallConEn_F = false;
 800fea8:	2600      	movs	r6, #0
	Flag_wallConEn_F = true;
 800feaa:	4f2c      	ldr	r7, [pc, #176]	; (800ff5c <turn90_s.constprop.2+0x234>)
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 800feac:	f7fc f9e0 	bl	800c270 <trapezoid_acccel>
		reset_error();
 800feb0:	f007 f942 	bl	8017138 <reset_error>
		reset_status();
 800feb4:	f007 f920 	bl	80170f8 <reset_status>
	HAL_Delay(400);
 800feb8:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 800febc:	703d      	strb	r5, [r7, #0]
	HAL_Delay(400);
 800febe:	f7f8 ffc1 	bl	8008e44 <HAL_Delay>
	realState.dis = 0;
 800fec2:	4a27      	ldr	r2, [pc, #156]	; (800ff60 <turn90_s.constprop.2+0x238>)
	idealState.dis = 0;
 800fec4:	4b27      	ldr	r3, [pc, #156]	; (800ff64 <turn90_s.constprop.2+0x23c>)
	Flag_wallConEn_F = false;
 800fec6:	703e      	strb	r6, [r7, #0]
	realState.dis = 0;
 800fec8:	ed82 8a00 	vstr	s16, [r2]
	idealState.dis = 0;
 800fecc:	ed83 8a00 	vstr	s16, [r3]
	realState.deg = 0;
 800fed0:	ed82 8a07 	vstr	s16, [r2, #28]
	idealState.deg = 0;
 800fed4:	ed83 8a07 	vstr	s16, [r3, #28]
	reset_error();
 800fed8:	f007 f92e 	bl	8017138 <reset_error>
		trapezoid_slalome(700.0, 90.0 * (float) _dir, 10000.0);
 800fedc:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800ff68 <turn90_s.constprop.2+0x240>
 800fee0:	eddf 0a22 	vldr	s1, [pc, #136]	; 800ff6c <turn90_s.constprop.2+0x244>
 800fee4:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800ff70 <turn90_s.constprop.2+0x248>
 800fee8:	f7fc fb2a 	bl	800c540 <trapezoid_slalome>
		HAL_Delay(100);
 800feec:	2064      	movs	r0, #100	; 0x64
 800feee:	f7f8 ffa9 	bl	8008e44 <HAL_Delay>
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.09,
 800fef2:	ed94 0a01 	vldr	s0, [r4, #4]
 800fef6:	4631      	mov	r1, r6
 800fef8:	edd4 0a01 	vldr	s1, [r4, #4]
 800fefc:	4628      	mov	r0, r5
 800fefe:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 800ff02:	ed9f 1a15 	vldr	s2, [pc, #84]	; 800ff58 <turn90_s.constprop.2+0x230>
}
 800ff06:	ecbd 8b02 	vpop	{d8}
 800ff0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.09,
 800ff0e:	f7fc b9af 	b.w	800c270 <trapezoid_acccel>
			direction = 6;
 800ff12:	2206      	movs	r2, #6
 800ff14:	601a      	str	r2, [r3, #0]
 800ff16:	e713      	b.n	800fd40 <turn90_s.constprop.2+0x18>
 800ff18:	4a05      	ldr	r2, [pc, #20]	; (800ff30 <turn90_s.constprop.2+0x208>)
 800ff1a:	4b04      	ldr	r3, [pc, #16]	; (800ff2c <turn90_s.constprop.2+0x204>)
 800ff1c:	e723      	b.n	800fd66 <turn90_s.constprop.2+0x3e>
 800ff1e:	bf00      	nop
 800ff20:	1a63c1f8 	.word	0x1a63c1f8
 800ff24:	404ca5dc 	.word	0x404ca5dc
 800ff28:	20000880 	.word	0x20000880
 800ff2c:	200078e0 	.word	0x200078e0
 800ff30:	2000295c 	.word	0x2000295c
 800ff34:	20008884 	.word	0x20008884
 800ff38:	20015748 	.word	0x20015748
 800ff3c:	2001616c 	.word	0x2001616c
 800ff40:	20007898 	.word	0x20007898
 800ff44:	20000058 	.word	0x20000058
 800ff48:	40220000 	.word	0x40220000
 800ff4c:	40080000 	.word	0x40080000
 800ff50:	00000000 	.word	0x00000000
 800ff54:	20016598 	.word	0x20016598
 800ff58:	3db851ec 	.word	0x3db851ec
 800ff5c:	20010640 	.word	0x20010640
 800ff60:	200078b0 	.word	0x200078b0
 800ff64:	2000a7e0 	.word	0x2000a7e0
 800ff68:	461c4000 	.word	0x461c4000
 800ff6c:	42b40000 	.word	0x42b40000
 800ff70:	442f0000 	.word	0x442f0000

0800ff74 <writeWallData>:
void writeWallData(unsigned char _X, unsigned char _Y, int _dir) {
 800ff74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	switch (_dir) {
 800ff78:	2a06      	cmp	r2, #6
 800ff7a:	f200 8143 	bhi.w	8010204 <writeWallData+0x290>
 800ff7e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ff82:	00e9      	.short	0x00e9
 800ff84:	00c20141 	.word	0x00c20141
 800ff88:	009b0141 	.word	0x009b0141
 800ff8c:	00070141 	.word	0x00070141
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 800ff90:	4e9f      	ldr	r6, [pc, #636]	; (8010210 <writeWallData+0x29c>)
 800ff92:	2301      	movs	r3, #1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 800ff94:	4f9f      	ldr	r7, [pc, #636]	; (8010214 <writeWallData+0x2a0>)
 800ff96:	1e42      	subs	r2, r0, #1
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 800ff98:	f836 5010 	ldrh.w	r5, [r6, r0, lsl #1]
 800ff9c:	fa03 f401 	lsl.w	r4, r3, r1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 800ffa0:	fa03 f202 	lsl.w	r2, r3, r2
		North_PA = wallExist.Right;
 800ffa4:	f8df 8288 	ldr.w	r8, [pc, #648]	; 8010230 <writeWallData+0x2bc>
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 800ffa8:	432c      	orrs	r4, r5
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 800ffaa:	1e4d      	subs	r5, r1, #1
	uint8_t North_PA = 0, West_PA = 0, East_PA = 0, South_PA = 0;
 800ffac:	f04f 0c00 	mov.w	ip, #0
		West_PA = wallExist.Forward;
 800ffb0:	f898 e000 	ldrb.w	lr, [r8]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 800ffb4:	b2a4      	uxth	r4, r4
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 800ffb6:	40ab      	lsls	r3, r5
		North_PA = wallExist.Right;
 800ffb8:	f898 5002 	ldrb.w	r5, [r8, #2]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 800ffbc:	f826 4010 	strh.w	r4, [r6, r0, lsl #1]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 800ffc0:	f837 4011 	ldrh.w	r4, [r7, r1, lsl #1]
 800ffc4:	4322      	orrs	r2, r4
 800ffc6:	b292      	uxth	r2, r2
 800ffc8:	f827 2011 	strh.w	r2, [r7, r1, lsl #1]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 800ffcc:	f836 2010 	ldrh.w	r2, [r6, r0, lsl #1]
		South_PA = wallExist.Left;
 800ffd0:	f898 7001 	ldrb.w	r7, [r8, #1]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 800ffd4:	4313      	orrs	r3, r2
 800ffd6:	b29b      	uxth	r3, r3
 800ffd8:	f826 3010 	strh.w	r3, [r6, r0, lsl #1]
 800ffdc:	4c8e      	ldr	r4, [pc, #568]	; (8010218 <writeWallData+0x2a4>)
	ex_dir[0][0] = -1;
 800ffde:	f04f 39ff 	mov.w	r9, #4294967295
	ex_CurrentX[0] = current_coord_x;
 800ffe2:	4a8e      	ldr	r2, [pc, #568]	; (801021c <writeWallData+0x2a8>)
 800ffe4:	4b8e      	ldr	r3, [pc, #568]	; (8010220 <writeWallData+0x2ac>)
 800ffe6:	6826      	ldr	r6, [r4, #0]
 800ffe8:	f892 8000 	ldrb.w	r8, [r2]
		ex_CurrentX[i + 1] = ex_CurrentX[i];
 800ffec:	6066      	str	r6, [r4, #4]
	ex_CurrentX[0] = current_coord_x;
 800ffee:	f8c4 8000 	str.w	r8, [r4]
		ex_CurrentX[i + 1] = ex_CurrentX[i];
 800fff2:	60a6      	str	r6, [r4, #8]
 800fff4:	60e6      	str	r6, [r4, #12]
 800fff6:	6126      	str	r6, [r4, #16]
 800fff8:	689c      	ldr	r4, [r3, #8]
 800fffa:	4a8a      	ldr	r2, [pc, #552]	; (8010224 <writeWallData+0x2b0>)
	ex_CurrentY[0] = current_coord_y;
 800fffc:	f8df 8234 	ldr.w	r8, [pc, #564]	; 8010234 <writeWallData+0x2c0>
		ex_dir[i + 1][2] = ex_dir[i][2];
 8010000:	615c      	str	r4, [r3, #20]
 8010002:	621c      	str	r4, [r3, #32]
 8010004:	62dc      	str	r4, [r3, #44]	; 0x2c
 8010006:	639c      	str	r4, [r3, #56]	; 0x38
 8010008:	685c      	ldr	r4, [r3, #4]
 801000a:	681e      	ldr	r6, [r3, #0]
	ex_CurrentY[0] = current_coord_y;
 801000c:	f898 8000 	ldrb.w	r8, [r8]
		ex_dir[i + 1][1] = ex_dir[i][1];
 8010010:	611c      	str	r4, [r3, #16]
 8010012:	61dc      	str	r4, [r3, #28]
 8010014:	629c      	str	r4, [r3, #40]	; 0x28
 8010016:	635c      	str	r4, [r3, #52]	; 0x34
 8010018:	6814      	ldr	r4, [r2, #0]
	ex_dir[0][2] = -1;
 801001a:	f8c3 9008 	str.w	r9, [r3, #8]
	ex_dir[0][1] = -1;
 801001e:	f8c3 9004 	str.w	r9, [r3, #4]
	ex_dir[0][0] = -1;
 8010022:	f8c3 9000 	str.w	r9, [r3]
		ex_dir[i + 1][0] = ex_dir[i][0];
 8010026:	60de      	str	r6, [r3, #12]
 8010028:	619e      	str	r6, [r3, #24]
 801002a:	625e      	str	r6, [r3, #36]	; 0x24
 801002c:	631e      	str	r6, [r3, #48]	; 0x30
		ex_CurrentY[i + 1] = ex_CurrentY[i];
 801002e:	6054      	str	r4, [r2, #4]
 8010030:	6094      	str	r4, [r2, #8]
 8010032:	60d4      	str	r4, [r2, #12]
 8010034:	6114      	str	r4, [r2, #16]
	ex_CurrentY[0] = current_coord_y;
 8010036:	f8c2 8000 	str.w	r8, [r2]
	if (North_PA) {
 801003a:	2d00      	cmp	r5, #0
 801003c:	f000 80cf 	beq.w	80101de <writeWallData+0x26a>
		if (wall_hor[_x] & 1 << _y) {
 8010040:	4c79      	ldr	r4, [pc, #484]	; (8010228 <writeWallData+0x2b4>)
 8010042:	f834 2010 	ldrh.w	r2, [r4, r0, lsl #1]
 8010046:	b292      	uxth	r2, r2
 8010048:	410a      	asrs	r2, r1
 801004a:	f012 0201 	ands.w	r2, r2, #1
 801004e:	f000 80ca 	beq.w	80101e6 <writeWallData+0x272>
 8010052:	f04f 0802 	mov.w	r8, #2
 8010056:	2500      	movs	r5, #0
	if (East_PA) {
 8010058:	f1bc 0f00 	cmp.w	ip, #0
 801005c:	d007      	beq.n	801006e <writeWallData+0xfa>
		if (wall_ver[_y] & 1 << _x) {
 801005e:	4e73      	ldr	r6, [pc, #460]	; (801022c <writeWallData+0x2b8>)
 8010060:	f836 4011 	ldrh.w	r4, [r6, r1, lsl #1]
 8010064:	b2a4      	uxth	r4, r4
 8010066:	4104      	asrs	r4, r0
 8010068:	07e4      	lsls	r4, r4, #31
 801006a:	f140 8098 	bpl.w	801019e <writeWallData+0x22a>
	if (West_PA) {
 801006e:	f1be 0f00 	cmp.w	lr, #0
 8010072:	d00a      	beq.n	801008a <writeWallData+0x116>
		if (wall_ver[_y] & 1 << (_x - 1)) {
 8010074:	4e6d      	ldr	r6, [pc, #436]	; (801022c <writeWallData+0x2b8>)
 8010076:	f100 3eff 	add.w	lr, r0, #4294967295
 801007a:	f836 4011 	ldrh.w	r4, [r6, r1, lsl #1]
 801007e:	b2a4      	uxth	r4, r4
 8010080:	fa44 f40e 	asr.w	r4, r4, lr
 8010084:	07e4      	lsls	r4, r4, #31
 8010086:	f140 809a 	bpl.w	80101be <writeWallData+0x24a>
	if (South_PA) {
 801008a:	b19f      	cbz	r7, 80100b4 <writeWallData+0x140>
		if (wall_hor[_x] & 1 << (_y - 1)) {
 801008c:	4c66      	ldr	r4, [pc, #408]	; (8010228 <writeWallData+0x2b4>)
 801008e:	3901      	subs	r1, #1
 8010090:	f834 2010 	ldrh.w	r2, [r4, r0, lsl #1]
 8010094:	b292      	uxth	r2, r2
 8010096:	410a      	asrs	r2, r1
 8010098:	07d2      	lsls	r2, r2, #31
 801009a:	d40b      	bmi.n	80100b4 <writeWallData+0x140>
			wall_hor[_X] = wall_hor[_X] | 1 << (_Y - 1);
 801009c:	2201      	movs	r2, #1
 801009e:	f834 6010 	ldrh.w	r6, [r4, r0, lsl #1]
			ex_dir[0][poz] = South;
 80100a2:	2704      	movs	r7, #4
			wall_hor[_X] = wall_hor[_X] | 1 << (_Y - 1);
 80100a4:	fa02 f101 	lsl.w	r1, r2, r1
			ex_dir[0][poz] = South;
 80100a8:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
			wall_hor[_X] = wall_hor[_X] | 1 << (_Y - 1);
 80100ac:	4331      	orrs	r1, r6
 80100ae:	b289      	uxth	r1, r1
 80100b0:	f824 1010 	strh.w	r1, [r4, r0, lsl #1]
 80100b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 80100b8:	f8df e158 	ldr.w	lr, [pc, #344]	; 8010214 <writeWallData+0x2a0>
 80100bc:	2301      	movs	r3, #1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 80100be:	1e42      	subs	r2, r0, #1
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 80100c0:	1e4e      	subs	r6, r1, #1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 80100c2:	f83e 5011 	ldrh.w	r5, [lr, r1, lsl #1]
 80100c6:	fa03 f400 	lsl.w	r4, r3, r0
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 80100ca:	fa03 f202 	lsl.w	r2, r3, r2
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 80100ce:	40b3      	lsls	r3, r6
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 80100d0:	432c      	orrs	r4, r5
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 80100d2:	4e4f      	ldr	r6, [pc, #316]	; (8010210 <writeWallData+0x29c>)
		South_PA = wallExist.Forward;
 80100d4:	f8df c158 	ldr.w	ip, [pc, #344]	; 8010230 <writeWallData+0x2bc>
	uint8_t North_PA = 0, West_PA = 0, East_PA = 0, South_PA = 0;
 80100d8:	2500      	movs	r5, #0
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 80100da:	b2a4      	uxth	r4, r4
		South_PA = wallExist.Forward;
 80100dc:	f89c 7000 	ldrb.w	r7, [ip]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 80100e0:	f82e 4011 	strh.w	r4, [lr, r1, lsl #1]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 80100e4:	f83e 4011 	ldrh.w	r4, [lr, r1, lsl #1]
 80100e8:	4322      	orrs	r2, r4
 80100ea:	b292      	uxth	r2, r2
 80100ec:	f82e 2011 	strh.w	r2, [lr, r1, lsl #1]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 80100f0:	f836 2010 	ldrh.w	r2, [r6, r0, lsl #1]
		West_PA = wallExist.Right;
 80100f4:	f89c e002 	ldrb.w	lr, [ip, #2]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 80100f8:	4313      	orrs	r3, r2
		East_PA = wallExist.Left;
 80100fa:	f89c c001 	ldrb.w	ip, [ip, #1]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 80100fe:	b29b      	uxth	r3, r3
 8010100:	f826 3010 	strh.w	r3, [r6, r0, lsl #1]
		break;
 8010104:	e76a      	b.n	800ffdc <writeWallData+0x68>
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 8010106:	4c42      	ldr	r4, [pc, #264]	; (8010210 <writeWallData+0x29c>)
 8010108:	2301      	movs	r3, #1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 801010a:	f8df e108 	ldr.w	lr, [pc, #264]	; 8010214 <writeWallData+0x2a0>
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 801010e:	1e4a      	subs	r2, r1, #1
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 8010110:	f834 5010 	ldrh.w	r5, [r4, r0, lsl #1]
 8010114:	fa03 f601 	lsl.w	r6, r3, r1
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 8010118:	fa03 f202 	lsl.w	r2, r3, r2
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 801011c:	4083      	lsls	r3, r0
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 801011e:	432e      	orrs	r6, r5
		North_PA = wallExist.Left;
 8010120:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8010230 <writeWallData+0x2bc>
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 8010124:	b2b6      	uxth	r6, r6
		North_PA = wallExist.Left;
 8010126:	f89c 5001 	ldrb.w	r5, [ip, #1]
		South_PA = wallExist.Right;
 801012a:	f89c 7002 	ldrb.w	r7, [ip, #2]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 801012e:	f824 6010 	strh.w	r6, [r4, r0, lsl #1]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 8010132:	f83e 6011 	ldrh.w	r6, [lr, r1, lsl #1]
		East_PA = wallExist.Forward;
 8010136:	f89c c000 	ldrb.w	ip, [ip]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 801013a:	4333      	orrs	r3, r6
 801013c:	b29b      	uxth	r3, r3
 801013e:	f82e 3011 	strh.w	r3, [lr, r1, lsl #1]
	uint8_t North_PA = 0, West_PA = 0, East_PA = 0, South_PA = 0;
 8010142:	f04f 0e00 	mov.w	lr, #0
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << (_Y - 1); //
 8010146:	f834 3010 	ldrh.w	r3, [r4, r0, lsl #1]
 801014a:	4313      	orrs	r3, r2
 801014c:	b29b      	uxth	r3, r3
 801014e:	f824 3010 	strh.w	r3, [r4, r0, lsl #1]
		break;
 8010152:	e743      	b.n	800ffdc <writeWallData+0x68>
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 8010154:	4f2e      	ldr	r7, [pc, #184]	; (8010210 <writeWallData+0x29c>)
 8010156:	2301      	movs	r3, #1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 8010158:	4c2e      	ldr	r4, [pc, #184]	; (8010214 <writeWallData+0x2a0>)
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 801015a:	1e42      	subs	r2, r0, #1
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 801015c:	f837 5010 	ldrh.w	r5, [r7, r0, lsl #1]
 8010160:	fa03 f601 	lsl.w	r6, r3, r1
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 8010164:	fa03 f202 	lsl.w	r2, r3, r2
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 8010168:	4083      	lsls	r3, r0
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 801016a:	432e      	orrs	r6, r5
		North_PA = wallExist.Forward;
 801016c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8010230 <writeWallData+0x2bc>
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 8010170:	b2b6      	uxth	r6, r6
		North_PA = wallExist.Forward;
 8010172:	f89c 5000 	ldrb.w	r5, [ip]
		West_PA = wallExist.Left;
 8010176:	f89c e001 	ldrb.w	lr, [ip, #1]
		wall_read_hor[_X] = wall_read_hor[_X] | 1 << _Y; //k
 801017a:	f827 6010 	strh.w	r6, [r7, r0, lsl #1]
	uint8_t North_PA = 0, West_PA = 0, East_PA = 0, South_PA = 0;
 801017e:	2700      	movs	r7, #0
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 8010180:	f834 6011 	ldrh.w	r6, [r4, r1, lsl #1]
		East_PA = wallExist.Right;
 8010184:	f89c c002 	ldrb.w	ip, [ip, #2]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << _X; //
 8010188:	4333      	orrs	r3, r6
 801018a:	b29b      	uxth	r3, r3
 801018c:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
		wall_read_ver[_Y] = wall_read_ver[_Y] | 1 << (_X - 1); //
 8010190:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 8010194:	4313      	orrs	r3, r2
 8010196:	b29b      	uxth	r3, r3
 8010198:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
		break;
 801019c:	e71e      	b.n	800ffdc <writeWallData+0x68>
			wall_ver[_Y] = wall_ver[_Y] | 1 << _X;
 801019e:	2401      	movs	r4, #1
 80101a0:	f836 c011 	ldrh.w	ip, [r6, r1, lsl #1]
			ex_dir[0][poz] = East;
 80101a4:	f04f 0902 	mov.w	r9, #2
			wall_ver[_Y] = wall_ver[_Y] | 1 << _X;
 80101a8:	4084      	lsls	r4, r0
			ex_dir[0][poz] = East;
 80101aa:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
 80101ae:	4615      	mov	r5, r2
			wall_ver[_Y] = wall_ver[_Y] | 1 << _X;
 80101b0:	ea44 040c 	orr.w	r4, r4, ip
			ex_dir[0][poz] = East;
 80101b4:	4642      	mov	r2, r8
			wall_ver[_Y] = wall_ver[_Y] | 1 << _X;
 80101b6:	b2a4      	uxth	r4, r4
 80101b8:	f826 4011 	strh.w	r4, [r6, r1, lsl #1]
 80101bc:	e757      	b.n	801006e <writeWallData+0xfa>
			wall_ver[_Y] = wall_ver[_Y] | 1 << (_X - 1);
 80101be:	2401      	movs	r4, #1
 80101c0:	f836 c011 	ldrh.w	ip, [r6, r1, lsl #1]
 80101c4:	fa04 f40e 	lsl.w	r4, r4, lr
			ex_dir[0][poz] = West;
 80101c8:	f04f 0e06 	mov.w	lr, #6
			wall_ver[_Y] = wall_ver[_Y] | 1 << (_X - 1);
 80101cc:	ea44 040c 	orr.w	r4, r4, ip
			ex_dir[0][poz] = West;
 80101d0:	f843 e025 	str.w	lr, [r3, r5, lsl #2]
 80101d4:	4615      	mov	r5, r2
			wall_ver[_Y] = wall_ver[_Y] | 1 << (_X - 1);
 80101d6:	b2a2      	uxth	r2, r4
 80101d8:	f826 2011 	strh.w	r2, [r6, r1, lsl #1]
 80101dc:	e755      	b.n	801008a <writeWallData+0x116>
 80101de:	f04f 0802 	mov.w	r8, #2
 80101e2:	2201      	movs	r2, #1
 80101e4:	e738      	b.n	8010058 <writeWallData+0xe4>
			wall_hor[_X] = wall_hor[_X] | 1 << _Y;
 80101e6:	2501      	movs	r5, #1
 80101e8:	f834 9010 	ldrh.w	r9, [r4, r0, lsl #1]
			ex_dir[0][poz] = North;
 80101ec:	601a      	str	r2, [r3, #0]
 80101ee:	f04f 0803 	mov.w	r8, #3
			wall_hor[_X] = wall_hor[_X] | 1 << _Y;
 80101f2:	fa05 f601 	lsl.w	r6, r5, r1
			ex_dir[0][poz] = North;
 80101f6:	2202      	movs	r2, #2
			wall_hor[_X] = wall_hor[_X] | 1 << _Y;
 80101f8:	ea46 0609 	orr.w	r6, r6, r9
 80101fc:	b2b6      	uxth	r6, r6
 80101fe:	f824 6010 	strh.w	r6, [r4, r0, lsl #1]
 8010202:	e729      	b.n	8010058 <writeWallData+0xe4>
	uint8_t North_PA = 0, West_PA = 0, East_PA = 0, South_PA = 0;
 8010204:	2700      	movs	r7, #0
 8010206:	46bc      	mov	ip, r7
 8010208:	46be      	mov	lr, r7
 801020a:	463d      	mov	r5, r7
 801020c:	e6e6      	b.n	800ffdc <writeWallData+0x68>
 801020e:	bf00      	nop
 8010210:	20015cb8 	.word	0x20015cb8
 8010214:	20015cf8 	.word	0x20015cf8
 8010218:	20015b84 	.word	0x20015b84
 801021c:	200078e0 	.word	0x200078e0
 8010220:	20015b48 	.word	0x20015b48
 8010224:	20015d38 	.word	0x20015d38
 8010228:	20015d18 	.word	0x20015d18
 801022c:	20015f4c 	.word	0x20015f4c
 8010230:	20008884 	.word	0x20008884
 8010234:	2000295c 	.word	0x2000295c

08010238 <stepMapRenew_DiagMap>:
		uint8_t _state, uint8_t _is4cell) {	//}bv
 8010238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801023c:	f5ad 5d6a 	sub.w	sp, sp, #14976	; 0x3a80
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 8010240:	0106      	lsls	r6, r0, #4
			DiagStepMap_ver[x][y] = 0xFFFF;
 8010242:	f04f 34ff 	mov.w	r4, #4294967295
			DiagStepMap_hor[x][y] = 0xFFFF;
 8010246:	f8df 8730 	ldr.w	r8, [pc, #1840]	; 8010978 <stepMapRenew_DiagMap+0x740>
		uint8_t _state, uint8_t _is4cell) {	//}bv
 801024a:	b08f      	sub	sp, #60	; 0x3c
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 801024c:	eba6 0b00 	sub.w	fp, r6, r0
			DiagStepMap_ver[x][y] = 0xFFFF;
 8010250:	f8df 9728 	ldr.w	r9, [pc, #1832]	; 801097c <stepMapRenew_DiagMap+0x744>
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 8010254:	2500      	movs	r5, #0
		uint8_t _state, uint8_t _is4cell) {	//}bv
 8010256:	9201      	str	r2, [sp, #4]
	q_x[0] = _Goal_X;
 8010258:	f643 22b8 	movw	r2, #15032	; 0x3ab8
 801025c:	f8df a720 	ldr.w	sl, [pc, #1824]	; 8010980 <stepMapRenew_DiagMap+0x748>
	q_vh[0] = hor;
 8010260:	2701      	movs	r7, #1
	q_x[0] = _Goal_X;
 8010262:	446a      	add	r2, sp
	q_y[0] = _Goal_Y;
 8010264:	f8df c71c 	ldr.w	ip, [pc, #1820]	; 8010984 <stepMapRenew_DiagMap+0x74c>
	q_vh[0] = hor;
 8010268:	f8df e71c 	ldr.w	lr, [pc, #1820]	; 8010988 <stepMapRenew_DiagMap+0x750>
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 801026c:	448b      	add	fp, r1
			DiagStepMap_ver[x][y] = 0xFFFF;
 801026e:	f8c9 4000 	str.w	r4, [r9]
 8010272:	f8c9 4004 	str.w	r4, [r9, #4]
 8010276:	f8c9 4008 	str.w	r4, [r9, #8]
 801027a:	f8c9 400c 	str.w	r4, [r9, #12]
 801027e:	f8c9 4010 	str.w	r4, [r9, #16]
 8010282:	f8c9 4014 	str.w	r4, [r9, #20]
 8010286:	f8c9 4018 	str.w	r4, [r9, #24]
 801028a:	f8c9 401c 	str.w	r4, [r9, #28]
 801028e:	f8c9 4020 	str.w	r4, [r9, #32]
 8010292:	f8c9 4024 	str.w	r4, [r9, #36]	; 0x24
 8010296:	f8c9 4028 	str.w	r4, [r9, #40]	; 0x28
 801029a:	f8c9 402c 	str.w	r4, [r9, #44]	; 0x2c
 801029e:	f8c9 4030 	str.w	r4, [r9, #48]	; 0x30
 80102a2:	f8c9 4034 	str.w	r4, [r9, #52]	; 0x34
 80102a6:	f8c9 4038 	str.w	r4, [r9, #56]	; 0x38
 80102aa:	f8c9 403c 	str.w	r4, [r9, #60]	; 0x3c
 80102ae:	f8c9 4040 	str.w	r4, [r9, #64]	; 0x40
 80102b2:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 80102b6:	f8c9 4048 	str.w	r4, [r9, #72]	; 0x48
 80102ba:	f8c9 404c 	str.w	r4, [r9, #76]	; 0x4c
 80102be:	f8c9 4050 	str.w	r4, [r9, #80]	; 0x50
 80102c2:	f8c9 4054 	str.w	r4, [r9, #84]	; 0x54
 80102c6:	f8c9 4058 	str.w	r4, [r9, #88]	; 0x58
 80102ca:	f8c9 405c 	str.w	r4, [r9, #92]	; 0x5c
 80102ce:	f8c9 4060 	str.w	r4, [r9, #96]	; 0x60
 80102d2:	f8c9 4064 	str.w	r4, [r9, #100]	; 0x64
 80102d6:	f8c9 4068 	str.w	r4, [r9, #104]	; 0x68
 80102da:	f8c9 406c 	str.w	r4, [r9, #108]	; 0x6c
 80102de:	f8c9 4070 	str.w	r4, [r9, #112]	; 0x70
 80102e2:	f8c9 4074 	str.w	r4, [r9, #116]	; 0x74
 80102e6:	f8c9 4078 	str.w	r4, [r9, #120]	; 0x78
 80102ea:	f8c9 407c 	str.w	r4, [r9, #124]	; 0x7c
 80102ee:	f8c9 4080 	str.w	r4, [r9, #128]	; 0x80
 80102f2:	f8c9 4084 	str.w	r4, [r9, #132]	; 0x84
 80102f6:	f8c9 4088 	str.w	r4, [r9, #136]	; 0x88
 80102fa:	f8c9 408c 	str.w	r4, [r9, #140]	; 0x8c
 80102fe:	f8c9 4090 	str.w	r4, [r9, #144]	; 0x90
 8010302:	f8c9 4094 	str.w	r4, [r9, #148]	; 0x94
 8010306:	f8c9 4098 	str.w	r4, [r9, #152]	; 0x98
 801030a:	f8c9 409c 	str.w	r4, [r9, #156]	; 0x9c
 801030e:	f8c9 40a0 	str.w	r4, [r9, #160]	; 0xa0
 8010312:	f8c9 40a4 	str.w	r4, [r9, #164]	; 0xa4
 8010316:	f8c9 40a8 	str.w	r4, [r9, #168]	; 0xa8
 801031a:	f8c9 40ac 	str.w	r4, [r9, #172]	; 0xac
 801031e:	f8c9 40b0 	str.w	r4, [r9, #176]	; 0xb0
 8010322:	f8c9 40b4 	str.w	r4, [r9, #180]	; 0xb4
 8010326:	f8c9 40b8 	str.w	r4, [r9, #184]	; 0xb8
 801032a:	f8c9 40bc 	str.w	r4, [r9, #188]	; 0xbc
 801032e:	f8c9 40c0 	str.w	r4, [r9, #192]	; 0xc0
 8010332:	f8c9 40c4 	str.w	r4, [r9, #196]	; 0xc4
 8010336:	f8c9 40c8 	str.w	r4, [r9, #200]	; 0xc8
 801033a:	f8c9 40cc 	str.w	r4, [r9, #204]	; 0xcc
 801033e:	f8c9 40d0 	str.w	r4, [r9, #208]	; 0xd0
 8010342:	f8c9 40d4 	str.w	r4, [r9, #212]	; 0xd4
 8010346:	f8c9 40d8 	str.w	r4, [r9, #216]	; 0xd8
 801034a:	f8c9 40dc 	str.w	r4, [r9, #220]	; 0xdc
 801034e:	f8c9 40e0 	str.w	r4, [r9, #224]	; 0xe0
 8010352:	f8c9 40e4 	str.w	r4, [r9, #228]	; 0xe4
 8010356:	f8c9 40e8 	str.w	r4, [r9, #232]	; 0xe8
 801035a:	f8c9 40ec 	str.w	r4, [r9, #236]	; 0xec
 801035e:	f8c9 40f0 	str.w	r4, [r9, #240]	; 0xf0
 8010362:	f8c9 40f4 	str.w	r4, [r9, #244]	; 0xf4
 8010366:	f8c9 40f8 	str.w	r4, [r9, #248]	; 0xf8
 801036a:	f8c9 40fc 	str.w	r4, [r9, #252]	; 0xfc
 801036e:	f8c9 4100 	str.w	r4, [r9, #256]	; 0x100
 8010372:	f8c9 4104 	str.w	r4, [r9, #260]	; 0x104
 8010376:	f8c9 4108 	str.w	r4, [r9, #264]	; 0x108
 801037a:	f8c9 410c 	str.w	r4, [r9, #268]	; 0x10c
 801037e:	f8c9 4110 	str.w	r4, [r9, #272]	; 0x110
 8010382:	f8c9 4114 	str.w	r4, [r9, #276]	; 0x114
 8010386:	f8c9 4118 	str.w	r4, [r9, #280]	; 0x118
 801038a:	f8c9 411c 	str.w	r4, [r9, #284]	; 0x11c
 801038e:	f8c9 4120 	str.w	r4, [r9, #288]	; 0x120
 8010392:	f8c9 4124 	str.w	r4, [r9, #292]	; 0x124
 8010396:	f8c9 4128 	str.w	r4, [r9, #296]	; 0x128
 801039a:	f8c9 412c 	str.w	r4, [r9, #300]	; 0x12c
 801039e:	f8c9 4130 	str.w	r4, [r9, #304]	; 0x130
 80103a2:	f8c9 4134 	str.w	r4, [r9, #308]	; 0x134
 80103a6:	f8c9 4138 	str.w	r4, [r9, #312]	; 0x138
 80103aa:	f8c9 413c 	str.w	r4, [r9, #316]	; 0x13c
 80103ae:	f8c9 4140 	str.w	r4, [r9, #320]	; 0x140
 80103b2:	f8c9 4144 	str.w	r4, [r9, #324]	; 0x144
 80103b6:	f8c9 4148 	str.w	r4, [r9, #328]	; 0x148
 80103ba:	f8c9 414c 	str.w	r4, [r9, #332]	; 0x14c
 80103be:	f8c9 4150 	str.w	r4, [r9, #336]	; 0x150
 80103c2:	f8c9 4154 	str.w	r4, [r9, #340]	; 0x154
 80103c6:	f8c9 4158 	str.w	r4, [r9, #344]	; 0x158
 80103ca:	f8c9 415c 	str.w	r4, [r9, #348]	; 0x15c
 80103ce:	f8c9 4160 	str.w	r4, [r9, #352]	; 0x160
 80103d2:	f8c9 4164 	str.w	r4, [r9, #356]	; 0x164
 80103d6:	f8c9 4168 	str.w	r4, [r9, #360]	; 0x168
 80103da:	f8c9 416c 	str.w	r4, [r9, #364]	; 0x16c
 80103de:	f8c9 4170 	str.w	r4, [r9, #368]	; 0x170
 80103e2:	f8c9 4174 	str.w	r4, [r9, #372]	; 0x174
 80103e6:	f8c9 4178 	str.w	r4, [r9, #376]	; 0x178
 80103ea:	f8c9 417c 	str.w	r4, [r9, #380]	; 0x17c
 80103ee:	f8c9 4180 	str.w	r4, [r9, #384]	; 0x180
 80103f2:	f8c9 4184 	str.w	r4, [r9, #388]	; 0x184
 80103f6:	f8c9 4188 	str.w	r4, [r9, #392]	; 0x188
 80103fa:	f8c9 418c 	str.w	r4, [r9, #396]	; 0x18c
			DiagStepMap_hor[x][y] = 0xFFFF;
 80103fe:	f8c8 4000 	str.w	r4, [r8]
 8010402:	f8c8 4004 	str.w	r4, [r8, #4]
 8010406:	f8c8 4008 	str.w	r4, [r8, #8]
 801040a:	f8c8 400c 	str.w	r4, [r8, #12]
 801040e:	f8c8 4010 	str.w	r4, [r8, #16]
 8010412:	f8c8 4014 	str.w	r4, [r8, #20]
 8010416:	f8c8 4018 	str.w	r4, [r8, #24]
 801041a:	f8c8 401c 	str.w	r4, [r8, #28]
 801041e:	f8c8 4020 	str.w	r4, [r8, #32]
 8010422:	f8c8 4024 	str.w	r4, [r8, #36]	; 0x24
 8010426:	f8c8 4028 	str.w	r4, [r8, #40]	; 0x28
			DiagStepMap_ver[x][y] = 0xFFFF;
 801042a:	f8c9 4190 	str.w	r4, [r9, #400]	; 0x190
 801042e:	f8c9 4194 	str.w	r4, [r9, #404]	; 0x194
 8010432:	f8c9 4198 	str.w	r4, [r9, #408]	; 0x198
 8010436:	f8c9 419c 	str.w	r4, [r9, #412]	; 0x19c
 801043a:	f8c9 41a0 	str.w	r4, [r9, #416]	; 0x1a0
 801043e:	f8c9 41a4 	str.w	r4, [r9, #420]	; 0x1a4
 8010442:	f8c9 41a8 	str.w	r4, [r9, #424]	; 0x1a8
 8010446:	f8c9 41ac 	str.w	r4, [r9, #428]	; 0x1ac
 801044a:	f8c9 41b0 	str.w	r4, [r9, #432]	; 0x1b0
 801044e:	f8c9 41b4 	str.w	r4, [r9, #436]	; 0x1b4
 8010452:	f8c9 41b8 	str.w	r4, [r9, #440]	; 0x1b8
 8010456:	f8c9 41bc 	str.w	r4, [r9, #444]	; 0x1bc
 801045a:	f8c9 41c0 	str.w	r4, [r9, #448]	; 0x1c0
 801045e:	f8c9 41c4 	str.w	r4, [r9, #452]	; 0x1c4
 8010462:	f8c9 41c8 	str.w	r4, [r9, #456]	; 0x1c8
 8010466:	f8c9 41cc 	str.w	r4, [r9, #460]	; 0x1cc
 801046a:	f8c9 41d0 	str.w	r4, [r9, #464]	; 0x1d0
 801046e:	f8c9 41d4 	str.w	r4, [r9, #468]	; 0x1d4
 8010472:	f8c9 41d8 	str.w	r4, [r9, #472]	; 0x1d8
 8010476:	f8c9 41dc 	str.w	r4, [r9, #476]	; 0x1dc
			DiagStepMap_hor[x][y] = 0xFFFF;
 801047a:	f8c8 402c 	str.w	r4, [r8, #44]	; 0x2c
 801047e:	f8c8 4030 	str.w	r4, [r8, #48]	; 0x30
 8010482:	f8c8 4034 	str.w	r4, [r8, #52]	; 0x34
 8010486:	f8c8 4038 	str.w	r4, [r8, #56]	; 0x38
 801048a:	f8c8 403c 	str.w	r4, [r8, #60]	; 0x3c
 801048e:	f8c8 4040 	str.w	r4, [r8, #64]	; 0x40
 8010492:	f8c8 4044 	str.w	r4, [r8, #68]	; 0x44
 8010496:	f8c8 4048 	str.w	r4, [r8, #72]	; 0x48
 801049a:	f8c8 404c 	str.w	r4, [r8, #76]	; 0x4c
 801049e:	f8c8 4050 	str.w	r4, [r8, #80]	; 0x50
 80104a2:	f8c8 4054 	str.w	r4, [r8, #84]	; 0x54
 80104a6:	f8c8 4058 	str.w	r4, [r8, #88]	; 0x58
 80104aa:	f8c8 405c 	str.w	r4, [r8, #92]	; 0x5c
 80104ae:	f8c8 4060 	str.w	r4, [r8, #96]	; 0x60
 80104b2:	f8c8 4064 	str.w	r4, [r8, #100]	; 0x64
 80104b6:	f8c8 4068 	str.w	r4, [r8, #104]	; 0x68
 80104ba:	f8c8 406c 	str.w	r4, [r8, #108]	; 0x6c
 80104be:	f8c8 4070 	str.w	r4, [r8, #112]	; 0x70
 80104c2:	f8c8 4074 	str.w	r4, [r8, #116]	; 0x74
 80104c6:	f8c8 4078 	str.w	r4, [r8, #120]	; 0x78
 80104ca:	f8c8 407c 	str.w	r4, [r8, #124]	; 0x7c
 80104ce:	f8c8 4080 	str.w	r4, [r8, #128]	; 0x80
 80104d2:	f8c8 4084 	str.w	r4, [r8, #132]	; 0x84
 80104d6:	f8c8 4088 	str.w	r4, [r8, #136]	; 0x88
 80104da:	f8c8 408c 	str.w	r4, [r8, #140]	; 0x8c
 80104de:	f8c8 4090 	str.w	r4, [r8, #144]	; 0x90
 80104e2:	f8c8 4094 	str.w	r4, [r8, #148]	; 0x94
 80104e6:	f8c8 4098 	str.w	r4, [r8, #152]	; 0x98
 80104ea:	f8c8 409c 	str.w	r4, [r8, #156]	; 0x9c
 80104ee:	f8c8 40a0 	str.w	r4, [r8, #160]	; 0xa0
 80104f2:	f8c8 40a4 	str.w	r4, [r8, #164]	; 0xa4
 80104f6:	f8c8 40a8 	str.w	r4, [r8, #168]	; 0xa8
 80104fa:	f8c8 40ac 	str.w	r4, [r8, #172]	; 0xac
 80104fe:	f8c8 40b0 	str.w	r4, [r8, #176]	; 0xb0
 8010502:	f8c8 40b4 	str.w	r4, [r8, #180]	; 0xb4
 8010506:	f8c8 40b8 	str.w	r4, [r8, #184]	; 0xb8
 801050a:	f8c8 40bc 	str.w	r4, [r8, #188]	; 0xbc
 801050e:	f8c8 40c0 	str.w	r4, [r8, #192]	; 0xc0
 8010512:	f8c8 40c4 	str.w	r4, [r8, #196]	; 0xc4
 8010516:	f8c8 40c8 	str.w	r4, [r8, #200]	; 0xc8
 801051a:	f8c8 40cc 	str.w	r4, [r8, #204]	; 0xcc
 801051e:	f8c8 40d0 	str.w	r4, [r8, #208]	; 0xd0
 8010522:	f8c8 40d4 	str.w	r4, [r8, #212]	; 0xd4
 8010526:	f8c8 40d8 	str.w	r4, [r8, #216]	; 0xd8
 801052a:	f8c8 40dc 	str.w	r4, [r8, #220]	; 0xdc
 801052e:	f8c8 40e0 	str.w	r4, [r8, #224]	; 0xe0
 8010532:	f8c8 40e4 	str.w	r4, [r8, #228]	; 0xe4
 8010536:	f8c8 40e8 	str.w	r4, [r8, #232]	; 0xe8
 801053a:	f8c8 40ec 	str.w	r4, [r8, #236]	; 0xec
 801053e:	f8c8 40f0 	str.w	r4, [r8, #240]	; 0xf0
 8010542:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8010546:	f8c8 40f8 	str.w	r4, [r8, #248]	; 0xf8
 801054a:	f8c8 40fc 	str.w	r4, [r8, #252]	; 0xfc
 801054e:	f8c8 4100 	str.w	r4, [r8, #256]	; 0x100
 8010552:	f8c8 4104 	str.w	r4, [r8, #260]	; 0x104
 8010556:	f8c8 4108 	str.w	r4, [r8, #264]	; 0x108
 801055a:	f8c8 410c 	str.w	r4, [r8, #268]	; 0x10c
 801055e:	f8c8 4110 	str.w	r4, [r8, #272]	; 0x110
 8010562:	f8c8 4114 	str.w	r4, [r8, #276]	; 0x114
 8010566:	f8c8 4118 	str.w	r4, [r8, #280]	; 0x118
 801056a:	f8c8 411c 	str.w	r4, [r8, #284]	; 0x11c
 801056e:	f8c8 4120 	str.w	r4, [r8, #288]	; 0x120
 8010572:	f8c8 4124 	str.w	r4, [r8, #292]	; 0x124
 8010576:	f8c8 4128 	str.w	r4, [r8, #296]	; 0x128
 801057a:	f8c8 412c 	str.w	r4, [r8, #300]	; 0x12c
 801057e:	f8c8 4130 	str.w	r4, [r8, #304]	; 0x130
 8010582:	f8c8 4134 	str.w	r4, [r8, #308]	; 0x134
 8010586:	f8c8 4138 	str.w	r4, [r8, #312]	; 0x138
 801058a:	f8c8 413c 	str.w	r4, [r8, #316]	; 0x13c
 801058e:	f8c8 4140 	str.w	r4, [r8, #320]	; 0x140
 8010592:	f8c8 4144 	str.w	r4, [r8, #324]	; 0x144
 8010596:	f8c8 4148 	str.w	r4, [r8, #328]	; 0x148
 801059a:	f8c8 414c 	str.w	r4, [r8, #332]	; 0x14c
 801059e:	f8c8 4150 	str.w	r4, [r8, #336]	; 0x150
 80105a2:	f8c8 4154 	str.w	r4, [r8, #340]	; 0x154
 80105a6:	f8c8 4158 	str.w	r4, [r8, #344]	; 0x158
 80105aa:	f8c8 415c 	str.w	r4, [r8, #348]	; 0x15c
 80105ae:	f8c8 4160 	str.w	r4, [r8, #352]	; 0x160
 80105b2:	f8c8 4164 	str.w	r4, [r8, #356]	; 0x164
 80105b6:	f8c8 4168 	str.w	r4, [r8, #360]	; 0x168
 80105ba:	f8c8 416c 	str.w	r4, [r8, #364]	; 0x16c
 80105be:	f8c8 4170 	str.w	r4, [r8, #368]	; 0x170
 80105c2:	f8c8 4174 	str.w	r4, [r8, #372]	; 0x174
 80105c6:	f8c8 4178 	str.w	r4, [r8, #376]	; 0x178
 80105ca:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
 80105ce:	f8c8 4180 	str.w	r4, [r8, #384]	; 0x180
 80105d2:	f8c8 4184 	str.w	r4, [r8, #388]	; 0x184
 80105d6:	f8c8 4188 	str.w	r4, [r8, #392]	; 0x188
 80105da:	f8c8 418c 	str.w	r4, [r8, #396]	; 0x18c
 80105de:	f8c8 4190 	str.w	r4, [r8, #400]	; 0x190
 80105e2:	f8c8 4194 	str.w	r4, [r8, #404]	; 0x194
 80105e6:	f8c8 4198 	str.w	r4, [r8, #408]	; 0x198
 80105ea:	f8c8 419c 	str.w	r4, [r8, #412]	; 0x19c
 80105ee:	f8c8 41a0 	str.w	r4, [r8, #416]	; 0x1a0
 80105f2:	f8c8 41a4 	str.w	r4, [r8, #420]	; 0x1a4
 80105f6:	f8c8 41a8 	str.w	r4, [r8, #424]	; 0x1a8
 80105fa:	f8c8 41ac 	str.w	r4, [r8, #428]	; 0x1ac
 80105fe:	f8c8 41b0 	str.w	r4, [r8, #432]	; 0x1b0
 8010602:	f8c8 41b4 	str.w	r4, [r8, #436]	; 0x1b4
 8010606:	f8c8 41b8 	str.w	r4, [r8, #440]	; 0x1b8
 801060a:	f8c8 41bc 	str.w	r4, [r8, #444]	; 0x1bc
 801060e:	f8c8 41c0 	str.w	r4, [r8, #448]	; 0x1c0
 8010612:	f8c8 41c4 	str.w	r4, [r8, #452]	; 0x1c4
 8010616:	f8c8 41c8 	str.w	r4, [r8, #456]	; 0x1c8
 801061a:	f8c8 41cc 	str.w	r4, [r8, #460]	; 0x1cc
 801061e:	f8c8 41d0 	str.w	r4, [r8, #464]	; 0x1d0
 8010622:	f8c8 41d4 	str.w	r4, [r8, #468]	; 0x1d4
 8010626:	f8c8 41d8 	str.w	r4, [r8, #472]	; 0x1d8
 801062a:	f8c8 41dc 	str.w	r4, [r8, #476]	; 0x1dc
	q_x[0] = _Goal_X;
 801062e:	f802 000a 	strb.w	r0, [r2, sl]
	DiagStepMap_hor[_Goal_X][_Goal_Y] = 0;
 8010632:	f828 501b 	strh.w	r5, [r8, fp, lsl #1]
	q_y[0] = _Goal_Y;
 8010636:	f802 100c 	strb.w	r1, [r2, ip]
	q_vh[0] = hor;
 801063a:	f802 700e 	strb.w	r7, [r2, lr]
	if (_is4cell) {
 801063e:	2b00      	cmp	r3, #0
 8010640:	f000 875a 	beq.w	80114f8 <stepMapRenew_DiagMap+0x12c0>
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 8010644:	19c2      	adds	r2, r0, r7
		DiagStepMap_ver[_Goal_X][_Goal_Y] = 0;
 8010646:	440e      	add	r6, r1
		q_y[2] = _Goal_Y + 1;
 8010648:	19cc      	adds	r4, r1, r7
		tail = 4;
 801064a:	f04f 0a04 	mov.w	sl, #4
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 801064e:	ebc2 1302 	rsb	r3, r2, r2, lsl #4
		DiagStepMap_ver[_Goal_X][_Goal_Y] = 0;
 8010652:	f849 5016 	str.w	r5, [r9, r6, lsl #1]
		q_y[1] = _Goal_Y;
 8010656:	f241 36a9 	movw	r6, #5033	; 0x13a9
		q_x[1] = _Goal_X;
 801065a:	f88d 0021 	strb.w	r0, [sp, #33]	; 0x21
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 801065e:	440b      	add	r3, r1
		q_x[2] = _Goal_X;
 8010660:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
		q_y[1] = _Goal_Y;
 8010664:	446e      	add	r6, sp
		q_x[3] = _Goal_X + 1;
 8010666:	f88d 2023 	strb.w	r2, [sp, #35]	; 0x23
		DiagStepMap_hor[_Goal_X + 1][_Goal_Y] = 0;
 801066a:	f828 5013 	strh.w	r5, [r8, r3, lsl #1]
		q_vh[2] = ver;
 801066e:	f242 7332 	movw	r3, #10034	; 0x2732
		q_y[1] = _Goal_Y;
 8010672:	7031      	strb	r1, [r6, #0]
		q_vh[1] = ver;
 8010674:	f242 7631 	movw	r6, #10033	; 0x2731
		q_vh[2] = ver;
 8010678:	446b      	add	r3, sp
		q_vh[1] = ver;
 801067a:	446e      	add	r6, sp
		q_vh[2] = ver;
 801067c:	701d      	strb	r5, [r3, #0]
		q_y[3] = _Goal_Y;
 801067e:	f241 33ab 	movw	r3, #5035	; 0x13ab
		q_vh[1] = ver;
 8010682:	7035      	strb	r5, [r6, #0]
		q_y[3] = _Goal_Y;
 8010684:	446b      	add	r3, sp
 8010686:	7019      	strb	r1, [r3, #0]
		q_y[2] = _Goal_Y + 1;
 8010688:	f241 33aa 	movw	r3, #5034	; 0x13aa
 801068c:	446b      	add	r3, sp
 801068e:	701c      	strb	r4, [r3, #0]
		q_vh[3] = hor;
 8010690:	f242 7333 	movw	r3, #10035	; 0x2733
 8010694:	446b      	add	r3, sp
 8010696:	701f      	strb	r7, [r3, #0]
		tail = 4;
 8010698:	f04f 0b00 	mov.w	fp, #0
 801069c:	2301      	movs	r3, #1
			if (!(wall_read_ver[_y] & 1 << _x)) {
 801069e:	465a      	mov	r2, fp
 80106a0:	46d3      	mov	fp, sl
 80106a2:	4692      	mov	sl, r2
		if (q_vh[head] == ver) {	//c
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d14d      	bne.n	8010744 <stepMapRenew_DiagMap+0x50c>
			if ((checkMapWall(q_x[head], q_y[head], North, _state) == false)//
 80106a8:	ab08      	add	r3, sp, #32
		if (wall_hor[_x] & 1 << _y) {
 80106aa:	4ab0      	ldr	r2, [pc, #704]	; (801096c <stepMapRenew_DiagMap+0x734>)
			if ((checkMapWall(q_x[head], q_y[head], North, _state) == false)//
 80106ac:	f813 000a 	ldrb.w	r0, [r3, sl]
 80106b0:	f241 33a8 	movw	r3, #5032	; 0x13a8
		if (wall_hor[_x] & 1 << _y) {
 80106b4:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
			if ((checkMapWall(q_x[head], q_y[head], North, _state) == false)//
 80106b8:	446b      	add	r3, sp
		if (wall_hor[_x] & 1 << _y) {
 80106ba:	b292      	uxth	r2, r2
			if ((checkMapWall(q_x[head], q_y[head], North, _state) == false)//
 80106bc:	f813 300a 	ldrb.w	r3, [r3, sl]
		if (wall_hor[_x] & 1 << _y) {
 80106c0:	411a      	asrs	r2, r3
 80106c2:	07d2      	lsls	r2, r2, #31
 80106c4:	f140 8114 	bpl.w	80108f0 <stepMapRenew_DiagMap+0x6b8>
 80106c8:	4aa9      	ldr	r2, [pc, #676]	; (8010970 <stepMapRenew_DiagMap+0x738>)
 80106ca:	9202      	str	r2, [sp, #8]
			if ((checkMapWall(q_x[head] + 1, q_y[head], North, _state) == false)//
 80106cc:	1c44      	adds	r4, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 80106ce:	49a7      	ldr	r1, [pc, #668]	; (801096c <stepMapRenew_DiagMap+0x734>)
			if ((checkMapWall(q_x[head] + 1, q_y[head], North, _state) == false)//
 80106d0:	b2e2      	uxtb	r2, r4
		if (wall_hor[_x] & 1 << _y) {
 80106d2:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80106d6:	b289      	uxth	r1, r1
 80106d8:	4119      	asrs	r1, r3
 80106da:	07ce      	lsls	r6, r1, #31
 80106dc:	f140 86de 	bpl.w	801149c <stepMapRenew_DiagMap+0x1264>
		if (wall_ver[_y] & 1 << _x) {
 80106e0:	9902      	ldr	r1, [sp, #8]
 80106e2:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 80106e6:	b289      	uxth	r1, r1
 80106e8:	4111      	asrs	r1, r2
 80106ea:	07cf      	lsls	r7, r1, #31
 80106ec:	f140 86c2 	bpl.w	8011474 <stepMapRenew_DiagMap+0x123c>
		if (wall_hor[_x] & 1 << _y) {
 80106f0:	4d9e      	ldr	r5, [pc, #632]	; (801096c <stepMapRenew_DiagMap+0x734>)
			if ((checkMapWall(q_x[head] + 1, q_y[head] - 1, North, _state)
 80106f2:	1e59      	subs	r1, r3, #1
		if (wall_hor[_x] & 1 << _y) {
 80106f4:	f835 6012 	ldrh.w	r6, [r5, r2, lsl #1]
			if ((checkMapWall(q_x[head] + 1, q_y[head] - 1, North, _state)
 80106f8:	b2cd      	uxtb	r5, r1
		if (wall_hor[_x] & 1 << _y) {
 80106fa:	b2b6      	uxth	r6, r6
 80106fc:	412e      	asrs	r6, r5
 80106fe:	07f6      	lsls	r6, r6, #31
 8010700:	f140 86c7 	bpl.w	8011492 <stepMapRenew_DiagMap+0x125a>
 8010704:	4a99      	ldr	r2, [pc, #612]	; (801096c <stepMapRenew_DiagMap+0x734>)
 8010706:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 801070a:	b292      	uxth	r2, r2
 801070c:	412a      	asrs	r2, r5
 801070e:	07d2      	lsls	r2, r2, #31
 8010710:	f140 86b5 	bpl.w	801147e <stepMapRenew_DiagMap+0x1246>
		if (wall_ver[_y] & 1 << _x) {
 8010714:	9a02      	ldr	r2, [sp, #8]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 8010716:	1e41      	subs	r1, r0, #1
		if (wall_ver[_y] & 1 << _x) {
 8010718:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 801071c:	b2cc      	uxtb	r4, r1
		if (wall_ver[_y] & 1 << _x) {
 801071e:	b292      	uxth	r2, r2
 8010720:	4122      	asrs	r2, r4
 8010722:	07d6      	lsls	r6, r2, #31
 8010724:	f140 86c0 	bpl.w	80114a8 <stepMapRenew_DiagMap+0x1270>
	for (; head != tail; head++) {
 8010728:	f10a 0301 	add.w	r3, sl, #1
 801072c:	fa1f fa83 	uxth.w	sl, r3
 8010730:	45d3      	cmp	fp, sl
 8010732:	f000 8622 	beq.w	801137a <stepMapRenew_DiagMap+0x1142>
 8010736:	f242 7330 	movw	r3, #10032	; 0x2730
 801073a:	446b      	add	r3, sp
 801073c:	f813 300a 	ldrb.w	r3, [r3, sl]
		if (q_vh[head] == ver) {	//c
 8010740:	2b00      	cmp	r3, #0
 8010742:	d0b1      	beq.n	80106a8 <stepMapRenew_DiagMap+0x470>
		} else if (q_vh[head] == hor) {			//
 8010744:	2b01      	cmp	r3, #1
 8010746:	d1ef      	bne.n	8010728 <stepMapRenew_DiagMap+0x4f0>
			if ((checkMapWall(q_x[head], q_y[head] + 1, North, _state) == false)//
 8010748:	f241 32a8 	movw	r2, #5032	; 0x13a8
 801074c:	ab08      	add	r3, sp, #32
 801074e:	446a      	add	r2, sp
 8010750:	f813 300a 	ldrb.w	r3, [r3, sl]
 8010754:	f812 000a 	ldrb.w	r0, [r2, sl]
		if (wall_hor[_x] & 1 << _y) {
 8010758:	4a84      	ldr	r2, [pc, #528]	; (801096c <stepMapRenew_DiagMap+0x734>)
			if ((checkMapWall(q_x[head], q_y[head] + 1, North, _state) == false)//
 801075a:	1c41      	adds	r1, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 801075c:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]
			if ((checkMapWall(q_x[head], q_y[head] + 1, North, _state) == false)//
 8010760:	b2ca      	uxtb	r2, r1
		if (wall_hor[_x] & 1 << _y) {
 8010762:	b2a4      	uxth	r4, r4
 8010764:	4114      	asrs	r4, r2
 8010766:	07e6      	lsls	r6, r4, #31
 8010768:	f140 8711 	bpl.w	801158e <stepMapRenew_DiagMap+0x1356>
		if (wall_ver[_y] & 1 << _x) {
 801076c:	4c80      	ldr	r4, [pc, #512]	; (8010970 <stepMapRenew_DiagMap+0x738>)
 801076e:	9402      	str	r4, [sp, #8]
 8010770:	f834 4012 	ldrh.w	r4, [r4, r2, lsl #1]
 8010774:	b2a4      	uxth	r4, r4
 8010776:	411c      	asrs	r4, r3
 8010778:	07e4      	lsls	r4, r4, #31
 801077a:	f141 840a 	bpl.w	8011f92 <stepMapRenew_DiagMap+0x1d5a>
 801077e:	9a02      	ldr	r2, [sp, #8]
 8010780:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8010784:	b292      	uxth	r2, r2
 8010786:	411a      	asrs	r2, r3
 8010788:	07d6      	lsls	r6, r2, #31
 801078a:	f141 83f8 	bpl.w	8011f7e <stepMapRenew_DiagMap+0x1d46>
		if (wall_hor[_x] & 1 << _y) {
 801078e:	4a77      	ldr	r2, [pc, #476]	; (801096c <stepMapRenew_DiagMap+0x734>)
			if ((checkMapWall(q_x[head], q_y[head] - 1, North, _state) == false)//
 8010790:	1e44      	subs	r4, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 8010792:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
			if ((checkMapWall(q_x[head], q_y[head] - 1, North, _state) == false)//
 8010796:	b2e1      	uxtb	r1, r4
		if (wall_hor[_x] & 1 << _y) {
 8010798:	b292      	uxth	r2, r2
 801079a:	410a      	asrs	r2, r1
 801079c:	07d6      	lsls	r6, r2, #31
 801079e:	f141 83d9 	bpl.w	8011f54 <stepMapRenew_DiagMap+0x1d1c>
		if (wall_ver[_y] & 1 << _x) {
 80107a2:	9902      	ldr	r1, [sp, #8]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 80107a4:	1e5a      	subs	r2, r3, #1
		if (wall_ver[_y] & 1 << _x) {
 80107a6:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 80107aa:	b2d4      	uxtb	r4, r2
		if (wall_ver[_y] & 1 << _x) {
 80107ac:	b289      	uxth	r1, r1
 80107ae:	4121      	asrs	r1, r4
 80107b0:	07cd      	lsls	r5, r1, #31
 80107b2:	f141 83e9 	bpl.w	8011f88 <stepMapRenew_DiagMap+0x1d50>
			if ((checkMapWall(q_x[head] - 1, q_y[head] + 1, East, _state)
 80107b6:	1c41      	adds	r1, r0, #1
		if (wall_ver[_y] & 1 << _x) {
 80107b8:	9d02      	ldr	r5, [sp, #8]
			if ((checkMapWall(q_x[head] - 1, q_y[head] + 1, East, _state)
 80107ba:	b2ce      	uxtb	r6, r1
		if (wall_ver[_y] & 1 << _x) {
 80107bc:	f835 5016 	ldrh.w	r5, [r5, r6, lsl #1]
 80107c0:	b2ad      	uxth	r5, r5
 80107c2:	4125      	asrs	r5, r4
 80107c4:	07ed      	lsls	r5, r5, #31
 80107c6:	d4af      	bmi.n	8010728 <stepMapRenew_DiagMap+0x4f0>
	if (_state) {
 80107c8:	9d01      	ldr	r5, [sp, #4]
 80107ca:	2d00      	cmp	r5, #0
 80107cc:	f041 8326 	bne.w	8011e1c <stepMapRenew_DiagMap+0x1be4>
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80107d0:	ebc3 1503 	rsb	r5, r3, r3, lsl #4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1]
 80107d4:	eb01 1202 	add.w	r2, r1, r2, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80107d8:	4629      	mov	r1, r5
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1]
 80107da:	f839 5012 	ldrh.w	r5, [r9, r2, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80107de:	4401      	add	r1, r0
 80107e0:	f838 2011 	ldrh.w	r2, [r8, r1, lsl #1]
 80107e4:	320f      	adds	r2, #15
					&& q_x[head] > 0 && q_y[head] < 15) {			//WH
 80107e6:	4295      	cmp	r5, r2
 80107e8:	dd9e      	ble.n	8010728 <stepMapRenew_DiagMap+0x4f0>
 80107ea:	3300      	adds	r3, #0
 80107ec:	bf18      	it	ne
 80107ee:	2301      	movne	r3, #1
 80107f0:	280e      	cmp	r0, #14
 80107f2:	bf88      	it	hi
 80107f4:	2300      	movhi	r3, #0
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d096      	beq.n	8010728 <stepMapRenew_DiagMap+0x4f0>
				q_x[tail] = q_x[head] - 1;
 80107fa:	ab08      	add	r3, sp, #32
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 80107fc:	aa08      	add	r2, sp, #32
				q_y[tail] = q_y[head] + 1;
 80107fe:	f241 31a8 	movw	r1, #5032	; 0x13a8
				q_vh[tail] = ver;
 8010802:	f04f 0000 	mov.w	r0, #0
				q_x[tail] = q_x[head] - 1;
 8010806:	f803 400b 	strb.w	r4, [r3, fp]
 801080a:	f10b 0302 	add.w	r3, fp, #2
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 801080e:	f812 500a 	ldrb.w	r5, [r2, sl]
				q_y[tail] = q_y[head] + 1;
 8010812:	4469      	add	r1, sp
				for (unsigned char i = 1;; i++) {
 8010814:	2201      	movs	r2, #1
 8010816:	b29b      	uxth	r3, r3
				q_y[tail] = q_y[head] + 1;
 8010818:	f801 600b 	strb.w	r6, [r1, fp]
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 801081c:	ebc5 1605 	rsb	r6, r5, r5, lsl #4
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 8010820:	f811 400a 	ldrb.w	r4, [r1, sl]
				q_vh[tail] = ver;
 8010824:	f242 7130 	movw	r1, #10032	; 0x2730
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 8010828:	3d01      	subs	r5, #1
			if (!(wall_read_hor[_x] & 1 << _y)) {
 801082a:	f8df c148 	ldr.w	ip, [pc, #328]	; 8010974 <stepMapRenew_DiagMap+0x73c>
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 801082e:	4426      	add	r6, r4
				q_vh[tail] = ver;
 8010830:	4469      	add	r1, sp
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 8010832:	4414      	add	r4, r2
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8010834:	f838 6016 	ldrh.w	r6, [r8, r6, lsl #1]
				q_vh[tail] = ver;
 8010838:	f801 000b 	strb.w	r0, [r1, fp]
				x = q_x[head] - 1;
 801083c:	b2e9      	uxtb	r1, r5
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 801083e:	360f      	adds	r6, #15
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 8010840:	eb04 1505 	add.w	r5, r4, r5, lsl #4
				vh = ver;
 8010844:	2000      	movs	r0, #0
				y = q_y[head] + 1;
 8010846:	b2e4      	uxtb	r4, r4
				DiagStepMap_ver[q_x[head] - 1][q_y[head] + 1] =
 8010848:	f829 6015 	strh.w	r6, [r9, r5, lsl #1]
 801084c:	f103 3bff 	add.w	fp, r3, #4294967295
 8010850:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8010854:	2800      	cmp	r0, #0
 8010856:	f000 8656 	beq.w	8011506 <stepMapRenew_DiagMap+0x12ce>
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 801085a:	1c67      	adds	r7, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 801085c:	9802      	ldr	r0, [sp, #8]
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 801085e:	f101 3eff 	add.w	lr, r1, #4294967295
 8010862:	b2fe      	uxtb	r6, r7
 8010864:	fa5f f58e 	uxtb.w	r5, lr
		if (wall_ver[_y] & 1 << _x) {
 8010868:	f830 0016 	ldrh.w	r0, [r0, r6, lsl #1]
 801086c:	b280      	uxth	r0, r0
 801086e:	4128      	asrs	r0, r5
 8010870:	07c0      	lsls	r0, r0, #31
 8010872:	f53f af59 	bmi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
	if (_state) {
 8010876:	9801      	ldr	r0, [sp, #4]
 8010878:	2800      	cmp	r0, #0
 801087a:	f041 83a7 	bne.w	8011fcc <stepMapRenew_DiagMap+0x1d94>
										> DiagStepMap_hor[x][y] + Step_D
 801087e:	ebc1 1001 	rsb	r0, r1, r1, lsl #4
								&& (DiagStepMap_ver[x - 1][y + 1]
 8010882:	eb07 170e 	add.w	r7, r7, lr, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 8010886:	4404      	add	r4, r0
								&& (DiagStepMap_ver[x - 1][y + 1]
 8010888:	f839 e017 	ldrh.w	lr, [r9, r7, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 801088c:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 8010890:	f104 000f 	add.w	r0, r4, #15
 8010894:	9003      	str	r0, [sp, #12]
												- (DE_Step_D * i))	//
 8010896:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
								&& x > 0 && q_y[head] < 15) {
 801089a:	4586      	cmp	lr, r0
 801089c:	f77f af44 	ble.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 80108a0:	2900      	cmp	r1, #0
 80108a2:	f43f af41 	beq.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 80108a6:	f241 31a8 	movw	r1, #5032	; 0x13a8
 80108aa:	4469      	add	r1, sp
 80108ac:	f811 100a 	ldrb.w	r1, [r1, sl]
 80108b0:	290e      	cmp	r1, #14
 80108b2:	f63f af39 	bhi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
											- (DE_Step_D * i);
 80108b6:	9903      	ldr	r1, [sp, #12]
 80108b8:	eba1 0182 	sub.w	r1, r1, r2, lsl #2
 80108bc:	b289      	uxth	r1, r1
							if (DiagStepMap_ver[x - 1][y + 1]
 80108be:	428c      	cmp	r4, r1
 80108c0:	f081 837f 	bcs.w	8011fc2 <stepMapRenew_DiagMap+0x1d8a>
							DiagStepMap_ver[x - 1][y + 1] =
 80108c4:	f829 1017 	strh.w	r1, [r9, r7, lsl #1]
							q_x[tail] = x;
 80108c8:	a808      	add	r0, sp, #32
							q_vh[tail] = ver;
 80108ca:	4629      	mov	r1, r5
							y++;
 80108cc:	4634      	mov	r4, r6
							q_x[tail] = x;
 80108ce:	f800 500b 	strb.w	r5, [r0, fp]
							q_y[tail] = y;
 80108d2:	f241 30a8 	movw	r0, #5032	; 0x13a8
							q_vh[tail] = ver;
 80108d6:	f242 7530 	movw	r5, #10032	; 0x2730
							q_y[tail] = y;
 80108da:	4468      	add	r0, sp
							q_vh[tail] = ver;
 80108dc:	446d      	add	r5, sp
							q_y[tail] = y;
 80108de:	f800 600b 	strb.w	r6, [r0, fp]
							q_vh[tail] = ver;
 80108e2:	f04f 0600 	mov.w	r6, #0
							vh = ver;
 80108e6:	2000      	movs	r0, #0
							q_vh[tail] = ver;
 80108e8:	f805 600b 	strb.w	r6, [r5, fp]
 80108ec:	f000 be45 	b.w	801157a <stepMapRenew_DiagMap+0x1342>
	if (_state) {
 80108f0:	9a01      	ldr	r2, [sp, #4]
 80108f2:	b13a      	cbz	r2, 8010904 <stepMapRenew_DiagMap+0x6cc>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 80108f4:	4f1f      	ldr	r7, [pc, #124]	; (8010974 <stepMapRenew_DiagMap+0x73c>)
 80108f6:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 80108fa:	b292      	uxth	r2, r2
 80108fc:	411a      	asrs	r2, r3
 80108fe:	07d7      	lsls	r7, r2, #31
 8010900:	f140 85fd 	bpl.w	80114fe <stepMapRenew_DiagMap+0x12c6>
					&& (DiagStepMap_hor[q_x[head]][q_y[head]]
 8010904:	0102      	lsls	r2, r0, #4
 8010906:	1a11      	subs	r1, r2, r0
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010908:	441a      	add	r2, r3
					&& (DiagStepMap_hor[q_x[head]][q_y[head]]
 801090a:	4419      	add	r1, r3
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 801090c:	f839 2012 	ldrh.w	r2, [r9, r2, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head]]
 8010910:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010914:	320f      	adds	r2, #15
					&& q_y[head] < 15) {								//WH
 8010916:	4291      	cmp	r1, r2
 8010918:	f77f aed6 	ble.w	80106c8 <stepMapRenew_DiagMap+0x490>
 801091c:	2b0e      	cmp	r3, #14
 801091e:	f63f aed3 	bhi.w	80106c8 <stepMapRenew_DiagMap+0x490>
				q_x[tail] = q_x[head];
 8010922:	aa08      	add	r2, sp, #32
				q_y[tail] = q_y[head];
 8010924:	f241 34a8 	movw	r4, #5032	; 0x13a8
 8010928:	4e11      	ldr	r6, [pc, #68]	; (8010970 <stepMapRenew_DiagMap+0x738>)
				q_vh[tail] = hor;
 801092a:	f242 7730 	movw	r7, #10032	; 0x2730
				q_y[tail] = q_y[head];
 801092e:	446c      	add	r4, sp
				q_x[tail] = q_x[head];
 8010930:	f802 000b 	strb.w	r0, [r2, fp]
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 8010934:	f812 000a 	ldrb.w	r0, [r2, sl]
 8010938:	f10b 0102 	add.w	r1, fp, #2
				q_y[tail] = q_y[head];
 801093c:	f804 300b 	strb.w	r3, [r4, fp]
				for (unsigned char i = 1;; i++) {
 8010940:	2201      	movs	r2, #1
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 8010942:	f814 500a 	ldrb.w	r5, [r4, sl]
 8010946:	0103      	lsls	r3, r0, #4
 8010948:	9602      	str	r6, [sp, #8]
				q_vh[tail] = hor;
 801094a:	446f      	add	r7, sp
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 801094c:	195e      	adds	r6, r3, r5
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 801094e:	1a1b      	subs	r3, r3, r0
				q_vh[tail] = hor;
 8010950:	f04f 0e01 	mov.w	lr, #1
 8010954:	b289      	uxth	r1, r1
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010956:	f839 6016 	ldrh.w	r6, [r9, r6, lsl #1]
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 801095a:	442b      	add	r3, r5
				vh = hor;
 801095c:	4614      	mov	r4, r2
				q_vh[tail] = hor;
 801095e:	f807 e00b 	strb.w	lr, [r7, fp]
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010962:	360f      	adds	r6, #15
				DiagStepMap_hor[q_x[head]][q_y[head]] =
 8010964:	f828 6013 	strh.w	r6, [r8, r3, lsl #1]
 8010968:	e05f      	b.n	8010a2a <stepMapRenew_DiagMap+0x7f2>
 801096a:	bf00      	nop
 801096c:	20015d18 	.word	0x20015d18
 8010970:	20015f4c 	.word	0x20015f4c
 8010974:	20015cb8 	.word	0x20015cb8
 8010978:	20015f6c 	.word	0x20015f6c
 801097c:	20015d4c 	.word	0x20015d4c
 8010980:	ffffc568 	.word	0xffffc568
 8010984:	ffffd8f0 	.word	0xffffd8f0
 8010988:	ffffec78 	.word	0xffffec78
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 801098c:	1c6e      	adds	r6, r5, #1
		if (wall_ver[_y] & 1 << _x) {
 801098e:	9b02      	ldr	r3, [sp, #8]
						if ((checkMapWall(x - 1, y + 1, East, _state) == false)	//
 8010990:	1e44      	subs	r4, r0, #1
 8010992:	fa5f fe86 	uxtb.w	lr, r6
 8010996:	b2e7      	uxtb	r7, r4
		if (wall_ver[_y] & 1 << _x) {
 8010998:	f833 301e 	ldrh.w	r3, [r3, lr, lsl #1]
 801099c:	b29b      	uxth	r3, r3
 801099e:	413b      	asrs	r3, r7
 80109a0:	07db      	lsls	r3, r3, #31
 80109a2:	f100 8552 	bmi.w	801144a <stepMapRenew_DiagMap+0x1212>
	if (_state) {
 80109a6:	9b01      	ldr	r3, [sp, #4]
 80109a8:	b133      	cbz	r3, 80109b8 <stepMapRenew_DiagMap+0x780>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80109aa:	4bb7      	ldr	r3, [pc, #732]	; (8010c88 <stepMapRenew_DiagMap+0xa50>)
 80109ac:	f833 301e 	ldrh.w	r3, [r3, lr, lsl #1]
 80109b0:	b29b      	uxth	r3, r3
 80109b2:	413b      	asrs	r3, r7
 80109b4:	07db      	lsls	r3, r3, #31
 80109b6:	d57d      	bpl.n	8010ab4 <stepMapRenew_DiagMap+0x87c>
										> DiagStepMap_hor[x][y] + Step_D
 80109b8:	ebc0 1300 	rsb	r3, r0, r0, lsl #4
								&& (DiagStepMap_ver[x - 1][y + 1]
 80109bc:	eb06 1604 	add.w	r6, r6, r4, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 80109c0:	441d      	add	r5, r3
								&& (DiagStepMap_ver[x - 1][y + 1]
 80109c2:	f839 c016 	ldrh.w	ip, [r9, r6, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 80109c6:	f838 5015 	ldrh.w	r5, [r8, r5, lsl #1]
 80109ca:	f105 040f 	add.w	r4, r5, #15
												- (DE_Step_D * i))	//
 80109ce:	eba4 0382 	sub.w	r3, r4, r2, lsl #2
								&& x > 0 && q_y[head] < 15) {
 80109d2:	459c      	cmp	ip, r3
 80109d4:	f340 8539 	ble.w	801144a <stepMapRenew_DiagMap+0x1212>
 80109d8:	2800      	cmp	r0, #0
 80109da:	f000 8536 	beq.w	801144a <stepMapRenew_DiagMap+0x1212>
 80109de:	f241 33a8 	movw	r3, #5032	; 0x13a8
 80109e2:	446b      	add	r3, sp
 80109e4:	f813 300a 	ldrb.w	r3, [r3, sl]
 80109e8:	2b0e      	cmp	r3, #14
 80109ea:	f201 8300 	bhi.w	8011fee <stepMapRenew_DiagMap+0x1db6>
											- (DE_Step_D * i);
 80109ee:	eba4 0382 	sub.w	r3, r4, r2, lsl #2
 80109f2:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x - 1][y + 1]
 80109f4:	429d      	cmp	r5, r3
 80109f6:	f080 8547 	bcs.w	8011488 <stepMapRenew_DiagMap+0x1250>
							DiagStepMap_ver[x - 1][y + 1] =
 80109fa:	f829 3016 	strh.w	r3, [r9, r6, lsl #1]
							q_x[tail] = x;
 80109fe:	ab08      	add	r3, sp, #32
							q_vh[tail] = ver;
 8010a00:	f04f 0600 	mov.w	r6, #0
 8010a04:	4638      	mov	r0, r7
							y++;
 8010a06:	4675      	mov	r5, lr
							q_x[tail] = x;
 8010a08:	f803 700b 	strb.w	r7, [r3, fp]
							q_y[tail] = y;
 8010a0c:	f241 33a8 	movw	r3, #5032	; 0x13a8
							vh = ver;
 8010a10:	2400      	movs	r4, #0
							q_y[tail] = y;
 8010a12:	446b      	add	r3, sp
 8010a14:	f803 e00b 	strb.w	lr, [r3, fp]
							q_vh[tail] = ver;
 8010a18:	f242 7330 	movw	r3, #10032	; 0x2730
 8010a1c:	446b      	add	r3, sp
 8010a1e:	f803 600b 	strb.w	r6, [r3, fp]
				for (unsigned char i = 1;; i++) {
 8010a22:	3201      	adds	r2, #1
 8010a24:	3101      	adds	r1, #1
 8010a26:	b2d2      	uxtb	r2, r2
 8010a28:	b289      	uxth	r1, r1
 8010a2a:	f101 3bff 	add.w	fp, r1, #4294967295
 8010a2e:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8010a32:	2c00      	cmp	r4, #0
 8010a34:	d1aa      	bne.n	801098c <stepMapRenew_DiagMap+0x754>
		if (wall_hor[_x] & 1 << _y) {
 8010a36:	4b95      	ldr	r3, [pc, #596]	; (8010c8c <stepMapRenew_DiagMap+0xa54>)
 8010a38:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 8010a3c:	b29b      	uxth	r3, r3
 8010a3e:	412b      	asrs	r3, r5
 8010a40:	07de      	lsls	r6, r3, #31
 8010a42:	f100 8502 	bmi.w	801144a <stepMapRenew_DiagMap+0x1212>
	if (_state) {
 8010a46:	9b01      	ldr	r3, [sp, #4]
 8010a48:	b133      	cbz	r3, 8010a58 <stepMapRenew_DiagMap+0x820>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8010a4a:	4b91      	ldr	r3, [pc, #580]	; (8010c90 <stepMapRenew_DiagMap+0xa58>)
 8010a4c:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 8010a50:	b29b      	uxth	r3, r3
 8010a52:	412b      	asrs	r3, r5
 8010a54:	07dc      	lsls	r4, r3, #31
 8010a56:	d52d      	bpl.n	8010ab4 <stepMapRenew_DiagMap+0x87c>
										> DiagStepMap_ver[x][y] + Step_D
 8010a58:	0103      	lsls	r3, r0, #4
 8010a5a:	195c      	adds	r4, r3, r5
								&& (DiagStepMap_hor[x][y]
 8010a5c:	1a1b      	subs	r3, r3, r0
										> DiagStepMap_ver[x][y] + Step_D
 8010a5e:	f839 6014 	ldrh.w	r6, [r9, r4, lsl #1]
								&& (DiagStepMap_hor[x][y]
 8010a62:	195c      	adds	r4, r3, r5
										> DiagStepMap_ver[x][y] + Step_D
 8010a64:	f106 030f 	add.w	r3, r6, #15
								&& (DiagStepMap_hor[x][y]
 8010a68:	f838 e014 	ldrh.w	lr, [r8, r4, lsl #1]
												- (DE_Step_D * i)) //
 8010a6c:	eba3 0782 	sub.w	r7, r3, r2, lsl #2
								&& y < 15) {
 8010a70:	45be      	cmp	lr, r7
 8010a72:	f340 84ea 	ble.w	801144a <stepMapRenew_DiagMap+0x1212>
 8010a76:	2d0e      	cmp	r5, #14
 8010a78:	f200 84e7 	bhi.w	801144a <stepMapRenew_DiagMap+0x1212>
									+ Step_D - (DE_Step_D * i);
 8010a7c:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8010a80:	b29b      	uxth	r3, r3
							if (DiagStepMap_hor[x][y]
 8010a82:	429e      	cmp	r6, r3
 8010a84:	d212      	bcs.n	8010aac <stepMapRenew_DiagMap+0x874>
							DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 8010a86:	f828 3014 	strh.w	r3, [r8, r4, lsl #1]
							q_x[tail] = x;
 8010a8a:	ab08      	add	r3, sp, #32
							q_vh[tail] = hor;
 8010a8c:	f04f 0601 	mov.w	r6, #1
							vh = hor;
 8010a90:	2401      	movs	r4, #1
							q_x[tail] = x;
 8010a92:	f803 000b 	strb.w	r0, [r3, fp]
							q_y[tail] = y;
 8010a96:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8010a9a:	446b      	add	r3, sp
 8010a9c:	f803 500b 	strb.w	r5, [r3, fp]
							q_vh[tail] = hor;
 8010aa0:	f242 7330 	movw	r3, #10032	; 0x2730
 8010aa4:	446b      	add	r3, sp
 8010aa6:	f803 600b 	strb.w	r6, [r3, fp]
 8010aaa:	e7ba      	b.n	8010a22 <stepMapRenew_DiagMap+0x7ea>
										+ 1;
 8010aac:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 8010aae:	f828 6014 	strh.w	r6, [r8, r4, lsl #1]
 8010ab2:	e7ea      	b.n	8010a8a <stepMapRenew_DiagMap+0x852>
 8010ab4:	ab08      	add	r3, sp, #32
 8010ab6:	f813 000a 	ldrb.w	r0, [r3, sl]
 8010aba:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8010abe:	446b      	add	r3, sp
 8010ac0:	f813 300a 	ldrb.w	r3, [r3, sl]
			if ((checkMapWall(q_x[head] + 1, q_y[head], North, _state) == false)//
 8010ac4:	1c44      	adds	r4, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 8010ac6:	4971      	ldr	r1, [pc, #452]	; (8010c8c <stepMapRenew_DiagMap+0xa54>)
			if ((checkMapWall(q_x[head] + 1, q_y[head], North, _state) == false)//
 8010ac8:	b2e2      	uxtb	r2, r4
		if (wall_hor[_x] & 1 << _y) {
 8010aca:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8010ace:	b289      	uxth	r1, r1
 8010ad0:	4119      	asrs	r1, r3
 8010ad2:	07cd      	lsls	r5, r1, #31
 8010ad4:	f53f ae04 	bmi.w	80106e0 <stepMapRenew_DiagMap+0x4a8>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8010ad8:	4f6d      	ldr	r7, [pc, #436]	; (8010c90 <stepMapRenew_DiagMap+0xa58>)
 8010ada:	f837 1012 	ldrh.w	r1, [r7, r2, lsl #1]
 8010ade:	b289      	uxth	r1, r1
 8010ae0:	4119      	asrs	r1, r3
 8010ae2:	07cd      	lsls	r5, r1, #31
 8010ae4:	f140 80e0 	bpl.w	8010ca8 <stepMapRenew_DiagMap+0xa70>
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head]]
 8010ae8:	ebc4 1104 	rsb	r1, r4, r4, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010aec:	eb03 1500 	add.w	r5, r3, r0, lsl #4
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head]]
 8010af0:	4419      	add	r1, r3
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010af2:	f839 5015 	ldrh.w	r5, [r9, r5, lsl #1]
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head]]
 8010af6:	f838 6011 	ldrh.w	r6, [r8, r1, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010afa:	f105 010f 	add.w	r1, r5, #15
					&& q_x[head] < 15 && q_y[head] < 15) {			//WH
 8010afe:	428e      	cmp	r6, r1
 8010b00:	f77f adee 	ble.w	80106e0 <stepMapRenew_DiagMap+0x4a8>
 8010b04:	280e      	cmp	r0, #14
 8010b06:	bf98      	it	ls
 8010b08:	2b0e      	cmpls	r3, #14
 8010b0a:	f63f ade9 	bhi.w	80106e0 <stepMapRenew_DiagMap+0x4a8>
				q_x[tail] = q_x[head] + 1;
 8010b0e:	a908      	add	r1, sp, #32
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b10:	f241 30a8 	movw	r0, #5032	; 0x13a8
				q_vh[tail] = hor;
 8010b14:	f242 7630 	movw	r6, #10032	; 0x2730
 8010b18:	f04f 0701 	mov.w	r7, #1
				q_x[tail] = q_x[head] + 1;
 8010b1c:	f801 200b 	strb.w	r2, [r1, fp]
				q_y[tail] = q_y[head];
 8010b20:	f241 31a8 	movw	r1, #5032	; 0x13a8
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b24:	4468      	add	r0, sp
 8010b26:	f10b 0202 	add.w	r2, fp, #2
				q_y[tail] = q_y[head];
 8010b2a:	4469      	add	r1, sp
				q_vh[tail] = hor;
 8010b2c:	446e      	add	r6, sp
 8010b2e:	b292      	uxth	r2, r2
				q_y[tail] = q_y[head];
 8010b30:	f801 300b 	strb.w	r3, [r1, fp]
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b34:	a908      	add	r1, sp, #32
 8010b36:	f810 400a 	ldrb.w	r4, [r0, sl]
				for (unsigned char i = 1;; i++) {
 8010b3a:	2301      	movs	r3, #1
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b3c:	f811 100a 	ldrb.w	r1, [r1, sl]
				q_vh[tail] = hor;
 8010b40:	f806 700b 	strb.w	r7, [r6, fp]
				vh = hor;
 8010b44:	4618      	mov	r0, r3
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b46:	18cd      	adds	r5, r1, r3
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010b48:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8010b4c:	f102 3bff 	add.w	fp, r2, #4294967295
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b50:	ebc5 1705 	rsb	r7, r5, r5, lsl #4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010b54:	f839 6011 	ldrh.w	r6, [r9, r1, lsl #1]
				x = q_x[head] + 1;
 8010b58:	b2ed      	uxtb	r5, r5
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b5a:	1939      	adds	r1, r7, r4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010b5c:	360f      	adds	r6, #15
 8010b5e:	fa1f fb8b 	uxth.w	fp, fp
				DiagStepMap_hor[q_x[head] + 1][q_y[head]] =
 8010b62:	f828 6011 	strh.w	r6, [r8, r1, lsl #1]
					if (vh == ver) {
 8010b66:	2800      	cmp	r0, #0
 8010b68:	d04b      	beq.n	8010c02 <stepMapRenew_DiagMap+0x9ca>
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 8010b6a:	1c60      	adds	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 8010b6c:	9902      	ldr	r1, [sp, #8]
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 8010b6e:	b2c7      	uxtb	r7, r0
		if (wall_ver[_y] & 1 << _x) {
 8010b70:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 8010b74:	b289      	uxth	r1, r1
 8010b76:	4129      	asrs	r1, r5
 8010b78:	07ce      	lsls	r6, r1, #31
 8010b7a:	f100 849a 	bmi.w	80114b2 <stepMapRenew_DiagMap+0x127a>
	if (_state) {
 8010b7e:	9901      	ldr	r1, [sp, #4]
 8010b80:	b139      	cbz	r1, 8010b92 <stepMapRenew_DiagMap+0x95a>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010b82:	4941      	ldr	r1, [pc, #260]	; (8010c88 <stepMapRenew_DiagMap+0xa50>)
 8010b84:	f831 1017 	ldrh.w	r1, [r1, r7, lsl #1]
 8010b88:	b289      	uxth	r1, r1
 8010b8a:	4129      	asrs	r1, r5
 8010b8c:	07c9      	lsls	r1, r1, #31
 8010b8e:	f140 8081 	bpl.w	8010c94 <stepMapRenew_DiagMap+0xa5c>
										> DiagStepMap_hor[x][y] + Step_D
 8010b92:	012e      	lsls	r6, r5, #4
 8010b94:	1b71      	subs	r1, r6, r5
								&& (DiagStepMap_ver[x][y + 1]
 8010b96:	4430      	add	r0, r6
										> DiagStepMap_hor[x][y] + Step_D
 8010b98:	4421      	add	r1, r4
								&& (DiagStepMap_ver[x][y + 1]
 8010b9a:	f839 c010 	ldrh.w	ip, [r9, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 8010b9e:	f838 6011 	ldrh.w	r6, [r8, r1, lsl #1]
 8010ba2:	f106 010f 	add.w	r1, r6, #15
												- (DE_Step_D * i))	//
 8010ba6:	eba1 0e83 	sub.w	lr, r1, r3, lsl #2
								&& (DiagStepMap_ver[x][y + 1]
 8010baa:	45f4      	cmp	ip, lr
 8010bac:	f340 8481 	ble.w	80114b2 <stepMapRenew_DiagMap+0x127a>
								&& x < 15 && y < 15) {
 8010bb0:	2d0e      	cmp	r5, #14
 8010bb2:	f200 847e 	bhi.w	80114b2 <stepMapRenew_DiagMap+0x127a>
 8010bb6:	2c0e      	cmp	r4, #14
 8010bb8:	f200 847b 	bhi.w	80114b2 <stepMapRenew_DiagMap+0x127a>
									+ Step_D - (DE_Step_D * i);
 8010bbc:	eba1 0183 	sub.w	r1, r1, r3, lsl #2
 8010bc0:	b289      	uxth	r1, r1
							if (DiagStepMap_ver[x][y + 1]
 8010bc2:	428e      	cmp	r6, r1
 8010bc4:	f080 8493 	bcs.w	80114ee <stepMapRenew_DiagMap+0x12b6>
							DiagStepMap_ver[x][y + 1] = DiagStepMap_hor[x][y]
 8010bc8:	f829 1010 	strh.w	r1, [r9, r0, lsl #1]
							q_x[tail] = x;
 8010bcc:	a908      	add	r1, sp, #32
							q_vh[tail] = ver;
 8010bce:	f04f 0600 	mov.w	r6, #0
							y++;
 8010bd2:	463c      	mov	r4, r7
							vh = ver;
 8010bd4:	2000      	movs	r0, #0
							q_x[tail] = x;
 8010bd6:	f801 500b 	strb.w	r5, [r1, fp]
							q_y[tail] = y;
 8010bda:	f241 31a8 	movw	r1, #5032	; 0x13a8
 8010bde:	4469      	add	r1, sp
 8010be0:	f801 700b 	strb.w	r7, [r1, fp]
							q_vh[tail] = ver;
 8010be4:	f242 7130 	movw	r1, #10032	; 0x2730
 8010be8:	4469      	add	r1, sp
 8010bea:	f801 600b 	strb.w	r6, [r1, fp]
 8010bee:	3201      	adds	r2, #1
				for (unsigned char i = 1;; i++) {
 8010bf0:	3301      	adds	r3, #1
 8010bf2:	b292      	uxth	r2, r2
 8010bf4:	b2db      	uxtb	r3, r3
 8010bf6:	f102 3bff 	add.w	fp, r2, #4294967295
 8010bfa:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8010bfe:	2800      	cmp	r0, #0
 8010c00:	d1b3      	bne.n	8010b6a <stepMapRenew_DiagMap+0x932>
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 8010c02:	1c69      	adds	r1, r5, #1
		if (wall_hor[_x] & 1 << _y) {
 8010c04:	4821      	ldr	r0, [pc, #132]	; (8010c8c <stepMapRenew_DiagMap+0xa54>)
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 8010c06:	b2ce      	uxtb	r6, r1
		if (wall_hor[_x] & 1 << _y) {
 8010c08:	f830 0016 	ldrh.w	r0, [r0, r6, lsl #1]
 8010c0c:	b280      	uxth	r0, r0
 8010c0e:	4120      	asrs	r0, r4
 8010c10:	07c0      	lsls	r0, r0, #31
 8010c12:	f100 844e 	bmi.w	80114b2 <stepMapRenew_DiagMap+0x127a>
	if (_state) {
 8010c16:	9801      	ldr	r0, [sp, #4]
 8010c18:	b130      	cbz	r0, 8010c28 <stepMapRenew_DiagMap+0x9f0>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8010c1a:	481d      	ldr	r0, [pc, #116]	; (8010c90 <stepMapRenew_DiagMap+0xa58>)
 8010c1c:	f830 0016 	ldrh.w	r0, [r0, r6, lsl #1]
 8010c20:	b280      	uxth	r0, r0
 8010c22:	4120      	asrs	r0, r4
 8010c24:	07c7      	lsls	r7, r0, #31
 8010c26:	d535      	bpl.n	8010c94 <stepMapRenew_DiagMap+0xa5c>
										> DiagStepMap_ver[x][y] + Step_D
 8010c28:	eb04 1005 	add.w	r0, r4, r5, lsl #4
								&& (DiagStepMap_hor[x + 1][y]
 8010c2c:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 8010c30:	f839 7010 	ldrh.w	r7, [r9, r0, lsl #1]
								&& (DiagStepMap_hor[x + 1][y]
 8010c34:	4421      	add	r1, r4
										> DiagStepMap_ver[x][y] + Step_D
 8010c36:	f107 000f 	add.w	r0, r7, #15
								&& (DiagStepMap_hor[x + 1][y]
 8010c3a:	f838 c011 	ldrh.w	ip, [r8, r1, lsl #1]
												- (DE_Step_D * i))		//
 8010c3e:	eba0 0e83 	sub.w	lr, r0, r3, lsl #2
								&& (DiagStepMap_hor[x + 1][y]
 8010c42:	45f4      	cmp	ip, lr
 8010c44:	f340 8435 	ble.w	80114b2 <stepMapRenew_DiagMap+0x127a>
								&& x < 15 && y < 15) {
 8010c48:	2d0e      	cmp	r5, #14
 8010c4a:	f200 8432 	bhi.w	80114b2 <stepMapRenew_DiagMap+0x127a>
 8010c4e:	2c0e      	cmp	r4, #14
 8010c50:	f200 842f 	bhi.w	80114b2 <stepMapRenew_DiagMap+0x127a>
									+ Step_D - (DE_Step_D * i);
 8010c54:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 8010c58:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x + 1][y]
 8010c5a:	4287      	cmp	r7, r0
 8010c5c:	f080 83e2 	bcs.w	8011424 <stepMapRenew_DiagMap+0x11ec>
							DiagStepMap_hor[x + 1][y] = DiagStepMap_ver[x][y]
 8010c60:	f828 0011 	strh.w	r0, [r8, r1, lsl #1]
							q_x[tail] = x;
 8010c64:	a908      	add	r1, sp, #32
							x++;
 8010c66:	4635      	mov	r5, r6
							vh = hor;
 8010c68:	2001      	movs	r0, #1
							q_x[tail] = x;
 8010c6a:	f801 600b 	strb.w	r6, [r1, fp]
							q_y[tail] = y;
 8010c6e:	f241 31a8 	movw	r1, #5032	; 0x13a8
							q_vh[tail] = hor;
 8010c72:	f04f 0601 	mov.w	r6, #1
							q_y[tail] = y;
 8010c76:	4469      	add	r1, sp
 8010c78:	f801 400b 	strb.w	r4, [r1, fp]
							q_vh[tail] = hor;
 8010c7c:	f242 7130 	movw	r1, #10032	; 0x2730
 8010c80:	4469      	add	r1, sp
 8010c82:	f801 600b 	strb.w	r6, [r1, fp]
 8010c86:	e7b2      	b.n	8010bee <stepMapRenew_DiagMap+0x9b6>
 8010c88:	20015cf8 	.word	0x20015cf8
 8010c8c:	20015d18 	.word	0x20015d18
 8010c90:	20015cb8 	.word	0x20015cb8
 8010c94:	ab08      	add	r3, sp, #32
 8010c96:	f813 000a 	ldrb.w	r0, [r3, sl]
 8010c9a:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8010c9e:	1c44      	adds	r4, r0, #1
 8010ca0:	446b      	add	r3, sp
 8010ca2:	b2e2      	uxtb	r2, r4
 8010ca4:	f813 300a 	ldrb.w	r3, [r3, sl]
		if (wall_ver[_y] & 1 << _x) {
 8010ca8:	9902      	ldr	r1, [sp, #8]
 8010caa:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8010cae:	b289      	uxth	r1, r1
 8010cb0:	4111      	asrs	r1, r2
 8010cb2:	07c9      	lsls	r1, r1, #31
 8010cb4:	f53f ad1c 	bmi.w	80106f0 <stepMapRenew_DiagMap+0x4b8>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010cb8:	4949      	ldr	r1, [pc, #292]	; (8010de0 <stepMapRenew_DiagMap+0xba8>)
 8010cba:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8010cbe:	b289      	uxth	r1, r1
 8010cc0:	4111      	asrs	r1, r2
 8010cc2:	07ce      	lsls	r6, r1, #31
 8010cc4:	f140 80e1 	bpl.w	8010e8a <stepMapRenew_DiagMap+0xc52>
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 8010cc8:	eb03 1100 	add.w	r1, r3, r0, lsl #4
					&& (DiagStepMap_ver[q_x[head] + 1][q_y[head]]
 8010ccc:	eb03 1504 	add.w	r5, r3, r4, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 8010cd0:	f839 1011 	ldrh.w	r1, [r9, r1, lsl #1]
					&& (DiagStepMap_ver[q_x[head] + 1][q_y[head]]
 8010cd4:	f839 5015 	ldrh.w	r5, [r9, r5, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 8010cd8:	3114      	adds	r1, #20
					&& q_x[head] < 14) {			//WH
 8010cda:	428d      	cmp	r5, r1
 8010cdc:	f77f ad08 	ble.w	80106f0 <stepMapRenew_DiagMap+0x4b8>
 8010ce0:	280d      	cmp	r0, #13
 8010ce2:	f63f ad05 	bhi.w	80106f0 <stepMapRenew_DiagMap+0x4b8>
				q_x[tail] = q_x[head] + 1;
 8010ce6:	a908      	add	r1, sp, #32
		if (wall_ver[_y] & 1 << _x) {
 8010ce8:	9d02      	ldr	r5, [sp, #8]
				q_vh[tail] = ver;
 8010cea:	f242 7630 	movw	r6, #10032	; 0x2730
 8010cee:	f04f 0e00 	mov.w	lr, #0
				q_x[tail] = q_x[head] + 1;
 8010cf2:	f801 200b 	strb.w	r2, [r1, fp]
				q_y[tail] = q_y[head];
 8010cf6:	f241 32a8 	movw	r2, #5032	; 0x13a8
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 8010cfa:	f811 000a 	ldrb.w	r0, [r1, sl]
				q_vh[tail] = ver;
 8010cfe:	446e      	add	r6, sp
				q_y[tail] = q_y[head];
 8010d00:	446a      	add	r2, sp
				tail++;
 8010d02:	f10b 0701 	add.w	r7, fp, #1
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 8010d06:	1c81      	adds	r1, r0, #2
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 8010d08:	1c44      	adds	r4, r0, #1
				q_y[tail] = q_y[head];
 8010d0a:	f802 300b 	strb.w	r3, [r2, fp]
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 8010d0e:	f812 300a 	ldrb.w	r3, [r2, sl]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 8010d12:	b2c9      	uxtb	r1, r1
				q_vh[tail] = ver;
 8010d14:	f806 e00b 	strb.w	lr, [r6, fp]
				tail++;
 8010d18:	fa1f fb87 	uxth.w	fp, r7
		if (wall_ver[_y] & 1 << _x) {
 8010d1c:	f835 5013 	ldrh.w	r5, [r5, r3, lsl #1]
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 8010d20:	eb03 1200 	add.w	r2, r3, r0, lsl #4
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 8010d24:	eb03 1604 	add.w	r6, r3, r4, lsl #4
		if (wall_ver[_y] & 1 << _x) {
 8010d28:	b2ad      	uxth	r5, r5
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 8010d2a:	f839 2012 	ldrh.w	r2, [r9, r2, lsl #1]
		if (wall_ver[_y] & 1 << _x) {
 8010d2e:	410d      	asrs	r5, r1
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 8010d30:	3214      	adds	r2, #20
		if (wall_ver[_y] & 1 << _x) {
 8010d32:	07ed      	lsls	r5, r5, #31
				DiagStepMap_ver[q_x[head] + 1][q_y[head]] =
 8010d34:	f829 2016 	strh.w	r2, [r9, r6, lsl #1]
				x = q_x[head] + 1;
 8010d38:	b2e2      	uxtb	r2, r4
		if (wall_ver[_y] & 1 << _x) {
 8010d3a:	f53f acd9 	bmi.w	80106f0 <stepMapRenew_DiagMap+0x4b8>
 8010d3e:	9801      	ldr	r0, [sp, #4]
 8010d40:	2504      	movs	r5, #4
 8010d42:	f8cd a010 	str.w	sl, [sp, #16]
 8010d46:	2800      	cmp	r0, #0
 8010d48:	d17f      	bne.n	8010e4a <stepMapRenew_DiagMap+0xc12>
									> DiagStepMap_ver[x][y] + Step_S
 8010d4a:	eb03 1e02 	add.w	lr, r3, r2, lsl #4
								+ Step_S - (DE_Step_S * i);
 8010d4e:	f1c5 0414 	rsb	r4, r5, #20
						tail++;
 8010d52:	f10b 0601 	add.w	r6, fp, #1
							&& (DiagStepMap_ver[x + 1][y]
 8010d56:	1c57      	adds	r7, r2, #1
									> DiagStepMap_ver[x][y] + Step_S
 8010d58:	f839 001e 	ldrh.w	r0, [r9, lr, lsl #1]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 8010d5c:	f101 0a01 	add.w	sl, r1, #1
						tail++;
 8010d60:	9603      	str	r6, [sp, #12]
							&& (DiagStepMap_ver[x + 1][y]
 8010d62:	eb03 1607 	add.w	r6, r3, r7, lsl #4
								+ Step_S - (DE_Step_S * i);
 8010d66:	4404      	add	r4, r0
									> DiagStepMap_ver[x][y] + Step_S
 8010d68:	3014      	adds	r0, #20
							&& (DiagStepMap_ver[x + 1][y]
 8010d6a:	f839 c016 	ldrh.w	ip, [r9, r6, lsl #1]
											- (DE_Step_S * i))	//
 8010d6e:	1b40      	subs	r0, r0, r5
								+ Step_S - (DE_Step_S * i);
 8010d70:	b2a4      	uxth	r4, r4
							&& x < 14) {
 8010d72:	3504      	adds	r5, #4
 8010d74:	4560      	cmp	r0, ip
 8010d76:	da26      	bge.n	8010dc6 <stepMapRenew_DiagMap+0xb8e>
 8010d78:	2a0d      	cmp	r2, #13
 8010d7a:	b2fa      	uxtb	r2, r7
 8010d7c:	d823      	bhi.n	8010dc6 <stepMapRenew_DiagMap+0xb8e>
						DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 8010d7e:	f829 4016 	strh.w	r4, [r9, r6, lsl #1]
								<= DiagStepMap_ver[x][y]) {
 8010d82:	f839 001e 	ldrh.w	r0, [r9, lr, lsl #1]
						if (DiagStepMap_ver[x + 1][y]
 8010d86:	42a0      	cmp	r0, r4
									+ 1;
 8010d88:	f100 0001 	add.w	r0, r0, #1
						q_x[tail] = x;
 8010d8c:	ac08      	add	r4, sp, #32
							DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 8010d8e:	bf28      	it	cs
 8010d90:	f829 0016 	strhcs.w	r0, [r9, r6, lsl #1]
						q_vh[tail] = ver;
 8010d94:	f04f 0600 	mov.w	r6, #0
						q_x[tail] = x;
 8010d98:	f804 100b 	strb.w	r1, [r4, fp]
						q_y[tail] = y;
 8010d9c:	f241 34a8 	movw	r4, #5032	; 0x13a8
		if (wall_ver[_y] & 1 << _x) {
 8010da0:	9802      	ldr	r0, [sp, #8]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 8010da2:	fa5f f18a 	uxtb.w	r1, sl
						q_y[tail] = y;
 8010da6:	446c      	add	r4, sp
		if (wall_ver[_y] & 1 << _x) {
 8010da8:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
						q_y[tail] = y;
 8010dac:	f804 300b 	strb.w	r3, [r4, fp]
						q_vh[tail] = ver;
 8010db0:	f242 7430 	movw	r4, #10032	; 0x2730
		if (wall_ver[_y] & 1 << _x) {
 8010db4:	b280      	uxth	r0, r0
						q_vh[tail] = ver;
 8010db6:	446c      	add	r4, sp
		if (wall_ver[_y] & 1 << _x) {
 8010db8:	4108      	asrs	r0, r1
						q_vh[tail] = ver;
 8010dba:	f804 600b 	strb.w	r6, [r4, fp]
		if (wall_ver[_y] & 1 << _x) {
 8010dbe:	07c4      	lsls	r4, r0, #31
						tail++;
 8010dc0:	f8bd b00c 	ldrh.w	fp, [sp, #12]
		if (wall_ver[_y] & 1 << _x) {
 8010dc4:	d5c1      	bpl.n	8010d4a <stepMapRenew_DiagMap+0xb12>
 8010dc6:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010dca:	ab08      	add	r3, sp, #32
 8010dcc:	f813 000a 	ldrb.w	r0, [r3, sl]
 8010dd0:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8010dd4:	1c44      	adds	r4, r0, #1
 8010dd6:	446b      	add	r3, sp
 8010dd8:	b2e2      	uxtb	r2, r4
 8010dda:	f813 300a 	ldrb.w	r3, [r3, sl]
 8010dde:	e487      	b.n	80106f0 <stepMapRenew_DiagMap+0x4b8>
 8010de0:	20015cf8 	.word	0x20015cf8
									> DiagStepMap_ver[x][y] + Step_S
 8010de4:	f839 0017 	ldrh.w	r0, [r9, r7, lsl #1]
							&& (DiagStepMap_ver[x + 1][y]
 8010de8:	f839 c016 	ldrh.w	ip, [r9, r6, lsl #1]
								+ Step_S - (DE_Step_S * i);
 8010dec:	4404      	add	r4, r0
									> DiagStepMap_ver[x][y] + Step_S
 8010dee:	3014      	adds	r0, #20
											- (DE_Step_S * i))	//
 8010df0:	1b40      	subs	r0, r0, r5
								+ Step_S - (DE_Step_S * i);
 8010df2:	b2a4      	uxth	r4, r4
							&& x < 14) {
 8010df4:	3504      	adds	r5, #4
 8010df6:	4584      	cmp	ip, r0
 8010df8:	dde5      	ble.n	8010dc6 <stepMapRenew_DiagMap+0xb8e>
 8010dfa:	2a0d      	cmp	r2, #13
 8010dfc:	fa5f f28e 	uxtb.w	r2, lr
 8010e00:	d8e1      	bhi.n	8010dc6 <stepMapRenew_DiagMap+0xb8e>
						DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 8010e02:	f829 4016 	strh.w	r4, [r9, r6, lsl #1]
								<= DiagStepMap_ver[x][y]) {
 8010e06:	f839 0017 	ldrh.w	r0, [r9, r7, lsl #1]
						if (DiagStepMap_ver[x + 1][y]
 8010e0a:	4284      	cmp	r4, r0
									+ 1;
 8010e0c:	f100 0001 	add.w	r0, r0, #1
						q_x[tail] = x;
 8010e10:	ac08      	add	r4, sp, #32
							DiagStepMap_ver[x + 1][y] = DiagStepMap_ver[x][y]
 8010e12:	bf98      	it	ls
 8010e14:	f829 0016 	strhls.w	r0, [r9, r6, lsl #1]
						q_vh[tail] = ver;
 8010e18:	f04f 0600 	mov.w	r6, #0
		if (wall_ver[_y] & 1 << _x) {
 8010e1c:	9802      	ldr	r0, [sp, #8]
						q_x[tail] = x;
 8010e1e:	f804 100b 	strb.w	r1, [r4, fp]
						q_y[tail] = y;
 8010e22:	f241 34a8 	movw	r4, #5032	; 0x13a8
		if (wall_ver[_y] & 1 << _x) {
 8010e26:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 8010e2a:	fa5f f18a 	uxtb.w	r1, sl
						q_y[tail] = y;
 8010e2e:	446c      	add	r4, sp
		if (wall_ver[_y] & 1 << _x) {
 8010e30:	b280      	uxth	r0, r0
						q_y[tail] = y;
 8010e32:	f804 300b 	strb.w	r3, [r4, fp]
						q_vh[tail] = ver;
 8010e36:	f242 7430 	movw	r4, #10032	; 0x2730
		if (wall_ver[_y] & 1 << _x) {
 8010e3a:	4108      	asrs	r0, r1
						q_vh[tail] = ver;
 8010e3c:	446c      	add	r4, sp
		if (wall_ver[_y] & 1 << _x) {
 8010e3e:	07c7      	lsls	r7, r0, #31
						q_vh[tail] = ver;
 8010e40:	f804 600b 	strb.w	r6, [r4, fp]
						tail++;
 8010e44:	f8bd b00c 	ldrh.w	fp, [sp, #12]
		if (wall_ver[_y] & 1 << _x) {
 8010e48:	d4bd      	bmi.n	8010dc6 <stepMapRenew_DiagMap+0xb8e>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010e4a:	48b0      	ldr	r0, [pc, #704]	; (801110c <stepMapRenew_DiagMap+0xed4>)
						tail++;
 8010e4c:	f10b 0601 	add.w	r6, fp, #1
							&& (DiagStepMap_ver[x + 1][y]
 8010e50:	f102 0e01 	add.w	lr, r2, #1
									> DiagStepMap_ver[x][y] + Step_S
 8010e54:	eb03 1702 	add.w	r7, r3, r2, lsl #4
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010e58:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
								+ Step_S - (DE_Step_S * i);
 8010e5c:	f1c5 0414 	rsb	r4, r5, #20
						tail++;
 8010e60:	9603      	str	r6, [sp, #12]
					if ((checkMapWall(x + 1, y, East, _state) == false)	//
 8010e62:	f101 0a01 	add.w	sl, r1, #1
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010e66:	b280      	uxth	r0, r0
							&& (DiagStepMap_ver[x + 1][y]
 8010e68:	eb03 160e 	add.w	r6, r3, lr, lsl #4
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010e6c:	4108      	asrs	r0, r1
 8010e6e:	07c0      	lsls	r0, r0, #31
 8010e70:	d4b8      	bmi.n	8010de4 <stepMapRenew_DiagMap+0xbac>
 8010e72:	f8dd a010 	ldr.w	sl, [sp, #16]
 8010e76:	ab08      	add	r3, sp, #32
 8010e78:	f813 000a 	ldrb.w	r0, [r3, sl]
 8010e7c:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8010e80:	1c44      	adds	r4, r0, #1
 8010e82:	446b      	add	r3, sp
 8010e84:	b2e2      	uxtb	r2, r4
 8010e86:	f813 300a 	ldrb.w	r3, [r3, sl]
		if (wall_hor[_x] & 1 << _y) {
 8010e8a:	4da1      	ldr	r5, [pc, #644]	; (8011110 <stepMapRenew_DiagMap+0xed8>)
			if ((checkMapWall(q_x[head] + 1, q_y[head] - 1, North, _state)
 8010e8c:	1e59      	subs	r1, r3, #1
		if (wall_hor[_x] & 1 << _y) {
 8010e8e:	f835 6012 	ldrh.w	r6, [r5, r2, lsl #1]
			if ((checkMapWall(q_x[head] + 1, q_y[head] - 1, North, _state)
 8010e92:	b2cd      	uxtb	r5, r1
		if (wall_hor[_x] & 1 << _y) {
 8010e94:	b2b6      	uxth	r6, r6
 8010e96:	412e      	asrs	r6, r5
 8010e98:	07f7      	lsls	r7, r6, #31
 8010e9a:	f53f ac33 	bmi.w	8010704 <stepMapRenew_DiagMap+0x4cc>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8010e9e:	4f9d      	ldr	r7, [pc, #628]	; (8011114 <stepMapRenew_DiagMap+0xedc>)
 8010ea0:	f837 6012 	ldrh.w	r6, [r7, r2, lsl #1]
 8010ea4:	b2b6      	uxth	r6, r6
 8010ea6:	412e      	asrs	r6, r5
 8010ea8:	07f7      	lsls	r7, r6, #31
 8010eaa:	f140 80e8 	bpl.w	801107e <stepMapRenew_DiagMap+0xe46>
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1]
 8010eae:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010eb2:	eb03 1700 	add.w	r7, r3, r0, lsl #4
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1]
 8010eb6:	1866      	adds	r6, r4, r1
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010eb8:	f839 4017 	ldrh.w	r4, [r9, r7, lsl #1]
					&& (DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1]
 8010ebc:	f838 6016 	ldrh.w	r6, [r8, r6, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 8010ec0:	340f      	adds	r4, #15
					&& q_x[head] < 15 && q_y[head] > 0) {			//WH
 8010ec2:	42a6      	cmp	r6, r4
 8010ec4:	f77f ac1e 	ble.w	8010704 <stepMapRenew_DiagMap+0x4cc>
 8010ec8:	1c1c      	adds	r4, r3, #0
 8010eca:	bf18      	it	ne
 8010ecc:	2401      	movne	r4, #1
 8010ece:	280e      	cmp	r0, #14
 8010ed0:	bf88      	it	hi
 8010ed2:	2400      	movhi	r4, #0
 8010ed4:	2c00      	cmp	r4, #0
 8010ed6:	f43f ac15 	beq.w	8010704 <stepMapRenew_DiagMap+0x4cc>
				q_x[tail] = q_x[head] + 1;
 8010eda:	ab08      	add	r3, sp, #32
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010edc:	f241 30a8 	movw	r0, #5032	; 0x13a8
				q_vh[tail] = hor;
 8010ee0:	f242 7630 	movw	r6, #10032	; 0x2730
 8010ee4:	f10b 0102 	add.w	r1, fp, #2
				q_x[tail] = q_x[head] + 1;
 8010ee8:	f803 200b 	strb.w	r2, [r3, fp]
				q_y[tail] = q_y[head] - 1;
 8010eec:	f241 33a8 	movw	r3, #5032	; 0x13a8
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010ef0:	4468      	add	r0, sp
				for (unsigned char i = 1;; i++) {
 8010ef2:	2201      	movs	r2, #1
				q_y[tail] = q_y[head] - 1;
 8010ef4:	446b      	add	r3, sp
				q_vh[tail] = hor;
 8010ef6:	446e      	add	r6, sp
 8010ef8:	f04f 0701 	mov.w	r7, #1
 8010efc:	b289      	uxth	r1, r1
				q_y[tail] = q_y[head] - 1;
 8010efe:	f803 500b 	strb.w	r5, [r3, fp]
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010f02:	ab08      	add	r3, sp, #32
 8010f04:	f810 500a 	ldrb.w	r5, [r0, sl]
				vh = hor;
 8010f08:	4610      	mov	r0, r2
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010f0a:	f813 300a 	ldrb.w	r3, [r3, sl]
				q_vh[tail] = hor;
 8010f0e:	f806 700b 	strb.w	r7, [r6, fp]
 8010f12:	f101 3bff 	add.w	fp, r1, #4294967295
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010f16:	189c      	adds	r4, r3, r2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010f18:	eb05 1303 	add.w	r3, r5, r3, lsl #4
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010f1c:	3d01      	subs	r5, #1
 8010f1e:	f8cd a00c 	str.w	sl, [sp, #12]
 8010f22:	ebc4 1704 	rsb	r7, r4, r4, lsl #4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010f26:	f839 6013 	ldrh.w	r6, [r9, r3, lsl #1]
				x = q_x[head] + 1;
 8010f2a:	b2e4      	uxtb	r4, r4
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010f2c:	197b      	adds	r3, r7, r5
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8010f2e:	360f      	adds	r6, #15
				y = q_y[head] - 1;
 8010f30:	b2ed      	uxtb	r5, r5
				DiagStepMap_hor[q_x[head] + 1][q_y[head] - 1] =
 8010f32:	f828 6013 	strh.w	r6, [r8, r3, lsl #1]
 8010f36:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8010f3a:	2800      	cmp	r0, #0
 8010f3c:	d045      	beq.n	8010fca <stepMapRenew_DiagMap+0xd92>
		if (wall_ver[_y] & 1 << _x) {
 8010f3e:	9b02      	ldr	r3, [sp, #8]
 8010f40:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8010f44:	b29b      	uxth	r3, r3
 8010f46:	4123      	asrs	r3, r4
 8010f48:	07de      	lsls	r6, r3, #31
 8010f4a:	f100 82be 	bmi.w	80114ca <stepMapRenew_DiagMap+0x1292>
	if (_state) {
 8010f4e:	9b01      	ldr	r3, [sp, #4]
 8010f50:	b13b      	cbz	r3, 8010f62 <stepMapRenew_DiagMap+0xd2a>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8010f52:	4b6e      	ldr	r3, [pc, #440]	; (801110c <stepMapRenew_DiagMap+0xed4>)
 8010f54:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8010f58:	b29b      	uxth	r3, r3
 8010f5a:	4123      	asrs	r3, r4
 8010f5c:	07d8      	lsls	r0, r3, #31
 8010f5e:	f140 8082 	bpl.w	8011066 <stepMapRenew_DiagMap+0xe2e>
										> DiagStepMap_hor[x][y] + Step_D
 8010f62:	0120      	lsls	r0, r4, #4
 8010f64:	1b03      	subs	r3, r0, r4
								&& (DiagStepMap_ver[x][y]
 8010f66:	4428      	add	r0, r5
										> DiagStepMap_hor[x][y] + Step_D
 8010f68:	442b      	add	r3, r5
								&& (DiagStepMap_ver[x][y]
 8010f6a:	f839 7010 	ldrh.w	r7, [r9, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 8010f6e:	f838 6013 	ldrh.w	r6, [r8, r3, lsl #1]
 8010f72:	f106 030f 	add.w	r3, r6, #15
												- (DE_Step_D * i))	//
 8010f76:	eba3 0e82 	sub.w	lr, r3, r2, lsl #2
								&& x < 15) {
 8010f7a:	4577      	cmp	r7, lr
 8010f7c:	f340 82a5 	ble.w	80114ca <stepMapRenew_DiagMap+0x1292>
 8010f80:	2c0e      	cmp	r4, #14
 8010f82:	f200 82a2 	bhi.w	80114ca <stepMapRenew_DiagMap+0x1292>
									+ Step_D - (DE_Step_D * i);
 8010f86:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8010f8a:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x][y]
 8010f8c:	429e      	cmp	r6, r3
 8010f8e:	f080 82aa 	bcs.w	80114e6 <stepMapRenew_DiagMap+0x12ae>
							DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 8010f92:	f829 3010 	strh.w	r3, [r9, r0, lsl #1]
							q_x[tail] = x;
 8010f96:	ab08      	add	r3, sp, #32
							q_vh[tail] = ver;
 8010f98:	f04f 0600 	mov.w	r6, #0
							vh = ver;
 8010f9c:	2000      	movs	r0, #0
							q_x[tail] = x;
 8010f9e:	f803 400b 	strb.w	r4, [r3, fp]
							q_y[tail] = y;
 8010fa2:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8010fa6:	446b      	add	r3, sp
 8010fa8:	f803 500b 	strb.w	r5, [r3, fp]
							q_vh[tail] = ver;
 8010fac:	f242 7330 	movw	r3, #10032	; 0x2730
 8010fb0:	446b      	add	r3, sp
 8010fb2:	f803 600b 	strb.w	r6, [r3, fp]
 8010fb6:	3101      	adds	r1, #1
				for (unsigned char i = 1;; i++) {
 8010fb8:	3201      	adds	r2, #1
 8010fba:	b289      	uxth	r1, r1
 8010fbc:	b2d2      	uxtb	r2, r2
 8010fbe:	f101 3bff 	add.w	fp, r1, #4294967295
 8010fc2:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8010fc6:	2800      	cmp	r0, #0
 8010fc8:	d1b9      	bne.n	8010f3e <stepMapRenew_DiagMap+0xd06>
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 8010fca:	f104 0c01 	add.w	ip, r4, #1
		if (wall_hor[_x] & 1 << _y) {
 8010fce:	4b50      	ldr	r3, [pc, #320]	; (8011110 <stepMapRenew_DiagMap+0xed8>)
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 8010fd0:	1e68      	subs	r0, r5, #1
 8010fd2:	fa5f f68c 	uxtb.w	r6, ip
 8010fd6:	b2c7      	uxtb	r7, r0
		if (wall_hor[_x] & 1 << _y) {
 8010fd8:	f833 e016 	ldrh.w	lr, [r3, r6, lsl #1]
 8010fdc:	fa1f fe8e 	uxth.w	lr, lr
 8010fe0:	fa4e fe07 	asr.w	lr, lr, r7
 8010fe4:	f01e 0f01 	tst.w	lr, #1
 8010fe8:	f040 826f 	bne.w	80114ca <stepMapRenew_DiagMap+0x1292>
	if (_state) {
 8010fec:	9b01      	ldr	r3, [sp, #4]
 8010fee:	b14b      	cbz	r3, 8011004 <stepMapRenew_DiagMap+0xdcc>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8010ff0:	4b48      	ldr	r3, [pc, #288]	; (8011114 <stepMapRenew_DiagMap+0xedc>)
 8010ff2:	f833 e016 	ldrh.w	lr, [r3, r6, lsl #1]
 8010ff6:	fa1f fe8e 	uxth.w	lr, lr
 8010ffa:	fa4e fe07 	asr.w	lr, lr, r7
 8010ffe:	f01e 0f01 	tst.w	lr, #1
 8011002:	d030      	beq.n	8011066 <stepMapRenew_DiagMap+0xe2e>
										> DiagStepMap_ver[x][y] + Step_D
 8011004:	eb05 1e04 	add.w	lr, r5, r4, lsl #4
								&& (DiagStepMap_hor[x + 1][y - 1]
 8011008:	ebcc 130c 	rsb	r3, ip, ip, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 801100c:	f839 e01e 	ldrh.w	lr, [r9, lr, lsl #1]
								&& (DiagStepMap_hor[x + 1][y - 1]
 8011010:	4403      	add	r3, r0
										> DiagStepMap_ver[x][y] + Step_D
 8011012:	f10e 000f 	add.w	r0, lr, #15
								&& (DiagStepMap_hor[x + 1][y - 1]
 8011016:	f838 a013 	ldrh.w	sl, [r8, r3, lsl #1]
												- (DE_Step_D * i))		//
 801101a:	eba0 0c82 	sub.w	ip, r0, r2, lsl #2
								&& (DiagStepMap_hor[x + 1][y - 1]
 801101e:	45e2      	cmp	sl, ip
 8011020:	f340 8253 	ble.w	80114ca <stepMapRenew_DiagMap+0x1292>
								&& x < 15 && y > 0) {
 8011024:	2c0e      	cmp	r4, #14
 8011026:	f200 8250 	bhi.w	80114ca <stepMapRenew_DiagMap+0x1292>
 801102a:	2d00      	cmp	r5, #0
 801102c:	f000 824d 	beq.w	80114ca <stepMapRenew_DiagMap+0x1292>
											- (DE_Step_D * i);
 8011030:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 8011034:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x + 1][y - 1]
 8011036:	4586      	cmp	lr, r0
 8011038:	f080 81f8 	bcs.w	801142c <stepMapRenew_DiagMap+0x11f4>
							DiagStepMap_hor[x + 1][y - 1] =
 801103c:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
							q_x[tail] = x;
 8011040:	ab08      	add	r3, sp, #32
							q_vh[tail] = hor;
 8011042:	f04f 0001 	mov.w	r0, #1
							x++;
 8011046:	4634      	mov	r4, r6
 8011048:	463d      	mov	r5, r7
							q_x[tail] = x;
 801104a:	f803 600b 	strb.w	r6, [r3, fp]
							q_y[tail] = y;
 801104e:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011052:	446b      	add	r3, sp
 8011054:	f803 700b 	strb.w	r7, [r3, fp]
							q_vh[tail] = hor;
 8011058:	f242 7330 	movw	r3, #10032	; 0x2730
 801105c:	446b      	add	r3, sp
 801105e:	f803 000b 	strb.w	r0, [r3, fp]
							vh = hor;
 8011062:	2001      	movs	r0, #1
 8011064:	e7a7      	b.n	8010fb6 <stepMapRenew_DiagMap+0xd7e>
 8011066:	f241 33a8 	movw	r3, #5032	; 0x13a8
 801106a:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801106e:	aa08      	add	r2, sp, #32
 8011070:	446b      	add	r3, sp
 8011072:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011076:	f813 300a 	ldrb.w	r3, [r3, sl]
 801107a:	1e59      	subs	r1, r3, #1
 801107c:	b2cd      	uxtb	r5, r1
		if (wall_hor[_x] & 1 << _y) {
 801107e:	4a24      	ldr	r2, [pc, #144]	; (8011110 <stepMapRenew_DiagMap+0xed8>)
 8011080:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8011084:	b292      	uxth	r2, r2
 8011086:	412a      	asrs	r2, r5
 8011088:	07d6      	lsls	r6, r2, #31
 801108a:	f53f ab43 	bmi.w	8010714 <stepMapRenew_DiagMap+0x4dc>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 801108e:	4f21      	ldr	r7, [pc, #132]	; (8011114 <stepMapRenew_DiagMap+0xedc>)
 8011090:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8011094:	b292      	uxth	r2, r2
 8011096:	412a      	asrs	r2, r5
 8011098:	07d7      	lsls	r7, r2, #31
 801109a:	f140 80cf 	bpl.w	801123c <stepMapRenew_DiagMap+0x1004>
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 801109e:	0102      	lsls	r2, r0, #4
 80110a0:	1a14      	subs	r4, r2, r0
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 80110a2:	441a      	add	r2, r3
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 80110a4:	4421      	add	r1, r4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 80110a6:	f839 2012 	ldrh.w	r2, [r9, r2, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 80110aa:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D)//
 80110ae:	320f      	adds	r2, #15
					&& q_y[head] > 0) {			//WH
 80110b0:	4291      	cmp	r1, r2
 80110b2:	f77f ab2f 	ble.w	8010714 <stepMapRenew_DiagMap+0x4dc>
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	f43f ab2c 	beq.w	8010714 <stepMapRenew_DiagMap+0x4dc>
				q_x[tail] = q_x[head];
 80110bc:	ab08      	add	r3, sp, #32
				q_vh[tail] = hor;
 80110be:	f242 7630 	movw	r6, #10032	; 0x2730
 80110c2:	f04f 0701 	mov.w	r7, #1
 80110c6:	f10b 0102 	add.w	r1, fp, #2
				q_x[tail] = q_x[head];
 80110ca:	f803 000b 	strb.w	r0, [r3, fp]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 80110ce:	f241 30a8 	movw	r0, #5032	; 0x13a8
 80110d2:	f813 400a 	ldrb.w	r4, [r3, sl]
				q_y[tail] = q_y[head] - 1;
 80110d6:	f241 33a8 	movw	r3, #5032	; 0x13a8
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 80110da:	4468      	add	r0, sp
				q_vh[tail] = hor;
 80110dc:	446e      	add	r6, sp
				q_y[tail] = q_y[head] - 1;
 80110de:	446b      	add	r3, sp
				for (unsigned char i = 1;; i++) {
 80110e0:	2201      	movs	r2, #1
				q_vh[tail] = hor;
 80110e2:	f806 700b 	strb.w	r7, [r6, fp]
 80110e6:	b289      	uxth	r1, r1
				q_y[tail] = q_y[head] - 1;
 80110e8:	f803 500b 	strb.w	r5, [r3, fp]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 80110ec:	0123      	lsls	r3, r4, #4
 80110ee:	f810 500a 	ldrb.w	r5, [r0, sl]
				vh = hor;
 80110f2:	4610      	mov	r0, r2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 80110f4:	195e      	adds	r6, r3, r5
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 80110f6:	3d01      	subs	r5, #1
 80110f8:	1b1b      	subs	r3, r3, r4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 80110fa:	f839 6016 	ldrh.w	r6, [r9, r6, lsl #1]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 80110fe:	442b      	add	r3, r5
				y = q_y[head] - 1;
 8011100:	b2ed      	uxtb	r5, r5
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_D;
 8011102:	360f      	adds	r6, #15
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 8011104:	f828 6013 	strh.w	r6, [r8, r3, lsl #1]
 8011108:	e049      	b.n	801119e <stepMapRenew_DiagMap+0xf66>
 801110a:	bf00      	nop
 801110c:	20015cf8 	.word	0x20015cf8
 8011110:	20015d18 	.word	0x20015d18
 8011114:	20015cb8 	.word	0x20015cb8
		if (wall_ver[_y] & 1 << _x) {
 8011118:	9b02      	ldr	r3, [sp, #8]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 801111a:	1e60      	subs	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 801111c:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 8011120:	b2c6      	uxtb	r6, r0
		if (wall_ver[_y] & 1 << _x) {
 8011122:	b29b      	uxth	r3, r3
 8011124:	4133      	asrs	r3, r6
 8011126:	07db      	lsls	r3, r3, #31
 8011128:	f100 8185 	bmi.w	8011436 <stepMapRenew_DiagMap+0x11fe>
	if (_state) {
 801112c:	9b01      	ldr	r3, [sp, #4]
 801112e:	b133      	cbz	r3, 801113e <stepMapRenew_DiagMap+0xf06>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011130:	4bcd      	ldr	r3, [pc, #820]	; (8011468 <stepMapRenew_DiagMap+0x1230>)
 8011132:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8011136:	b29b      	uxth	r3, r3
 8011138:	4133      	asrs	r3, r6
 801113a:	07df      	lsls	r7, r3, #31
 801113c:	d576      	bpl.n	801122c <stepMapRenew_DiagMap+0xff4>
										> DiagStepMap_hor[x][y] + Step_D
 801113e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
								&& (DiagStepMap_ver[x - 1][y]
 8011142:	eb05 1000 	add.w	r0, r5, r0, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 8011146:	442b      	add	r3, r5
								&& (DiagStepMap_ver[x - 1][y]
 8011148:	f839 c010 	ldrh.w	ip, [r9, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 801114c:	f838 7013 	ldrh.w	r7, [r8, r3, lsl #1]
 8011150:	f107 030f 	add.w	r3, r7, #15
												- (DE_Step_D * i))	//
 8011154:	eba3 0e82 	sub.w	lr, r3, r2, lsl #2
								&& x > 0) {
 8011158:	45f4      	cmp	ip, lr
 801115a:	f340 816c 	ble.w	8011436 <stepMapRenew_DiagMap+0x11fe>
 801115e:	2c00      	cmp	r4, #0
 8011160:	f000 8169 	beq.w	8011436 <stepMapRenew_DiagMap+0x11fe>
									+ Step_D - (DE_Step_D * i);
 8011164:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8011168:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x - 1][y]
 801116a:	429f      	cmp	r7, r3
 801116c:	f080 8177 	bcs.w	801145e <stepMapRenew_DiagMap+0x1226>
							DiagStepMap_ver[x - 1][y] = DiagStepMap_hor[x][y]
 8011170:	f829 3010 	strh.w	r3, [r9, r0, lsl #1]
							q_x[tail] = x;
 8011174:	ab08      	add	r3, sp, #32
							q_vh[tail] = ver;
 8011176:	4634      	mov	r4, r6
							vh = ver;
 8011178:	2000      	movs	r0, #0
							q_x[tail] = x;
 801117a:	f803 600b 	strb.w	r6, [r3, fp]
							q_y[tail] = y;
 801117e:	f241 33a8 	movw	r3, #5032	; 0x13a8
							q_vh[tail] = ver;
 8011182:	f04f 0600 	mov.w	r6, #0
							q_y[tail] = y;
 8011186:	446b      	add	r3, sp
 8011188:	f803 500b 	strb.w	r5, [r3, fp]
							q_vh[tail] = ver;
 801118c:	f242 7330 	movw	r3, #10032	; 0x2730
 8011190:	446b      	add	r3, sp
 8011192:	f803 600b 	strb.w	r6, [r3, fp]
				for (unsigned char i = 1;; i++) {
 8011196:	3201      	adds	r2, #1
 8011198:	3101      	adds	r1, #1
 801119a:	b2d2      	uxtb	r2, r2
 801119c:	b289      	uxth	r1, r1
 801119e:	f101 3bff 	add.w	fp, r1, #4294967295
 80111a2:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 80111a6:	2800      	cmp	r0, #0
 80111a8:	d1b6      	bne.n	8011118 <stepMapRenew_DiagMap+0xee0>
		if (wall_hor[_x] & 1 << _y) {
 80111aa:	4bb0      	ldr	r3, [pc, #704]	; (801146c <stepMapRenew_DiagMap+0x1234>)
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 80111ac:	f105 3eff 	add.w	lr, r5, #4294967295
		if (wall_hor[_x] & 1 << _y) {
 80111b0:	f833 0014 	ldrh.w	r0, [r3, r4, lsl #1]
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 80111b4:	fa5f f78e 	uxtb.w	r7, lr
		if (wall_hor[_x] & 1 << _y) {
 80111b8:	b280      	uxth	r0, r0
 80111ba:	4138      	asrs	r0, r7
 80111bc:	07c6      	lsls	r6, r0, #31
 80111be:	f100 813a 	bmi.w	8011436 <stepMapRenew_DiagMap+0x11fe>
	if (_state) {
 80111c2:	9b01      	ldr	r3, [sp, #4]
 80111c4:	b133      	cbz	r3, 80111d4 <stepMapRenew_DiagMap+0xf9c>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 80111c6:	4baa      	ldr	r3, [pc, #680]	; (8011470 <stepMapRenew_DiagMap+0x1238>)
 80111c8:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 80111cc:	b29b      	uxth	r3, r3
 80111ce:	413b      	asrs	r3, r7
 80111d0:	07d8      	lsls	r0, r3, #31
 80111d2:	d52b      	bpl.n	801122c <stepMapRenew_DiagMap+0xff4>
										> DiagStepMap_ver[x][y] + Step_D
 80111d4:	0123      	lsls	r3, r4, #4
 80111d6:	1958      	adds	r0, r3, r5
								&& (DiagStepMap_hor[x][y - 1]
 80111d8:	1b1b      	subs	r3, r3, r4
										> DiagStepMap_ver[x][y] + Step_D
 80111da:	f839 6010 	ldrh.w	r6, [r9, r0, lsl #1]
								&& (DiagStepMap_hor[x][y - 1]
 80111de:	4473      	add	r3, lr
										> DiagStepMap_ver[x][y] + Step_D
 80111e0:	f106 000f 	add.w	r0, r6, #15
								&& (DiagStepMap_hor[x][y - 1]
 80111e4:	f838 c013 	ldrh.w	ip, [r8, r3, lsl #1]
												- (DE_Step_D * i))		//
 80111e8:	eba0 0e82 	sub.w	lr, r0, r2, lsl #2
								&& y > 0) {
 80111ec:	45f4      	cmp	ip, lr
 80111ee:	f340 8122 	ble.w	8011436 <stepMapRenew_DiagMap+0x11fe>
 80111f2:	2d00      	cmp	r5, #0
 80111f4:	f000 811f 	beq.w	8011436 <stepMapRenew_DiagMap+0x11fe>
									+ Step_D - (DE_Step_D * i);
 80111f8:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 80111fc:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x][y - 1]
 80111fe:	4286      	cmp	r6, r0
 8011200:	f080 810c 	bcs.w	801141c <stepMapRenew_DiagMap+0x11e4>
							DiagStepMap_hor[x][y - 1] = DiagStepMap_ver[x][y]
 8011204:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
							q_x[tail] = x;
 8011208:	ab08      	add	r3, sp, #32
							q_vh[tail] = hor;
 801120a:	f04f 0601 	mov.w	r6, #1
 801120e:	463d      	mov	r5, r7
							vh = hor;
 8011210:	2001      	movs	r0, #1
							q_x[tail] = x;
 8011212:	f803 400b 	strb.w	r4, [r3, fp]
							q_y[tail] = y;
 8011216:	f241 33a8 	movw	r3, #5032	; 0x13a8
 801121a:	446b      	add	r3, sp
 801121c:	f803 700b 	strb.w	r7, [r3, fp]
							q_vh[tail] = hor;
 8011220:	f242 7330 	movw	r3, #10032	; 0x2730
 8011224:	446b      	add	r3, sp
 8011226:	f803 600b 	strb.w	r6, [r3, fp]
 801122a:	e7b4      	b.n	8011196 <stepMapRenew_DiagMap+0xf5e>
 801122c:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011230:	aa08      	add	r2, sp, #32
 8011232:	446b      	add	r3, sp
 8011234:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011238:	f813 300a 	ldrb.w	r3, [r3, sl]
		if (wall_ver[_y] & 1 << _x) {
 801123c:	9a02      	ldr	r2, [sp, #8]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 801123e:	1e41      	subs	r1, r0, #1
		if (wall_ver[_y] & 1 << _x) {
 8011240:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 8011244:	b2cc      	uxtb	r4, r1
		if (wall_ver[_y] & 1 << _x) {
 8011246:	b292      	uxth	r2, r2
 8011248:	4122      	asrs	r2, r4
 801124a:	07d5      	lsls	r5, r2, #31
 801124c:	f53f aa6c 	bmi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011250:	4a85      	ldr	r2, [pc, #532]	; (8011468 <stepMapRenew_DiagMap+0x1230>)
 8011252:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8011256:	b292      	uxth	r2, r2
 8011258:	4122      	asrs	r2, r4
 801125a:	07d5      	lsls	r5, r2, #31
 801125c:	f57f aa64 	bpl.w	8010728 <stepMapRenew_DiagMap+0x4f0>
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 8011260:	eb03 1200 	add.w	r2, r3, r0, lsl #4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 8011264:	eb03 1101 	add.w	r1, r3, r1, lsl #4
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 8011268:	f839 2012 	ldrh.w	r2, [r9, r2, lsl #1]
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 801126c:	f839 1011 	ldrh.w	r1, [r9, r1, lsl #1]
							> DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S)//
 8011270:	3214      	adds	r2, #20
					&& q_x[head] > 0) {			//WH
 8011272:	4291      	cmp	r1, r2
 8011274:	f77f aa58 	ble.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 8011278:	2800      	cmp	r0, #0
 801127a:	f43f aa55 	beq.w	8010728 <stepMapRenew_DiagMap+0x4f0>
				q_x[tail] = q_x[head] - 1;
 801127e:	aa08      	add	r2, sp, #32
				q_vh[tail] = ver;
 8011280:	f242 7530 	movw	r5, #10032	; 0x2730
 8011284:	f04f 0600 	mov.w	r6, #0
				tail++;
 8011288:	f10b 0001 	add.w	r0, fp, #1
				q_x[tail] = q_x[head] - 1;
 801128c:	f802 400b 	strb.w	r4, [r2, fp]
				q_y[tail] = q_y[head];
 8011290:	f241 32a8 	movw	r2, #5032	; 0x13a8
				q_vh[tail] = ver;
 8011294:	446d      	add	r5, sp
				q_y[tail] = q_y[head];
 8011296:	446a      	add	r2, sp
				q_vh[tail] = ver;
 8011298:	f805 600b 	strb.w	r6, [r5, fp]
				q_y[tail] = q_y[head];
 801129c:	f802 300b 	strb.w	r3, [r2, fp]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 80112a0:	ab08      	add	r3, sp, #32
 80112a2:	f812 c00a 	ldrb.w	ip, [r2, sl]
				tail++;
 80112a6:	fa1f fb80 	uxth.w	fp, r0
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 80112aa:	f813 100a 	ldrb.w	r1, [r3, sl]
 80112ae:	1e4a      	subs	r2, r1, #1
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 80112b0:	1e8b      	subs	r3, r1, #2
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 80112b2:	eb0c 1401 	add.w	r4, ip, r1, lsl #4
		if (wall_ver[_y] & 1 << _x) {
 80112b6:	9902      	ldr	r1, [sp, #8]
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 80112b8:	b2db      	uxtb	r3, r3
		if (wall_ver[_y] & 1 << _x) {
 80112ba:	f831 101c 	ldrh.w	r1, [r1, ip, lsl #1]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 80112be:	eb0c 1502 	add.w	r5, ip, r2, lsl #4
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 80112c2:	f839 4014 	ldrh.w	r4, [r9, r4, lsl #1]
				x = q_x[head] - 1;
 80112c6:	b2d2      	uxtb	r2, r2
		if (wall_ver[_y] & 1 << _x) {
 80112c8:	b289      	uxth	r1, r1
						DiagStepMap_ver[q_x[head]][q_y[head]] + Step_S;
 80112ca:	3414      	adds	r4, #20
		if (wall_ver[_y] & 1 << _x) {
 80112cc:	4119      	asrs	r1, r3
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 80112ce:	f829 4015 	strh.w	r4, [r9, r5, lsl #1]
		if (wall_ver[_y] & 1 << _x) {
 80112d2:	07cc      	lsls	r4, r1, #31
 80112d4:	f53f aa28 	bmi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 80112d8:	9901      	ldr	r1, [sp, #4]
 80112da:	2401      	movs	r4, #1
 80112dc:	f8cd a014 	str.w	sl, [sp, #20]
 80112e0:	2900      	cmp	r1, #0
 80112e2:	f040 8085 	bne.w	80113f0 <stepMapRenew_DiagMap+0x11b8>
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 80112e6:	1e59      	subs	r1, r3, #1
									> DiagStepMap_ver[x][y] + Step_S
 80112e8:	eb0c 1602 	add.w	r6, ip, r2, lsl #4
							&& (DiagStepMap_ver[x - 1][y]
 80112ec:	1e57      	subs	r7, r2, #1
				for (unsigned char i = 1;; i++) {
 80112ee:	f104 0a01 	add.w	sl, r4, #1
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 80112f2:	9104      	str	r1, [sp, #16]
						tail++;
 80112f4:	f10b 0101 	add.w	r1, fp, #1
							&& (DiagStepMap_ver[x - 1][y]
 80112f8:	eb0c 1507 	add.w	r5, ip, r7, lsl #4
						tail++;
 80112fc:	9103      	str	r1, [sp, #12]
									> DiagStepMap_ver[x][y] + Step_S
 80112fe:	f839 1016 	ldrh.w	r1, [r9, r6, lsl #1]
							&& (DiagStepMap_ver[x - 1][y]
 8011302:	f839 e015 	ldrh.w	lr, [r9, r5, lsl #1]
								+ Step_S - (DE_Step_S * i);
 8011306:	eba1 0084 	sub.w	r0, r1, r4, lsl #2
									> DiagStepMap_ver[x][y] + Step_S
 801130a:	3114      	adds	r1, #20
											- (DE_Step_S * i))	//
 801130c:	eba1 0184 	sub.w	r1, r1, r4, lsl #2
								+ Step_S - (DE_Step_S * i);
 8011310:	3014      	adds	r0, #20
				for (unsigned char i = 1;; i++) {
 8011312:	fa5f f48a 	uxtb.w	r4, sl
							&& x > 0) {
 8011316:	458e      	cmp	lr, r1
								+ Step_S - (DE_Step_S * i);
 8011318:	b280      	uxth	r0, r0
							&& x > 0) {
 801131a:	dd25      	ble.n	8011368 <stepMapRenew_DiagMap+0x1130>
 801131c:	b322      	cbz	r2, 8011368 <stepMapRenew_DiagMap+0x1130>
						DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 801131e:	f829 0015 	strh.w	r0, [r9, r5, lsl #1]
 8011322:	b2fa      	uxtb	r2, r7
								<= DiagStepMap_ver[x][y]) {
 8011324:	f839 1016 	ldrh.w	r1, [r9, r6, lsl #1]
						if (DiagStepMap_ver[x - 1][y]
 8011328:	4281      	cmp	r1, r0
									+ 1;
 801132a:	f101 0101 	add.w	r1, r1, #1
						q_x[tail] = x;
 801132e:	a808      	add	r0, sp, #32
							DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 8011330:	bf28      	it	cs
 8011332:	f829 1015 	strhcs.w	r1, [r9, r5, lsl #1]
						q_vh[tail] = ver;
 8011336:	f04f 0500 	mov.w	r5, #0
						q_x[tail] = x;
 801133a:	f800 300b 	strb.w	r3, [r0, fp]
						q_y[tail] = y;
 801133e:	f241 30a8 	movw	r0, #5032	; 0x13a8
		if (wall_ver[_y] & 1 << _x) {
 8011342:	9902      	ldr	r1, [sp, #8]
						q_y[tail] = y;
 8011344:	4468      	add	r0, sp
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 8011346:	f89d 3010 	ldrb.w	r3, [sp, #16]
		if (wall_ver[_y] & 1 << _x) {
 801134a:	f831 101c 	ldrh.w	r1, [r1, ip, lsl #1]
						q_y[tail] = y;
 801134e:	f800 c00b 	strb.w	ip, [r0, fp]
						q_vh[tail] = ver;
 8011352:	f242 7030 	movw	r0, #10032	; 0x2730
		if (wall_ver[_y] & 1 << _x) {
 8011356:	b289      	uxth	r1, r1
						q_vh[tail] = ver;
 8011358:	4468      	add	r0, sp
		if (wall_ver[_y] & 1 << _x) {
 801135a:	4119      	asrs	r1, r3
						q_vh[tail] = ver;
 801135c:	f800 500b 	strb.w	r5, [r0, fp]
		if (wall_ver[_y] & 1 << _x) {
 8011360:	07c8      	lsls	r0, r1, #31
						tail++;
 8011362:	f8bd b00c 	ldrh.w	fp, [sp, #12]
		if (wall_ver[_y] & 1 << _x) {
 8011366:	d5be      	bpl.n	80112e6 <stepMapRenew_DiagMap+0x10ae>
 8011368:	f8dd a014 	ldr.w	sl, [sp, #20]
	for (; head != tail; head++) {
 801136c:	f10a 0301 	add.w	r3, sl, #1
 8011370:	fa1f fa83 	uxth.w	sl, r3
 8011374:	45d3      	cmp	fp, sl
 8011376:	f47f a9de 	bne.w	8010736 <stepMapRenew_DiagMap+0x4fe>
}
 801137a:	f50d 5d6a 	add.w	sp, sp, #14976	; 0x3a80
 801137e:	b00f      	add	sp, #60	; 0x3c
 8011380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
									> DiagStepMap_ver[x][y] + Step_S
 8011384:	f839 1016 	ldrh.w	r1, [r9, r6, lsl #1]
							&& (DiagStepMap_ver[x - 1][y]
 8011388:	f839 e015 	ldrh.w	lr, [r9, r5, lsl #1]
								+ Step_S - (DE_Step_S * i);
 801138c:	eba1 0084 	sub.w	r0, r1, r4, lsl #2
									> DiagStepMap_ver[x][y] + Step_S
 8011390:	3114      	adds	r1, #20
											- (DE_Step_S * i))	//
 8011392:	eba1 0184 	sub.w	r1, r1, r4, lsl #2
								+ Step_S - (DE_Step_S * i);
 8011396:	3014      	adds	r0, #20
				for (unsigned char i = 1;; i++) {
 8011398:	fa5f f48a 	uxtb.w	r4, sl
							&& x > 0) {
 801139c:	458e      	cmp	lr, r1
								+ Step_S - (DE_Step_S * i);
 801139e:	b280      	uxth	r0, r0
							&& x > 0) {
 80113a0:	dde2      	ble.n	8011368 <stepMapRenew_DiagMap+0x1130>
 80113a2:	2a00      	cmp	r2, #0
 80113a4:	d0e0      	beq.n	8011368 <stepMapRenew_DiagMap+0x1130>
						DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 80113a6:	f829 0015 	strh.w	r0, [r9, r5, lsl #1]
 80113aa:	b2fa      	uxtb	r2, r7
								<= DiagStepMap_ver[x][y]) {
 80113ac:	f839 1016 	ldrh.w	r1, [r9, r6, lsl #1]
						if (DiagStepMap_ver[x - 1][y]
 80113b0:	4288      	cmp	r0, r1
									+ 1;
 80113b2:	f101 0101 	add.w	r1, r1, #1
						q_x[tail] = x;
 80113b6:	a808      	add	r0, sp, #32
							DiagStepMap_ver[x - 1][y] = DiagStepMap_ver[x][y]
 80113b8:	bf98      	it	ls
 80113ba:	f829 1015 	strhls.w	r1, [r9, r5, lsl #1]
						q_vh[tail] = ver;
 80113be:	f04f 0500 	mov.w	r5, #0
		if (wall_ver[_y] & 1 << _x) {
 80113c2:	9902      	ldr	r1, [sp, #8]
						q_x[tail] = x;
 80113c4:	f800 300b 	strb.w	r3, [r0, fp]
						q_y[tail] = y;
 80113c8:	f241 30a8 	movw	r0, #5032	; 0x13a8
		if (wall_ver[_y] & 1 << _x) {
 80113cc:	f831 101c 	ldrh.w	r1, [r1, ip, lsl #1]
						q_y[tail] = y;
 80113d0:	4468      	add	r0, sp
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 80113d2:	f89d 3010 	ldrb.w	r3, [sp, #16]
		if (wall_ver[_y] & 1 << _x) {
 80113d6:	b289      	uxth	r1, r1
						q_y[tail] = y;
 80113d8:	f800 c00b 	strb.w	ip, [r0, fp]
						q_vh[tail] = ver;
 80113dc:	f242 7030 	movw	r0, #10032	; 0x2730
		if (wall_ver[_y] & 1 << _x) {
 80113e0:	4119      	asrs	r1, r3
						q_vh[tail] = ver;
 80113e2:	4468      	add	r0, sp
		if (wall_ver[_y] & 1 << _x) {
 80113e4:	07cf      	lsls	r7, r1, #31
						q_vh[tail] = ver;
 80113e6:	f800 500b 	strb.w	r5, [r0, fp]
						tail++;
 80113ea:	f8bd b00c 	ldrh.w	fp, [sp, #12]
		if (wall_ver[_y] & 1 << _x) {
 80113ee:	d4bb      	bmi.n	8011368 <stepMapRenew_DiagMap+0x1130>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80113f0:	491d      	ldr	r1, [pc, #116]	; (8011468 <stepMapRenew_DiagMap+0x1230>)
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 80113f2:	1e58      	subs	r0, r3, #1
							&& (DiagStepMap_ver[x - 1][y]
 80113f4:	1e57      	subs	r7, r2, #1
									> DiagStepMap_ver[x][y] + Step_S
 80113f6:	eb0c 1602 	add.w	r6, ip, r2, lsl #4
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80113fa:	f831 101c 	ldrh.w	r1, [r1, ip, lsl #1]
				for (unsigned char i = 1;; i++) {
 80113fe:	f104 0a01 	add.w	sl, r4, #1
					if ((checkMapWall(x - 1, y, East, _state) == false)	//
 8011402:	9004      	str	r0, [sp, #16]
						tail++;
 8011404:	f10b 0001 	add.w	r0, fp, #1
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011408:	b289      	uxth	r1, r1
						tail++;
 801140a:	9003      	str	r0, [sp, #12]
							&& (DiagStepMap_ver[x - 1][y]
 801140c:	eb0c 1507 	add.w	r5, ip, r7, lsl #4
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011410:	4119      	asrs	r1, r3
 8011412:	07c9      	lsls	r1, r1, #31
 8011414:	d4b6      	bmi.n	8011384 <stepMapRenew_DiagMap+0x114c>
 8011416:	f8dd a014 	ldr.w	sl, [sp, #20]
 801141a:	e7a7      	b.n	801136c <stepMapRenew_DiagMap+0x1134>
										DiagStepMap_ver[x][y] + 1;
 801141c:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y - 1] =
 801141e:	f828 6013 	strh.w	r6, [r8, r3, lsl #1]
 8011422:	e6f1      	b.n	8011208 <stepMapRenew_DiagMap+0xfd0>
										DiagStepMap_ver[x][y] + 1;
 8011424:	3701      	adds	r7, #1
								DiagStepMap_hor[x + 1][y] =
 8011426:	f828 7011 	strh.w	r7, [r8, r1, lsl #1]
 801142a:	e41b      	b.n	8010c64 <stepMapRenew_DiagMap+0xa2c>
										DiagStepMap_ver[x][y] + 1;
 801142c:	f10e 0e01 	add.w	lr, lr, #1
								DiagStepMap_hor[x + 1][y - 1] =
 8011430:	f828 e013 	strh.w	lr, [r8, r3, lsl #1]
 8011434:	e604      	b.n	8011040 <stepMapRenew_DiagMap+0xe08>
 8011436:	ab08      	add	r3, sp, #32
 8011438:	f813 000a 	ldrb.w	r0, [r3, sl]
 801143c:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011440:	446b      	add	r3, sp
 8011442:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011446:	f7ff b965 	b.w	8010714 <stepMapRenew_DiagMap+0x4dc>
 801144a:	ab08      	add	r3, sp, #32
 801144c:	f813 000a 	ldrb.w	r0, [r3, sl]
 8011450:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011454:	446b      	add	r3, sp
 8011456:	f813 300a 	ldrb.w	r3, [r3, sl]
 801145a:	f7ff b937 	b.w	80106cc <stepMapRenew_DiagMap+0x494>
										DiagStepMap_hor[x][y] + 1;
 801145e:	3701      	adds	r7, #1
								DiagStepMap_ver[x - 1][y] =
 8011460:	f829 7010 	strh.w	r7, [r9, r0, lsl #1]
 8011464:	e686      	b.n	8011174 <stepMapRenew_DiagMap+0xf3c>
 8011466:	bf00      	nop
 8011468:	20015cf8 	.word	0x20015cf8
 801146c:	20015d18 	.word	0x20015d18
 8011470:	20015cb8 	.word	0x20015cb8
	if (_state) {
 8011474:	9901      	ldr	r1, [sp, #4]
 8011476:	2900      	cmp	r1, #0
 8011478:	f43f ac26 	beq.w	8010cc8 <stepMapRenew_DiagMap+0xa90>
 801147c:	e41c      	b.n	8010cb8 <stepMapRenew_DiagMap+0xa80>
 801147e:	9a01      	ldr	r2, [sp, #4]
 8011480:	2a00      	cmp	r2, #0
 8011482:	f43f ae0c 	beq.w	801109e <stepMapRenew_DiagMap+0xe66>
 8011486:	e602      	b.n	801108e <stepMapRenew_DiagMap+0xe56>
										DiagStepMap_hor[x][y] + 1;
 8011488:	3501      	adds	r5, #1
								DiagStepMap_ver[x - 1][y + 1] =
 801148a:	f829 5016 	strh.w	r5, [r9, r6, lsl #1]
 801148e:	f7ff bab6 	b.w	80109fe <stepMapRenew_DiagMap+0x7c6>
	if (_state) {
 8011492:	9e01      	ldr	r6, [sp, #4]
 8011494:	2e00      	cmp	r6, #0
 8011496:	f43f ad0a 	beq.w	8010eae <stepMapRenew_DiagMap+0xc76>
 801149a:	e500      	b.n	8010e9e <stepMapRenew_DiagMap+0xc66>
 801149c:	9901      	ldr	r1, [sp, #4]
 801149e:	2900      	cmp	r1, #0
 80114a0:	f43f ab22 	beq.w	8010ae8 <stepMapRenew_DiagMap+0x8b0>
 80114a4:	f7ff bb18 	b.w	8010ad8 <stepMapRenew_DiagMap+0x8a0>
 80114a8:	9a01      	ldr	r2, [sp, #4]
 80114aa:	2a00      	cmp	r2, #0
 80114ac:	f43f aed8 	beq.w	8011260 <stepMapRenew_DiagMap+0x1028>
 80114b0:	e6ce      	b.n	8011250 <stepMapRenew_DiagMap+0x1018>
 80114b2:	ab08      	add	r3, sp, #32
 80114b4:	f813 000a 	ldrb.w	r0, [r3, sl]
 80114b8:	f241 33a8 	movw	r3, #5032	; 0x13a8
 80114bc:	1c44      	adds	r4, r0, #1
 80114be:	446b      	add	r3, sp
 80114c0:	b2e2      	uxtb	r2, r4
 80114c2:	f813 300a 	ldrb.w	r3, [r3, sl]
 80114c6:	f7ff b90b 	b.w	80106e0 <stepMapRenew_DiagMap+0x4a8>
 80114ca:	f241 33a8 	movw	r3, #5032	; 0x13a8
 80114ce:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80114d2:	aa08      	add	r2, sp, #32
 80114d4:	446b      	add	r3, sp
 80114d6:	f812 000a 	ldrb.w	r0, [r2, sl]
 80114da:	f813 300a 	ldrb.w	r3, [r3, sl]
 80114de:	1e59      	subs	r1, r3, #1
 80114e0:	b2cd      	uxtb	r5, r1
 80114e2:	f7ff b90f 	b.w	8010704 <stepMapRenew_DiagMap+0x4cc>
										+ 1;
 80114e6:	3601      	adds	r6, #1
								DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 80114e8:	f829 6010 	strh.w	r6, [r9, r0, lsl #1]
 80114ec:	e553      	b.n	8010f96 <stepMapRenew_DiagMap+0xd5e>
										DiagStepMap_hor[x][y] + 1;
 80114ee:	3601      	adds	r6, #1
								DiagStepMap_ver[x][y + 1] =
 80114f0:	f829 6010 	strh.w	r6, [r9, r0, lsl #1]
 80114f4:	f7ff bb6a 	b.w	8010bcc <stepMapRenew_DiagMap+0x994>
	unsigned short head = 0, tail = 1;
 80114f8:	46ba      	mov	sl, r7
 80114fa:	f7ff b8cd 	b.w	8010698 <stepMapRenew_DiagMap+0x460>
 80114fe:	4a77      	ldr	r2, [pc, #476]	; (80116dc <stepMapRenew_DiagMap+0x14a4>)
 8011500:	9202      	str	r2, [sp, #8]
 8011502:	f7ff badf 	b.w	8010ac4 <stepMapRenew_DiagMap+0x88c>
		if (wall_hor[_x] & 1 << _y) {
 8011506:	4876      	ldr	r0, [pc, #472]	; (80116e0 <stepMapRenew_DiagMap+0x14a8>)
 8011508:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 801150c:	b280      	uxth	r0, r0
 801150e:	4120      	asrs	r0, r4
 8011510:	07c6      	lsls	r6, r0, #31
 8011512:	f53f a909 	bmi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
	if (_state) {
 8011516:	9801      	ldr	r0, [sp, #4]
 8011518:	b130      	cbz	r0, 8011528 <stepMapRenew_DiagMap+0x12f0>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 801151a:	f83c 0011 	ldrh.w	r0, [ip, r1, lsl #1]
 801151e:	b280      	uxth	r0, r0
 8011520:	4120      	asrs	r0, r4
 8011522:	07c5      	lsls	r5, r0, #31
 8011524:	f57f a900 	bpl.w	8010728 <stepMapRenew_DiagMap+0x4f0>
										> DiagStepMap_ver[x][y] + Step_D
 8011528:	0108      	lsls	r0, r1, #4
 801152a:	1905      	adds	r5, r0, r4
								&& (DiagStepMap_hor[x][y]
 801152c:	1a40      	subs	r0, r0, r1
										> DiagStepMap_ver[x][y] + Step_D
 801152e:	f839 6015 	ldrh.w	r6, [r9, r5, lsl #1]
								&& (DiagStepMap_hor[x][y]
 8011532:	4420      	add	r0, r4
										> DiagStepMap_ver[x][y] + Step_D
 8011534:	f106 050f 	add.w	r5, r6, #15
								&& (DiagStepMap_hor[x][y]
 8011538:	f838 e010 	ldrh.w	lr, [r8, r0, lsl #1]
												- (DE_Step_D * i))		//
 801153c:	eba5 0782 	sub.w	r7, r5, r2, lsl #2
								&& y < 15) {
 8011540:	45be      	cmp	lr, r7
 8011542:	f77f a8f1 	ble.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 8011546:	2c0e      	cmp	r4, #14
 8011548:	f63f a8ee 	bhi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
									+ Step_D - (DE_Step_D * i);
 801154c:	eba5 0582 	sub.w	r5, r5, r2, lsl #2
 8011550:	b2ad      	uxth	r5, r5
							if (DiagStepMap_hor[x][y]
 8011552:	42ae      	cmp	r6, r5
 8011554:	d217      	bcs.n	8011586 <stepMapRenew_DiagMap+0x134e>
							DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 8011556:	f828 5010 	strh.w	r5, [r8, r0, lsl #1]
							q_y[tail] = y;
 801155a:	f241 35a8 	movw	r5, #5032	; 0x13a8
							q_x[tail] = x;
 801155e:	a808      	add	r0, sp, #32
							q_vh[tail] = hor;
 8011560:	f04f 0601 	mov.w	r6, #1
							q_y[tail] = y;
 8011564:	446d      	add	r5, sp
							q_x[tail] = x;
 8011566:	f800 100b 	strb.w	r1, [r0, fp]
							vh = hor;
 801156a:	2001      	movs	r0, #1
							q_y[tail] = y;
 801156c:	f805 400b 	strb.w	r4, [r5, fp]
							q_vh[tail] = hor;
 8011570:	f242 7530 	movw	r5, #10032	; 0x2730
 8011574:	446d      	add	r5, sp
 8011576:	f805 600b 	strb.w	r6, [r5, fp]
				for (unsigned char i = 1;; i++) {
 801157a:	3201      	adds	r2, #1
 801157c:	3301      	adds	r3, #1
 801157e:	b2d2      	uxtb	r2, r2
 8011580:	b29b      	uxth	r3, r3
					if (vh == ver) {
 8011582:	f7ff b963 	b.w	801084c <stepMapRenew_DiagMap+0x614>
										+ 1;
 8011586:	3601      	adds	r6, #1
								DiagStepMap_hor[x][y] = DiagStepMap_ver[x][y]
 8011588:	f828 6010 	strh.w	r6, [r8, r0, lsl #1]
 801158c:	e7e5      	b.n	801155a <stepMapRenew_DiagMap+0x1322>
	if (_state) {
 801158e:	9c01      	ldr	r4, [sp, #4]
 8011590:	b13c      	cbz	r4, 80115a2 <stepMapRenew_DiagMap+0x136a>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011592:	4f54      	ldr	r7, [pc, #336]	; (80116e4 <stepMapRenew_DiagMap+0x14ac>)
 8011594:	f837 4013 	ldrh.w	r4, [r7, r3, lsl #1]
 8011598:	b2a4      	uxth	r4, r4
 801159a:	4114      	asrs	r4, r2
 801159c:	07e5      	lsls	r5, r4, #31
 801159e:	f140 80f9 	bpl.w	8011794 <stepMapRenew_DiagMap+0x155c>
					&& (DiagStepMap_hor[q_x[head]][q_y[head] + 1]
 80115a2:	ebc3 1403 	rsb	r4, r3, r3, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 80115a6:	1825      	adds	r5, r4, r0
					&& (DiagStepMap_hor[q_x[head]][q_y[head] + 1]
 80115a8:	440c      	add	r4, r1
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 80115aa:	f838 5015 	ldrh.w	r5, [r8, r5, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head] + 1]
 80115ae:	f838 6014 	ldrh.w	r6, [r8, r4, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 80115b2:	f105 0414 	add.w	r4, r5, #20
					&& q_y[head] < 14) {			//WH
 80115b6:	42a6      	cmp	r6, r4
 80115b8:	f77f a8d8 	ble.w	801076c <stepMapRenew_DiagMap+0x534>
 80115bc:	280d      	cmp	r0, #13
 80115be:	f63f a8d5 	bhi.w	801076c <stepMapRenew_DiagMap+0x534>
				q_x[tail] = q_x[head];
 80115c2:	a908      	add	r1, sp, #32
				q_vh[tail] = hor;
 80115c4:	f04f 0e01 	mov.w	lr, #1
				tail++;
 80115c8:	f10b 0601 	add.w	r6, fp, #1
				q_x[tail] = q_x[head];
 80115cc:	f801 300b 	strb.w	r3, [r1, fp]
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 80115d0:	f811 300a 	ldrb.w	r3, [r1, sl]
				q_y[tail] = q_y[head] + 1;
 80115d4:	f241 31a8 	movw	r1, #5032	; 0x13a8
 80115d8:	4469      	add	r1, sp
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 80115da:	ebc3 1503 	rsb	r5, r3, r3, lsl #4
				q_y[tail] = q_y[head] + 1;
 80115de:	f801 200b 	strb.w	r2, [r1, fp]
		if (wall_hor[_x] & 1 << _y) {
 80115e2:	4a3f      	ldr	r2, [pc, #252]	; (80116e0 <stepMapRenew_DiagMap+0x14a8>)
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 80115e4:	f811 000a 	ldrb.w	r0, [r1, sl]
		if (wall_hor[_x] & 1 << _y) {
 80115e8:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 80115ec:	1c87      	adds	r7, r0, #2
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 80115ee:	182a      	adds	r2, r5, r0
		if (wall_hor[_x] & 1 << _y) {
 80115f0:	b2a4      	uxth	r4, r4
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 80115f2:	1c41      	adds	r1, r0, #1
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 80115f4:	fa5f fc87 	uxtb.w	ip, r7
				q_vh[tail] = hor;
 80115f8:	f242 7730 	movw	r7, #10032	; 0x2730
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 80115fc:	f838 2012 	ldrh.w	r2, [r8, r2, lsl #1]
				q_vh[tail] = hor;
 8011600:	446f      	add	r7, sp
		if (wall_hor[_x] & 1 << _y) {
 8011602:	fa44 f40c 	asr.w	r4, r4, ip
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 8011606:	3214      	adds	r2, #20
				q_vh[tail] = hor;
 8011608:	f807 e00b 	strb.w	lr, [r7, fp]
		if (wall_hor[_x] & 1 << _y) {
 801160c:	07e4      	lsls	r4, r4, #31
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 801160e:	eb05 0701 	add.w	r7, r5, r1
				tail++;
 8011612:	fa1f fb86 	uxth.w	fp, r6
				DiagStepMap_hor[q_x[head]][q_y[head] + 1] =
 8011616:	f828 2017 	strh.w	r2, [r8, r7, lsl #1]
				y = q_y[head] + 1;
 801161a:	b2ca      	uxtb	r2, r1
		if (wall_hor[_x] & 1 << _y) {
 801161c:	f53f a8a6 	bmi.w	801076c <stepMapRenew_DiagMap+0x534>
 8011620:	9901      	ldr	r1, [sp, #4]
 8011622:	2900      	cmp	r1, #0
 8011624:	d151      	bne.n	80116ca <stepMapRenew_DiagMap+0x1492>
									> DiagStepMap_hor[x][y] + Step_S
 8011626:	46ae      	mov	lr, r5
		if (wall_hor[_x] & 1 << _y) {
 8011628:	2704      	movs	r7, #4
 801162a:	f8cd a010 	str.w	sl, [sp, #16]
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 801162e:	f10c 0001 	add.w	r0, ip, #1
									> DiagStepMap_hor[x][y] + Step_S
 8011632:	eb0e 0502 	add.w	r5, lr, r2
								+ Step_S - (DE_Step_S * i);
 8011636:	f1c7 0114 	rsb	r1, r7, #20
						tail++;
 801163a:	f10b 0401 	add.w	r4, fp, #1
							&& (DiagStepMap_hor[x][y + 1]
 801163e:	1c56      	adds	r6, r2, #1
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 8011640:	9003      	str	r0, [sp, #12]
									> DiagStepMap_hor[x][y] + Step_S
 8011642:	f838 0015 	ldrh.w	r0, [r8, r5, lsl #1]
						tail++;
 8011646:	9402      	str	r4, [sp, #8]
							&& (DiagStepMap_hor[x][y + 1]
 8011648:	eb0e 0406 	add.w	r4, lr, r6
								+ Step_S - (DE_Step_S * i);
 801164c:	4401      	add	r1, r0
									> DiagStepMap_hor[x][y] + Step_S
 801164e:	3014      	adds	r0, #20
							&& (DiagStepMap_hor[x][y + 1]
 8011650:	f838 a014 	ldrh.w	sl, [r8, r4, lsl #1]
											- (DE_Step_S * i))			//
 8011654:	1bc0      	subs	r0, r0, r7
								+ Step_S - (DE_Step_S * i);
 8011656:	b289      	uxth	r1, r1
							&& y < 14) {
 8011658:	3704      	adds	r7, #4
 801165a:	4550      	cmp	r0, sl
 801165c:	da27      	bge.n	80116ae <stepMapRenew_DiagMap+0x1476>
 801165e:	2a0d      	cmp	r2, #13
 8011660:	b2f2      	uxtb	r2, r6
 8011662:	d824      	bhi.n	80116ae <stepMapRenew_DiagMap+0x1476>
						DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 8011664:	f828 1014 	strh.w	r1, [r8, r4, lsl #1]
								<= DiagStepMap_hor[x][y]) {
 8011668:	f838 0015 	ldrh.w	r0, [r8, r5, lsl #1]
						if (DiagStepMap_hor[x][y + 1]
 801166c:	4288      	cmp	r0, r1
									+ 1;
 801166e:	f100 0001 	add.w	r0, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 8011672:	491b      	ldr	r1, [pc, #108]	; (80116e0 <stepMapRenew_DiagMap+0x14a8>)
							DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 8011674:	bf28      	it	cs
 8011676:	f828 0014 	strhcs.w	r0, [r8, r4, lsl #1]
						q_y[tail] = y;
 801167a:	f241 30a8 	movw	r0, #5032	; 0x13a8
		if (wall_hor[_x] & 1 << _y) {
 801167e:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
						q_vh[tail] = hor;
 8011682:	f04f 0401 	mov.w	r4, #1
						q_y[tail] = y;
 8011686:	4468      	add	r0, sp
		if (wall_hor[_x] & 1 << _y) {
 8011688:	b289      	uxth	r1, r1
						q_y[tail] = y;
 801168a:	f800 c00b 	strb.w	ip, [r0, fp]
						q_x[tail] = x;
 801168e:	a808      	add	r0, sp, #32
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 8011690:	f89d c00c 	ldrb.w	ip, [sp, #12]
						q_x[tail] = x;
 8011694:	f800 300b 	strb.w	r3, [r0, fp]
						q_vh[tail] = hor;
 8011698:	f242 7030 	movw	r0, #10032	; 0x2730
		if (wall_hor[_x] & 1 << _y) {
 801169c:	fa41 f10c 	asr.w	r1, r1, ip
						q_vh[tail] = hor;
 80116a0:	4468      	add	r0, sp
 80116a2:	f800 400b 	strb.w	r4, [r0, fp]
		if (wall_hor[_x] & 1 << _y) {
 80116a6:	07c8      	lsls	r0, r1, #31
						tail++;
 80116a8:	f8bd b008 	ldrh.w	fp, [sp, #8]
		if (wall_hor[_x] & 1 << _y) {
 80116ac:	d5bf      	bpl.n	801162e <stepMapRenew_DiagMap+0x13f6>
 80116ae:	f241 33a8 	movw	r3, #5032	; 0x13a8
 80116b2:	f8dd a010 	ldr.w	sl, [sp, #16]
 80116b6:	446b      	add	r3, sp
 80116b8:	f813 000a 	ldrb.w	r0, [r3, sl]
 80116bc:	ab08      	add	r3, sp, #32
 80116be:	1c41      	adds	r1, r0, #1
 80116c0:	f813 300a 	ldrb.w	r3, [r3, sl]
 80116c4:	b2ca      	uxtb	r2, r1
 80116c6:	f7ff b851 	b.w	801076c <stepMapRenew_DiagMap+0x534>
 80116ca:	4f06      	ldr	r7, [pc, #24]	; (80116e4 <stepMapRenew_DiagMap+0x14ac>)
 80116cc:	f04f 0e04 	mov.w	lr, #4
									> DiagStepMap_hor[x][y] + Step_S
 80116d0:	9505      	str	r5, [sp, #20]
 80116d2:	f8cd a010 	str.w	sl, [sp, #16]
 80116d6:	9706      	str	r7, [sp, #24]
 80116d8:	e03c      	b.n	8011754 <stepMapRenew_DiagMap+0x151c>
 80116da:	bf00      	nop
 80116dc:	20015f4c 	.word	0x20015f4c
 80116e0:	20015d18 	.word	0x20015d18
 80116e4:	20015cb8 	.word	0x20015cb8
 80116e8:	f838 0015 	ldrh.w	r0, [r8, r5, lsl #1]
								+ Step_S - (DE_Step_S * i);
 80116ec:	9902      	ldr	r1, [sp, #8]
							&& (DiagStepMap_hor[x][y + 1]
 80116ee:	f838 a014 	ldrh.w	sl, [r8, r4, lsl #1]
								+ Step_S - (DE_Step_S * i);
 80116f2:	4401      	add	r1, r0
									> DiagStepMap_hor[x][y] + Step_S
 80116f4:	3014      	adds	r0, #20
											- (DE_Step_S * i))			//
 80116f6:	eba0 000e 	sub.w	r0, r0, lr
								+ Step_S - (DE_Step_S * i);
 80116fa:	b289      	uxth	r1, r1
							&& y < 14) {
 80116fc:	f10e 0e04 	add.w	lr, lr, #4
 8011700:	4582      	cmp	sl, r0
 8011702:	ddd4      	ble.n	80116ae <stepMapRenew_DiagMap+0x1476>
 8011704:	2a0d      	cmp	r2, #13
 8011706:	b2f2      	uxtb	r2, r6
 8011708:	d8d1      	bhi.n	80116ae <stepMapRenew_DiagMap+0x1476>
						DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 801170a:	f828 1014 	strh.w	r1, [r8, r4, lsl #1]
								<= DiagStepMap_hor[x][y]) {
 801170e:	f838 0015 	ldrh.w	r0, [r8, r5, lsl #1]
						if (DiagStepMap_hor[x][y + 1]
 8011712:	4281      	cmp	r1, r0
									+ 1;
 8011714:	f100 0001 	add.w	r0, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 8011718:	49af      	ldr	r1, [pc, #700]	; (80119d8 <stepMapRenew_DiagMap+0x17a0>)
							DiagStepMap_hor[x][y + 1] = DiagStepMap_hor[x][y]
 801171a:	bf98      	it	ls
 801171c:	f828 0014 	strhls.w	r0, [r8, r4, lsl #1]
						q_y[tail] = y;
 8011720:	f241 30a8 	movw	r0, #5032	; 0x13a8
		if (wall_hor[_x] & 1 << _y) {
 8011724:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
						q_vh[tail] = hor;
 8011728:	f04f 0401 	mov.w	r4, #1
						q_y[tail] = y;
 801172c:	4468      	add	r0, sp
		if (wall_hor[_x] & 1 << _y) {
 801172e:	b289      	uxth	r1, r1
						q_y[tail] = y;
 8011730:	f800 c00b 	strb.w	ip, [r0, fp]
						q_x[tail] = x;
 8011734:	a808      	add	r0, sp, #32
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 8011736:	fa5f fc87 	uxtb.w	ip, r7
						q_x[tail] = x;
 801173a:	f800 300b 	strb.w	r3, [r0, fp]
						q_vh[tail] = hor;
 801173e:	f242 7030 	movw	r0, #10032	; 0x2730
		if (wall_hor[_x] & 1 << _y) {
 8011742:	fa41 f10c 	asr.w	r1, r1, ip
						q_vh[tail] = hor;
 8011746:	4468      	add	r0, sp
		if (wall_hor[_x] & 1 << _y) {
 8011748:	07cd      	lsls	r5, r1, #31
						q_vh[tail] = hor;
 801174a:	f800 400b 	strb.w	r4, [r0, fp]
						tail++;
 801174e:	f8bd b00c 	ldrh.w	fp, [sp, #12]
		if (wall_hor[_x] & 1 << _y) {
 8011752:	d4ac      	bmi.n	80116ae <stepMapRenew_DiagMap+0x1476>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011754:	9806      	ldr	r0, [sp, #24]
								+ Step_S - (DE_Step_S * i);
 8011756:	f1ce 0114 	rsb	r1, lr, #20
									> DiagStepMap_hor[x][y] + Step_S
 801175a:	9c05      	ldr	r4, [sp, #20]
							&& (DiagStepMap_hor[x][y + 1]
 801175c:	1c56      	adds	r6, r2, #1
			if (!(wall_read_hor[_x] & 1 << _y)) {
 801175e:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
					if ((checkMapWall(x, y + 1, North, _state) == false)//
 8011762:	f10c 0701 	add.w	r7, ip, #1
								+ Step_S - (DE_Step_S * i);
 8011766:	9102      	str	r1, [sp, #8]
						tail++;
 8011768:	f10b 0101 	add.w	r1, fp, #1
			if (!(wall_read_hor[_x] & 1 << _y)) {
 801176c:	b280      	uxth	r0, r0
									> DiagStepMap_hor[x][y] + Step_S
 801176e:	18a5      	adds	r5, r4, r2
						tail++;
 8011770:	9103      	str	r1, [sp, #12]
							&& (DiagStepMap_hor[x][y + 1]
 8011772:	4434      	add	r4, r6
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011774:	fa40 f00c 	asr.w	r0, r0, ip
 8011778:	07c1      	lsls	r1, r0, #31
 801177a:	d4b5      	bmi.n	80116e8 <stepMapRenew_DiagMap+0x14b0>
 801177c:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011780:	f8dd a010 	ldr.w	sl, [sp, #16]
 8011784:	446b      	add	r3, sp
 8011786:	f813 000a 	ldrb.w	r0, [r3, sl]
 801178a:	ab08      	add	r3, sp, #32
 801178c:	1c41      	adds	r1, r0, #1
 801178e:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011792:	b2ca      	uxtb	r2, r1
		if (wall_ver[_y] & 1 << _x) {
 8011794:	4c91      	ldr	r4, [pc, #580]	; (80119dc <stepMapRenew_DiagMap+0x17a4>)
 8011796:	9402      	str	r4, [sp, #8]
 8011798:	f834 4012 	ldrh.w	r4, [r4, r2, lsl #1]
 801179c:	b2a4      	uxth	r4, r4
 801179e:	411c      	asrs	r4, r3
 80117a0:	07e4      	lsls	r4, r4, #31
 80117a2:	f53e afec 	bmi.w	801077e <stepMapRenew_DiagMap+0x546>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80117a6:	4c8e      	ldr	r4, [pc, #568]	; (80119e0 <stepMapRenew_DiagMap+0x17a8>)
 80117a8:	f834 4012 	ldrh.w	r4, [r4, r2, lsl #1]
 80117ac:	b2a4      	uxth	r4, r4
 80117ae:	411c      	asrs	r4, r3
 80117b0:	07e7      	lsls	r7, r4, #31
 80117b2:	f140 8085 	bpl.w	80118c0 <stepMapRenew_DiagMap+0x1688>
					&& (DiagStepMap_ver[q_x[head]][q_y[head] + 1]
 80117b6:	011c      	lsls	r4, r3, #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80117b8:	1ae5      	subs	r5, r4, r3
					&& (DiagStepMap_ver[q_x[head]][q_y[head] + 1]
 80117ba:	4421      	add	r1, r4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80117bc:	182c      	adds	r4, r5, r0
					&& (DiagStepMap_ver[q_x[head]][q_y[head] + 1]
 80117be:	f839 5011 	ldrh.w	r5, [r9, r1, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80117c2:	f838 1014 	ldrh.w	r1, [r8, r4, lsl #1]
 80117c6:	310f      	adds	r1, #15
					&& q_x[head] < 15 && q_y[head] < 15) {			//WH
 80117c8:	428d      	cmp	r5, r1
 80117ca:	f77e afd8 	ble.w	801077e <stepMapRenew_DiagMap+0x546>
 80117ce:	2b0e      	cmp	r3, #14
 80117d0:	bf98      	it	ls
 80117d2:	280e      	cmpls	r0, #14
 80117d4:	f63e afd3 	bhi.w	801077e <stepMapRenew_DiagMap+0x546>
				q_y[tail] = q_y[head] + 1;
 80117d8:	f241 30a8 	movw	r0, #5032	; 0x13a8
				q_x[tail] = q_x[head];
 80117dc:	a908      	add	r1, sp, #32
				q_vh[tail] = ver;
 80117de:	f04f 0600 	mov.w	r6, #0
				vh = ver;
 80117e2:	2400      	movs	r4, #0
				q_y[tail] = q_y[head] + 1;
 80117e4:	4468      	add	r0, sp
				q_x[tail] = q_x[head];
 80117e6:	f801 300b 	strb.w	r3, [r1, fp]
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 80117ea:	f811 500a 	ldrb.w	r5, [r1, sl]
				for (unsigned char i = 1;; i++) {
 80117ee:	2101      	movs	r1, #1
				q_y[tail] = q_y[head] + 1;
 80117f0:	f800 200b 	strb.w	r2, [r0, fp]
 80117f4:	f10b 0302 	add.w	r3, fp, #2
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 80117f8:	f810 700a 	ldrb.w	r7, [r0, sl]
				q_vh[tail] = ver;
 80117fc:	f242 7030 	movw	r0, #10032	; 0x2730
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 8011800:	012a      	lsls	r2, r5, #4
				q_vh[tail] = ver;
 8011802:	4468      	add	r0, sp
 8011804:	b29b      	uxth	r3, r3
 8011806:	f800 600b 	strb.w	r6, [r0, fp]
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 801180a:	1b56      	subs	r6, r2, r5
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 801180c:	1878      	adds	r0, r7, r1
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 801180e:	443e      	add	r6, r7
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 8011810:	4402      	add	r2, r0
				y = q_y[head] + 1;
 8011812:	b2c0      	uxtb	r0, r0
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8011814:	f838 6016 	ldrh.w	r6, [r8, r6, lsl #1]
 8011818:	360f      	adds	r6, #15
				DiagStepMap_ver[q_x[head]][q_y[head] + 1] =
 801181a:	f829 6012 	strh.w	r6, [r9, r2, lsl #1]
 801181e:	f103 3bff 	add.w	fp, r3, #4294967295
 8011822:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8011826:	2c00      	cmp	r4, #0
 8011828:	f000 830e 	beq.w	8011e48 <stepMapRenew_DiagMap+0x1c10>
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 801182c:	1c44      	adds	r4, r0, #1
		if (wall_ver[_y] & 1 << _x) {
 801182e:	9a02      	ldr	r2, [sp, #8]
						if ((checkMapWall(x, y + 1, East, _state) == false)	//
 8011830:	b2e7      	uxtb	r7, r4
		if (wall_ver[_y] & 1 << _x) {
 8011832:	f832 2017 	ldrh.w	r2, [r2, r7, lsl #1]
 8011836:	b292      	uxth	r2, r2
 8011838:	412a      	asrs	r2, r5
 801183a:	07d6      	lsls	r6, r2, #31
 801183c:	f100 83b3 	bmi.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
	if (_state) {
 8011840:	9a01      	ldr	r2, [sp, #4]
 8011842:	bb72      	cbnz	r2, 80118a2 <stepMapRenew_DiagMap+0x166a>
										> DiagStepMap_hor[x][y] + Step_D
 8011844:	012e      	lsls	r6, r5, #4
 8011846:	1b72      	subs	r2, r6, r5
								&& (DiagStepMap_ver[x][y + 1]
 8011848:	4434      	add	r4, r6
										> DiagStepMap_hor[x][y] + Step_D
 801184a:	4402      	add	r2, r0
								&& (DiagStepMap_ver[x][y + 1]
 801184c:	f839 c014 	ldrh.w	ip, [r9, r4, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 8011850:	f838 6012 	ldrh.w	r6, [r8, r2, lsl #1]
 8011854:	f106 020f 	add.w	r2, r6, #15
												- (DE_Step_D * i))	//
 8011858:	eba2 0e81 	sub.w	lr, r2, r1, lsl #2
								&& (DiagStepMap_ver[x][y + 1]
 801185c:	45f4      	cmp	ip, lr
 801185e:	f340 83a2 	ble.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
								&& x < 15 && y < 15) {
 8011862:	2d0e      	cmp	r5, #14
 8011864:	f200 839f 	bhi.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
 8011868:	280e      	cmp	r0, #14
 801186a:	f200 839c 	bhi.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
									+ Step_D - (DE_Step_D * i);
 801186e:	eba2 0281 	sub.w	r2, r2, r1, lsl #2
 8011872:	b292      	uxth	r2, r2
							if (DiagStepMap_ver[x][y + 1]
 8011874:	4296      	cmp	r6, r2
 8011876:	f080 83a0 	bcs.w	8011fba <stepMapRenew_DiagMap+0x1d82>
							DiagStepMap_ver[x][y + 1] = DiagStepMap_hor[x][y]
 801187a:	f829 2014 	strh.w	r2, [r9, r4, lsl #1]
							q_x[tail] = x;
 801187e:	aa08      	add	r2, sp, #32
							q_vh[tail] = ver;
 8011880:	f04f 0600 	mov.w	r6, #0
							y++;
 8011884:	4638      	mov	r0, r7
							vh = ver;
 8011886:	2400      	movs	r4, #0
							q_x[tail] = x;
 8011888:	f802 500b 	strb.w	r5, [r2, fp]
							q_y[tail] = y;
 801188c:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011890:	446a      	add	r2, sp
 8011892:	f802 700b 	strb.w	r7, [r2, fp]
							q_vh[tail] = ver;
 8011896:	f242 7230 	movw	r2, #10032	; 0x2730
 801189a:	446a      	add	r2, sp
 801189c:	f802 600b 	strb.w	r6, [r2, fp]
 80118a0:	e314      	b.n	8011ecc <stepMapRenew_DiagMap+0x1c94>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80118a2:	4a4f      	ldr	r2, [pc, #316]	; (80119e0 <stepMapRenew_DiagMap+0x17a8>)
 80118a4:	f832 2017 	ldrh.w	r2, [r2, r7, lsl #1]
 80118a8:	b292      	uxth	r2, r2
 80118aa:	412a      	asrs	r2, r5
 80118ac:	07d2      	lsls	r2, r2, #31
 80118ae:	d4c9      	bmi.n	8011844 <stepMapRenew_DiagMap+0x160c>
 80118b0:	f241 33a8 	movw	r3, #5032	; 0x13a8
 80118b4:	446b      	add	r3, sp
 80118b6:	f813 000a 	ldrb.w	r0, [r3, sl]
 80118ba:	ab08      	add	r3, sp, #32
 80118bc:	f813 300a 	ldrb.w	r3, [r3, sl]
		if (wall_ver[_y] & 1 << _x) {
 80118c0:	9a02      	ldr	r2, [sp, #8]
 80118c2:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80118c6:	b292      	uxth	r2, r2
 80118c8:	411a      	asrs	r2, r3
 80118ca:	07d2      	lsls	r2, r2, #31
 80118cc:	f53e af5f 	bmi.w	801078e <stepMapRenew_DiagMap+0x556>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80118d0:	4a43      	ldr	r2, [pc, #268]	; (80119e0 <stepMapRenew_DiagMap+0x17a8>)
 80118d2:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80118d6:	b292      	uxth	r2, r2
 80118d8:	411a      	asrs	r2, r3
 80118da:	07d5      	lsls	r5, r2, #31
 80118dc:	f140 80a6 	bpl.w	8011a2c <stepMapRenew_DiagMap+0x17f4>
					&& (DiagStepMap_ver[q_x[head]][q_y[head]]
 80118e0:	011a      	lsls	r2, r3, #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80118e2:	1ad1      	subs	r1, r2, r3
					&& (DiagStepMap_ver[q_x[head]][q_y[head]]
 80118e4:	4402      	add	r2, r0
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80118e6:	4401      	add	r1, r0
					&& (DiagStepMap_ver[q_x[head]][q_y[head]]
 80118e8:	f839 4012 	ldrh.w	r4, [r9, r2, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 80118ec:	f838 2011 	ldrh.w	r2, [r8, r1, lsl #1]
 80118f0:	320f      	adds	r2, #15
					&& q_x[head] < 15) {			//WH
 80118f2:	4294      	cmp	r4, r2
 80118f4:	f77e af4b 	ble.w	801078e <stepMapRenew_DiagMap+0x556>
 80118f8:	2b0e      	cmp	r3, #14
 80118fa:	f63e af48 	bhi.w	801078e <stepMapRenew_DiagMap+0x556>
				q_x[tail] = q_x[head];
 80118fe:	aa08      	add	r2, sp, #32
				q_vh[tail] = ver;
 8011900:	f242 7130 	movw	r1, #10032	; 0x2730
				for (unsigned char i = 1;; i++) {
 8011904:	2701      	movs	r7, #1
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 8011906:	f8cd a00c 	str.w	sl, [sp, #12]
				q_x[tail] = q_x[head];
 801190a:	f802 300b 	strb.w	r3, [r2, fp]
 801190e:	f10b 0302 	add.w	r3, fp, #2
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 8011912:	f812 e00a 	ldrb.w	lr, [r2, sl]
				q_y[tail] = q_y[head];
 8011916:	f241 32a8 	movw	r2, #5032	; 0x13a8
				q_vh[tail] = ver;
 801191a:	4469      	add	r1, sp
 801191c:	b29e      	uxth	r6, r3
				q_y[tail] = q_y[head];
 801191e:	446a      	add	r2, sp
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 8011920:	ea4f 130e 	mov.w	r3, lr, lsl #4
				q_y[tail] = q_y[head];
 8011924:	f802 000b 	strb.w	r0, [r2, fp]
				q_vh[tail] = ver;
 8011928:	f04f 0000 	mov.w	r0, #0
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 801192c:	f812 c00a 	ldrb.w	ip, [r2, sl]
				vh = ver;
 8011930:	2200      	movs	r2, #0
				q_vh[tail] = ver;
 8011932:	f801 000b 	strb.w	r0, [r1, fp]
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8011936:	eba3 010e 	sub.w	r1, r3, lr
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 801193a:	4463      	add	r3, ip
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 801193c:	4461      	add	r1, ip
 801193e:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
 8011942:	310f      	adds	r1, #15
				DiagStepMap_ver[q_x[head]][q_y[head]] =
 8011944:	f829 1013 	strh.w	r1, [r9, r3, lsl #1]
 8011948:	f106 3bff 	add.w	fp, r6, #4294967295
 801194c:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8011950:	2a00      	cmp	r2, #0
 8011952:	d047      	beq.n	80119e4 <stepMapRenew_DiagMap+0x17ac>
		if (wall_ver[_y] & 1 << _x) {
 8011954:	9b02      	ldr	r3, [sp, #8]
 8011956:	f833 301c 	ldrh.w	r3, [r3, ip, lsl #1]
 801195a:	b29b      	uxth	r3, r3
 801195c:	fa43 f30e 	asr.w	r3, r3, lr
 8011960:	07da      	lsls	r2, r3, #31
 8011962:	f100 8265 	bmi.w	8011e30 <stepMapRenew_DiagMap+0x1bf8>
	if (_state) {
 8011966:	9b01      	ldr	r3, [sp, #4]
 8011968:	b13b      	cbz	r3, 801197a <stepMapRenew_DiagMap+0x1742>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 801196a:	4b1d      	ldr	r3, [pc, #116]	; (80119e0 <stepMapRenew_DiagMap+0x17a8>)
 801196c:	f833 301c 	ldrh.w	r3, [r3, ip, lsl #1]
 8011970:	b29b      	uxth	r3, r3
 8011972:	fa43 f30e 	asr.w	r3, r3, lr
 8011976:	07db      	lsls	r3, r3, #31
 8011978:	d54e      	bpl.n	8011a18 <stepMapRenew_DiagMap+0x17e0>
										> DiagStepMap_hor[x][y] + Step_D
 801197a:	ea4f 120e 	mov.w	r2, lr, lsl #4
 801197e:	eba2 030e 	sub.w	r3, r2, lr
								&& (DiagStepMap_ver[x][y]
 8011982:	4462      	add	r2, ip
										> DiagStepMap_hor[x][y] + Step_D
 8011984:	4463      	add	r3, ip
								&& (DiagStepMap_ver[x][y]
 8011986:	f839 0012 	ldrh.w	r0, [r9, r2, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 801198a:	f838 1013 	ldrh.w	r1, [r8, r3, lsl #1]
 801198e:	f101 030f 	add.w	r3, r1, #15
												- (DE_Step_D * i))	//
 8011992:	eba3 0487 	sub.w	r4, r3, r7, lsl #2
								&& x < 15) {
 8011996:	42a0      	cmp	r0, r4
 8011998:	f340 824a 	ble.w	8011e30 <stepMapRenew_DiagMap+0x1bf8>
 801199c:	f1be 0f0e 	cmp.w	lr, #14
 80119a0:	f200 8246 	bhi.w	8011e30 <stepMapRenew_DiagMap+0x1bf8>
									+ Step_D - (DE_Step_D * i);
 80119a4:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
 80119a8:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x][y]
 80119aa:	4299      	cmp	r1, r3
 80119ac:	f080 831b 	bcs.w	8011fe6 <stepMapRenew_DiagMap+0x1dae>
							DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 80119b0:	f829 3012 	strh.w	r3, [r9, r2, lsl #1]
							q_x[tail] = x;
 80119b4:	ab08      	add	r3, sp, #32
							q_vh[tail] = ver;
 80119b6:	f04f 0100 	mov.w	r1, #0
							vh = ver;
 80119ba:	2200      	movs	r2, #0
							q_x[tail] = x;
 80119bc:	f803 e00b 	strb.w	lr, [r3, fp]
							q_y[tail] = y;
 80119c0:	f241 33a8 	movw	r3, #5032	; 0x13a8
 80119c4:	446b      	add	r3, sp
 80119c6:	f803 c00b 	strb.w	ip, [r3, fp]
							q_vh[tail] = ver;
 80119ca:	f242 7330 	movw	r3, #10032	; 0x2730
 80119ce:	446b      	add	r3, sp
 80119d0:	f803 100b 	strb.w	r1, [r3, fp]
 80119d4:	e2b5      	b.n	8011f42 <stepMapRenew_DiagMap+0x1d0a>
 80119d6:	bf00      	nop
 80119d8:	20015d18 	.word	0x20015d18
 80119dc:	20015f4c 	.word	0x20015f4c
 80119e0:	20015cf8 	.word	0x20015cf8
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 80119e4:	f10e 0301 	add.w	r3, lr, #1
		if (wall_hor[_x] & 1 << _y) {
 80119e8:	49bb      	ldr	r1, [pc, #748]	; (8011cd8 <stepMapRenew_DiagMap+0x1aa0>)
						if ((checkMapWall(x + 1, y - 1, North, _state) == false)//
 80119ea:	f10c 32ff 	add.w	r2, ip, #4294967295
 80119ee:	b2dd      	uxtb	r5, r3
 80119f0:	b2d0      	uxtb	r0, r2
		if (wall_hor[_x] & 1 << _y) {
 80119f2:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 80119f6:	b289      	uxth	r1, r1
 80119f8:	4101      	asrs	r1, r0
 80119fa:	07cc      	lsls	r4, r1, #31
 80119fc:	f100 8218 	bmi.w	8011e30 <stepMapRenew_DiagMap+0x1bf8>
	if (_state) {
 8011a00:	9901      	ldr	r1, [sp, #4]
 8011a02:	2900      	cmp	r1, #0
 8011a04:	f000 826b 	beq.w	8011ede <stepMapRenew_DiagMap+0x1ca6>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011a08:	49b4      	ldr	r1, [pc, #720]	; (8011cdc <stepMapRenew_DiagMap+0x1aa4>)
 8011a0a:	f831 1015 	ldrh.w	r1, [r1, r5, lsl #1]
 8011a0e:	b289      	uxth	r1, r1
 8011a10:	4101      	asrs	r1, r0
 8011a12:	07c9      	lsls	r1, r1, #31
 8011a14:	f100 8263 	bmi.w	8011ede <stepMapRenew_DiagMap+0x1ca6>
 8011a18:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011a1c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8011a20:	ab08      	add	r3, sp, #32
 8011a22:	446a      	add	r2, sp
 8011a24:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011a28:	f812 000a 	ldrb.w	r0, [r2, sl]
		if (wall_hor[_x] & 1 << _y) {
 8011a2c:	4aaa      	ldr	r2, [pc, #680]	; (8011cd8 <stepMapRenew_DiagMap+0x1aa0>)
			if ((checkMapWall(q_x[head], q_y[head] - 1, North, _state) == false)//
 8011a2e:	1e44      	subs	r4, r0, #1
		if (wall_hor[_x] & 1 << _y) {
 8011a30:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
			if ((checkMapWall(q_x[head], q_y[head] - 1, North, _state) == false)//
 8011a34:	b2e1      	uxtb	r1, r4
		if (wall_hor[_x] & 1 << _y) {
 8011a36:	b292      	uxth	r2, r2
 8011a38:	410a      	asrs	r2, r1
 8011a3a:	07d7      	lsls	r7, r2, #31
 8011a3c:	f53e aeb1 	bmi.w	80107a2 <stepMapRenew_DiagMap+0x56a>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011a40:	4fa6      	ldr	r7, [pc, #664]	; (8011cdc <stepMapRenew_DiagMap+0x1aa4>)
 8011a42:	f837 2013 	ldrh.w	r2, [r7, r3, lsl #1]
 8011a46:	b292      	uxth	r2, r2
 8011a48:	410a      	asrs	r2, r1
 8011a4a:	07d5      	lsls	r5, r2, #31
 8011a4c:	f140 80f9 	bpl.w	8011c42 <stepMapRenew_DiagMap+0x1a0a>
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 8011a50:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 8011a54:	1815      	adds	r5, r2, r0
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 8011a56:	4422      	add	r2, r4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 8011a58:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
					&& (DiagStepMap_hor[q_x[head]][q_y[head] - 1]
 8011a5c:	f838 5012 	ldrh.w	r5, [r8, r2, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S)//
 8011a60:	f104 0214 	add.w	r2, r4, #20
					&& q_y[head] > 0) {			//WH
 8011a64:	4295      	cmp	r5, r2
 8011a66:	f77e ae9c 	ble.w	80107a2 <stepMapRenew_DiagMap+0x56a>
 8011a6a:	2800      	cmp	r0, #0
 8011a6c:	f43e ae99 	beq.w	80107a2 <stepMapRenew_DiagMap+0x56a>
				q_x[tail] = q_x[head];
 8011a70:	aa08      	add	r2, sp, #32
				q_vh[tail] = hor;
 8011a72:	f04f 0c01 	mov.w	ip, #1
				tail++;
 8011a76:	f10b 0701 	add.w	r7, fp, #1
				q_x[tail] = q_x[head];
 8011a7a:	f802 300b 	strb.w	r3, [r2, fp]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 8011a7e:	f812 300a 	ldrb.w	r3, [r2, sl]
				q_y[tail] = q_y[head] - 1;
 8011a82:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011a86:	446a      	add	r2, sp
 8011a88:	f802 100b 	strb.w	r1, [r2, fp]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 8011a8c:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
 8011a90:	f812 000a 	ldrb.w	r0, [r2, sl]
		if (wall_hor[_x] & 1 << _y) {
 8011a94:	4a90      	ldr	r2, [pc, #576]	; (8011cd8 <stepMapRenew_DiagMap+0x1aa0>)
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011a96:	1e86      	subs	r6, r0, #2
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 8011a98:	180c      	adds	r4, r1, r0
		if (wall_hor[_x] & 1 << _y) {
 8011a9a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 8011a9e:	1e45      	subs	r5, r0, #1
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011aa0:	fa5f fe86 	uxtb.w	lr, r6
				q_vh[tail] = hor;
 8011aa4:	f242 7630 	movw	r6, #10032	; 0x2730
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 8011aa8:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
		if (wall_hor[_x] & 1 << _y) {
 8011aac:	b292      	uxth	r2, r2
				q_vh[tail] = hor;
 8011aae:	446e      	add	r6, sp
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_S;
 8011ab0:	3414      	adds	r4, #20
		if (wall_hor[_x] & 1 << _y) {
 8011ab2:	fa42 f20e 	asr.w	r2, r2, lr
				q_vh[tail] = hor;
 8011ab6:	f806 c00b 	strb.w	ip, [r6, fp]
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 8011aba:	194e      	adds	r6, r1, r5
				tail++;
 8011abc:	fa1f fb87 	uxth.w	fp, r7
				DiagStepMap_hor[q_x[head]][q_y[head] - 1] =
 8011ac0:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
		if (wall_hor[_x] & 1 << _y) {
 8011ac4:	07d4      	lsls	r4, r2, #31
				y = q_y[head] - 1;
 8011ac6:	fa5f fc85 	uxtb.w	ip, r5
		if (wall_hor[_x] & 1 << _y) {
 8011aca:	f53e ae6a 	bmi.w	80107a2 <stepMapRenew_DiagMap+0x56a>
 8011ace:	9a01      	ldr	r2, [sp, #4]
 8011ad0:	2a00      	cmp	r2, #0
 8011ad2:	d156      	bne.n	8011b82 <stepMapRenew_DiagMap+0x194a>
									> DiagStepMap_hor[x][y] + Step_S
 8011ad4:	460f      	mov	r7, r1
		if (wall_hor[_x] & 1 << _y) {
 8011ad6:	2601      	movs	r6, #1
 8011ad8:	4661      	mov	r1, ip
 8011ada:	469c      	mov	ip, r3
 8011adc:	f8cd a018 	str.w	sl, [sp, #24]
 8011ae0:	9703      	str	r7, [sp, #12]
									> DiagStepMap_hor[x][y] + Step_S
 8011ae2:	9b03      	ldr	r3, [sp, #12]
							&& (DiagStepMap_hor[x][y - 1]
 8011ae4:	1e4d      	subs	r5, r1, #1
				for (unsigned char i = 1;; i++) {
 8011ae6:	f106 0a01 	add.w	sl, r6, #1
									> DiagStepMap_hor[x][y] + Step_S
 8011aea:	185c      	adds	r4, r3, r1
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011aec:	f10e 33ff 	add.w	r3, lr, #4294967295
 8011af0:	9305      	str	r3, [sp, #20]
						tail++;
 8011af2:	f10b 0301 	add.w	r3, fp, #1
									> DiagStepMap_hor[x][y] + Step_S
 8011af6:	f838 2014 	ldrh.w	r2, [r8, r4, lsl #1]
						tail++;
 8011afa:	9304      	str	r3, [sp, #16]
							&& (DiagStepMap_hor[x][y - 1]
 8011afc:	9b03      	ldr	r3, [sp, #12]
 8011afe:	1958      	adds	r0, r3, r5
								+ Step_S - (DE_Step_S * i);
 8011b00:	eba2 0386 	sub.w	r3, r2, r6, lsl #2
									> DiagStepMap_hor[x][y] + Step_S
 8011b04:	3214      	adds	r2, #20
								+ Step_S - (DE_Step_S * i);
 8011b06:	3314      	adds	r3, #20
											- (DE_Step_S * i))			//
 8011b08:	eba2 0786 	sub.w	r7, r2, r6, lsl #2
							&& (DiagStepMap_hor[x][y - 1]
 8011b0c:	f838 6010 	ldrh.w	r6, [r8, r0, lsl #1]
								+ Step_S - (DE_Step_S * i);
 8011b10:	b29b      	uxth	r3, r3
							&& (DiagStepMap_hor[x][y - 1]
 8011b12:	4632      	mov	r2, r6
				for (unsigned char i = 1;; i++) {
 8011b14:	fa5f f68a 	uxtb.w	r6, sl
							&& y > 0) {
 8011b18:	4297      	cmp	r7, r2
 8011b1a:	da26      	bge.n	8011b6a <stepMapRenew_DiagMap+0x1932>
 8011b1c:	b329      	cbz	r1, 8011b6a <stepMapRenew_DiagMap+0x1932>
						DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 8011b1e:	f828 3010 	strh.w	r3, [r8, r0, lsl #1]
 8011b22:	b2e9      	uxtb	r1, r5
								<= DiagStepMap_hor[x][y]) {
 8011b24:	f838 2014 	ldrh.w	r2, [r8, r4, lsl #1]
						if (DiagStepMap_hor[x][y - 1]
 8011b28:	429a      	cmp	r2, r3
									+ 1;
 8011b2a:	f102 0201 	add.w	r2, r2, #1
		if (wall_hor[_x] & 1 << _y) {
 8011b2e:	4b6a      	ldr	r3, [pc, #424]	; (8011cd8 <stepMapRenew_DiagMap+0x1aa0>)
							DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 8011b30:	bf28      	it	cs
 8011b32:	f828 2010 	strhcs.w	r2, [r8, r0, lsl #1]
						q_y[tail] = y;
 8011b36:	f241 32a8 	movw	r2, #5032	; 0x13a8
		if (wall_hor[_x] & 1 << _y) {
 8011b3a:	f833 301c 	ldrh.w	r3, [r3, ip, lsl #1]
						q_vh[tail] = hor;
 8011b3e:	f04f 0001 	mov.w	r0, #1
						q_y[tail] = y;
 8011b42:	446a      	add	r2, sp
		if (wall_hor[_x] & 1 << _y) {
 8011b44:	b29b      	uxth	r3, r3
						q_y[tail] = y;
 8011b46:	f802 e00b 	strb.w	lr, [r2, fp]
						q_x[tail] = x;
 8011b4a:	aa08      	add	r2, sp, #32
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011b4c:	f89d e014 	ldrb.w	lr, [sp, #20]
						q_x[tail] = x;
 8011b50:	f802 c00b 	strb.w	ip, [r2, fp]
						q_vh[tail] = hor;
 8011b54:	f242 7230 	movw	r2, #10032	; 0x2730
		if (wall_hor[_x] & 1 << _y) {
 8011b58:	fa43 f30e 	asr.w	r3, r3, lr
						q_vh[tail] = hor;
 8011b5c:	446a      	add	r2, sp
 8011b5e:	f802 000b 	strb.w	r0, [r2, fp]
		if (wall_hor[_x] & 1 << _y) {
 8011b62:	07d8      	lsls	r0, r3, #31
						tail++;
 8011b64:	f8bd b010 	ldrh.w	fp, [sp, #16]
		if (wall_hor[_x] & 1 << _y) {
 8011b68:	d5bb      	bpl.n	8011ae2 <stepMapRenew_DiagMap+0x18aa>
 8011b6a:	f8dd a018 	ldr.w	sl, [sp, #24]
 8011b6e:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011b72:	ab08      	add	r3, sp, #32
 8011b74:	446a      	add	r2, sp
 8011b76:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011b7a:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011b7e:	f7fe be10 	b.w	80107a2 <stepMapRenew_DiagMap+0x56a>
 8011b82:	4f56      	ldr	r7, [pc, #344]	; (8011cdc <stepMapRenew_DiagMap+0x1aa4>)
 8011b84:	2601      	movs	r6, #1
									> DiagStepMap_hor[x][y] + Step_S
 8011b86:	9106      	str	r1, [sp, #24]
 8011b88:	4660      	mov	r0, ip
 8011b8a:	f8cd a014 	str.w	sl, [sp, #20]
 8011b8e:	9707      	str	r7, [sp, #28]
 8011b90:	e039      	b.n	8011c06 <stepMapRenew_DiagMap+0x19ce>
 8011b92:	f838 1015 	ldrh.w	r1, [r8, r5, lsl #1]
							&& (DiagStepMap_hor[x][y - 1]
 8011b96:	f838 c014 	ldrh.w	ip, [r8, r4, lsl #1]
								+ Step_S - (DE_Step_S * i);
 8011b9a:	eba1 0286 	sub.w	r2, r1, r6, lsl #2
									> DiagStepMap_hor[x][y] + Step_S
 8011b9e:	3114      	adds	r1, #20
											- (DE_Step_S * i))			//
 8011ba0:	eba1 0186 	sub.w	r1, r1, r6, lsl #2
								+ Step_S - (DE_Step_S * i);
 8011ba4:	3214      	adds	r2, #20
				for (unsigned char i = 1;; i++) {
 8011ba6:	fa5f f68a 	uxtb.w	r6, sl
							&& y > 0) {
 8011baa:	458c      	cmp	ip, r1
								+ Step_S - (DE_Step_S * i);
 8011bac:	b292      	uxth	r2, r2
							&& y > 0) {
 8011bae:	f340 8217 	ble.w	8011fe0 <stepMapRenew_DiagMap+0x1da8>
 8011bb2:	2800      	cmp	r0, #0
 8011bb4:	f000 8214 	beq.w	8011fe0 <stepMapRenew_DiagMap+0x1da8>
						DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 8011bb8:	f828 2014 	strh.w	r2, [r8, r4, lsl #1]
 8011bbc:	b2f8      	uxtb	r0, r7
								<= DiagStepMap_hor[x][y]) {
 8011bbe:	f838 1015 	ldrh.w	r1, [r8, r5, lsl #1]
						if (DiagStepMap_hor[x][y - 1]
 8011bc2:	428a      	cmp	r2, r1
									+ 1;
 8011bc4:	f101 0101 	add.w	r1, r1, #1
		if (wall_hor[_x] & 1 << _y) {
 8011bc8:	4a43      	ldr	r2, [pc, #268]	; (8011cd8 <stepMapRenew_DiagMap+0x1aa0>)
							DiagStepMap_hor[x][y - 1] = DiagStepMap_hor[x][y]
 8011bca:	bf98      	it	ls
 8011bcc:	f828 1014 	strhls.w	r1, [r8, r4, lsl #1]
						q_y[tail] = y;
 8011bd0:	f241 31a8 	movw	r1, #5032	; 0x13a8
		if (wall_hor[_x] & 1 << _y) {
 8011bd4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
						q_vh[tail] = hor;
 8011bd8:	f04f 0401 	mov.w	r4, #1
						q_y[tail] = y;
 8011bdc:	4469      	add	r1, sp
		if (wall_hor[_x] & 1 << _y) {
 8011bde:	b292      	uxth	r2, r2
						q_y[tail] = y;
 8011be0:	f801 e00b 	strb.w	lr, [r1, fp]
						q_x[tail] = x;
 8011be4:	a908      	add	r1, sp, #32
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011be6:	f89d e010 	ldrb.w	lr, [sp, #16]
						q_x[tail] = x;
 8011bea:	f801 300b 	strb.w	r3, [r1, fp]
						q_vh[tail] = hor;
 8011bee:	f242 7130 	movw	r1, #10032	; 0x2730
		if (wall_hor[_x] & 1 << _y) {
 8011bf2:	fa42 f20e 	asr.w	r2, r2, lr
						q_vh[tail] = hor;
 8011bf6:	4469      	add	r1, sp
		if (wall_hor[_x] & 1 << _y) {
 8011bf8:	07d7      	lsls	r7, r2, #31
						q_vh[tail] = hor;
 8011bfa:	f801 400b 	strb.w	r4, [r1, fp]
						tail++;
 8011bfe:	f8bd b00c 	ldrh.w	fp, [sp, #12]
		if (wall_hor[_x] & 1 << _y) {
 8011c02:	f100 81ed 	bmi.w	8011fe0 <stepMapRenew_DiagMap+0x1da8>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011c06:	9a07      	ldr	r2, [sp, #28]
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011c08:	f10e 34ff 	add.w	r4, lr, #4294967295
									> DiagStepMap_hor[x][y] + Step_S
 8011c0c:	9906      	ldr	r1, [sp, #24]
							&& (DiagStepMap_hor[x][y - 1]
 8011c0e:	1e47      	subs	r7, r0, #1
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011c10:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
				for (unsigned char i = 1;; i++) {
 8011c14:	f106 0a01 	add.w	sl, r6, #1
					if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011c18:	9404      	str	r4, [sp, #16]
						tail++;
 8011c1a:	f10b 0401 	add.w	r4, fp, #1
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011c1e:	b292      	uxth	r2, r2
									> DiagStepMap_hor[x][y] + Step_S
 8011c20:	180d      	adds	r5, r1, r0
						tail++;
 8011c22:	9403      	str	r4, [sp, #12]
							&& (DiagStepMap_hor[x][y - 1]
 8011c24:	19cc      	adds	r4, r1, r7
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011c26:	fa42 f20e 	asr.w	r2, r2, lr
 8011c2a:	07d2      	lsls	r2, r2, #31
 8011c2c:	d4b1      	bmi.n	8011b92 <stepMapRenew_DiagMap+0x195a>
 8011c2e:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011c32:	f8dd a014 	ldr.w	sl, [sp, #20]
 8011c36:	ab08      	add	r3, sp, #32
 8011c38:	446a      	add	r2, sp
 8011c3a:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011c3e:	f812 000a 	ldrb.w	r0, [r2, sl]
		if (wall_ver[_y] & 1 << _x) {
 8011c42:	9902      	ldr	r1, [sp, #8]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 8011c44:	1e5a      	subs	r2, r3, #1
		if (wall_ver[_y] & 1 << _x) {
 8011c46:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
			if ((checkMapWall(q_x[head] - 1, q_y[head], East, _state) == false)	//
 8011c4a:	b2d4      	uxtb	r4, r2
		if (wall_ver[_y] & 1 << _x) {
 8011c4c:	b289      	uxth	r1, r1
 8011c4e:	4121      	asrs	r1, r4
 8011c50:	07ce      	lsls	r6, r1, #31
 8011c52:	f53e adb0 	bmi.w	80107b6 <stepMapRenew_DiagMap+0x57e>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011c56:	4922      	ldr	r1, [pc, #136]	; (8011ce0 <stepMapRenew_DiagMap+0x1aa8>)
 8011c58:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8011c5c:	b289      	uxth	r1, r1
 8011c5e:	4121      	asrs	r1, r4
 8011c60:	07c9      	lsls	r1, r1, #31
 8011c62:	f140 80d1 	bpl.w	8011e08 <stepMapRenew_DiagMap+0x1bd0>
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 8011c66:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 8011c6a:	eb00 1502 	add.w	r5, r0, r2, lsl #4
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 8011c6e:	4401      	add	r1, r0
					&& (DiagStepMap_ver[q_x[head] - 1][q_y[head]]
 8011c70:	f839 5015 	ldrh.w	r5, [r9, r5, lsl #1]
							> DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D)//
 8011c74:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
 8011c78:	310f      	adds	r1, #15
					&& q_x[head] > 0) {			//WH
 8011c7a:	428d      	cmp	r5, r1
 8011c7c:	f77e ad9b 	ble.w	80107b6 <stepMapRenew_DiagMap+0x57e>
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	f43e ad98 	beq.w	80107b6 <stepMapRenew_DiagMap+0x57e>
				q_x[tail] = q_x[head] - 1;
 8011c86:	ab08      	add	r3, sp, #32
				q_vh[tail] = ver;
 8011c88:	f04f 0600 	mov.w	r6, #0
 8011c8c:	f10b 0102 	add.w	r1, fp, #2
				for (unsigned char i = 1;; i++) {
 8011c90:	2201      	movs	r2, #1
				q_x[tail] = q_x[head] - 1;
 8011c92:	f803 400b 	strb.w	r4, [r3, fp]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 8011c96:	f813 400a 	ldrb.w	r4, [r3, sl]
				q_y[tail] = q_y[head];
 8011c9a:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011c9e:	b289      	uxth	r1, r1
 8011ca0:	446b      	add	r3, sp
 8011ca2:	f803 000b 	strb.w	r0, [r3, fp]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 8011ca6:	f241 30a8 	movw	r0, #5032	; 0x13a8
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8011caa:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 8011cae:	3c01      	subs	r4, #1
 8011cb0:	4468      	add	r0, sp
 8011cb2:	f810 500a 	ldrb.w	r5, [r0, sl]
				q_vh[tail] = ver;
 8011cb6:	f242 7030 	movw	r0, #10032	; 0x2730
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8011cba:	442b      	add	r3, r5
				q_vh[tail] = ver;
 8011cbc:	4468      	add	r0, sp
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8011cbe:	f838 3013 	ldrh.w	r3, [r8, r3, lsl #1]
				q_vh[tail] = ver;
 8011cc2:	f800 600b 	strb.w	r6, [r0, fp]
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 8011cc6:	eb05 1604 	add.w	r6, r5, r4, lsl #4
						DiagStepMap_hor[q_x[head]][q_y[head]] + Step_D;
 8011cca:	330f      	adds	r3, #15
				vh = ver;
 8011ccc:	2000      	movs	r0, #0
				x = q_x[head] - 1;
 8011cce:	b2e4      	uxtb	r4, r4
				DiagStepMap_ver[q_x[head] - 1][q_y[head]] =
 8011cd0:	f829 3016 	strh.w	r3, [r9, r6, lsl #1]
 8011cd4:	e049      	b.n	8011d6a <stepMapRenew_DiagMap+0x1b32>
 8011cd6:	bf00      	nop
 8011cd8:	20015d18 	.word	0x20015d18
 8011cdc:	20015cb8 	.word	0x20015cb8
 8011ce0:	20015cf8 	.word	0x20015cf8
		if (wall_ver[_y] & 1 << _x) {
 8011ce4:	9b02      	ldr	r3, [sp, #8]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 8011ce6:	1e60      	subs	r0, r4, #1
		if (wall_ver[_y] & 1 << _x) {
 8011ce8:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
						if ((checkMapWall(x - 1, y, East, _state) == false)	//
 8011cec:	b2c6      	uxtb	r6, r0
		if (wall_ver[_y] & 1 << _x) {
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	4133      	asrs	r3, r6
 8011cf2:	07db      	lsls	r3, r3, #31
 8011cf4:	f100 8133 	bmi.w	8011f5e <stepMapRenew_DiagMap+0x1d26>
	if (_state) {
 8011cf8:	9b01      	ldr	r3, [sp, #4]
 8011cfa:	b133      	cbz	r3, 8011d0a <stepMapRenew_DiagMap+0x1ad2>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011cfc:	4bbe      	ldr	r3, [pc, #760]	; (8011ff8 <stepMapRenew_DiagMap+0x1dc0>)
 8011cfe:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8011d02:	b29b      	uxth	r3, r3
 8011d04:	4133      	asrs	r3, r6
 8011d06:	07df      	lsls	r7, r3, #31
 8011d08:	d574      	bpl.n	8011df4 <stepMapRenew_DiagMap+0x1bbc>
										> DiagStepMap_hor[x][y] + Step_D
 8011d0a:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
								&& (DiagStepMap_ver[x - 1][y]
 8011d0e:	eb05 1000 	add.w	r0, r5, r0, lsl #4
										> DiagStepMap_hor[x][y] + Step_D
 8011d12:	442b      	add	r3, r5
								&& (DiagStepMap_ver[x - 1][y]
 8011d14:	f839 c010 	ldrh.w	ip, [r9, r0, lsl #1]
										> DiagStepMap_hor[x][y] + Step_D
 8011d18:	f838 7013 	ldrh.w	r7, [r8, r3, lsl #1]
 8011d1c:	f107 030f 	add.w	r3, r7, #15
												- (DE_Step_D * i))	//
 8011d20:	eba3 0e82 	sub.w	lr, r3, r2, lsl #2
								&& x > 0) {
 8011d24:	45f4      	cmp	ip, lr
 8011d26:	f340 811a 	ble.w	8011f5e <stepMapRenew_DiagMap+0x1d26>
 8011d2a:	2c00      	cmp	r4, #0
 8011d2c:	f000 8117 	beq.w	8011f5e <stepMapRenew_DiagMap+0x1d26>
									+ Step_D - (DE_Step_D * i);
 8011d30:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8011d34:	b29b      	uxth	r3, r3
							if (DiagStepMap_ver[x - 1][y]
 8011d36:	429f      	cmp	r7, r3
 8011d38:	f080 811d 	bcs.w	8011f76 <stepMapRenew_DiagMap+0x1d3e>
							DiagStepMap_ver[x - 1][y] = DiagStepMap_hor[x][y]
 8011d3c:	f829 3010 	strh.w	r3, [r9, r0, lsl #1]
							q_x[tail] = x;
 8011d40:	ab08      	add	r3, sp, #32
							q_vh[tail] = ver;
 8011d42:	4634      	mov	r4, r6
							vh = ver;
 8011d44:	2000      	movs	r0, #0
							q_x[tail] = x;
 8011d46:	f803 600b 	strb.w	r6, [r3, fp]
							q_y[tail] = y;
 8011d4a:	f241 33a8 	movw	r3, #5032	; 0x13a8
							q_vh[tail] = ver;
 8011d4e:	f04f 0600 	mov.w	r6, #0
							q_y[tail] = y;
 8011d52:	446b      	add	r3, sp
 8011d54:	f803 500b 	strb.w	r5, [r3, fp]
							q_vh[tail] = ver;
 8011d58:	f242 7330 	movw	r3, #10032	; 0x2730
 8011d5c:	446b      	add	r3, sp
 8011d5e:	f803 600b 	strb.w	r6, [r3, fp]
				for (unsigned char i = 1;; i++) {
 8011d62:	3201      	adds	r2, #1
 8011d64:	3101      	adds	r1, #1
 8011d66:	b2d2      	uxtb	r2, r2
 8011d68:	b289      	uxth	r1, r1
 8011d6a:	f101 3bff 	add.w	fp, r1, #4294967295
 8011d6e:	fa1f fb8b 	uxth.w	fp, fp
					if (vh == ver) {
 8011d72:	2800      	cmp	r0, #0
 8011d74:	d1b6      	bne.n	8011ce4 <stepMapRenew_DiagMap+0x1aac>
		if (wall_hor[_x] & 1 << _y) {
 8011d76:	4ba1      	ldr	r3, [pc, #644]	; (8011ffc <stepMapRenew_DiagMap+0x1dc4>)
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011d78:	1e68      	subs	r0, r5, #1
		if (wall_hor[_x] & 1 << _y) {
 8011d7a:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
						if ((checkMapWall(x, y - 1, North, _state) == false)//
 8011d7e:	b2c6      	uxtb	r6, r0
		if (wall_hor[_x] & 1 << _y) {
 8011d80:	b29b      	uxth	r3, r3
 8011d82:	4133      	asrs	r3, r6
 8011d84:	07db      	lsls	r3, r3, #31
 8011d86:	f100 80ea 	bmi.w	8011f5e <stepMapRenew_DiagMap+0x1d26>
	if (_state) {
 8011d8a:	9b01      	ldr	r3, [sp, #4]
 8011d8c:	b133      	cbz	r3, 8011d9c <stepMapRenew_DiagMap+0x1b64>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011d8e:	4b9c      	ldr	r3, [pc, #624]	; (8012000 <stepMapRenew_DiagMap+0x1dc8>)
 8011d90:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8011d94:	b29b      	uxth	r3, r3
 8011d96:	4133      	asrs	r3, r6
 8011d98:	07df      	lsls	r7, r3, #31
 8011d9a:	d52b      	bpl.n	8011df4 <stepMapRenew_DiagMap+0x1bbc>
										> DiagStepMap_ver[x][y] + Step_D
 8011d9c:	0123      	lsls	r3, r4, #4
 8011d9e:	195f      	adds	r7, r3, r5
								&& (DiagStepMap_hor[x][y - 1]
 8011da0:	1b1b      	subs	r3, r3, r4
										> DiagStepMap_ver[x][y] + Step_D
 8011da2:	f839 7017 	ldrh.w	r7, [r9, r7, lsl #1]
								&& (DiagStepMap_hor[x][y - 1]
 8011da6:	4403      	add	r3, r0
										> DiagStepMap_ver[x][y] + Step_D
 8011da8:	f107 000f 	add.w	r0, r7, #15
								&& (DiagStepMap_hor[x][y - 1]
 8011dac:	f838 c013 	ldrh.w	ip, [r8, r3, lsl #1]
												- (DE_Step_D * i))		//
 8011db0:	eba0 0e82 	sub.w	lr, r0, r2, lsl #2
								&& y > 0) {
 8011db4:	45f4      	cmp	ip, lr
 8011db6:	f340 80d2 	ble.w	8011f5e <stepMapRenew_DiagMap+0x1d26>
 8011dba:	2d00      	cmp	r5, #0
 8011dbc:	f000 80cf 	beq.w	8011f5e <stepMapRenew_DiagMap+0x1d26>
									+ Step_D - (DE_Step_D * i);
 8011dc0:	eba0 0082 	sub.w	r0, r0, r2, lsl #2
 8011dc4:	b280      	uxth	r0, r0
							if (DiagStepMap_hor[x][y - 1]
 8011dc6:	4287      	cmp	r7, r0
 8011dc8:	f080 8085 	bcs.w	8011ed6 <stepMapRenew_DiagMap+0x1c9e>
							DiagStepMap_hor[x][y - 1] = DiagStepMap_ver[x][y]
 8011dcc:	f828 0013 	strh.w	r0, [r8, r3, lsl #1]
							q_x[tail] = x;
 8011dd0:	ab08      	add	r3, sp, #32
 8011dd2:	4635      	mov	r5, r6
							vh = hor;
 8011dd4:	2001      	movs	r0, #1
							q_x[tail] = x;
 8011dd6:	f803 400b 	strb.w	r4, [r3, fp]
							q_y[tail] = y;
 8011dda:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011dde:	446b      	add	r3, sp
 8011de0:	f803 600b 	strb.w	r6, [r3, fp]
							q_vh[tail] = hor;
 8011de4:	f242 7330 	movw	r3, #10032	; 0x2730
 8011de8:	f04f 0601 	mov.w	r6, #1
 8011dec:	446b      	add	r3, sp
 8011dee:	f803 600b 	strb.w	r6, [r3, fp]
 8011df2:	e7b6      	b.n	8011d62 <stepMapRenew_DiagMap+0x1b2a>
 8011df4:	ab08      	add	r3, sp, #32
 8011df6:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011dfa:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011dfe:	446a      	add	r2, sp
 8011e00:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011e04:	1e5a      	subs	r2, r3, #1
 8011e06:	b2d4      	uxtb	r4, r2
			if ((checkMapWall(q_x[head] - 1, q_y[head] + 1, East, _state)
 8011e08:	1c41      	adds	r1, r0, #1
		if (wall_ver[_y] & 1 << _x) {
 8011e0a:	9d02      	ldr	r5, [sp, #8]
			if ((checkMapWall(q_x[head] - 1, q_y[head] + 1, East, _state)
 8011e0c:	b2ce      	uxtb	r6, r1
		if (wall_ver[_y] & 1 << _x) {
 8011e0e:	f835 5016 	ldrh.w	r5, [r5, r6, lsl #1]
 8011e12:	b2ad      	uxth	r5, r5
 8011e14:	4125      	asrs	r5, r4
 8011e16:	07ed      	lsls	r5, r5, #31
 8011e18:	f53e ac86 	bmi.w	8010728 <stepMapRenew_DiagMap+0x4f0>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011e1c:	4d76      	ldr	r5, [pc, #472]	; (8011ff8 <stepMapRenew_DiagMap+0x1dc0>)
 8011e1e:	f835 5016 	ldrh.w	r5, [r5, r6, lsl #1]
 8011e22:	b2ad      	uxth	r5, r5
 8011e24:	4125      	asrs	r5, r4
 8011e26:	07ef      	lsls	r7, r5, #31
 8011e28:	f53e acd2 	bmi.w	80107d0 <stepMapRenew_DiagMap+0x598>
 8011e2c:	f7fe bc7c 	b.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 8011e30:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011e34:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8011e38:	ab08      	add	r3, sp, #32
 8011e3a:	446a      	add	r2, sp
 8011e3c:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011e40:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011e44:	f7fe bca3 	b.w	801078e <stepMapRenew_DiagMap+0x556>
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 8011e48:	1c6a      	adds	r2, r5, #1
		if (wall_hor[_x] & 1 << _y) {
 8011e4a:	4c6c      	ldr	r4, [pc, #432]	; (8011ffc <stepMapRenew_DiagMap+0x1dc4>)
						if ((checkMapWall(x + 1, y, North, _state) == false)//
 8011e4c:	b2d7      	uxtb	r7, r2
		if (wall_hor[_x] & 1 << _y) {
 8011e4e:	f834 4017 	ldrh.w	r4, [r4, r7, lsl #1]
 8011e52:	b2a4      	uxth	r4, r4
 8011e54:	4104      	asrs	r4, r0
 8011e56:	07e6      	lsls	r6, r4, #31
 8011e58:	f100 80a5 	bmi.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
	if (_state) {
 8011e5c:	9c01      	ldr	r4, [sp, #4]
 8011e5e:	b13c      	cbz	r4, 8011e70 <stepMapRenew_DiagMap+0x1c38>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8011e60:	4c67      	ldr	r4, [pc, #412]	; (8012000 <stepMapRenew_DiagMap+0x1dc8>)
 8011e62:	f834 4017 	ldrh.w	r4, [r4, r7, lsl #1]
 8011e66:	b2a4      	uxth	r4, r4
 8011e68:	4104      	asrs	r4, r0
 8011e6a:	07e4      	lsls	r4, r4, #31
 8011e6c:	f57f ad20 	bpl.w	80118b0 <stepMapRenew_DiagMap+0x1678>
										> DiagStepMap_ver[x][y] + Step_D
 8011e70:	eb00 1405 	add.w	r4, r0, r5, lsl #4
								&& (DiagStepMap_hor[x + 1][y]
 8011e74:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 8011e78:	f839 6014 	ldrh.w	r6, [r9, r4, lsl #1]
								&& (DiagStepMap_hor[x + 1][y]
 8011e7c:	4402      	add	r2, r0
										> DiagStepMap_ver[x][y] + Step_D
 8011e7e:	f106 040f 	add.w	r4, r6, #15
								&& (DiagStepMap_hor[x + 1][y]
 8011e82:	f838 c012 	ldrh.w	ip, [r8, r2, lsl #1]
												- (DE_Step_D * i))		//
 8011e86:	eba4 0e81 	sub.w	lr, r4, r1, lsl #2
								&& (DiagStepMap_hor[x + 1][y]
 8011e8a:	45f4      	cmp	ip, lr
 8011e8c:	f340 808b 	ble.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
								&& x < 15 && y < 15) {
 8011e90:	2d0e      	cmp	r5, #14
 8011e92:	f200 8088 	bhi.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
 8011e96:	280e      	cmp	r0, #14
 8011e98:	f200 8085 	bhi.w	8011fa6 <stepMapRenew_DiagMap+0x1d6e>
									+ Step_D - (DE_Step_D * i);
 8011e9c:	eba4 0481 	sub.w	r4, r4, r1, lsl #2
 8011ea0:	b2a4      	uxth	r4, r4
							if (DiagStepMap_hor[x + 1][y]
 8011ea2:	42a6      	cmp	r6, r4
 8011ea4:	d252      	bcs.n	8011f4c <stepMapRenew_DiagMap+0x1d14>
							DiagStepMap_hor[x + 1][y] = DiagStepMap_ver[x][y]
 8011ea6:	f828 4012 	strh.w	r4, [r8, r2, lsl #1]
							q_x[tail] = x;
 8011eaa:	aa08      	add	r2, sp, #32
							q_vh[tail] = hor;
 8011eac:	f04f 0601 	mov.w	r6, #1
							x++;
 8011eb0:	463d      	mov	r5, r7
							vh = hor;
 8011eb2:	2401      	movs	r4, #1
							q_x[tail] = x;
 8011eb4:	f802 700b 	strb.w	r7, [r2, fp]
							q_y[tail] = y;
 8011eb8:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011ebc:	446a      	add	r2, sp
 8011ebe:	f802 000b 	strb.w	r0, [r2, fp]
							q_vh[tail] = hor;
 8011ec2:	f242 7230 	movw	r2, #10032	; 0x2730
 8011ec6:	446a      	add	r2, sp
 8011ec8:	f802 600b 	strb.w	r6, [r2, fp]
				for (unsigned char i = 1;; i++) {
 8011ecc:	3101      	adds	r1, #1
 8011ece:	3301      	adds	r3, #1
 8011ed0:	b2c9      	uxtb	r1, r1
 8011ed2:	b29b      	uxth	r3, r3
					if (vh == ver) {
 8011ed4:	e4a3      	b.n	801181e <stepMapRenew_DiagMap+0x15e6>
										DiagStepMap_ver[x][y] + 1;
 8011ed6:	3701      	adds	r7, #1
								DiagStepMap_hor[x][y - 1] =
 8011ed8:	f828 7013 	strh.w	r7, [r8, r3, lsl #1]
 8011edc:	e778      	b.n	8011dd0 <stepMapRenew_DiagMap+0x1b98>
										> DiagStepMap_ver[x][y] + Step_D
 8011ede:	eb0c 110e 	add.w	r1, ip, lr, lsl #4
								&& (DiagStepMap_hor[x + 1][y - 1]
 8011ee2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
										> DiagStepMap_ver[x][y] + Step_D
 8011ee6:	f839 1011 	ldrh.w	r1, [r9, r1, lsl #1]
												- (DE_Step_D * i))		//
 8011eea:	00bc      	lsls	r4, r7, #2
								&& (DiagStepMap_hor[x + 1][y - 1]
 8011eec:	4413      	add	r3, r2
										> DiagStepMap_ver[x][y] + Step_D
 8011eee:	f101 020f 	add.w	r2, r1, #15
								&& (DiagStepMap_hor[x + 1][y - 1]
 8011ef2:	f838 a013 	ldrh.w	sl, [r8, r3, lsl #1]
 8011ef6:	9304      	str	r3, [sp, #16]
												- (DE_Step_D * i))		//
 8011ef8:	1b13      	subs	r3, r2, r4
								&& (DE_Step_D * i < Step_D) && x < 15
 8011efa:	459a      	cmp	sl, r3
 8011efc:	dd98      	ble.n	8011e30 <stepMapRenew_DiagMap+0x1bf8>
 8011efe:	2c0e      	cmp	r4, #14
 8011f00:	dc96      	bgt.n	8011e30 <stepMapRenew_DiagMap+0x1bf8>
								&& y > 0) {
 8011f02:	f1be 0f0e 	cmp.w	lr, #14
 8011f06:	d893      	bhi.n	8011e30 <stepMapRenew_DiagMap+0x1bf8>
 8011f08:	f1bc 0f00 	cmp.w	ip, #0
 8011f0c:	d090      	beq.n	8011e30 <stepMapRenew_DiagMap+0x1bf8>
											- (DE_Step_D * i);
 8011f0e:	eba2 0287 	sub.w	r2, r2, r7, lsl #2
 8011f12:	b292      	uxth	r2, r2
							if (DiagStepMap_hor[x + 1][y - 1]
 8011f14:	4291      	cmp	r1, r2
 8011f16:	d241      	bcs.n	8011f9c <stepMapRenew_DiagMap+0x1d64>
							DiagStepMap_hor[x + 1][y - 1] =
 8011f18:	9b04      	ldr	r3, [sp, #16]
 8011f1a:	f828 2013 	strh.w	r2, [r8, r3, lsl #1]
							q_x[tail] = x;
 8011f1e:	ab08      	add	r3, sp, #32
							q_vh[tail] = hor;
 8011f20:	f04f 0201 	mov.w	r2, #1
							x++;
 8011f24:	46ae      	mov	lr, r5
 8011f26:	4684      	mov	ip, r0
							q_x[tail] = x;
 8011f28:	f803 500b 	strb.w	r5, [r3, fp]
							q_y[tail] = y;
 8011f2c:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8011f30:	446b      	add	r3, sp
 8011f32:	f803 000b 	strb.w	r0, [r3, fp]
							q_vh[tail] = hor;
 8011f36:	f242 7330 	movw	r3, #10032	; 0x2730
 8011f3a:	446b      	add	r3, sp
 8011f3c:	f803 200b 	strb.w	r2, [r3, fp]
							vh = hor;
 8011f40:	2201      	movs	r2, #1
				for (unsigned char i = 1;; i++) {
 8011f42:	3701      	adds	r7, #1
 8011f44:	3601      	adds	r6, #1
 8011f46:	b2ff      	uxtb	r7, r7
 8011f48:	b2b6      	uxth	r6, r6
					if (vh == ver) {
 8011f4a:	e4fd      	b.n	8011948 <stepMapRenew_DiagMap+0x1710>
										DiagStepMap_ver[x][y] + 1;
 8011f4c:	3601      	adds	r6, #1
								DiagStepMap_hor[x + 1][y] =
 8011f4e:	f828 6012 	strh.w	r6, [r8, r2, lsl #1]
 8011f52:	e7aa      	b.n	8011eaa <stepMapRenew_DiagMap+0x1c72>
	if (_state) {
 8011f54:	9a01      	ldr	r2, [sp, #4]
 8011f56:	2a00      	cmp	r2, #0
 8011f58:	f43f ad7a 	beq.w	8011a50 <stepMapRenew_DiagMap+0x1818>
 8011f5c:	e570      	b.n	8011a40 <stepMapRenew_DiagMap+0x1808>
 8011f5e:	ab08      	add	r3, sp, #32
 8011f60:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011f64:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011f68:	446a      	add	r2, sp
 8011f6a:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011f6e:	1e5a      	subs	r2, r3, #1
 8011f70:	b2d4      	uxtb	r4, r2
 8011f72:	f7fe bc20 	b.w	80107b6 <stepMapRenew_DiagMap+0x57e>
										DiagStepMap_hor[x][y] + 1;
 8011f76:	3701      	adds	r7, #1
								DiagStepMap_ver[x - 1][y] =
 8011f78:	f829 7010 	strh.w	r7, [r9, r0, lsl #1]
 8011f7c:	e6e0      	b.n	8011d40 <stepMapRenew_DiagMap+0x1b08>
	if (_state) {
 8011f7e:	9a01      	ldr	r2, [sp, #4]
 8011f80:	2a00      	cmp	r2, #0
 8011f82:	f43f acad 	beq.w	80118e0 <stepMapRenew_DiagMap+0x16a8>
 8011f86:	e4a3      	b.n	80118d0 <stepMapRenew_DiagMap+0x1698>
 8011f88:	9901      	ldr	r1, [sp, #4]
 8011f8a:	2900      	cmp	r1, #0
 8011f8c:	f43f ae6b 	beq.w	8011c66 <stepMapRenew_DiagMap+0x1a2e>
 8011f90:	e661      	b.n	8011c56 <stepMapRenew_DiagMap+0x1a1e>
 8011f92:	9c01      	ldr	r4, [sp, #4]
 8011f94:	2c00      	cmp	r4, #0
 8011f96:	f43f ac0e 	beq.w	80117b6 <stepMapRenew_DiagMap+0x157e>
 8011f9a:	e404      	b.n	80117a6 <stepMapRenew_DiagMap+0x156e>
										DiagStepMap_ver[x][y] + 1;
 8011f9c:	3101      	adds	r1, #1
								DiagStepMap_hor[x + 1][y - 1] =
 8011f9e:	9b04      	ldr	r3, [sp, #16]
 8011fa0:	f828 1013 	strh.w	r1, [r8, r3, lsl #1]
 8011fa4:	e7bb      	b.n	8011f1e <stepMapRenew_DiagMap+0x1ce6>
 8011fa6:	f241 32a8 	movw	r2, #5032	; 0x13a8
 8011faa:	ab08      	add	r3, sp, #32
 8011fac:	446a      	add	r2, sp
 8011fae:	f813 300a 	ldrb.w	r3, [r3, sl]
 8011fb2:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011fb6:	f7fe bbe2 	b.w	801077e <stepMapRenew_DiagMap+0x546>
										DiagStepMap_hor[x][y] + 1;
 8011fba:	3601      	adds	r6, #1
								DiagStepMap_ver[x][y + 1] =
 8011fbc:	f829 6014 	strh.w	r6, [r9, r4, lsl #1]
 8011fc0:	e45d      	b.n	801187e <stepMapRenew_DiagMap+0x1646>
										DiagStepMap_hor[x][y] + 1;
 8011fc2:	3401      	adds	r4, #1
								DiagStepMap_ver[x - 1][y + 1] =
 8011fc4:	f829 4017 	strh.w	r4, [r9, r7, lsl #1]
 8011fc8:	f7fe bc7e 	b.w	80108c8 <stepMapRenew_DiagMap+0x690>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8011fcc:	480a      	ldr	r0, [pc, #40]	; (8011ff8 <stepMapRenew_DiagMap+0x1dc0>)
 8011fce:	f830 0016 	ldrh.w	r0, [r0, r6, lsl #1]
 8011fd2:	b280      	uxth	r0, r0
 8011fd4:	4128      	asrs	r0, r5
 8011fd6:	07c0      	lsls	r0, r0, #31
 8011fd8:	f53e ac51 	bmi.w	801087e <stepMapRenew_DiagMap+0x646>
 8011fdc:	f7fe bba4 	b.w	8010728 <stepMapRenew_DiagMap+0x4f0>
 8011fe0:	f8dd a014 	ldr.w	sl, [sp, #20]
 8011fe4:	e5c3      	b.n	8011b6e <stepMapRenew_DiagMap+0x1936>
										+ 1;
 8011fe6:	3101      	adds	r1, #1
								DiagStepMap_ver[x][y] = DiagStepMap_hor[x][y]
 8011fe8:	f829 1012 	strh.w	r1, [r9, r2, lsl #1]
 8011fec:	e4e2      	b.n	80119b4 <stepMapRenew_DiagMap+0x177c>
 8011fee:	aa08      	add	r2, sp, #32
 8011ff0:	f812 000a 	ldrb.w	r0, [r2, sl]
 8011ff4:	f7fe bb6a 	b.w	80106cc <stepMapRenew_DiagMap+0x494>
 8011ff8:	20015cf8 	.word	0x20015cf8
 8011ffc:	20015d18 	.word	0x20015d18
 8012000:	20015cb8 	.word	0x20015cb8

08012004 <mapRenew>:
	if (_turnDir == Right) {
 8012004:	1c42      	adds	r2, r0, #1
		direction += 2;
 8012006:	4b29      	ldr	r3, [pc, #164]	; (80120ac <mapRenew+0xa8>)
	if (_turnDir == Right) {
 8012008:	d02f      	beq.n	801206a <mapRenew+0x66>
	} else if (_turnDir == Left) {
 801200a:	2801      	cmp	r0, #1
 801200c:	d036      	beq.n	801207c <mapRenew+0x78>
	} else if (_turnDir == 180) {
 801200e:	28b4      	cmp	r0, #180	; 0xb4
 8012010:	d03d      	beq.n	801208e <mapRenew+0x8a>
	switch (direction) {
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	2b06      	cmp	r3, #6
 8012016:	d846      	bhi.n	80120a6 <mapRenew+0xa2>
 8012018:	e8df f003 	tbb	[pc, r3]
 801201c:	45194520 	.word	0x45194520
 8012020:	4512      	.short	0x4512
 8012022:	04          	.byte	0x04
 8012023:	00          	.byte	0x00
		current_coord_x--;
 8012024:	4b22      	ldr	r3, [pc, #136]	; (80120b0 <mapRenew+0xac>)
 8012026:	4a23      	ldr	r2, [pc, #140]	; (80120b4 <mapRenew+0xb0>)
 8012028:	7819      	ldrb	r1, [r3, #0]
 801202a:	3901      	subs	r1, #1
 801202c:	b2c9      	uxtb	r1, r1
 801202e:	7019      	strb	r1, [r3, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8012030:	7818      	ldrb	r0, [r3, #0]
 8012032:	2101      	movs	r1, #1
 8012034:	4b20      	ldr	r3, [pc, #128]	; (80120b8 <mapRenew+0xb4>)
 8012036:	7812      	ldrb	r2, [r2, #0]
 8012038:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 801203c:	5499      	strb	r1, [r3, r2]
 801203e:	4770      	bx	lr
		current_coord_y--;
 8012040:	4a1c      	ldr	r2, [pc, #112]	; (80120b4 <mapRenew+0xb0>)
 8012042:	4b1b      	ldr	r3, [pc, #108]	; (80120b0 <mapRenew+0xac>)
 8012044:	7811      	ldrb	r1, [r2, #0]
 8012046:	3901      	subs	r1, #1
 8012048:	b2c9      	uxtb	r1, r1
 801204a:	7011      	strb	r1, [r2, #0]
		break;
 801204c:	e7f0      	b.n	8012030 <mapRenew+0x2c>
		current_coord_x++;
 801204e:	4b18      	ldr	r3, [pc, #96]	; (80120b0 <mapRenew+0xac>)
 8012050:	4a18      	ldr	r2, [pc, #96]	; (80120b4 <mapRenew+0xb0>)
 8012052:	7819      	ldrb	r1, [r3, #0]
 8012054:	3101      	adds	r1, #1
 8012056:	b2c9      	uxtb	r1, r1
 8012058:	7019      	strb	r1, [r3, #0]
		break;
 801205a:	e7e9      	b.n	8012030 <mapRenew+0x2c>
		current_coord_y++;
 801205c:	4a15      	ldr	r2, [pc, #84]	; (80120b4 <mapRenew+0xb0>)
 801205e:	4b14      	ldr	r3, [pc, #80]	; (80120b0 <mapRenew+0xac>)
 8012060:	7811      	ldrb	r1, [r2, #0]
 8012062:	3101      	adds	r1, #1
 8012064:	b2c9      	uxtb	r1, r1
 8012066:	7011      	strb	r1, [r2, #0]
		break;
 8012068:	e7e2      	b.n	8012030 <mapRenew+0x2c>
		direction += 2;
 801206a:	681a      	ldr	r2, [r3, #0]
 801206c:	3202      	adds	r2, #2
 801206e:	601a      	str	r2, [r3, #0]
		if (direction > 7) {
 8012070:	681a      	ldr	r2, [r3, #0]
 8012072:	2a07      	cmp	r2, #7
 8012074:	ddcd      	ble.n	8012012 <mapRenew+0xe>
			direction = 0;
 8012076:	2200      	movs	r2, #0
 8012078:	601a      	str	r2, [r3, #0]
 801207a:	e7ca      	b.n	8012012 <mapRenew+0xe>
		direction -= 2;
 801207c:	681a      	ldr	r2, [r3, #0]
 801207e:	3a02      	subs	r2, #2
 8012080:	601a      	str	r2, [r3, #0]
		if (direction < 0) {
 8012082:	681a      	ldr	r2, [r3, #0]
 8012084:	2a00      	cmp	r2, #0
 8012086:	dac4      	bge.n	8012012 <mapRenew+0xe>
			direction = 6;
 8012088:	2206      	movs	r2, #6
 801208a:	601a      	str	r2, [r3, #0]
 801208c:	e7c1      	b.n	8012012 <mapRenew+0xe>
		direction += 4;
 801208e:	681a      	ldr	r2, [r3, #0]
 8012090:	3204      	adds	r2, #4
 8012092:	601a      	str	r2, [r3, #0]
		if (direction == 8) {
 8012094:	681a      	ldr	r2, [r3, #0]
 8012096:	2a08      	cmp	r2, #8
 8012098:	d0ed      	beq.n	8012076 <mapRenew+0x72>
		} else if (direction == 10) {
 801209a:	681a      	ldr	r2, [r3, #0]
 801209c:	2a0a      	cmp	r2, #10
 801209e:	d1b8      	bne.n	8012012 <mapRenew+0xe>
			direction = 2;
 80120a0:	2202      	movs	r2, #2
 80120a2:	601a      	str	r2, [r3, #0]
 80120a4:	e7b5      	b.n	8012012 <mapRenew+0xe>
 80120a6:	4a03      	ldr	r2, [pc, #12]	; (80120b4 <mapRenew+0xb0>)
 80120a8:	4b01      	ldr	r3, [pc, #4]	; (80120b0 <mapRenew+0xac>)
 80120aa:	e7c1      	b.n	8012030 <mapRenew+0x2c>
 80120ac:	20000880 	.word	0x20000880
 80120b0:	200078e0 	.word	0x200078e0
 80120b4:	2000295c 	.word	0x2000295c
 80120b8:	20015748 	.word	0x20015748

080120bc <stepMapRenew>:
		uint8_t _is4cell) { //}bvWJ
 80120bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	StepMap[_Goal_X][_Goal_Y] = 0;
 80120c0:	ea4f 1800 	mov.w	r8, r0, lsl #4
		uint8_t _is4cell) { //}bvWJ
 80120c4:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
			StepMap[x][y] = 255;
 80120c8:	4de5      	ldr	r5, [pc, #916]	; (8012460 <stepMapRenew+0x3a4>)
 80120ca:	f04f 16ff 	mov.w	r6, #16711935	; 0xff00ff
	StepMap[_Goal_X][_Goal_Y] = 0;
 80120ce:	eb08 0c01 	add.w	ip, r8, r1
 80120d2:	f04f 0e00 	mov.w	lr, #0
	q[0] = _Goal_X * 16 + _Goal_Y;
 80120d6:	af05      	add	r7, sp, #20
		uint8_t _is4cell) { //}bvWJ
 80120d8:	9201      	str	r2, [sp, #4]
	q[0] = _Goal_X * 16 + _Goal_Y;
 80120da:	fa5f f48c 	uxtb.w	r4, ip
			StepMap[x][y] = 255;
 80120de:	602e      	str	r6, [r5, #0]
 80120e0:	606e      	str	r6, [r5, #4]
 80120e2:	60ae      	str	r6, [r5, #8]
 80120e4:	60ee      	str	r6, [r5, #12]
 80120e6:	612e      	str	r6, [r5, #16]
 80120e8:	616e      	str	r6, [r5, #20]
 80120ea:	61ae      	str	r6, [r5, #24]
 80120ec:	61ee      	str	r6, [r5, #28]
 80120ee:	622e      	str	r6, [r5, #32]
 80120f0:	626e      	str	r6, [r5, #36]	; 0x24
 80120f2:	62ae      	str	r6, [r5, #40]	; 0x28
 80120f4:	62ee      	str	r6, [r5, #44]	; 0x2c
 80120f6:	632e      	str	r6, [r5, #48]	; 0x30
 80120f8:	636e      	str	r6, [r5, #52]	; 0x34
 80120fa:	63ae      	str	r6, [r5, #56]	; 0x38
 80120fc:	63ee      	str	r6, [r5, #60]	; 0x3c
 80120fe:	642e      	str	r6, [r5, #64]	; 0x40
 8012100:	646e      	str	r6, [r5, #68]	; 0x44
 8012102:	64ae      	str	r6, [r5, #72]	; 0x48
 8012104:	64ee      	str	r6, [r5, #76]	; 0x4c
 8012106:	652e      	str	r6, [r5, #80]	; 0x50
 8012108:	656e      	str	r6, [r5, #84]	; 0x54
 801210a:	65ae      	str	r6, [r5, #88]	; 0x58
 801210c:	65ee      	str	r6, [r5, #92]	; 0x5c
 801210e:	662e      	str	r6, [r5, #96]	; 0x60
 8012110:	666e      	str	r6, [r5, #100]	; 0x64
 8012112:	66ae      	str	r6, [r5, #104]	; 0x68
 8012114:	66ee      	str	r6, [r5, #108]	; 0x6c
 8012116:	672e      	str	r6, [r5, #112]	; 0x70
 8012118:	676e      	str	r6, [r5, #116]	; 0x74
 801211a:	67ae      	str	r6, [r5, #120]	; 0x78
 801211c:	67ee      	str	r6, [r5, #124]	; 0x7c
 801211e:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
 8012122:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84
 8012126:	f8c5 6088 	str.w	r6, [r5, #136]	; 0x88
 801212a:	f8c5 608c 	str.w	r6, [r5, #140]	; 0x8c
 801212e:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
 8012132:	f8c5 6094 	str.w	r6, [r5, #148]	; 0x94
 8012136:	f8c5 6098 	str.w	r6, [r5, #152]	; 0x98
 801213a:	f8c5 609c 	str.w	r6, [r5, #156]	; 0x9c
 801213e:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
 8012142:	f8c5 60a4 	str.w	r6, [r5, #164]	; 0xa4
 8012146:	f8c5 60a8 	str.w	r6, [r5, #168]	; 0xa8
 801214a:	f8c5 60ac 	str.w	r6, [r5, #172]	; 0xac
 801214e:	f8c5 60b0 	str.w	r6, [r5, #176]	; 0xb0
 8012152:	f8c5 60b4 	str.w	r6, [r5, #180]	; 0xb4
 8012156:	f8c5 60b8 	str.w	r6, [r5, #184]	; 0xb8
 801215a:	f8c5 60bc 	str.w	r6, [r5, #188]	; 0xbc
 801215e:	f8c5 60c0 	str.w	r6, [r5, #192]	; 0xc0
 8012162:	f8c5 60c4 	str.w	r6, [r5, #196]	; 0xc4
 8012166:	f8c5 60c8 	str.w	r6, [r5, #200]	; 0xc8
 801216a:	f8c5 60cc 	str.w	r6, [r5, #204]	; 0xcc
 801216e:	f8c5 60d0 	str.w	r6, [r5, #208]	; 0xd0
 8012172:	f8c5 60d4 	str.w	r6, [r5, #212]	; 0xd4
 8012176:	f8c5 60d8 	str.w	r6, [r5, #216]	; 0xd8
 801217a:	f8c5 60dc 	str.w	r6, [r5, #220]	; 0xdc
 801217e:	f8c5 60e0 	str.w	r6, [r5, #224]	; 0xe0
 8012182:	f8c5 60e4 	str.w	r6, [r5, #228]	; 0xe4
 8012186:	f8c5 60e8 	str.w	r6, [r5, #232]	; 0xe8
 801218a:	f8c5 60ec 	str.w	r6, [r5, #236]	; 0xec
 801218e:	f8c5 60f0 	str.w	r6, [r5, #240]	; 0xf0
 8012192:	f8c5 60f4 	str.w	r6, [r5, #244]	; 0xf4
 8012196:	f8c5 60f8 	str.w	r6, [r5, #248]	; 0xf8
 801219a:	f8c5 60fc 	str.w	r6, [r5, #252]	; 0xfc
 801219e:	f8c5 6100 	str.w	r6, [r5, #256]	; 0x100
 80121a2:	f8c5 6104 	str.w	r6, [r5, #260]	; 0x104
 80121a6:	f8c5 6108 	str.w	r6, [r5, #264]	; 0x108
 80121aa:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c
 80121ae:	f8c5 6110 	str.w	r6, [r5, #272]	; 0x110
 80121b2:	f8c5 6114 	str.w	r6, [r5, #276]	; 0x114
 80121b6:	f8c5 6118 	str.w	r6, [r5, #280]	; 0x118
 80121ba:	f8c5 611c 	str.w	r6, [r5, #284]	; 0x11c
 80121be:	f8c5 6120 	str.w	r6, [r5, #288]	; 0x120
 80121c2:	f8c5 6124 	str.w	r6, [r5, #292]	; 0x124
 80121c6:	f8c5 6128 	str.w	r6, [r5, #296]	; 0x128
 80121ca:	f8c5 612c 	str.w	r6, [r5, #300]	; 0x12c
 80121ce:	f8c5 6130 	str.w	r6, [r5, #304]	; 0x130
 80121d2:	f8c5 6134 	str.w	r6, [r5, #308]	; 0x134
 80121d6:	f8c5 6138 	str.w	r6, [r5, #312]	; 0x138
 80121da:	f8c5 613c 	str.w	r6, [r5, #316]	; 0x13c
 80121de:	f8c5 6140 	str.w	r6, [r5, #320]	; 0x140
 80121e2:	f8c5 6144 	str.w	r6, [r5, #324]	; 0x144
 80121e6:	f8c5 6148 	str.w	r6, [r5, #328]	; 0x148
 80121ea:	f8c5 614c 	str.w	r6, [r5, #332]	; 0x14c
 80121ee:	f8c5 6150 	str.w	r6, [r5, #336]	; 0x150
 80121f2:	f8c5 6154 	str.w	r6, [r5, #340]	; 0x154
 80121f6:	f8c5 6158 	str.w	r6, [r5, #344]	; 0x158
 80121fa:	f8c5 615c 	str.w	r6, [r5, #348]	; 0x15c
 80121fe:	f8c5 6160 	str.w	r6, [r5, #352]	; 0x160
 8012202:	f8c5 6164 	str.w	r6, [r5, #356]	; 0x164
 8012206:	f8c5 6168 	str.w	r6, [r5, #360]	; 0x168
 801220a:	f8c5 616c 	str.w	r6, [r5, #364]	; 0x16c
 801220e:	f8c5 6170 	str.w	r6, [r5, #368]	; 0x170
 8012212:	f8c5 6174 	str.w	r6, [r5, #372]	; 0x174
 8012216:	f8c5 6178 	str.w	r6, [r5, #376]	; 0x178
 801221a:	f8c5 617c 	str.w	r6, [r5, #380]	; 0x17c
 801221e:	f8c5 6180 	str.w	r6, [r5, #384]	; 0x180
 8012222:	f8c5 6184 	str.w	r6, [r5, #388]	; 0x184
 8012226:	f8c5 6188 	str.w	r6, [r5, #392]	; 0x188
 801222a:	f8c5 618c 	str.w	r6, [r5, #396]	; 0x18c
 801222e:	f8c5 6190 	str.w	r6, [r5, #400]	; 0x190
 8012232:	f8c5 6194 	str.w	r6, [r5, #404]	; 0x194
 8012236:	f8c5 6198 	str.w	r6, [r5, #408]	; 0x198
 801223a:	f8c5 619c 	str.w	r6, [r5, #412]	; 0x19c
 801223e:	f8c5 61a0 	str.w	r6, [r5, #416]	; 0x1a0
 8012242:	f8c5 61a4 	str.w	r6, [r5, #420]	; 0x1a4
 8012246:	f8c5 61a8 	str.w	r6, [r5, #424]	; 0x1a8
 801224a:	f8c5 61ac 	str.w	r6, [r5, #428]	; 0x1ac
 801224e:	f8c5 61b0 	str.w	r6, [r5, #432]	; 0x1b0
 8012252:	f8c5 61b4 	str.w	r6, [r5, #436]	; 0x1b4
 8012256:	f8c5 61b8 	str.w	r6, [r5, #440]	; 0x1b8
 801225a:	f8c5 61bc 	str.w	r6, [r5, #444]	; 0x1bc
 801225e:	f8c5 61c0 	str.w	r6, [r5, #448]	; 0x1c0
 8012262:	f8c5 61c4 	str.w	r6, [r5, #452]	; 0x1c4
 8012266:	f8c5 61c8 	str.w	r6, [r5, #456]	; 0x1c8
 801226a:	f8c5 61cc 	str.w	r6, [r5, #460]	; 0x1cc
 801226e:	f8c5 61d0 	str.w	r6, [r5, #464]	; 0x1d0
 8012272:	f8c5 61d4 	str.w	r6, [r5, #468]	; 0x1d4
 8012276:	f8c5 61d8 	str.w	r6, [r5, #472]	; 0x1d8
 801227a:	f8c5 61dc 	str.w	r6, [r5, #476]	; 0x1dc
 801227e:	f8c5 61e0 	str.w	r6, [r5, #480]	; 0x1e0
 8012282:	f8c5 61e4 	str.w	r6, [r5, #484]	; 0x1e4
 8012286:	f8c5 61e8 	str.w	r6, [r5, #488]	; 0x1e8
 801228a:	f8c5 61ec 	str.w	r6, [r5, #492]	; 0x1ec
 801228e:	f8c5 61f0 	str.w	r6, [r5, #496]	; 0x1f0
 8012292:	f8c5 61f4 	str.w	r6, [r5, #500]	; 0x1f4
 8012296:	f8c5 61f8 	str.w	r6, [r5, #504]	; 0x1f8
 801229a:	f8c5 61fc 	str.w	r6, [r5, #508]	; 0x1fc
	q[0] = _Goal_X * 16 + _Goal_Y;
 801229e:	703c      	strb	r4, [r7, #0]
	StepMap[_Goal_X][_Goal_Y] = 0;
 80122a0:	f825 e01c 	strh.w	lr, [r5, ip, lsl #1]
	if (_is4cell) {
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	f000 8130 	beq.w	801250a <stepMapRenew+0x44e>
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 80122aa:	4e6e      	ldr	r6, [pc, #440]	; (8012464 <stepMapRenew+0x3a8>)
 80122ac:	2201      	movs	r2, #1
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 80122ae:	4b6e      	ldr	r3, [pc, #440]	; (8012468 <stepMapRenew+0x3ac>)
		writeMapWall(_Goal_X + 1, _Goal_Y + 1, South, true);
 80122b0:	f101 0c01 	add.w	ip, r1, #1
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 80122b4:	f836 a010 	ldrh.w	sl, [r6, r0, lsl #1]
 80122b8:	fa02 fb01 	lsl.w	fp, r2, r1
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 80122bc:	4082      	lsls	r2, r0
		writeMapWall(_Goal_X + 1, _Goal_Y + 1, South, true);
 80122be:	f100 0901 	add.w	r9, r0, #1
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 80122c2:	fa1f fa8a 	uxth.w	sl, sl
		StepMap[_Goal_X][_Goal_Y + 1] = 0;
 80122c6:	44e0      	add	r8, ip
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 80122c8:	9202      	str	r2, [sp, #8]
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 80122ca:	ea2a 0a0b 	bic.w	sl, sl, fp
		StepMap[_Goal_X][_Goal_Y + 1] = 0;
 80122ce:	f8cd 800c 	str.w	r8, [sp, #12]
		StepMap[_Goal_X + 1][_Goal_Y] = 0;
 80122d2:	ea4f 1b09 	mov.w	fp, r9, lsl #4
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 80122d6:	9a02      	ldr	r2, [sp, #8]
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 80122d8:	f826 a010 	strh.w	sl, [r6, r0, lsl #1]
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 80122dc:	fa5f f889 	uxtb.w	r8, r9
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 80122e0:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 80122e4:	fa1f f980 	uxth.w	r9, r0
		StepMap[_Goal_X + 1][_Goal_Y] = 0;
 80122e8:	eb0b 0001 	add.w	r0, fp, r1
		StepMap[_Goal_X + 1][_Goal_Y + 1] = 0;
 80122ec:	44e3      	add	fp, ip
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 80122ee:	fa5f fc8c 	uxtb.w	ip, ip
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 80122f2:	ea29 0902 	bic.w	r9, r9, r2
		StepMap[_Goal_X][_Goal_Y + 1] = 0;
 80122f6:	9a03      	ldr	r2, [sp, #12]
		StepMap[_Goal_X + 1][_Goal_Y] = 0;
 80122f8:	f825 e010 	strh.w	lr, [r5, r0, lsl #1]
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 80122fc:	f10c 3aff 	add.w	sl, ip, #4294967295
			wall_ver[_Y] = (wall_ver[_Y] | 1 << _X) ^ 1 << _X;
 8012300:	f823 9011 	strh.w	r9, [r3, r1, lsl #1]
			wall_ver[_Y] = (wall_ver[_Y] | 1 << (_X - 1)) ^ 1 << (_X - 1);
 8012304:	f108 39ff 	add.w	r9, r8, #4294967295
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 8012308:	f836 1018 	ldrh.w	r1, [r6, r8, lsl #1]
		q[1] = (_Goal_X + 1) * 16 + _Goal_Y;
 801230c:	b2c0      	uxtb	r0, r0
		StepMap[_Goal_X][_Goal_Y + 1] = 0;
 801230e:	f825 e012 	strh.w	lr, [r5, r2, lsl #1]
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 8012312:	2201      	movs	r2, #1
 8012314:	b289      	uxth	r1, r1
		q[1] = (_Goal_X + 1) * 16 + _Goal_Y;
 8012316:	7078      	strb	r0, [r7, #1]
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 8012318:	fa02 fa0a 	lsl.w	sl, r2, sl
			wall_ver[_Y] = (wall_ver[_Y] | 1 << (_X - 1)) ^ 1 << (_X - 1);
 801231c:	fa02 f909 	lsl.w	r9, r2, r9
		q[3] = (_Goal_X + 1) * 16 + (_Goal_Y + 1);
 8012320:	4410      	add	r0, r2
		StepMap[_Goal_X + 1][_Goal_Y + 1] = 0;
 8012322:	f825 e01b 	strh.w	lr, [r5, fp, lsl #1]
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 8012326:	ea21 010a 	bic.w	r1, r1, sl
		tail = 4;
 801232a:	f04f 0e04 	mov.w	lr, #4
		q[2] = _Goal_X * 16 + (_Goal_Y + 1);
 801232e:	eb04 0a02 	add.w	sl, r4, r2
 8012332:	9a01      	ldr	r2, [sp, #4]
			wall_hor[_X] = (wall_hor[_X] | 1 << (_Y - 1)) ^ 1 << (_Y - 1);
 8012334:	f826 1018 	strh.w	r1, [r6, r8, lsl #1]
			wall_ver[_Y] = (wall_ver[_Y] | 1 << (_X - 1)) ^ 1 << (_X - 1);
 8012338:	f833 101c 	ldrh.w	r1, [r3, ip, lsl #1]
		q[3] = (_Goal_X + 1) * 16 + (_Goal_Y + 1);
 801233c:	70f8      	strb	r0, [r7, #3]
			wall_ver[_Y] = (wall_ver[_Y] | 1 << (_X - 1)) ^ 1 << (_X - 1);
 801233e:	b289      	uxth	r1, r1
		q[2] = _Goal_X * 16 + (_Goal_Y + 1);
 8012340:	f887 a002 	strb.w	sl, [r7, #2]
			wall_ver[_Y] = (wall_ver[_Y] | 1 << (_X - 1)) ^ 1 << (_X - 1);
 8012344:	ea21 0909 	bic.w	r9, r1, r9
 8012348:	f823 901c 	strh.w	r9, [r3, ip, lsl #1]
		tail = 4;
 801234c:	f04f 0c00 	mov.w	ip, #0
			if (!(wall_read_ver[_y] & 1 << (_x - 1))) {
 8012350:	f8df 9118 	ldr.w	r9, [pc, #280]	; 801246c <stepMapRenew+0x3b0>
 8012354:	f8df 8118 	ldr.w	r8, [pc, #280]	; 8012470 <stepMapRenew+0x3b4>
 8012358:	4621      	mov	r1, r4
 801235a:	e01b      	b.n	8012394 <stepMapRenew+0x2d8>
		if (wall_ver[_y] & 1 << _x) {
 801235c:	f833 4011 	ldrh.w	r4, [r3, r1, lsl #1]
 8012360:	b2a4      	uxth	r4, r4
 8012362:	4104      	asrs	r4, r0
 8012364:	07e4      	lsls	r4, r4, #31
 8012366:	d560      	bpl.n	801242a <stepMapRenew+0x36e>
		if (wall_hor[_x] & 1 << (_y - 1)) {
 8012368:	f836 4010 	ldrh.w	r4, [r6, r0, lsl #1]
 801236c:	f101 3aff 	add.w	sl, r1, #4294967295
 8012370:	b2a4      	uxth	r4, r4
 8012372:	fa44 f40a 	asr.w	r4, r4, sl
 8012376:	07e4      	lsls	r4, r4, #31
 8012378:	d57c      	bpl.n	8012474 <stepMapRenew+0x3b8>
		if (wall_ver[_y] & 1 << (_x - 1)) {
 801237a:	f833 4011 	ldrh.w	r4, [r3, r1, lsl #1]
 801237e:	f100 3aff 	add.w	sl, r0, #4294967295
 8012382:	b2a4      	uxth	r4, r4
 8012384:	fa44 f40a 	asr.w	r4, r4, sl
 8012388:	07e4      	lsls	r4, r4, #31
 801238a:	d531      	bpl.n	80123f0 <stepMapRenew+0x334>
	while (head != tail) {
 801238c:	45e6      	cmp	lr, ip
 801238e:	d048      	beq.n	8012422 <stepMapRenew+0x366>
 8012390:	f817 100c 	ldrb.w	r1, [r7, ip]
		x = q[head] >> 4;
 8012394:	0908      	lsrs	r0, r1, #4
		y = q[head] & 0x0f;
 8012396:	f001 010f 	and.w	r1, r1, #15
		head++;
 801239a:	f10c 0c01 	add.w	ip, ip, #1
		if (wall_hor[_x] & 1 << _y) {
 801239e:	f836 4010 	ldrh.w	r4, [r6, r0, lsl #1]
		head++;
 80123a2:	fa5f fc8c 	uxtb.w	ip, ip
		if (wall_hor[_x] & 1 << _y) {
 80123a6:	b2a4      	uxth	r4, r4
 80123a8:	410c      	asrs	r4, r1
 80123aa:	07e4      	lsls	r4, r4, #31
 80123ac:	d4d6      	bmi.n	801235c <stepMapRenew+0x2a0>
	if (_state) {
 80123ae:	b12a      	cbz	r2, 80123bc <stepMapRenew+0x300>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 80123b0:	f838 4010 	ldrh.w	r4, [r8, r0, lsl #1]
 80123b4:	b2a4      	uxth	r4, r4
 80123b6:	410c      	asrs	r4, r1
 80123b8:	07e4      	lsls	r4, r4, #31
 80123ba:	d575      	bpl.n	80124a8 <stepMapRenew+0x3ec>
				&& (StepMap[x][y + 1] == 255) && y != 15) {	//kXV
 80123bc:	1c4c      	adds	r4, r1, #1
 80123be:	ea4f 1b00 	mov.w	fp, r0, lsl #4
 80123c2:	445c      	add	r4, fp
 80123c4:	f835 a014 	ldrh.w	sl, [r5, r4, lsl #1]
 80123c8:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80123cc:	d1c6      	bne.n	801235c <stepMapRenew+0x2a0>
 80123ce:	290f      	cmp	r1, #15
 80123d0:	d0c4      	beq.n	801235c <stepMapRenew+0x2a0>
			StepMap[x][y + 1] = StepMap[x][y] + 1;
 80123d2:	eb0b 0a01 	add.w	sl, fp, r1
			tail++;
 80123d6:	f10e 0b01 	add.w	fp, lr, #1
			q[tail] = x * 16 + y + 1;
 80123da:	f807 400e 	strb.w	r4, [r7, lr]
			StepMap[x][y + 1] = StepMap[x][y] + 1;
 80123de:	f835 a01a 	ldrh.w	sl, [r5, sl, lsl #1]
			tail++;
 80123e2:	fa5f fe8b 	uxtb.w	lr, fp
			StepMap[x][y + 1] = StepMap[x][y] + 1;
 80123e6:	f10a 0a01 	add.w	sl, sl, #1
 80123ea:	f825 a014 	strh.w	sl, [r5, r4, lsl #1]
 80123ee:	e7b5      	b.n	801235c <stepMapRenew+0x2a0>
	if (_state) {
 80123f0:	2a00      	cmp	r2, #0
 80123f2:	d17a      	bne.n	80124ea <stepMapRenew+0x42e>
				&& (StepMap[x - 1][y] == 255) && x != 0) {	//kXV
 80123f4:	eb01 1a0a 	add.w	sl, r1, sl, lsl #4
 80123f8:	f835 401a 	ldrh.w	r4, [r5, sl, lsl #1]
 80123fc:	2cff      	cmp	r4, #255	; 0xff
 80123fe:	d1c5      	bne.n	801238c <stepMapRenew+0x2d0>
 8012400:	2800      	cmp	r0, #0
 8012402:	d0c3      	beq.n	801238c <stepMapRenew+0x2d0>
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 8012404:	eb01 1100 	add.w	r1, r1, r0, lsl #4
			tail++;
 8012408:	f10e 0001 	add.w	r0, lr, #1
			q[tail] = (x - 1) * 16 + y;
 801240c:	f807 a00e 	strb.w	sl, [r7, lr]
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 8012410:	f835 1011 	ldrh.w	r1, [r5, r1, lsl #1]
			tail++;
 8012414:	fa5f fe80 	uxtb.w	lr, r0
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 8012418:	3101      	adds	r1, #1
	while (head != tail) {
 801241a:	45e6      	cmp	lr, ip
			StepMap[x - 1][y] = StepMap[x][y] + 1;
 801241c:	f825 101a 	strh.w	r1, [r5, sl, lsl #1]
	while (head != tail) {
 8012420:	d1b6      	bne.n	8012390 <stepMapRenew+0x2d4>
}
 8012422:	f50d 7d03 	add.w	sp, sp, #524	; 0x20c
 8012426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (_state) {
 801242a:	2a00      	cmp	r2, #0
 801242c:	d166      	bne.n	80124fc <stepMapRenew+0x440>
				&& (StepMap[x + 1][y] == 255) && x != 15) {	//XV
 801242e:	1c44      	adds	r4, r0, #1
 8012430:	eb01 1404 	add.w	r4, r1, r4, lsl #4
 8012434:	f835 a014 	ldrh.w	sl, [r5, r4, lsl #1]
 8012438:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 801243c:	d194      	bne.n	8012368 <stepMapRenew+0x2ac>
 801243e:	280f      	cmp	r0, #15
 8012440:	d092      	beq.n	8012368 <stepMapRenew+0x2ac>
			StepMap[x + 1][y] = StepMap[x][y] + 1;
 8012442:	eb01 1a00 	add.w	sl, r1, r0, lsl #4
			tail++;
 8012446:	f10e 0b01 	add.w	fp, lr, #1
			q[tail] = (x + 1) * 16 + y;
 801244a:	f807 400e 	strb.w	r4, [r7, lr]
			StepMap[x + 1][y] = StepMap[x][y] + 1;
 801244e:	f835 a01a 	ldrh.w	sl, [r5, sl, lsl #1]
			tail++;
 8012452:	fa5f fe8b 	uxtb.w	lr, fp
			StepMap[x + 1][y] = StepMap[x][y] + 1;
 8012456:	f10a 0a01 	add.w	sl, sl, #1
 801245a:	f825 a014 	strh.w	sl, [r5, r4, lsl #1]
 801245e:	e783      	b.n	8012368 <stepMapRenew+0x2ac>
 8012460:	20015848 	.word	0x20015848
 8012464:	20015d18 	.word	0x20015d18
 8012468:	20015f4c 	.word	0x20015f4c
 801246c:	20015cf8 	.word	0x20015cf8
 8012470:	20015cb8 	.word	0x20015cb8
	if (_state) {
 8012474:	bb42      	cbnz	r2, 80124c8 <stepMapRenew+0x40c>
				&& (StepMap[x][y - 1] == 255) && y != 0) {	//XV
 8012476:	ea4f 1b00 	mov.w	fp, r0, lsl #4
 801247a:	44da      	add	sl, fp
 801247c:	f835 401a 	ldrh.w	r4, [r5, sl, lsl #1]
 8012480:	2cff      	cmp	r4, #255	; 0xff
 8012482:	f47f af7a 	bne.w	801237a <stepMapRenew+0x2be>
 8012486:	2900      	cmp	r1, #0
 8012488:	f43f af77 	beq.w	801237a <stepMapRenew+0x2be>
			StepMap[x][y - 1] = StepMap[x][y] + 1;
 801248c:	eb0b 0401 	add.w	r4, fp, r1
			tail++;
 8012490:	f10e 0b01 	add.w	fp, lr, #1
			q[tail] = x * 16 + y - 1;
 8012494:	f807 a00e 	strb.w	sl, [r7, lr]
			StepMap[x][y - 1] = StepMap[x][y] + 1;
 8012498:	f835 4014 	ldrh.w	r4, [r5, r4, lsl #1]
			tail++;
 801249c:	fa5f fe8b 	uxtb.w	lr, fp
			StepMap[x][y - 1] = StepMap[x][y] + 1;
 80124a0:	3401      	adds	r4, #1
 80124a2:	f825 401a 	strh.w	r4, [r5, sl, lsl #1]
 80124a6:	e768      	b.n	801237a <stepMapRenew+0x2be>
		if (wall_ver[_y] & 1 << _x) {
 80124a8:	f833 4011 	ldrh.w	r4, [r3, r1, lsl #1]
 80124ac:	b2a4      	uxth	r4, r4
 80124ae:	4104      	asrs	r4, r0
 80124b0:	07e4      	lsls	r4, r4, #31
 80124b2:	d523      	bpl.n	80124fc <stepMapRenew+0x440>
		if (wall_hor[_x] & 1 << (_y - 1)) {
 80124b4:	f836 4010 	ldrh.w	r4, [r6, r0, lsl #1]
 80124b8:	f101 3aff 	add.w	sl, r1, #4294967295
 80124bc:	b2a4      	uxth	r4, r4
 80124be:	fa44 f40a 	asr.w	r4, r4, sl
 80124c2:	07e4      	lsls	r4, r4, #31
 80124c4:	f53f af59 	bmi.w	801237a <stepMapRenew+0x2be>
			if (!(wall_read_hor[_x] & 1 << (_y - 1))) {
 80124c8:	f838 4010 	ldrh.w	r4, [r8, r0, lsl #1]
 80124cc:	b2a4      	uxth	r4, r4
 80124ce:	fa44 f40a 	asr.w	r4, r4, sl
 80124d2:	07e4      	lsls	r4, r4, #31
 80124d4:	d4cf      	bmi.n	8012476 <stepMapRenew+0x3ba>
		if (wall_ver[_y] & 1 << (_x - 1)) {
 80124d6:	f833 4011 	ldrh.w	r4, [r3, r1, lsl #1]
 80124da:	f100 3aff 	add.w	sl, r0, #4294967295
 80124de:	b2a4      	uxth	r4, r4
 80124e0:	fa44 f40a 	asr.w	r4, r4, sl
 80124e4:	07e4      	lsls	r4, r4, #31
 80124e6:	f53f af51 	bmi.w	801238c <stepMapRenew+0x2d0>
			if (!(wall_read_ver[_y] & 1 << (_x - 1))) {
 80124ea:	f839 4011 	ldrh.w	r4, [r9, r1, lsl #1]
 80124ee:	b2a4      	uxth	r4, r4
 80124f0:	fa44 f40a 	asr.w	r4, r4, sl
 80124f4:	07e4      	lsls	r4, r4, #31
 80124f6:	f53f af7d 	bmi.w	80123f4 <stepMapRenew+0x338>
 80124fa:	e747      	b.n	801238c <stepMapRenew+0x2d0>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 80124fc:	f839 4011 	ldrh.w	r4, [r9, r1, lsl #1]
 8012500:	b2a4      	uxth	r4, r4
 8012502:	4104      	asrs	r4, r0
 8012504:	07e4      	lsls	r4, r4, #31
 8012506:	d492      	bmi.n	801242e <stepMapRenew+0x372>
 8012508:	e7d4      	b.n	80124b4 <stepMapRenew+0x3f8>
	unsigned char head = 0, tail = 1, x, y;
 801250a:	f04f 0e01 	mov.w	lr, #1
 801250e:	4e01      	ldr	r6, [pc, #4]	; (8012514 <stepMapRenew+0x458>)
 8012510:	4b01      	ldr	r3, [pc, #4]	; (8012518 <stepMapRenew+0x45c>)
 8012512:	e71b      	b.n	801234c <stepMapRenew+0x290>
 8012514:	20015d18 	.word	0x20015d18
 8012518:	20015f4c 	.word	0x20015f4c

0801251c <generateRoute_DiagMap>:
	int8_t MinDir = 0;
 801251c:	2200      	movs	r2, #0
	routeDir[0] = F;
 801251e:	2301      	movs	r3, #1
 8012520:	f04f 31ff 	mov.w	r1, #4294967295
void generateRoute_DiagMap() {		//}bvp[g
 8012524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	routeDir[0] = F;
 8012528:	f8df b5a0 	ldr.w	fp, [pc, #1440]	; 8012acc <generateRoute_DiagMap+0x5b0>
void generateRoute_DiagMap() {		//}bvp[g
 801252c:	b08f      	sub	sp, #60	; 0x3c
	y = 0;
 801252e:	4615      	mov	r5, r2
	x = 0;
 8012530:	4614      	mov	r4, r2
 8012532:	f8df 859c 	ldr.w	r8, [pc, #1436]	; 8012ad0 <generateRoute_DiagMap+0x5b4>
	routeDir[0] = F;
 8012536:	4692      	mov	sl, r2
 8012538:	f8df 9598 	ldr.w	r9, [pc, #1432]	; 8012ad4 <generateRoute_DiagMap+0x5b8>
	int8_t MinDir = 0;
 801253c:	9202      	str	r2, [sp, #8]
 801253e:	9104      	str	r1, [sp, #16]
	int8_t vh = hor;
 8012540:	9303      	str	r3, [sp, #12]
 8012542:	9101      	str	r1, [sp, #4]
	for (i = 1;; i++) {
 8012544:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
	routeDir[0] = F;
 8012548:	f88b 3000 	strb.w	r3, [fp]
		if (vh == ver) {
 801254c:	2b00      	cmp	r3, #0
 801254e:	f000 8099 	beq.w	8012684 <generateRoute_DiagMap+0x168>
			if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8012552:	2d0d      	cmp	r5, #13
			MinStep = DiagStepMap_hor[x][y];
 8012554:	ebaa 0304 	sub.w	r3, sl, r4
			if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8012558:	f105 0e01 	add.w	lr, r5, #1
 801255c:	bf8c      	ite	hi
 801255e:	2200      	movhi	r2, #0
 8012560:	2201      	movls	r2, #1
 8012562:	4611      	mov	r1, r2
 8012564:	920a      	str	r2, [sp, #40]	; 0x28
			MinStep = DiagStepMap_hor[x][y];
 8012566:	195a      	adds	r2, r3, r5
			if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8012568:	4473      	add	r3, lr
			MinStep = DiagStepMap_hor[x][y];
 801256a:	f839 2012 	ldrh.w	r2, [r9, r2, lsl #1]
			if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 801256e:	f839 6013 	ldrh.w	r6, [r9, r3, lsl #1]
			MinStep = DiagStepMap_hor[x][y];
 8012572:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
			if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8012576:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 801257a:	b29b      	uxth	r3, r3
 801257c:	429e      	cmp	r6, r3
 801257e:	f080 8319 	bcs.w	8012bb4 <generateRoute_DiagMap+0x698>
 8012582:	2900      	cmp	r1, #0
 8012584:	f000 8316 	beq.w	8012bb4 <generateRoute_DiagMap+0x698>
				MinDir = North;
 8012588:	2300      	movs	r3, #0
				MinStep = DiagStepMap_hor[x][y + 1];
 801258a:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
				MinDir = North;
 801258e:	9305      	str	r3, [sp, #20]
			if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8012590:	ebaa 0204 	sub.w	r2, sl, r4
 8012594:	9801      	ldr	r0, [sp, #4]
 8012596:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 801259a:	1c29      	adds	r1, r5, #0
 801259c:	4402      	add	r2, r0
 801259e:	b29b      	uxth	r3, r3
 80125a0:	bf18      	it	ne
 80125a2:	2101      	movne	r1, #1
 80125a4:	f839 c012 	ldrh.w	ip, [r9, r2, lsl #1]
 80125a8:	9109      	str	r1, [sp, #36]	; 0x24
 80125aa:	459c      	cmp	ip, r3
 80125ac:	d204      	bcs.n	80125b8 <generateRoute_DiagMap+0x9c>
 80125ae:	b119      	cbz	r1, 80125b8 <generateRoute_DiagMap+0x9c>
				MinDir = South;
 80125b0:	2304      	movs	r3, #4
				MinStep = DiagStepMap_hor[x][y - 1];
 80125b2:	f8ad c034 	strh.w	ip, [sp, #52]	; 0x34
				MinDir = South;
 80125b6:	9305      	str	r3, [sp, #20]
			if (MinStep > DiagStepMap_ver[x][y + 1] && x < 15 && y < 15) {
 80125b8:	eb0a 020e 	add.w	r2, sl, lr
 80125bc:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80125c0:	f838 0012 	ldrh.w	r0, [r8, r2, lsl #1]
 80125c4:	b29b      	uxth	r3, r3
 80125c6:	4298      	cmp	r0, r3
 80125c8:	f080 8237 	bcs.w	8012a3a <generateRoute_DiagMap+0x51e>
 80125cc:	2c0e      	cmp	r4, #14
 80125ce:	f200 8234 	bhi.w	8012a3a <generateRoute_DiagMap+0x51e>
 80125d2:	2d0e      	cmp	r5, #14
 80125d4:	f200 8231 	bhi.w	8012a3a <generateRoute_DiagMap+0x51e>
				MinDir = NorthEast;
 80125d8:	9b03      	ldr	r3, [sp, #12]
				MinStep = DiagStepMap_ver[x][y + 1];
 80125da:	f8ad 0034 	strh.w	r0, [sp, #52]	; 0x34
				MinDir = NorthEast;
 80125de:	9305      	str	r3, [sp, #20]
				vh = ver;
 80125e0:	2300      	movs	r3, #0
 80125e2:	9306      	str	r3, [sp, #24]
			if (MinStep > DiagStepMap_ver[x][y] && x < 15 && y < 16) {
 80125e4:	eb0a 0205 	add.w	r2, sl, r5
 80125e8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80125ec:	f838 2012 	ldrh.w	r2, [r8, r2, lsl #1]
 80125f0:	b29b      	uxth	r3, r3
 80125f2:	429a      	cmp	r2, r3
 80125f4:	9208      	str	r2, [sp, #32]
 80125f6:	d209      	bcs.n	801260c <generateRoute_DiagMap+0xf0>
 80125f8:	2c0e      	cmp	r4, #14
 80125fa:	d807      	bhi.n	801260c <generateRoute_DiagMap+0xf0>
 80125fc:	2d0f      	cmp	r5, #15
 80125fe:	d805      	bhi.n	801260c <generateRoute_DiagMap+0xf0>
				MinDir = SouthEast;
 8012600:	2303      	movs	r3, #3
				MinStep = DiagStepMap_ver[x][y];
 8012602:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
				MinDir = SouthEast;
 8012606:	9305      	str	r3, [sp, #20]
				vh = ver;
 8012608:	2300      	movs	r3, #0
 801260a:	9306      	str	r3, [sp, #24]
			if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 801260c:	1c22      	adds	r2, r4, #0
 801260e:	9b04      	ldr	r3, [sp, #16]
 8012610:	f8bd 7034 	ldrh.w	r7, [sp, #52]	; 0x34
 8012614:	bf18      	it	ne
 8012616:	2201      	movne	r2, #1
 8012618:	011b      	lsls	r3, r3, #4
 801261a:	b2bf      	uxth	r7, r7
 801261c:	4611      	mov	r1, r2
 801261e:	9207      	str	r2, [sp, #28]
 8012620:	195a      	adds	r2, r3, r5
 8012622:	f838 2012 	ldrh.w	r2, [r8, r2, lsl #1]
 8012626:	42ba      	cmp	r2, r7
 8012628:	d206      	bcs.n	8012638 <generateRoute_DiagMap+0x11c>
 801262a:	b129      	cbz	r1, 8012638 <generateRoute_DiagMap+0x11c>
				MinDir = SouthWest;
 801262c:	2705      	movs	r7, #5
				MinStep = DiagStepMap_ver[x - 1][y];
 801262e:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
				MinDir = SouthWest;
 8012632:	9705      	str	r7, [sp, #20]
				vh = ver;
 8012634:	2700      	movs	r7, #0
 8012636:	9706      	str	r7, [sp, #24]
			if (MinStep > DiagStepMap_ver[x - 1][y + 1] && x > 0 && y < 15) {
 8012638:	4473      	add	r3, lr
 801263a:	f8bd 7034 	ldrh.w	r7, [sp, #52]	; 0x34
 801263e:	f838 3013 	ldrh.w	r3, [r8, r3, lsl #1]
 8012642:	b2bf      	uxth	r7, r7
 8012644:	42bb      	cmp	r3, r7
 8012646:	f080 81fb 	bcs.w	8012a40 <generateRoute_DiagMap+0x524>
 801264a:	2d0e      	cmp	r5, #14
 801264c:	f200 81f8 	bhi.w	8012a40 <generateRoute_DiagMap+0x524>
 8012650:	9f07      	ldr	r7, [sp, #28]
 8012652:	2f00      	cmp	r7, #0
 8012654:	f000 81f4 	beq.w	8012a40 <generateRoute_DiagMap+0x524>
				MinStep = DiagStepMap_ver[x - 1][y + 1];
 8012658:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
			if (MinStep == 0) {
 801265c:	f8bd 7034 	ldrh.w	r7, [sp, #52]	; 0x34
 8012660:	b2bf      	uxth	r7, r7
 8012662:	2f00      	cmp	r7, #0
 8012664:	f000 82a9 	beq.w	8012bba <generateRoute_DiagMap+0x69e>
			switch (ExDir) {
 8012668:	9f02      	ldr	r7, [sp, #8]
 801266a:	2f07      	cmp	r7, #7
 801266c:	f200 82d3 	bhi.w	8012c16 <generateRoute_DiagMap+0x6fa>
 8012670:	e8df f017 	tbh	[pc, r7, lsl #1]
 8012674:	0232030d 	.word	0x0232030d
 8012678:	020f02d1 	.word	0x020f02d1
 801267c:	01f60303 	.word	0x01f60303
 8012680:	02c702d1 	.word	0x02c702d1
			if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 8012684:	2c0d      	cmp	r4, #13
			MinStep = DiagStepMap_ver[x][y];
 8012686:	eb0a 0305 	add.w	r3, sl, r5
			if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 801268a:	f104 0201 	add.w	r2, r4, #1
 801268e:	bf8c      	ite	hi
 8012690:	2100      	movhi	r1, #0
 8012692:	2101      	movls	r1, #1
 8012694:	460f      	mov	r7, r1
 8012696:	910a      	str	r1, [sp, #40]	; 0x28
			MinStep = DiagStepMap_ver[x][y];
 8012698:	f838 1013 	ldrh.w	r1, [r8, r3, lsl #1]
			if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 801269c:	0113      	lsls	r3, r2, #4
			MinStep = DiagStepMap_ver[x][y];
 801269e:	f8ad 1034 	strh.w	r1, [sp, #52]	; 0x34
			if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 80126a2:	1958      	adds	r0, r3, r5
 80126a4:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 80126a8:	f838 0010 	ldrh.w	r0, [r8, r0, lsl #1]
 80126ac:	b289      	uxth	r1, r1
 80126ae:	9009      	str	r0, [sp, #36]	; 0x24
 80126b0:	4288      	cmp	r0, r1
 80126b2:	f080 81b1 	bcs.w	8012a18 <generateRoute_DiagMap+0x4fc>
 80126b6:	2f00      	cmp	r7, #0
 80126b8:	f000 81ae 	beq.w	8012a18 <generateRoute_DiagMap+0x4fc>
				MinDir = East;
 80126bc:	2102      	movs	r1, #2
				MinStep = DiagStepMap_ver[x + 1][y];
 80126be:	f8ad 0034 	strh.w	r0, [sp, #52]	; 0x34
				MinDir = East;
 80126c2:	9105      	str	r1, [sp, #20]
			if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 80126c4:	1c26      	adds	r6, r4, #0
 80126c6:	9904      	ldr	r1, [sp, #16]
 80126c8:	bf18      	it	ne
 80126ca:	2601      	movne	r6, #1
 80126cc:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 80126d0:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 80126d4:	4637      	mov	r7, r6
 80126d6:	960b      	str	r6, [sp, #44]	; 0x2c
 80126d8:	b289      	uxth	r1, r1
 80126da:	f838 6010 	ldrh.w	r6, [r8, r0, lsl #1]
 80126de:	428e      	cmp	r6, r1
 80126e0:	d204      	bcs.n	80126ec <generateRoute_DiagMap+0x1d0>
 80126e2:	b11f      	cbz	r7, 80126ec <generateRoute_DiagMap+0x1d0>
				MinDir = West;
 80126e4:	2106      	movs	r1, #6
				MinStep = DiagStepMap_ver[x - 1][y];
 80126e6:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
				MinDir = West;
 80126ea:	9105      	str	r1, [sp, #20]
			if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 80126ec:	ebaa 0004 	sub.w	r0, sl, r4
 80126f0:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 80126f4:	2d0e      	cmp	r5, #14
 80126f6:	4428      	add	r0, r5
 80126f8:	b289      	uxth	r1, r1
 80126fa:	bf8c      	ite	hi
 80126fc:	2700      	movhi	r7, #0
 80126fe:	2701      	movls	r7, #1
 8012700:	f839 c010 	ldrh.w	ip, [r9, r0, lsl #1]
 8012704:	9707      	str	r7, [sp, #28]
 8012706:	458c      	cmp	ip, r1
 8012708:	f080 8183 	bcs.w	8012a12 <generateRoute_DiagMap+0x4f6>
 801270c:	2f00      	cmp	r7, #0
 801270e:	f000 8180 	beq.w	8012a12 <generateRoute_DiagMap+0x4f6>
				MinDir = NorthWest;
 8012712:	2107      	movs	r1, #7
				MinStep = DiagStepMap_hor[x][y];
 8012714:	f8ad c034 	strh.w	ip, [sp, #52]	; 0x34
				MinDir = NorthWest;
 8012718:	9105      	str	r1, [sp, #20]
				vh = hor;
 801271a:	2101      	movs	r1, #1
 801271c:	9106      	str	r1, [sp, #24]
			if (MinStep > DiagStepMap_hor[x + 1][y] && x < 15 && y < 15) {
 801271e:	1a98      	subs	r0, r3, r2
 8012720:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 8012724:	4428      	add	r0, r5
 8012726:	b289      	uxth	r1, r1
 8012728:	f839 e010 	ldrh.w	lr, [r9, r0, lsl #1]
 801272c:	458e      	cmp	lr, r1
 801272e:	d208      	bcs.n	8012742 <generateRoute_DiagMap+0x226>
 8012730:	2c0e      	cmp	r4, #14
 8012732:	d806      	bhi.n	8012742 <generateRoute_DiagMap+0x226>
 8012734:	9907      	ldr	r1, [sp, #28]
 8012736:	b121      	cbz	r1, 8012742 <generateRoute_DiagMap+0x226>
				MinDir = NorthEast;
 8012738:	2101      	movs	r1, #1
				MinStep = DiagStepMap_hor[x + 1][y];
 801273a:	f8ad e034 	strh.w	lr, [sp, #52]	; 0x34
				MinDir = NorthEast;
 801273e:	9105      	str	r1, [sp, #20]
				vh = hor;
 8012740:	9106      	str	r1, [sp, #24]
			if (MinStep > DiagStepMap_hor[x + 1][y - 1] && x < 15 && y > 0) {
 8012742:	9801      	ldr	r0, [sp, #4]
 8012744:	1a9b      	subs	r3, r3, r2
 8012746:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 801274a:	4403      	add	r3, r0
 801274c:	1c28      	adds	r0, r5, #0
 801274e:	b289      	uxth	r1, r1
 8012750:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 8012754:	bf18      	it	ne
 8012756:	2001      	movne	r0, #1
 8012758:	428b      	cmp	r3, r1
 801275a:	9308      	str	r3, [sp, #32]
 801275c:	d20e      	bcs.n	801277c <generateRoute_DiagMap+0x260>
 801275e:	2c0e      	cmp	r4, #14
 8012760:	bf8c      	ite	hi
 8012762:	2300      	movhi	r3, #0
 8012764:	f000 0301 	andls.w	r3, r0, #1
 8012768:	b143      	cbz	r3, 801277c <generateRoute_DiagMap+0x260>
				MinStep = DiagStepMap_hor[x + 1][y - 1];
 801276a:	4618      	mov	r0, r3
				MinDir = SouthEast;
 801276c:	2303      	movs	r3, #3
 801276e:	9305      	str	r3, [sp, #20]
				vh = hor;
 8012770:	2301      	movs	r3, #1
 8012772:	9306      	str	r3, [sp, #24]
				MinStep = DiagStepMap_hor[x + 1][y - 1];
 8012774:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8012778:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
			if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 801277c:	ebaa 0304 	sub.w	r3, sl, r4
 8012780:	9f01      	ldr	r7, [sp, #4]
 8012782:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 8012786:	443b      	add	r3, r7
 8012788:	b289      	uxth	r1, r1
 801278a:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801278e:	428b      	cmp	r3, r1
 8012790:	f080 80d8 	bcs.w	8012944 <generateRoute_DiagMap+0x428>
 8012794:	2800      	cmp	r0, #0
 8012796:	f000 80d5 	beq.w	8012944 <generateRoute_DiagMap+0x428>
				MinStep = DiagStepMap_hor[x][y - 1];
 801279a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
			if (MinStep == 0) {
 801279e:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 80127a2:	b289      	uxth	r1, r1
 80127a4:	2900      	cmp	r1, #0
 80127a6:	f000 8208 	beq.w	8012bba <generateRoute_DiagMap+0x69e>
			switch (ExDir) {
 80127aa:	9902      	ldr	r1, [sp, #8]
 80127ac:	3901      	subs	r1, #1
 80127ae:	2906      	cmp	r1, #6
 80127b0:	f200 80a5 	bhi.w	80128fe <generateRoute_DiagMap+0x3e2>
 80127b4:	e8df f001 	tbb	[pc, r1]
 80127b8:	a3045877 	.word	0xa3045877
 80127bc:	b3bc      	.short	0xb3bc
 80127be:	9b          	.byte	0x9b
 80127bf:	00          	.byte	0x00
				MinDir = SouthWest;
 80127c0:	2305      	movs	r3, #5
 80127c2:	9305      	str	r3, [sp, #20]
				vh = hor;
 80127c4:	2301      	movs	r3, #1
 80127c6:	9306      	str	r3, [sp, #24]
				if (MinStep > DiagStepMap_hor[x + 1][y - 1] && x < 15
 80127c8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80127cc:	9e08      	ldr	r6, [sp, #32]
 80127ce:	b29b      	uxth	r3, r3
 80127d0:	429e      	cmp	r6, r3
 80127d2:	f080 80fe 	bcs.w	80129d2 <generateRoute_DiagMap+0x4b6>
						&& y > 0) {
 80127d6:	2c0e      	cmp	r4, #14
 80127d8:	f200 80fb 	bhi.w	80129d2 <generateRoute_DiagMap+0x4b6>
 80127dc:	2800      	cmp	r0, #0
 80127de:	f000 80f8 	beq.w	80129d2 <generateRoute_DiagMap+0x4b6>
					vh = hor;
 80127e2:	2301      	movs	r3, #1
					MinStep = DiagStepMap_hor[x + 1][y - 1];
 80127e4:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
					vh = hor;
 80127e8:	9303      	str	r3, [sp, #12]
				x++;
 80127ea:	b2d4      	uxtb	r4, r2
				routeDir[i] = R;
 80127ec:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				y--;
 80127f0:	f89d 5004 	ldrb.w	r5, [sp, #4]
				routeDir[i] = R;
 80127f4:	2202      	movs	r2, #2
 80127f6:	b29b      	uxth	r3, r3
 80127f8:	1e61      	subs	r1, r4, #1
 80127fa:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80127fe:	9104      	str	r1, [sp, #16]
 8012800:	1e69      	subs	r1, r5, #1
 8012802:	f80b 2003 	strb.w	r2, [fp, r3]
				break;
 8012806:	2303      	movs	r3, #3
 8012808:	9101      	str	r1, [sp, #4]
 801280a:	9302      	str	r3, [sp, #8]
		printf("x=%d,y=%d,%d,", x, y, MinStep);
 801280c:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012810:	462a      	mov	r2, r5
 8012812:	4621      	mov	r1, r4
 8012814:	48a8      	ldr	r0, [pc, #672]	; (8012ab8 <generateRoute_DiagMap+0x59c>)
 8012816:	b29b      	uxth	r3, r3
 8012818:	f007 fd2a 	bl	801a270 <iprintf>
		if (routeDir[i] == F) {
 801281c:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012820:	b29b      	uxth	r3, r3
 8012822:	f81b 3003 	ldrb.w	r3, [fp, r3]
 8012826:	2b01      	cmp	r3, #1
 8012828:	f000 80f9 	beq.w	8012a1e <generateRoute_DiagMap+0x502>
		} else if (routeDir[i] == R) {
 801282c:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012830:	b29b      	uxth	r3, r3
 8012832:	f81b 3003 	ldrb.w	r3, [fp, r3]
 8012836:	2b02      	cmp	r3, #2
 8012838:	f000 80f8 	beq.w	8012a2c <generateRoute_DiagMap+0x510>
		} else if (routeDir[i] == L) {
 801283c:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
			printf("%d,L\n", i);
 8012840:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
		} else if (routeDir[i] == L) {
 8012844:	b29b      	uxth	r3, r3
			printf("%d,S\n", i);
 8012846:	b289      	uxth	r1, r1
		} else if (routeDir[i] == L) {
 8012848:	f81b 3003 	ldrb.w	r3, [fp, r3]
 801284c:	2b03      	cmp	r3, #3
			printf("%d,L\n", i);
 801284e:	bf0c      	ite	eq
 8012850:	489a      	ldreq	r0, [pc, #616]	; (8012abc <generateRoute_DiagMap+0x5a0>)
			printf("%d,S\n", i);
 8012852:	489b      	ldrne	r0, [pc, #620]	; (8012ac0 <generateRoute_DiagMap+0x5a4>)
 8012854:	f007 fd0c 	bl	801a270 <iprintf>
	for (i = 1;; i++) {
 8012858:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 801285c:	3301      	adds	r3, #1
 801285e:	b29b      	uxth	r3, r3
 8012860:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
 8012864:	9b03      	ldr	r3, [sp, #12]
		if (vh == ver) {
 8012866:	e671      	b.n	801254c <generateRoute_DiagMap+0x30>
				MinDir = SouthWest;
 8012868:	2305      	movs	r3, #5
 801286a:	9305      	str	r3, [sp, #20]
				vh = hor;
 801286c:	2301      	movs	r3, #1
 801286e:	9306      	str	r3, [sp, #24]
				if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 8012870:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012874:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012876:	b29b      	uxth	r3, r3
 8012878:	4298      	cmp	r0, r3
 801287a:	f080 80aa 	bcs.w	80129d2 <generateRoute_DiagMap+0x4b6>
 801287e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012880:	2b00      	cmp	r3, #0
 8012882:	f000 80a6 	beq.w	80129d2 <generateRoute_DiagMap+0x4b6>
					MinStep = DiagStepMap_ver[x + 1][y];
 8012886:	f8ad 0034 	strh.w	r0, [sp, #52]	; 0x34
				x++;
 801288a:	b2d4      	uxtb	r4, r2
				routeDir[i] = F;
 801288c:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012890:	2201      	movs	r2, #1
				break;
 8012892:	2102      	movs	r1, #2
				break;
 8012894:	9102      	str	r1, [sp, #8]
				routeDir[i] = R;
 8012896:	b29b      	uxth	r3, r3
 8012898:	1e61      	subs	r1, r4, #1
 801289a:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 801289e:	f80b 2003 	strb.w	r2, [fp, r3]
 80128a2:	9104      	str	r1, [sp, #16]
				break;
 80128a4:	e7b2      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				vh = hor;
 80128a6:	9b02      	ldr	r3, [sp, #8]
 80128a8:	9306      	str	r3, [sp, #24]
				MinDir = SouthWest;
 80128aa:	2305      	movs	r3, #5
 80128ac:	9305      	str	r3, [sp, #20]
				if (MinStep > DiagStepMap_hor[x + 1][y] && x < 15 && y < 15) {
 80128ae:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80128b2:	b29b      	uxth	r3, r3
 80128b4:	459e      	cmp	lr, r3
 80128b6:	f080 808c 	bcs.w	80129d2 <generateRoute_DiagMap+0x4b6>
 80128ba:	2c0e      	cmp	r4, #14
 80128bc:	f200 8089 	bhi.w	80129d2 <generateRoute_DiagMap+0x4b6>
 80128c0:	9b07      	ldr	r3, [sp, #28]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	f000 8085 	beq.w	80129d2 <generateRoute_DiagMap+0x4b6>
					vh = hor;
 80128c8:	2301      	movs	r3, #1
					MinStep = DiagStepMap_hor[x + 1][y];
 80128ca:	f8ad e034 	strh.w	lr, [sp, #52]	; 0x34
					vh = hor;
 80128ce:	9303      	str	r3, [sp, #12]
				x++;
 80128d0:	b2d4      	uxtb	r4, r2
				break;
 80128d2:	2201      	movs	r2, #1
				routeDir[i] = L;
 80128d4:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				break;
 80128d8:	9202      	str	r2, [sp, #8]
 80128da:	1e62      	subs	r2, r4, #1
				routeDir[i] = L;
 80128dc:	b29b      	uxth	r3, r3
 80128de:	9204      	str	r2, [sp, #16]
 80128e0:	f04f 0203 	mov.w	r2, #3
 80128e4:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80128e8:	f80b 2003 	strb.w	r2, [fp, r3]
				break;
 80128ec:	e78e      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 80128ee:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80128f2:	b29b      	uxth	r3, r3
 80128f4:	459c      	cmp	ip, r3
 80128f6:	d202      	bcs.n	80128fe <generateRoute_DiagMap+0x3e2>
 80128f8:	9b07      	ldr	r3, [sp, #28]
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d145      	bne.n	801298a <generateRoute_DiagMap+0x46e>
				vh = hor;
 80128fe:	2301      	movs	r3, #1
 8012900:	9303      	str	r3, [sp, #12]
				y--;
 8012902:	f89d 5004 	ldrb.w	r5, [sp, #4]
				break;
 8012906:	2205      	movs	r2, #5
				routeDir[i] = L;
 8012908:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				break;
 801290c:	9202      	str	r2, [sp, #8]
 801290e:	1e6a      	subs	r2, r5, #1
				routeDir[i] = L;
 8012910:	b29b      	uxth	r3, r3
 8012912:	9201      	str	r2, [sp, #4]
 8012914:	f04f 0203 	mov.w	r2, #3
 8012918:	f80b 2003 	strb.w	r2, [fp, r3]
				break;
 801291c:	e776      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 801291e:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012922:	b29b      	uxth	r3, r3
 8012924:	429e      	cmp	r6, r3
 8012926:	d2ea      	bcs.n	80128fe <generateRoute_DiagMap+0x3e2>
 8012928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801292a:	2b00      	cmp	r3, #0
 801292c:	d141      	bne.n	80129b2 <generateRoute_DiagMap+0x496>
 801292e:	e7e6      	b.n	80128fe <generateRoute_DiagMap+0x3e2>
				if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8012930:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8012934:	b292      	uxth	r2, r2
 8012936:	4293      	cmp	r3, r2
 8012938:	d2e1      	bcs.n	80128fe <generateRoute_DiagMap+0x3e2>
					MinStep = DiagStepMap_hor[x][y - 1];
 801293a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
					vh = hor;
 801293e:	2301      	movs	r3, #1
 8012940:	9303      	str	r3, [sp, #12]
 8012942:	e7de      	b.n	8012902 <generateRoute_DiagMap+0x3e6>
			if (MinStep == 0) {
 8012944:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 8012948:	b289      	uxth	r1, r1
 801294a:	2900      	cmp	r1, #0
 801294c:	f000 8135 	beq.w	8012bba <generateRoute_DiagMap+0x69e>
			switch (ExDir) {
 8012950:	9902      	ldr	r1, [sp, #8]
 8012952:	3901      	subs	r1, #1
 8012954:	2906      	cmp	r1, #6
 8012956:	d83c      	bhi.n	80129d2 <generateRoute_DiagMap+0x4b6>
 8012958:	a701      	add	r7, pc, #4	; (adr r7, 8012960 <generateRoute_DiagMap+0x444>)
 801295a:	f857 f021 	ldr.w	pc, [r7, r1, lsl #2]
 801295e:	bf00      	nop
 8012960:	080128af 	.word	0x080128af
 8012964:	08012871 	.word	0x08012871
 8012968:	080127c9 	.word	0x080127c9
 801296c:	080129d3 	.word	0x080129d3
 8012970:	080129c5 	.word	0x080129c5
 8012974:	080129a5 	.word	0x080129a5
 8012978:	0801297d 	.word	0x0801297d
				if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 801297c:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012980:	b29b      	uxth	r3, r3
 8012982:	459c      	cmp	ip, r3
 8012984:	d225      	bcs.n	80129d2 <generateRoute_DiagMap+0x4b6>
 8012986:	9b07      	ldr	r3, [sp, #28]
 8012988:	b31b      	cbz	r3, 80129d2 <generateRoute_DiagMap+0x4b6>
					vh = hor;
 801298a:	2301      	movs	r3, #1
					MinStep = DiagStepMap_hor[x][y];
 801298c:	f8ad c034 	strh.w	ip, [sp, #52]	; 0x34
					vh = hor;
 8012990:	9303      	str	r3, [sp, #12]
				routeDir[i] = R;
 8012992:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012996:	2202      	movs	r2, #2
				break;
 8012998:	2107      	movs	r1, #7
				routeDir[i] = R;
 801299a:	b29b      	uxth	r3, r3
				break;
 801299c:	9102      	str	r1, [sp, #8]
				routeDir[i] = R;
 801299e:	f80b 2003 	strb.w	r2, [fp, r3]
				break;
 80129a2:	e733      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 80129a4:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 80129a8:	b29b      	uxth	r3, r3
 80129aa:	429e      	cmp	r6, r3
 80129ac:	d211      	bcs.n	80129d2 <generateRoute_DiagMap+0x4b6>
 80129ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80129b0:	b17b      	cbz	r3, 80129d2 <generateRoute_DiagMap+0x4b6>
					MinStep = DiagStepMap_ver[x - 1][y];
 80129b2:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
				routeDir[i] = F;
 80129b6:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 80129ba:	2201      	movs	r2, #1
				x--;
 80129bc:	f89d 4010 	ldrb.w	r4, [sp, #16]
				break;
 80129c0:	2106      	movs	r1, #6
 80129c2:	e767      	b.n	8012894 <generateRoute_DiagMap+0x378>
				if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 80129c4:	f8bd 1034 	ldrh.w	r1, [sp, #52]	; 0x34
 80129c8:	b289      	uxth	r1, r1
 80129ca:	428b      	cmp	r3, r1
 80129cc:	d201      	bcs.n	80129d2 <generateRoute_DiagMap+0x4b6>
 80129ce:	2800      	cmp	r0, #0
 80129d0:	d1b3      	bne.n	801293a <generateRoute_DiagMap+0x41e>
			switch (MinDir) {
 80129d2:	9b05      	ldr	r3, [sp, #20]
 80129d4:	3b01      	subs	r3, #1
 80129d6:	2b06      	cmp	r3, #6
 80129d8:	f200 810e 	bhi.w	8012bf8 <generateRoute_DiagMap+0x6dc>
 80129dc:	e8df f013 	tbh	[pc, r3, lsl #1]
 80129e0:	00130016 	.word	0x00130016
 80129e4:	010c0010 	.word	0x010c0010
 80129e8:	000a000d 	.word	0x000a000d
 80129ec:	0007      	.short	0x0007
 80129ee:	9b06      	ldr	r3, [sp, #24]
 80129f0:	9303      	str	r3, [sp, #12]
 80129f2:	e7ce      	b.n	8012992 <generateRoute_DiagMap+0x476>
 80129f4:	9b06      	ldr	r3, [sp, #24]
 80129f6:	9303      	str	r3, [sp, #12]
 80129f8:	e7dd      	b.n	80129b6 <generateRoute_DiagMap+0x49a>
 80129fa:	9b06      	ldr	r3, [sp, #24]
 80129fc:	9303      	str	r3, [sp, #12]
 80129fe:	e780      	b.n	8012902 <generateRoute_DiagMap+0x3e6>
 8012a00:	9b06      	ldr	r3, [sp, #24]
 8012a02:	9303      	str	r3, [sp, #12]
 8012a04:	e6f1      	b.n	80127ea <generateRoute_DiagMap+0x2ce>
 8012a06:	9b06      	ldr	r3, [sp, #24]
 8012a08:	9303      	str	r3, [sp, #12]
 8012a0a:	e73e      	b.n	801288a <generateRoute_DiagMap+0x36e>
 8012a0c:	9b06      	ldr	r3, [sp, #24]
 8012a0e:	9303      	str	r3, [sp, #12]
 8012a10:	e75e      	b.n	80128d0 <generateRoute_DiagMap+0x3b4>
 8012a12:	2100      	movs	r1, #0
 8012a14:	9106      	str	r1, [sp, #24]
 8012a16:	e682      	b.n	801271e <generateRoute_DiagMap+0x202>
 8012a18:	9902      	ldr	r1, [sp, #8]
 8012a1a:	9105      	str	r1, [sp, #20]
 8012a1c:	e652      	b.n	80126c4 <generateRoute_DiagMap+0x1a8>
			printf("%d,F\n", i);
 8012a1e:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 8012a22:	4828      	ldr	r0, [pc, #160]	; (8012ac4 <generateRoute_DiagMap+0x5a8>)
 8012a24:	b289      	uxth	r1, r1
 8012a26:	f007 fc23 	bl	801a270 <iprintf>
 8012a2a:	e715      	b.n	8012858 <generateRoute_DiagMap+0x33c>
			printf("%d,R\n", i);
 8012a2c:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 8012a30:	4825      	ldr	r0, [pc, #148]	; (8012ac8 <generateRoute_DiagMap+0x5ac>)
 8012a32:	b289      	uxth	r1, r1
 8012a34:	f007 fc1c 	bl	801a270 <iprintf>
 8012a38:	e70e      	b.n	8012858 <generateRoute_DiagMap+0x33c>
 8012a3a:	9b03      	ldr	r3, [sp, #12]
 8012a3c:	9306      	str	r3, [sp, #24]
 8012a3e:	e5d1      	b.n	80125e4 <generateRoute_DiagMap+0xc8>
			if (MinStep == 0) {
 8012a40:	f8bd 7034 	ldrh.w	r7, [sp, #52]	; 0x34
 8012a44:	b2bf      	uxth	r7, r7
 8012a46:	2f00      	cmp	r7, #0
 8012a48:	f000 80b7 	beq.w	8012bba <generateRoute_DiagMap+0x69e>
			switch (ExDir) {
 8012a4c:	9f02      	ldr	r7, [sp, #8]
 8012a4e:	2f07      	cmp	r7, #7
 8012a50:	f200 8099 	bhi.w	8012b86 <generateRoute_DiagMap+0x66a>
 8012a54:	e8df f007 	tbb	[pc, r7]
 8012a58:	21974470 	.word	0x21974470
 8012a5c:	86970860 	.word	0x86970860
				MinDir = NorthWest;
 8012a60:	2307      	movs	r3, #7
 8012a62:	9305      	str	r3, [sp, #20]
				vh = ver;
 8012a64:	2300      	movs	r3, #0
 8012a66:	9306      	str	r3, [sp, #24]
				if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 8012a68:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012a6c:	b29b      	uxth	r3, r3
 8012a6e:	429a      	cmp	r2, r3
 8012a70:	f080 8089 	bcs.w	8012b86 <generateRoute_DiagMap+0x66a>
 8012a74:	9b07      	ldr	r3, [sp, #28]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	f000 8085 	beq.w	8012b86 <generateRoute_DiagMap+0x66a>
					vh = ver;
 8012a7c:	2300      	movs	r3, #0
					MinStep = DiagStepMap_ver[x - 1][y];
 8012a7e:	f8ad 2034 	strh.w	r2, [sp, #52]	; 0x34
					vh = ver;
 8012a82:	9303      	str	r3, [sp, #12]
				routeDir[i] = R;
 8012a84:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012a88:	2202      	movs	r2, #2
				x--;
 8012a8a:	f89d 4010 	ldrb.w	r4, [sp, #16]
				break;
 8012a8e:	2105      	movs	r1, #5
 8012a90:	e700      	b.n	8012894 <generateRoute_DiagMap+0x378>
				MinDir = NorthWest;
 8012a92:	2307      	movs	r3, #7
 8012a94:	9305      	str	r3, [sp, #20]
				vh = ver;
 8012a96:	2300      	movs	r3, #0
 8012a98:	9306      	str	r3, [sp, #24]
				if (MinStep > DiagStepMap_ver[x][y] && x < 15 && y < 16) {
 8012a9a:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012a9e:	9908      	ldr	r1, [sp, #32]
 8012aa0:	b29b      	uxth	r3, r3
 8012aa2:	4299      	cmp	r1, r3
 8012aa4:	d26f      	bcs.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012aa6:	2c0e      	cmp	r4, #14
 8012aa8:	d86d      	bhi.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012aaa:	2d0f      	cmp	r5, #15
 8012aac:	d86b      	bhi.n	8012b86 <generateRoute_DiagMap+0x66a>
					vh = ver;
 8012aae:	2300      	movs	r3, #0
					MinStep = DiagStepMap_ver[x][y];
 8012ab0:	f8ad 1034 	strh.w	r1, [sp, #52]	; 0x34
					vh = ver;
 8012ab4:	9303      	str	r3, [sp, #12]
 8012ab6:	e0d8      	b.n	8012c6a <generateRoute_DiagMap+0x74e>
 8012ab8:	0801d420 	.word	0x0801d420
 8012abc:	0801d440 	.word	0x0801d440
 8012ac0:	0801d448 	.word	0x0801d448
 8012ac4:	0801d430 	.word	0x0801d430
 8012ac8:	0801d438 	.word	0x0801d438
 8012acc:	20015b98 	.word	0x20015b98
 8012ad0:	20015d4c 	.word	0x20015d4c
 8012ad4:	20015f6c 	.word	0x20015f6c
				MinDir = NorthWest;
 8012ad8:	2307      	movs	r3, #7
 8012ada:	9305      	str	r3, [sp, #20]
				vh = ver;
 8012adc:	2300      	movs	r3, #0
 8012ade:	9306      	str	r3, [sp, #24]
				if (MinStep > DiagStepMap_ver[x][y + 1] && x < 15 && y < 15) {
 8012ae0:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012ae4:	b29b      	uxth	r3, r3
 8012ae6:	4298      	cmp	r0, r3
 8012ae8:	d24d      	bcs.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012aea:	2c0e      	cmp	r4, #14
 8012aec:	d84b      	bhi.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012aee:	2d0e      	cmp	r5, #14
 8012af0:	d849      	bhi.n	8012b86 <generateRoute_DiagMap+0x66a>
					vh = ver;
 8012af2:	2300      	movs	r3, #0
					MinStep = DiagStepMap_ver[x][y + 1];
 8012af4:	f8ad 0034 	strh.w	r0, [sp, #52]	; 0x34
					vh = ver;
 8012af8:	9306      	str	r3, [sp, #24]
				break;
 8012afa:	9903      	ldr	r1, [sp, #12]
				y++;
 8012afc:	fa5f f58e 	uxtb.w	r5, lr
				routeDir[i] = R;
 8012b00:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012b04:	2202      	movs	r2, #2
				break;
 8012b06:	9102      	str	r1, [sp, #8]
 8012b08:	9906      	ldr	r1, [sp, #24]
				routeDir[i] = R;
 8012b0a:	b29b      	uxth	r3, r3
				break;
 8012b0c:	9103      	str	r1, [sp, #12]
 8012b0e:	1e69      	subs	r1, r5, #1
				routeDir[i] = R;
 8012b10:	f80b 2003 	strb.w	r2, [fp, r3]
 8012b14:	9101      	str	r1, [sp, #4]
				break;
 8012b16:	e679      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8012b18:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012b1c:	b29b      	uxth	r3, r3
 8012b1e:	459c      	cmp	ip, r3
 8012b20:	d231      	bcs.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b24:	b37b      	cbz	r3, 8012b86 <generateRoute_DiagMap+0x66a>
					MinStep = DiagStepMap_hor[x][y - 1];
 8012b26:	f8ad c034 	strh.w	ip, [sp, #52]	; 0x34
				routeDir[i] = F;
 8012b2a:	2201      	movs	r2, #1
 8012b2c:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				break;
 8012b30:	2104      	movs	r1, #4
				y--;
 8012b32:	f89d 5004 	ldrb.w	r5, [sp, #4]
 8012b36:	e00e      	b.n	8012b56 <generateRoute_DiagMap+0x63a>
				if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8012b38:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012b3c:	b29b      	uxth	r3, r3
 8012b3e:	429e      	cmp	r6, r3
 8012b40:	d221      	bcs.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012b42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b44:	b1fb      	cbz	r3, 8012b86 <generateRoute_DiagMap+0x66a>
					MinStep = DiagStepMap_hor[x][y + 1];
 8012b46:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
				routeDir[i] = F;
 8012b4a:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				y++;
 8012b4e:	fa5f f58e 	uxtb.w	r5, lr
				routeDir[i] = F;
 8012b52:	2201      	movs	r2, #1
				break;
 8012b54:	2100      	movs	r1, #0
				break;
 8012b56:	9102      	str	r1, [sp, #8]
				routeDir[i] = F;
 8012b58:	b29b      	uxth	r3, r3
 8012b5a:	1e69      	subs	r1, r5, #1
 8012b5c:	f80b 2003 	strb.w	r2, [fp, r3]
 8012b60:	9101      	str	r1, [sp, #4]
				break;
 8012b62:	e653      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_ver[x - 1][y + 1] && x > 0
 8012b64:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8012b68:	b292      	uxth	r2, r2
 8012b6a:	4293      	cmp	r3, r2
 8012b6c:	d20b      	bcs.n	8012b86 <generateRoute_DiagMap+0x66a>
						&& y < 15) {
 8012b6e:	2d0e      	cmp	r5, #14
 8012b70:	d809      	bhi.n	8012b86 <generateRoute_DiagMap+0x66a>
 8012b72:	9a07      	ldr	r2, [sp, #28]
 8012b74:	b13a      	cbz	r2, 8012b86 <generateRoute_DiagMap+0x66a>
					MinStep = DiagStepMap_ver[x - 1][y + 1];
 8012b76:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
					vh = ver;
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	9303      	str	r3, [sp, #12]
 8012b7e:	e04c      	b.n	8012c1a <generateRoute_DiagMap+0x6fe>
				vh = ver;
 8012b80:	2300      	movs	r3, #0
				MinDir = NorthWest;
 8012b82:	9705      	str	r7, [sp, #20]
				vh = ver;
 8012b84:	9306      	str	r3, [sp, #24]
			switch (MinDir) {
 8012b86:	9b05      	ldr	r3, [sp, #20]
 8012b88:	2b07      	cmp	r3, #7
 8012b8a:	d835      	bhi.n	8012bf8 <generateRoute_DiagMap+0x6dc>
 8012b8c:	a201      	add	r2, pc, #4	; (adr r2, 8012b94 <generateRoute_DiagMap+0x678>)
 8012b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b92:	bf00      	nop
 8012b94:	08012c43 	.word	0x08012c43
 8012b98:	08012afb 	.word	0x08012afb
 8012b9c:	08012bf9 	.word	0x08012bf9
 8012ba0:	08012c67 	.word	0x08012c67
 8012ba4:	08012c49 	.word	0x08012c49
 8012ba8:	08012c5b 	.word	0x08012c5b
 8012bac:	08012bf9 	.word	0x08012bf9
 8012bb0:	08012c61 	.word	0x08012c61
 8012bb4:	9b02      	ldr	r3, [sp, #8]
 8012bb6:	9305      	str	r3, [sp, #20]
 8012bb8:	e4ea      	b.n	8012590 <generateRoute_DiagMap+0x74>
	if (routeDir[i + 1] == F) {
 8012bba:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012bbe:	fa1b f383 	uxtah	r3, fp, r3
 8012bc2:	785b      	ldrb	r3, [r3, #1]
 8012bc4:	2b01      	cmp	r3, #1
 8012bc6:	d06e      	beq.n	8012ca6 <generateRoute_DiagMap+0x78a>
	} else if (routeDir[i + 1] == R) {
 8012bc8:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012bcc:	fa1b f383 	uxtah	r3, fp, r3
 8012bd0:	785b      	ldrb	r3, [r3, #1]
 8012bd2:	2b02      	cmp	r3, #2
 8012bd4:	d06e      	beq.n	8012cb4 <generateRoute_DiagMap+0x798>
	} else if (routeDir[i + 1] == L) {
 8012bd6:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
		printf("%d,L\n", i);
 8012bda:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
	} else if (routeDir[i + 1] == L) {
 8012bde:	fa1b f383 	uxtah	r3, fp, r3
		printf("%d,S\n", i);
 8012be2:	b289      	uxth	r1, r1
	} else if (routeDir[i + 1] == L) {
 8012be4:	785b      	ldrb	r3, [r3, #1]
 8012be6:	2b03      	cmp	r3, #3
		printf("%d,L\n", i);
 8012be8:	bf0c      	ite	eq
 8012bea:	4836      	ldreq	r0, [pc, #216]	; (8012cc4 <generateRoute_DiagMap+0x7a8>)
		printf("%d,S\n", i);
 8012bec:	4836      	ldrne	r0, [pc, #216]	; (8012cc8 <generateRoute_DiagMap+0x7ac>)
 8012bee:	f007 fb3f 	bl	801a270 <iprintf>
}
 8012bf2:	b00f      	add	sp, #60	; 0x3c
 8012bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			switch (MinDir) {
 8012bf8:	9b05      	ldr	r3, [sp, #20]
 8012bfa:	9302      	str	r3, [sp, #8]
 8012bfc:	9b06      	ldr	r3, [sp, #24]
 8012bfe:	9303      	str	r3, [sp, #12]
 8012c00:	e604      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_ver[x - 1][y + 1] && x > 0
 8012c02:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8012c06:	b292      	uxth	r2, r2
 8012c08:	4293      	cmp	r3, r2
 8012c0a:	d2b9      	bcs.n	8012b80 <generateRoute_DiagMap+0x664>
						&& y < 15) {
 8012c0c:	2d0e      	cmp	r5, #14
 8012c0e:	d802      	bhi.n	8012c16 <generateRoute_DiagMap+0x6fa>
 8012c10:	9a07      	ldr	r2, [sp, #28]
 8012c12:	2a00      	cmp	r2, #0
 8012c14:	d1af      	bne.n	8012b76 <generateRoute_DiagMap+0x65a>
				vh = ver;
 8012c16:	2300      	movs	r3, #0
 8012c18:	9303      	str	r3, [sp, #12]
				x--;
 8012c1a:	f89d 4010 	ldrb.w	r4, [sp, #16]
				break;
 8012c1e:	2207      	movs	r2, #7
				y++;
 8012c20:	fa5f f58e 	uxtb.w	r5, lr
				routeDir[i] = L;
 8012c24:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				break;
 8012c28:	9202      	str	r2, [sp, #8]
 8012c2a:	1e62      	subs	r2, r4, #1
				routeDir[i] = L;
 8012c2c:	b29b      	uxth	r3, r3
 8012c2e:	9204      	str	r2, [sp, #16]
 8012c30:	1e6a      	subs	r2, r5, #1
 8012c32:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8012c36:	9201      	str	r2, [sp, #4]
 8012c38:	f04f 0203 	mov.w	r2, #3
 8012c3c:	f80b 2003 	strb.w	r2, [fp, r3]
				break;
 8012c40:	e5e4      	b.n	801280c <generateRoute_DiagMap+0x2f0>
			switch (MinDir) {
 8012c42:	9b06      	ldr	r3, [sp, #24]
 8012c44:	9303      	str	r3, [sp, #12]
 8012c46:	e780      	b.n	8012b4a <generateRoute_DiagMap+0x62e>
 8012c48:	9b06      	ldr	r3, [sp, #24]
				routeDir[i] = F;
 8012c4a:	2201      	movs	r2, #1
				y--;
 8012c4c:	f89d 5004 	ldrb.w	r5, [sp, #4]
				break;
 8012c50:	2104      	movs	r1, #4
			switch (MinDir) {
 8012c52:	9303      	str	r3, [sp, #12]
				routeDir[i] = F;
 8012c54:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8012c58:	e77d      	b.n	8012b56 <generateRoute_DiagMap+0x63a>
			switch (MinDir) {
 8012c5a:	9b06      	ldr	r3, [sp, #24]
 8012c5c:	9303      	str	r3, [sp, #12]
 8012c5e:	e711      	b.n	8012a84 <generateRoute_DiagMap+0x568>
 8012c60:	9b06      	ldr	r3, [sp, #24]
 8012c62:	9303      	str	r3, [sp, #12]
 8012c64:	e7d9      	b.n	8012c1a <generateRoute_DiagMap+0x6fe>
 8012c66:	9b06      	ldr	r3, [sp, #24]
 8012c68:	9303      	str	r3, [sp, #12]
				routeDir[i] = L;
 8012c6a:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
				break;
 8012c6e:	2203      	movs	r2, #3
				routeDir[i] = L;
 8012c70:	b29b      	uxth	r3, r3
				break;
 8012c72:	9202      	str	r2, [sp, #8]
				routeDir[i] = L;
 8012c74:	f80b 2003 	strb.w	r2, [fp, r3]
				break;
 8012c78:	e5c8      	b.n	801280c <generateRoute_DiagMap+0x2f0>
				if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8012c7a:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012c7e:	b29b      	uxth	r3, r3
 8012c80:	459c      	cmp	ip, r3
 8012c82:	d2c8      	bcs.n	8012c16 <generateRoute_DiagMap+0x6fa>
 8012c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	f47f af4d 	bne.w	8012b26 <generateRoute_DiagMap+0x60a>
 8012c8c:	e7c3      	b.n	8012c16 <generateRoute_DiagMap+0x6fa>
				if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8012c8e:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8012c92:	b29b      	uxth	r3, r3
 8012c94:	429e      	cmp	r6, r3
 8012c96:	d203      	bcs.n	8012ca0 <generateRoute_DiagMap+0x784>
 8012c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	f47f af53 	bne.w	8012b46 <generateRoute_DiagMap+0x62a>
				vh = ver;
 8012ca0:	9b02      	ldr	r3, [sp, #8]
 8012ca2:	9303      	str	r3, [sp, #12]
 8012ca4:	e7b9      	b.n	8012c1a <generateRoute_DiagMap+0x6fe>
		printf("%d,F\n", i);
 8012ca6:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 8012caa:	4808      	ldr	r0, [pc, #32]	; (8012ccc <generateRoute_DiagMap+0x7b0>)
 8012cac:	b289      	uxth	r1, r1
 8012cae:	f007 fadf 	bl	801a270 <iprintf>
 8012cb2:	e79e      	b.n	8012bf2 <generateRoute_DiagMap+0x6d6>
		printf("%d,R\n", i);
 8012cb4:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 8012cb8:	4805      	ldr	r0, [pc, #20]	; (8012cd0 <generateRoute_DiagMap+0x7b4>)
 8012cba:	b289      	uxth	r1, r1
 8012cbc:	f007 fad8 	bl	801a270 <iprintf>
 8012cc0:	e797      	b.n	8012bf2 <generateRoute_DiagMap+0x6d6>
 8012cc2:	bf00      	nop
 8012cc4:	0801d440 	.word	0x0801d440
 8012cc8:	0801d448 	.word	0x0801d448
 8012ccc:	0801d430 	.word	0x0801d430
 8012cd0:	0801d438 	.word	0x0801d438

08012cd4 <generatePass>:
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 8012cd4:	4ac4      	ldr	r2, [pc, #784]	; (8012fe8 <generatePass+0x314>)
void generatePass(uint8_t _isDiag) {
 8012cd6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 8012cda:	8813      	ldrh	r3, [r2, #0]
void generatePass(uint8_t _isDiag) {
 8012cdc:	4605      	mov	r5, r0
	for (i = 0; routeDir[j] != Stop; i++) {
 8012cde:	4cc3      	ldr	r4, [pc, #780]	; (8012fec <generatePass+0x318>)
			wall_hor[_X] = (wall_hor[_X] | 1 << _Y) ^ 1 << _Y;
 8012ce0:	f023 0301 	bic.w	r3, r3, #1
 8012ce4:	041b      	lsls	r3, r3, #16
 8012ce6:	0c1b      	lsrs	r3, r3, #16
 8012ce8:	8013      	strh	r3, [r2, #0]
	generateRoute_DiagMap();	//oHo
 8012cea:	f7ff fc17 	bl	801251c <generateRoute_DiagMap>
	for (i = 0; routeDir[j] != Stop; i++) {
 8012cee:	7823      	ldrb	r3, [r4, #0]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	f000 8168 	beq.w	8012fc6 <generatePass+0x2f2>
 8012cf6:	2600      	movs	r6, #0
					pass[i] = Straight;
 8012cf8:	48bd      	ldr	r0, [pc, #756]	; (8012ff0 <generatePass+0x31c>)
 8012cfa:	f04f 0efc 	mov.w	lr, #252	; 0xfc
				pass[i] = TurnL_90;
 8012cfe:	f04f 0902 	mov.w	r9, #2
	for (i = 0; routeDir[j] != Stop; i++) {
 8012d02:	4631      	mov	r1, r6
 8012d04:	4632      	mov	r2, r6
				pass[i] = TurnR_90;
 8012d06:	f04f 0c01 	mov.w	ip, #1
					pass[i] = Straight_D;
 8012d0a:	f04f 08fd 	mov.w	r8, #253	; 0xfd
		if (_isDiag) {	//pX
 8012d0e:	b1ad      	cbz	r5, 8012d3c <generatePass+0x68>
			if (_Flag_diagMode == false) {	//[h
 8012d10:	bb86      	cbnz	r6, 8012d74 <generatePass+0xa0>
				if (routeDir[j] == F && routeDir[j + 1] == R
 8012d12:	2b01      	cmp	r3, #1
 8012d14:	d051      	beq.n	8012dba <generatePass+0xe6>
 8012d16:	3101      	adds	r1, #1
 8012d18:	5c63      	ldrb	r3, [r4, r1]
					if (pass[i - 1] > 0 || i == 0) {
 8012d1a:	1887      	adds	r7, r0, r2
 8012d1c:	f917 ac01 	ldrsb.w	sl, [r7, #-1]
						pass[i] = Straight;
 8012d20:	f800 e002 	strb.w	lr, [r0, r2]
					if (pass[i - 1] > 0 || i == 0) {
 8012d24:	f1ba 0f00 	cmp.w	sl, #0
 8012d28:	dc20      	bgt.n	8012d6c <generatePass+0x98>
 8012d2a:	b1fa      	cbz	r2, 8012d6c <generatePass+0x98>
 8012d2c:	3202      	adds	r2, #2
						pass[i + 1] = Straight;
 8012d2e:	f887 e001 	strb.w	lr, [r7, #1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d1eb      	bne.n	8012d0e <generatePass+0x3a>
 8012d36:	1e4b      	subs	r3, r1, #1
 8012d38:	460f      	mov	r7, r1
 8012d3a:	e071      	b.n	8012e20 <generatePass+0x14c>
			if (routeDir[j] == R) {
 8012d3c:	2b02      	cmp	r3, #2
 8012d3e:	f101 0101 	add.w	r1, r1, #1
 8012d42:	d027      	beq.n	8012d94 <generatePass+0xc0>
			} else if (routeDir[j] == L) {
 8012d44:	2b03      	cmp	r3, #3
 8012d46:	d028      	beq.n	8012d9a <generatePass+0xc6>
			} else if (routeDir[j] == F) {
 8012d48:	2b01      	cmp	r3, #1
 8012d4a:	d02d      	beq.n	8012da8 <generatePass+0xd4>
 8012d4c:	5c63      	ldrb	r3, [r4, r1]
 8012d4e:	3201      	adds	r2, #1
	for (i = 0; routeDir[j] != Stop; i++) {
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d1dc      	bne.n	8012d0e <generatePass+0x3a>
 8012d54:	e7ef      	b.n	8012d36 <generatePass+0x62>
				if (routeDir[j] == R && routeDir[j + 1] <= F) {	//E45x
 8012d56:	1c4f      	adds	r7, r1, #1
 8012d58:	5de3      	ldrb	r3, [r4, r7]
 8012d5a:	2b01      	cmp	r3, #1
 8012d5c:	f240 8128 	bls.w	8012fb0 <generatePass+0x2dc>
				} else if (routeDir[j] == R && routeDir[j + 1] == R
 8012d60:	2b02      	cmp	r3, #2
 8012d62:	f000 80d6 	beq.w	8012f12 <generatePass+0x23e>
 8012d66:	4639      	mov	r1, r7
					pass[i] = Straight_D;
 8012d68:	f800 8002 	strb.w	r8, [r0, r2]
 8012d6c:	3201      	adds	r2, #1
	for (i = 0; routeDir[j] != Stop; i++) {
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d1cd      	bne.n	8012d0e <generatePass+0x3a>
 8012d72:	e7e0      	b.n	8012d36 <generatePass+0x62>
				if (routeDir[j] == R && routeDir[j + 1] <= F) {	//E45x
 8012d74:	2b02      	cmp	r3, #2
 8012d76:	d0ee      	beq.n	8012d56 <generatePass+0x82>
				} else if (routeDir[j] == L && routeDir[j + 1] <= F) {//45x
 8012d78:	2b03      	cmp	r3, #3
 8012d7a:	d031      	beq.n	8012de0 <generatePass+0x10c>
				} else if (routeDir[j] > F && routeDir[j + 1] == Stop) {//I[
 8012d7c:	2b01      	cmp	r3, #1
 8012d7e:	d844      	bhi.n	8012e0a <generatePass+0x136>
 8012d80:	3101      	adds	r1, #1
 8012d82:	5c63      	ldrb	r3, [r4, r1]
 8012d84:	e7f0      	b.n	8012d68 <generatePass+0x94>
					if (pass[i - 1] > 0 || i == 0) {
 8012d86:	1883      	adds	r3, r0, r2
 8012d88:	3102      	adds	r1, #2
 8012d8a:	f913 7c01 	ldrsb.w	r7, [r3, #-1]
 8012d8e:	2f00      	cmp	r7, #0
 8012d90:	f340 818e 	ble.w	80130b0 <generatePass+0x3dc>
				pass[i] = TurnR_90;
 8012d94:	f800 c002 	strb.w	ip, [r0, r2]
 8012d98:	e7d8      	b.n	8012d4c <generatePass+0x78>
 8012d9a:	5c63      	ldrb	r3, [r4, r1]
				pass[i] = TurnL_90;
 8012d9c:	f800 9002 	strb.w	r9, [r0, r2]
 8012da0:	3201      	adds	r2, #1
	for (i = 0; routeDir[j] != Stop; i++) {
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d1b3      	bne.n	8012d0e <generatePass+0x3a>
 8012da6:	e7c6      	b.n	8012d36 <generatePass+0x62>
				if (i == 0) {
 8012da8:	2a00      	cmp	r2, #0
 8012daa:	d142      	bne.n	8012e32 <generatePass+0x15e>
 8012dac:	5c63      	ldrb	r3, [r4, r1]
 8012dae:	2201      	movs	r2, #1
					pass[i] = Straight;
 8012db0:	f880 e000 	strb.w	lr, [r0]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d1aa      	bne.n	8012d0e <generatePass+0x3a>
 8012db8:	e7bd      	b.n	8012d36 <generatePass+0x62>
				if (routeDir[j] == F && routeDir[j + 1] == R
 8012dba:	1c4f      	adds	r7, r1, #1
 8012dbc:	5de3      	ldrb	r3, [r4, r7]
 8012dbe:	2b02      	cmp	r3, #2
 8012dc0:	f000 80c8 	beq.w	8012f54 <generatePass+0x280>
				} else if (routeDir[j] == F && routeDir[j + 1] == L
 8012dc4:	2b03      	cmp	r3, #3
 8012dc6:	d070      	beq.n	8012eaa <generatePass+0x1d6>
				} else if (routeDir[j] == F && routeDir[j + 1] == Stop) {//I[
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d143      	bne.n	8012e54 <generatePass+0x180>
					pass[i] = Straight;
 8012dcc:	4d88      	ldr	r5, [pc, #544]	; (8012ff0 <generatePass+0x31c>)
 8012dce:	21fc      	movs	r1, #252	; 0xfc
					pass[i + 3] = Straight;
 8012dd0:	1cd3      	adds	r3, r2, #3
					pass[i + 1] = Straight;
 8012dd2:	18a8      	adds	r0, r5, r2
					pass[i] = Straight;
 8012dd4:	54a9      	strb	r1, [r5, r2]
					pass[i + 1] = Straight;
 8012dd6:	7041      	strb	r1, [r0, #1]
					pass[i + 2] = Straight;
 8012dd8:	7081      	strb	r1, [r0, #2]
					pass[i + 3] = Straight;
 8012dda:	54e9      	strb	r1, [r5, r3]
					pass[i + 4] = Straight;
 8012ddc:	7101      	strb	r1, [r0, #4]
					i += 3;
 8012dde:	e01d      	b.n	8012e1c <generatePass+0x148>
				} else if (routeDir[j] == L && routeDir[j + 1] <= F) {//45x
 8012de0:	1c4f      	adds	r7, r1, #1
 8012de2:	5de3      	ldrb	r3, [r4, r7]
 8012de4:	2b01      	cmp	r3, #1
 8012de6:	f240 808a 	bls.w	8012efe <generatePass+0x22a>
				} else if (routeDir[j] == L && routeDir[j + 1] == L
 8012dea:	2b03      	cmp	r3, #3
 8012dec:	d1bb      	bne.n	8012d66 <generatePass+0x92>
						&& routeDir[j + 2] == F) {	//135x
 8012dee:	1863      	adds	r3, r4, r1
 8012df0:	3102      	adds	r1, #2
 8012df2:	789b      	ldrb	r3, [r3, #2]
 8012df4:	2b01      	cmp	r3, #1
 8012df6:	f000 8190 	beq.w	801311a <generatePass+0x446>
					pass[i] = TurnL_90_D;
 8012dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8012dfe:	5483      	strb	r3, [r0, r2]
 8012e00:	3201      	adds	r2, #1
 8012e02:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d182      	bne.n	8012d0e <generatePass+0x3a>
 8012e08:	e795      	b.n	8012d36 <generatePass+0x62>
 8012e0a:	1c4f      	adds	r7, r1, #1
 8012e0c:	5de3      	ldrb	r3, [r4, r7]
				} else if (routeDir[j] > F && routeDir[j + 1] == Stop) {//I[
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d1a9      	bne.n	8012d66 <generatePass+0x92>
					pass[i] = Straight_D;
 8012e12:	4977      	ldr	r1, [pc, #476]	; (8012ff0 <generatePass+0x31c>)
 8012e14:	20fd      	movs	r0, #253	; 0xfd
					pass[i + 1] = Straight_D;
 8012e16:	1c53      	adds	r3, r2, #1
					pass[i] = Straight_D;
 8012e18:	5488      	strb	r0, [r1, r2]
					pass[i + 1] = Straight_D;
 8012e1a:	54c8      	strb	r0, [r1, r3]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012e1c:	1c5a      	adds	r2, r3, #1
 8012e1e:	1e7b      	subs	r3, r7, #1
	switch (routeDir[j - 1]) {	//S[
 8012e20:	5ce3      	ldrb	r3, [r4, r3]
 8012e22:	2b02      	cmp	r3, #2
 8012e24:	d031      	beq.n	8012e8a <generatePass+0x1b6>
 8012e26:	2b03      	cmp	r3, #3
 8012e28:	d01e      	beq.n	8012e68 <generatePass+0x194>
 8012e2a:	2b01      	cmp	r3, #1
 8012e2c:	d014      	beq.n	8012e58 <generatePass+0x184>
 8012e2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					pass[i + 1] = Straight;
 8012e32:	1887      	adds	r7, r0, r2
 8012e34:	5c63      	ldrb	r3, [r4, r1]
					pass[i] = Straight;
 8012e36:	f800 e002 	strb.w	lr, [r0, r2]
					pass[i + 1] = Straight;
 8012e3a:	3202      	adds	r2, #2
 8012e3c:	f887 e001 	strb.w	lr, [r7, #1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	f47f af64 	bne.w	8012d0e <generatePass+0x3a>
 8012e46:	e776      	b.n	8012d36 <generatePass+0x62>
						&& routeDir[j + 2] == R && routeDir[j + 3] > F) {//E135x
 8012e48:	f89b a003 	ldrb.w	sl, [fp, #3]
 8012e4c:	f1ba 0f01 	cmp.w	sl, #1
 8012e50:	f200 813b 	bhi.w	80130ca <generatePass+0x3f6>
				if (routeDir[j] == F && routeDir[j + 1] == R
 8012e54:	4639      	mov	r1, r7
 8012e56:	e760      	b.n	8012d1a <generatePass+0x46>
		pass[i - 1] = Straight;
 8012e58:	4b65      	ldr	r3, [pc, #404]	; (8012ff0 <generatePass+0x31c>)
 8012e5a:	21fc      	movs	r1, #252	; 0xfc
 8012e5c:	1898      	adds	r0, r3, r2
 8012e5e:	f800 1c01 	strb.w	r1, [r0, #-1]
		pass[i] = Straight;
 8012e62:	5499      	strb	r1, [r3, r2]
}
 8012e64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		switch (routeDir[j - 2]) {
 8012e68:	443c      	add	r4, r7
 8012e6a:	f814 3c02 	ldrb.w	r3, [r4, #-2]
 8012e6e:	2b02      	cmp	r3, #2
 8012e70:	d05d      	beq.n	8012f2e <generatePass+0x25a>
 8012e72:	2b03      	cmp	r3, #3
 8012e74:	f000 80ac 	beq.w	8012fd0 <generatePass+0x2fc>
 8012e78:	2b01      	cmp	r3, #1
 8012e7a:	d1d8      	bne.n	8012e2e <generatePass+0x15a>
			pass[i - 1] = TurnL_90;
 8012e7c:	4b5c      	ldr	r3, [pc, #368]	; (8012ff0 <generatePass+0x31c>)
 8012e7e:	2102      	movs	r1, #2
 8012e80:	441a      	add	r2, r3
 8012e82:	f802 1c01 	strb.w	r1, [r2, #-1]
			break;
 8012e86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		switch (routeDir[j - 2]) {
 8012e8a:	443c      	add	r4, r7
 8012e8c:	f814 3c02 	ldrb.w	r3, [r4, #-2]
 8012e90:	2b02      	cmp	r3, #2
 8012e92:	d053      	beq.n	8012f3c <generatePass+0x268>
 8012e94:	2b03      	cmp	r3, #3
 8012e96:	f000 80ad 	beq.w	8012ff4 <generatePass+0x320>
 8012e9a:	2b01      	cmp	r3, #1
 8012e9c:	d1c7      	bne.n	8012e2e <generatePass+0x15a>
			pass[i - 1] = TurnR_90;
 8012e9e:	4954      	ldr	r1, [pc, #336]	; (8012ff0 <generatePass+0x31c>)
 8012ea0:	440a      	add	r2, r1
 8012ea2:	f802 3c01 	strb.w	r3, [r2, #-1]
			break;
 8012ea6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						&& routeDir[j + 2] <= F) {	//90x
 8012eaa:	eb04 0b01 	add.w	fp, r4, r1
 8012eae:	f89b a002 	ldrb.w	sl, [fp, #2]
 8012eb2:	f1ba 0f01 	cmp.w	sl, #1
 8012eb6:	f240 80e7 	bls.w	8013088 <generatePass+0x3b4>
						&& routeDir[j + 2] == L && routeDir[j + 3] <= F) {//180x
 8012eba:	f1ba 0f03 	cmp.w	sl, #3
 8012ebe:	f000 80a0 	beq.w	8013002 <generatePass+0x32e>
						&& routeDir[j + 2] == L && routeDir[j + 3] > F) {//135x
 8012ec2:	eb04 0b01 	add.w	fp, r4, r1
 8012ec6:	f89b a002 	ldrb.w	sl, [fp, #2]
 8012eca:	f1ba 0f03 	cmp.w	sl, #3
 8012ece:	f000 80c6 	beq.w	801305e <generatePass+0x38a>
						&& routeDir[j + 2] == R) {	//45x
 8012ed2:	f1ba 0f02 	cmp.w	sl, #2
 8012ed6:	d1bd      	bne.n	8012e54 <generatePass+0x180>
					if (pass[i - 1] > 0 && i != 0) {
 8012ed8:	1883      	adds	r3, r0, r2
 8012eda:	3102      	adds	r1, #2
 8012edc:	f913 3c01 	ldrsb.w	r3, [r3, #-1]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	f340 8108 	ble.w	80130f6 <generatePass+0x422>
 8012ee6:	2a00      	cmp	r2, #0
 8012ee8:	f000 8105 	beq.w	80130f6 <generatePass+0x422>
						pass[i] = TurnL_45_I;
 8012eec:	230b      	movs	r3, #11
					_Flag_diagMode = true;
 8012eee:	2601      	movs	r6, #1
						pass[i] = TurnL_45_I;
 8012ef0:	5483      	strb	r3, [r0, r2]
 8012ef2:	4432      	add	r2, r6
 8012ef4:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	f47f af09 	bne.w	8012d0e <generatePass+0x3a>
 8012efc:	e71b      	b.n	8012d36 <generatePass+0x62>
					pass[i] = TurnL_45_O;
 8012efe:	f04f 010f 	mov.w	r1, #15
					_Flag_diagMode = false;
 8012f02:	2600      	movs	r6, #0
					pass[i] = TurnL_45_O;
 8012f04:	5481      	strb	r1, [r0, r2]
					_Flag_diagMode = false;
 8012f06:	4639      	mov	r1, r7
 8012f08:	3201      	adds	r2, #1
	for (i = 0; routeDir[j] != Stop; i++) {
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	f47f aeff 	bne.w	8012d0e <generatePass+0x3a>
 8012f10:	e711      	b.n	8012d36 <generatePass+0x62>
						&& routeDir[j + 2] == F) {	//E135x
 8012f12:	1863      	adds	r3, r4, r1
 8012f14:	3102      	adds	r1, #2
 8012f16:	789b      	ldrb	r3, [r3, #2]
 8012f18:	2b01      	cmp	r3, #1
 8012f1a:	f000 80f8 	beq.w	801310e <generatePass+0x43a>
					pass[i] = TurnR_90_D;
 8012f1e:	23fe      	movs	r3, #254	; 0xfe
 8012f20:	5483      	strb	r3, [r0, r2]
 8012f22:	3201      	adds	r2, #1
 8012f24:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	f47f aef1 	bne.w	8012d0e <generatePass+0x3a>
 8012f2c:	e703      	b.n	8012d36 <generatePass+0x62>
			pass[i - 1] = TurnL_45_O;
 8012f2e:	4b30      	ldr	r3, [pc, #192]	; (8012ff0 <generatePass+0x31c>)
 8012f30:	210f      	movs	r1, #15
 8012f32:	441a      	add	r2, r3
 8012f34:	f802 1c01 	strb.w	r1, [r2, #-1]
			break;
 8012f38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (routeDir[j - 3] == F) {	//180x
 8012f3c:	f814 3c03 	ldrb.w	r3, [r4, #-3]
 8012f40:	2b01      	cmp	r3, #1
				pass[i - 1] = TurnR_180;
 8012f42:	4b2b      	ldr	r3, [pc, #172]	; (8012ff0 <generatePass+0x31c>)
 8012f44:	bf0c      	ite	eq
 8012f46:	2103      	moveq	r1, #3
				pass[i - 1] = TurnR_135_O;
 8012f48:	2110      	movne	r1, #16
 8012f4a:	441a      	add	r2, r3
 8012f4c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012f50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						&& routeDir[j + 2] <= F) {	//E90x
 8012f54:	eb04 0b01 	add.w	fp, r4, r1
 8012f58:	f89b a002 	ldrb.w	sl, [fp, #2]
 8012f5c:	f1ba 0f01 	cmp.w	sl, #1
 8012f60:	f67f af11 	bls.w	8012d86 <generatePass+0xb2>
						&& routeDir[j + 2] == R && routeDir[j + 3] <= F) {//E180x
 8012f64:	f1ba 0f02 	cmp.w	sl, #2
 8012f68:	d063      	beq.n	8013032 <generatePass+0x35e>
						&& routeDir[j + 2] == R && routeDir[j + 3] > F) {//E135x
 8012f6a:	eb04 0b01 	add.w	fp, r4, r1
 8012f6e:	f89b a002 	ldrb.w	sl, [fp, #2]
 8012f72:	f1ba 0f02 	cmp.w	sl, #2
 8012f76:	f43f af67 	beq.w	8012e48 <generatePass+0x174>
						&& routeDir[j + 2] == L) {	//E45x
 8012f7a:	f1ba 0f03 	cmp.w	sl, #3
 8012f7e:	f47f af69 	bne.w	8012e54 <generatePass+0x180>
					if (pass[i - 1] > 0 || i == 0) {
 8012f82:	1887      	adds	r7, r0, r2
 8012f84:	3102      	adds	r1, #2
 8012f86:	f917 3c01 	ldrsb.w	r3, [r7, #-1]
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	f300 80aa 	bgt.w	80130e4 <generatePass+0x410>
 8012f90:	2a00      	cmp	r2, #0
 8012f92:	f000 80a7 	beq.w	80130e4 <generatePass+0x410>
						pass[i + 1] = TurnR_45_I;
 8012f96:	f04f 0a0a 	mov.w	sl, #10
 8012f9a:	5c63      	ldrb	r3, [r4, r1]
					_Flag_diagMode = true;
 8012f9c:	2601      	movs	r6, #1
						pass[i] = Straight;
 8012f9e:	f800 e002 	strb.w	lr, [r0, r2]
 8012fa2:	3202      	adds	r2, #2
						pass[i + 1] = TurnR_45_I;
 8012fa4:	f887 a001 	strb.w	sl, [r7, #1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	f47f aeb0 	bne.w	8012d0e <generatePass+0x3a>
 8012fae:	e6c2      	b.n	8012d36 <generatePass+0x62>
					pass[i] = TurnR_45_O;
 8012fb0:	f04f 0a0e 	mov.w	sl, #14
					_Flag_diagMode = false;
 8012fb4:	4639      	mov	r1, r7
 8012fb6:	2600      	movs	r6, #0
					pass[i] = TurnR_45_O;
 8012fb8:	f800 a002 	strb.w	sl, [r0, r2]
 8012fbc:	3201      	adds	r2, #1
	for (i = 0; routeDir[j] != Stop; i++) {
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	f47f aea5 	bne.w	8012d0e <generatePass+0x3a>
 8012fc4:	e6b7      	b.n	8012d36 <generatePass+0x62>
	int i, j = 0;
 8012fc6:	461f      	mov	r7, r3
	for (i = 0; routeDir[j] != Stop; i++) {
 8012fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8012fcc:	463a      	mov	r2, r7
 8012fce:	e727      	b.n	8012e20 <generatePass+0x14c>
			if (routeDir[j - 3] == F) {	//180x
 8012fd0:	f814 3c03 	ldrb.w	r3, [r4, #-3]
 8012fd4:	2b01      	cmp	r3, #1
				pass[i - 1] = TurnL_180;
 8012fd6:	4b06      	ldr	r3, [pc, #24]	; (8012ff0 <generatePass+0x31c>)
 8012fd8:	bf0c      	ite	eq
 8012fda:	2104      	moveq	r1, #4
				pass[i - 1] = TurnL_135_O;
 8012fdc:	2111      	movne	r1, #17
 8012fde:	441a      	add	r2, r3
 8012fe0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012fe4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fe8:	20015d18 	.word	0x20015d18
 8012fec:	20015b98 	.word	0x20015b98
 8012ff0:	20015a48 	.word	0x20015a48
			pass[i - 1] = TurnR_45_O;
 8012ff4:	4b5b      	ldr	r3, [pc, #364]	; (8013164 <generatePass+0x490>)
 8012ff6:	210e      	movs	r1, #14
 8012ff8:	441a      	add	r2, r3
 8012ffa:	f802 1c01 	strb.w	r1, [r2, #-1]
			break;
 8012ffe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						&& routeDir[j + 2] == L && routeDir[j + 3] <= F) {//180x
 8013002:	f89b a003 	ldrb.w	sl, [fp, #3]
 8013006:	f1ba 0f01 	cmp.w	sl, #1
 801300a:	f63f af5a 	bhi.w	8012ec2 <generatePass+0x1ee>
					if (pass[i - 1] > 0 && i != 0) {
 801300e:	1883      	adds	r3, r0, r2
 8013010:	3103      	adds	r1, #3
 8013012:	f913 3c01 	ldrsb.w	r3, [r3, #-1]
 8013016:	2b00      	cmp	r3, #0
 8013018:	f340 808f 	ble.w	801313a <generatePass+0x466>
 801301c:	2a00      	cmp	r2, #0
 801301e:	f000 808c 	beq.w	801313a <generatePass+0x466>
						pass[i] = TurnL_180;
 8013022:	2304      	movs	r3, #4
 8013024:	5483      	strb	r3, [r0, r2]
 8013026:	3201      	adds	r2, #1
 8013028:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 801302a:	2b00      	cmp	r3, #0
 801302c:	f47f ae6f 	bne.w	8012d0e <generatePass+0x3a>
 8013030:	e681      	b.n	8012d36 <generatePass+0x62>
						&& routeDir[j + 2] == R && routeDir[j + 3] <= F) {//E180x
 8013032:	f89b a003 	ldrb.w	sl, [fp, #3]
 8013036:	f1ba 0f01 	cmp.w	sl, #1
 801303a:	d896      	bhi.n	8012f6a <generatePass+0x296>
					if (pass[i - 1] > 0 && i != 0) {
 801303c:	1883      	adds	r3, r0, r2
 801303e:	3103      	adds	r1, #3
 8013040:	f913 3c01 	ldrsb.w	r3, [r3, #-1]
 8013044:	2b00      	cmp	r3, #0
 8013046:	f340 8082 	ble.w	801314e <generatePass+0x47a>
 801304a:	2a00      	cmp	r2, #0
 801304c:	d07f      	beq.n	801314e <generatePass+0x47a>
						pass[i] = TurnR_180;
 801304e:	2303      	movs	r3, #3
 8013050:	5483      	strb	r3, [r0, r2]
 8013052:	3201      	adds	r2, #1
 8013054:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8013056:	2b00      	cmp	r3, #0
 8013058:	f47f ae59 	bne.w	8012d0e <generatePass+0x3a>
 801305c:	e66b      	b.n	8012d36 <generatePass+0x62>
						&& routeDir[j + 2] == L && routeDir[j + 3] > F) {//135x
 801305e:	f89b 3003 	ldrb.w	r3, [fp, #3]
 8013062:	2b01      	cmp	r3, #1
 8013064:	d93b      	bls.n	80130de <generatePass+0x40a>
					if (pass[i - 1] > 0 && i != 0) {
 8013066:	1883      	adds	r3, r0, r2
 8013068:	3103      	adds	r1, #3
 801306a:	f913 3c01 	ldrsb.w	r3, [r3, #-1]
 801306e:	2b00      	cmp	r3, #0
 8013070:	dd60      	ble.n	8013134 <generatePass+0x460>
 8013072:	2a00      	cmp	r2, #0
 8013074:	d05e      	beq.n	8013134 <generatePass+0x460>
						pass[i] = TurnL_135_I;
 8013076:	230d      	movs	r3, #13
					_Flag_diagMode = true;
 8013078:	2601      	movs	r6, #1
						pass[i] = TurnL_135_I;
 801307a:	5483      	strb	r3, [r0, r2]
 801307c:	4432      	add	r2, r6
 801307e:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 8013080:	2b00      	cmp	r3, #0
 8013082:	f47f ae44 	bne.w	8012d0e <generatePass+0x3a>
 8013086:	e656      	b.n	8012d36 <generatePass+0x62>
					if (pass[i - 1] > 0 && i != 0) {
 8013088:	1883      	adds	r3, r0, r2
 801308a:	3102      	adds	r1, #2
 801308c:	f913 3c01 	ldrsb.w	r3, [r3, #-1]
 8013090:	2b00      	cmp	r3, #0
 8013092:	dd02      	ble.n	801309a <generatePass+0x3c6>
 8013094:	2a00      	cmp	r2, #0
 8013096:	f47f ae80 	bne.w	8012d9a <generatePass+0xc6>
						pass[i + 1] = TurnL_90;
 801309a:	1887      	adds	r7, r0, r2
 801309c:	5c63      	ldrb	r3, [r4, r1]
						pass[i] = Straight;
 801309e:	f800 e002 	strb.w	lr, [r0, r2]
						pass[i + 1] = TurnL_90;
 80130a2:	3202      	adds	r2, #2
 80130a4:	f887 9001 	strb.w	r9, [r7, #1]
	for (i = 0; routeDir[j] != Stop; i++) {
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	f47f ae30 	bne.w	8012d0e <generatePass+0x3a>
 80130ae:	e642      	b.n	8012d36 <generatePass+0x62>
					if (pass[i - 1] > 0 || i == 0) {
 80130b0:	2a00      	cmp	r2, #0
 80130b2:	f43f ae6f 	beq.w	8012d94 <generatePass+0xc0>
						pass[i] = Straight;
 80130b6:	f800 e002 	strb.w	lr, [r0, r2]
 80130ba:	3202      	adds	r2, #2
						pass[i + 1] = TurnR_90;
 80130bc:	f883 c001 	strb.w	ip, [r3, #1]
 80130c0:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	f47f ae23 	bne.w	8012d0e <generatePass+0x3a>
 80130c8:	e635      	b.n	8012d36 <generatePass+0x62>
					if (pass[i - 1] > 0 || i == 0) {
 80130ca:	1887      	adds	r7, r0, r2
 80130cc:	3103      	adds	r1, #3
 80130ce:	f917 3c01 	ldrsb.w	r3, [r7, #-1]
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	dc28      	bgt.n	8013128 <generatePass+0x454>
 80130d6:	b33a      	cbz	r2, 8013128 <generatePass+0x454>
						pass[i + 1] = TurnR_135_I;
 80130d8:	f04f 0a0c 	mov.w	sl, #12
 80130dc:	e75d      	b.n	8012f9a <generatePass+0x2c6>
				if (routeDir[j] == F && routeDir[j + 1] == R
 80130de:	4639      	mov	r1, r7
 80130e0:	4653      	mov	r3, sl
 80130e2:	e61a      	b.n	8012d1a <generatePass+0x46>
						pass[i] = TurnR_45_I;
 80130e4:	230a      	movs	r3, #10
					_Flag_diagMode = true;
 80130e6:	2601      	movs	r6, #1
						pass[i] = TurnR_45_I;
 80130e8:	5483      	strb	r3, [r0, r2]
 80130ea:	4432      	add	r2, r6
 80130ec:	5c63      	ldrb	r3, [r4, r1]
	for (i = 0; routeDir[j] != Stop; i++) {
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	f47f ae0d 	bne.w	8012d0e <generatePass+0x3a>
 80130f4:	e61f      	b.n	8012d36 <generatePass+0x62>
						pass[i + 1] = TurnL_45_I;
 80130f6:	1886      	adds	r6, r0, r2
 80130f8:	270b      	movs	r7, #11
 80130fa:	5c63      	ldrb	r3, [r4, r1]
						pass[i] = Straight;
 80130fc:	f800 e002 	strb.w	lr, [r0, r2]
						pass[i + 1] = TurnL_45_I;
 8013100:	3202      	adds	r2, #2
 8013102:	7077      	strb	r7, [r6, #1]
					_Flag_diagMode = true;
 8013104:	2601      	movs	r6, #1
	for (i = 0; routeDir[j] != Stop; i++) {
 8013106:	2b00      	cmp	r3, #0
 8013108:	f47f ae01 	bne.w	8012d0e <generatePass+0x3a>
 801310c:	e613      	b.n	8012d36 <generatePass+0x62>
					pass[i] = TurnR_135_O;
 801310e:	2310      	movs	r3, #16
					_Flag_diagMode = false;
 8013110:	2600      	movs	r6, #0
					pass[i] = TurnR_135_O;
 8013112:	5483      	strb	r3, [r0, r2]
 8013114:	3201      	adds	r2, #1
 8013116:	5c63      	ldrb	r3, [r4, r1]
					j++;
 8013118:	e60b      	b.n	8012d32 <generatePass+0x5e>
					pass[i] = TurnL_135_O;
 801311a:	f04f 0311 	mov.w	r3, #17
					_Flag_diagMode = false;
 801311e:	2600      	movs	r6, #0
					pass[i] = TurnL_135_O;
 8013120:	5483      	strb	r3, [r0, r2]
 8013122:	3201      	adds	r2, #1
 8013124:	5c63      	ldrb	r3, [r4, r1]
					j++;
 8013126:	e604      	b.n	8012d32 <generatePass+0x5e>
						pass[i] = TurnR_135_I;
 8013128:	230c      	movs	r3, #12
					_Flag_diagMode = true;
 801312a:	2601      	movs	r6, #1
						pass[i] = TurnR_135_I;
 801312c:	5483      	strb	r3, [r0, r2]
 801312e:	4432      	add	r2, r6
 8013130:	5c63      	ldrb	r3, [r4, r1]
 8013132:	e5fe      	b.n	8012d32 <generatePass+0x5e>
						pass[i + 1] = TurnL_135_I;
 8013134:	1886      	adds	r6, r0, r2
 8013136:	270d      	movs	r7, #13
 8013138:	e7df      	b.n	80130fa <generatePass+0x426>
						pass[i + 1] = TurnL_180;
 801313a:	1887      	adds	r7, r0, r2
 801313c:	f04f 0a04 	mov.w	sl, #4
						pass[i] = Straight;
 8013140:	f800 e002 	strb.w	lr, [r0, r2]
						pass[i + 1] = TurnL_180;
 8013144:	3202      	adds	r2, #2
 8013146:	5c63      	ldrb	r3, [r4, r1]
 8013148:	f887 a001 	strb.w	sl, [r7, #1]
 801314c:	e5f1      	b.n	8012d32 <generatePass+0x5e>
						pass[i + 1] = TurnR_180;
 801314e:	1887      	adds	r7, r0, r2
 8013150:	f04f 0a03 	mov.w	sl, #3
						pass[i] = Straight;
 8013154:	f800 e002 	strb.w	lr, [r0, r2]
						pass[i + 1] = TurnR_180;
 8013158:	3202      	adds	r2, #2
 801315a:	5c63      	ldrb	r3, [r4, r1]
 801315c:	f887 a001 	strb.w	sl, [r7, #1]
 8013160:	e5e7      	b.n	8012d32 <generatePass+0x5e>
 8013162:	bf00      	nop
 8013164:	20015a48 	.word	0x20015a48

08013168 <turn90_s>:
void turn90_s(int _dir) {
 8013168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801316c:	4604      	mov	r4, r0
	if (_turnDir == Right) {
 801316e:	3001      	adds	r0, #1
		direction += 2;
 8013170:	4bb7      	ldr	r3, [pc, #732]	; (8013450 <turn90_s+0x2e8>)
void turn90_s(int _dir) {
 8013172:	ed2d 8b04 	vpush	{d8-d9}
	if (_turnDir == Right) {
 8013176:	f000 80ca 	beq.w	801330e <turn90_s+0x1a6>
	} else if (_turnDir == Left) {
 801317a:	2c01      	cmp	r4, #1
 801317c:	f000 80d1 	beq.w	8013322 <turn90_s+0x1ba>
	} else if (_turnDir == 180) {
 8013180:	2cb4      	cmp	r4, #180	; 0xb4
 8013182:	f000 80d8 	beq.w	8013336 <turn90_s+0x1ce>
	switch (direction) {
 8013186:	681b      	ldr	r3, [r3, #0]
 8013188:	2b06      	cmp	r3, #6
 801318a:	f200 80e1 	bhi.w	8013350 <turn90_s+0x1e8>
 801318e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013192:	0030      	.short	0x0030
 8013194:	002900df 	.word	0x002900df
 8013198:	002200df 	.word	0x002200df
 801319c:	000700df 	.word	0x000700df
		current_coord_x--;
 80131a0:	4bac      	ldr	r3, [pc, #688]	; (8013454 <turn90_s+0x2ec>)
 80131a2:	4aad      	ldr	r2, [pc, #692]	; (8013458 <turn90_s+0x2f0>)
 80131a4:	7819      	ldrb	r1, [r3, #0]
 80131a6:	3901      	subs	r1, #1
 80131a8:	b2c9      	uxtb	r1, r1
 80131aa:	7019      	strb	r1, [r3, #0]
	if (wallExist.Forward == true
 80131ac:	4dab      	ldr	r5, [pc, #684]	; (801345c <turn90_s+0x2f4>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80131ae:	2001      	movs	r0, #1
 80131b0:	781e      	ldrb	r6, [r3, #0]
 80131b2:	7811      	ldrb	r1, [r2, #0]
 80131b4:	4baa      	ldr	r3, [pc, #680]	; (8013460 <turn90_s+0x2f8>)
	if (wallExist.Forward == true
 80131b6:	782a      	ldrb	r2, [r5, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80131b8:	eb03 1306 	add.w	r3, r3, r6, lsl #4
	if (wallExist.Forward == true
 80131bc:	4282      	cmp	r2, r0
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80131be:	5458      	strb	r0, [r3, r1]
	if (wallExist.Forward == true
 80131c0:	d01e      	beq.n	8013200 <turn90_s+0x98>
		if (_dir == Left) {
 80131c2:	2c01      	cmp	r4, #1
 80131c4:	f000 8103 	beq.w	80133ce <turn90_s+0x266>
		} else if (_dir == Right) {
 80131c8:	3401      	adds	r4, #1
 80131ca:	f000 80c4 	beq.w	8013356 <turn90_s+0x1ee>
}
 80131ce:	ecbd 8b04 	vpop	{d8-d9}
 80131d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		current_coord_y--;
 80131d6:	4aa0      	ldr	r2, [pc, #640]	; (8013458 <turn90_s+0x2f0>)
 80131d8:	4b9e      	ldr	r3, [pc, #632]	; (8013454 <turn90_s+0x2ec>)
 80131da:	7811      	ldrb	r1, [r2, #0]
 80131dc:	3901      	subs	r1, #1
 80131de:	b2c9      	uxtb	r1, r1
 80131e0:	7011      	strb	r1, [r2, #0]
 80131e2:	e7e3      	b.n	80131ac <turn90_s+0x44>
		current_coord_x++;
 80131e4:	4b9b      	ldr	r3, [pc, #620]	; (8013454 <turn90_s+0x2ec>)
 80131e6:	4a9c      	ldr	r2, [pc, #624]	; (8013458 <turn90_s+0x2f0>)
 80131e8:	7819      	ldrb	r1, [r3, #0]
 80131ea:	3101      	adds	r1, #1
 80131ec:	b2c9      	uxtb	r1, r1
 80131ee:	7019      	strb	r1, [r3, #0]
 80131f0:	e7dc      	b.n	80131ac <turn90_s+0x44>
		current_coord_y++;
 80131f2:	4a99      	ldr	r2, [pc, #612]	; (8013458 <turn90_s+0x2f0>)
 80131f4:	4b97      	ldr	r3, [pc, #604]	; (8013454 <turn90_s+0x2ec>)
 80131f6:	7811      	ldrb	r1, [r2, #0]
 80131f8:	3101      	adds	r1, #1
 80131fa:	b2c9      	uxtb	r1, r1
 80131fc:	7011      	strb	r1, [r2, #0]
 80131fe:	e7d5      	b.n	80131ac <turn90_s+0x44>
			&& (fabs(IR_Sen.RF - (IR_Ref_single.RF + 9.0)) > 3.0
 8013200:	f8df 8290 	ldr.w	r8, [pc, #656]	; 8013494 <turn90_s+0x32c>
 8013204:	4d97      	ldr	r5, [pc, #604]	; (8013464 <turn90_s+0x2fc>)
 8013206:	f8d8 000c 	ldr.w	r0, [r8, #12]
 801320a:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801320e:	f7f5 f8d3 	bl	80083b8 <__aeabi_f2d>
 8013212:	4606      	mov	r6, r0
 8013214:	460f      	mov	r7, r1
 8013216:	4648      	mov	r0, r9
 8013218:	f7f5 f8ce 	bl	80083b8 <__aeabi_f2d>
 801321c:	4602      	mov	r2, r0
 801321e:	460b      	mov	r3, r1
 8013220:	4630      	mov	r0, r6
 8013222:	4639      	mov	r1, r7
 8013224:	f7f4 ff68 	bl	80080f8 <__aeabi_dsub>
 8013228:	2200      	movs	r2, #0
 801322a:	4b8f      	ldr	r3, [pc, #572]	; (8013468 <turn90_s+0x300>)
 801322c:	f7f4 ff64 	bl	80080f8 <__aeabi_dsub>
 8013230:	2200      	movs	r2, #0
 8013232:	4b8e      	ldr	r3, [pc, #568]	; (801346c <turn90_s+0x304>)
 8013234:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013238:	f7f5 fba2 	bl	8008980 <__aeabi_dcmpgt>
 801323c:	b9d8      	cbnz	r0, 8013276 <turn90_s+0x10e>
					|| fabs(IR_Sen.LF - (IR_Ref_single.LF + 9.0)) > 3.0)) {
 801323e:	f8d8 0000 	ldr.w	r0, [r8]
 8013242:	682d      	ldr	r5, [r5, #0]
 8013244:	f7f5 f8b8 	bl	80083b8 <__aeabi_f2d>
 8013248:	4606      	mov	r6, r0
 801324a:	460f      	mov	r7, r1
 801324c:	4628      	mov	r0, r5
 801324e:	f7f5 f8b3 	bl	80083b8 <__aeabi_f2d>
 8013252:	4602      	mov	r2, r0
 8013254:	460b      	mov	r3, r1
 8013256:	4630      	mov	r0, r6
 8013258:	4639      	mov	r1, r7
 801325a:	f7f4 ff4d 	bl	80080f8 <__aeabi_dsub>
 801325e:	2200      	movs	r2, #0
 8013260:	4b81      	ldr	r3, [pc, #516]	; (8013468 <turn90_s+0x300>)
 8013262:	f7f4 ff49 	bl	80080f8 <__aeabi_dsub>
 8013266:	2200      	movs	r2, #0
 8013268:	4b80      	ldr	r3, [pc, #512]	; (801346c <turn90_s+0x304>)
 801326a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801326e:	f7f5 fb87 	bl	8008980 <__aeabi_dcmpgt>
 8013272:	2800      	cmp	r0, #0
 8013274:	d0a5      	beq.n	80131c2 <turn90_s+0x5a>
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 8013276:	2100      	movs	r1, #0
 8013278:	ed9f 8a7d 	vldr	s16, [pc, #500]	; 8013470 <turn90_s+0x308>
 801327c:	4d7d      	ldr	r5, [pc, #500]	; (8013474 <turn90_s+0x30c>)
 801327e:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8013282:	4608      	mov	r0, r1
 8013284:	eef0 0a48 	vmov.f32	s1, s16
 8013288:	ed95 0a01 	vldr	s0, [r5, #4]
	Flag_wallConEn_F = true;
 801328c:	2601      	movs	r6, #1
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 801328e:	ed9f 1a7a 	vldr	s2, [pc, #488]	; 8013478 <turn90_s+0x310>
	Flag_wallConEn_F = false;
 8013292:	2700      	movs	r7, #0
	Flag_wallConEn_F = true;
 8013294:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8013498 <turn90_s+0x330>
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 8013298:	f7f8 ffea 	bl	800c270 <trapezoid_acccel>
		reset_error();
 801329c:	f003 ff4c 	bl	8017138 <reset_error>
		reset_status();
 80132a0:	f003 ff2a 	bl	80170f8 <reset_status>
	HAL_Delay(400);
 80132a4:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 80132a8:	f888 6000 	strb.w	r6, [r8]
	HAL_Delay(400);
 80132ac:	f7f5 fdca 	bl	8008e44 <HAL_Delay>
	idealState.dis = 0;
 80132b0:	4b72      	ldr	r3, [pc, #456]	; (801347c <turn90_s+0x314>)
	realState.dis = 0;
 80132b2:	4a73      	ldr	r2, [pc, #460]	; (8013480 <turn90_s+0x318>)
	Flag_wallConEn_F = false;
 80132b4:	f888 7000 	strb.w	r7, [r8]
	realState.dis = 0;
 80132b8:	ed82 8a00 	vstr	s16, [r2]
	idealState.dis = 0;
 80132bc:	ed83 8a00 	vstr	s16, [r3]
	realState.deg = 0;
 80132c0:	ed82 8a07 	vstr	s16, [r2, #28]
	idealState.deg = 0;
 80132c4:	ed83 8a07 	vstr	s16, [r3, #28]
	reset_error();
 80132c8:	f003 ff36 	bl	8017138 <reset_error>
		trapezoid_slalome(700.0, 90.0 * (float) _dir, 10000.0);
 80132cc:	ee07 4a90 	vmov	s15, r4
 80132d0:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 8013484 <turn90_s+0x31c>
 80132d4:	ed9f 0a6c 	vldr	s0, [pc, #432]	; 8013488 <turn90_s+0x320>
 80132d8:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 80132dc:	eddf 7a6b 	vldr	s15, [pc, #428]	; 801348c <turn90_s+0x324>
 80132e0:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80132e4:	f7f9 f92c 	bl	800c540 <trapezoid_slalome>
		HAL_Delay(100);
 80132e8:	2064      	movs	r0, #100	; 0x64
 80132ea:	f7f5 fdab 	bl	8008e44 <HAL_Delay>
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.09,
 80132ee:	ed95 0a01 	vldr	s0, [r5, #4]
 80132f2:	4639      	mov	r1, r7
 80132f4:	edd5 0a01 	vldr	s1, [r5, #4]
 80132f8:	4630      	mov	r0, r6
 80132fa:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 80132fe:	ed9f 1a5e 	vldr	s2, [pc, #376]	; 8013478 <turn90_s+0x310>
}
 8013302:	ecbd 8b04 	vpop	{d8-d9}
 8013306:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.09,
 801330a:	f7f8 bfb1 	b.w	800c270 <trapezoid_acccel>
		direction += 2;
 801330e:	681a      	ldr	r2, [r3, #0]
 8013310:	3202      	adds	r2, #2
 8013312:	601a      	str	r2, [r3, #0]
		if (direction > 7) {
 8013314:	681a      	ldr	r2, [r3, #0]
 8013316:	2a07      	cmp	r2, #7
 8013318:	f77f af35 	ble.w	8013186 <turn90_s+0x1e>
			direction = 0;
 801331c:	2200      	movs	r2, #0
 801331e:	601a      	str	r2, [r3, #0]
 8013320:	e731      	b.n	8013186 <turn90_s+0x1e>
		direction -= 2;
 8013322:	681a      	ldr	r2, [r3, #0]
 8013324:	3a02      	subs	r2, #2
 8013326:	601a      	str	r2, [r3, #0]
		if (direction < 0) {
 8013328:	681a      	ldr	r2, [r3, #0]
 801332a:	2a00      	cmp	r2, #0
 801332c:	f6bf af2b 	bge.w	8013186 <turn90_s+0x1e>
			direction = 6;
 8013330:	2206      	movs	r2, #6
 8013332:	601a      	str	r2, [r3, #0]
 8013334:	e727      	b.n	8013186 <turn90_s+0x1e>
		direction += 4;
 8013336:	681a      	ldr	r2, [r3, #0]
 8013338:	3204      	adds	r2, #4
 801333a:	601a      	str	r2, [r3, #0]
		if (direction == 8) {
 801333c:	681a      	ldr	r2, [r3, #0]
 801333e:	2a08      	cmp	r2, #8
 8013340:	d0ec      	beq.n	801331c <turn90_s+0x1b4>
		} else if (direction == 10) {
 8013342:	681a      	ldr	r2, [r3, #0]
 8013344:	2a0a      	cmp	r2, #10
 8013346:	f47f af1e 	bne.w	8013186 <turn90_s+0x1e>
			direction = 2;
 801334a:	2202      	movs	r2, #2
 801334c:	601a      	str	r2, [r3, #0]
 801334e:	e71a      	b.n	8013186 <turn90_s+0x1e>
 8013350:	4a41      	ldr	r2, [pc, #260]	; (8013458 <turn90_s+0x2f0>)
 8013352:	4b40      	ldr	r3, [pc, #256]	; (8013454 <turn90_s+0x2ec>)
 8013354:	e72a      	b.n	80131ac <turn90_s+0x44>
			max_ang_vel = (explore_turn_R.Turn_vel) / explore_turn_R.Turn_radius
 8013356:	4c47      	ldr	r4, [pc, #284]	; (8013474 <turn90_s+0x30c>)
			trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
 8013358:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 801335c:	2100      	movs	r1, #0
 801335e:	2001      	movs	r0, #1
			max_ang_vel = (explore_turn_R.Turn_vel) / explore_turn_R.Turn_radius
 8013360:	ed94 9a01 	vldr	s18, [r4, #4]
 8013364:	edd4 8a02 	vldr	s17, [r4, #8]
			trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
 8013368:	ed94 0a01 	vldr	s0, [r4, #4]
 801336c:	edd4 0a01 	vldr	s1, [r4, #4]
 8013370:	ed94 1a04 	vldr	s2, [r4, #16]
 8013374:	f7f8 ff7c 	bl	800c270 <trapezoid_acccel>
			max_ang_vel = (explore_turn_R.Turn_vel) / explore_turn_R.Turn_radius
 8013378:	eec9 7a28 	vdiv.f32	s15, s18, s17
			trapezoid_slalome(max_ang_vel, explore_turn_R.Turn_deg * -1.0,
 801337c:	ed94 8a00 	vldr	s16, [r4]
 8013380:	edd4 8a03 	vldr	s17, [r4, #12]
 8013384:	eeb1 8a48 	vneg.f32	s16, s16
			max_ang_vel = (explore_turn_R.Turn_vel) / explore_turn_R.Turn_radius
 8013388:	ee17 0a90 	vmov	r0, s15
 801338c:	f7f5 f814 	bl	80083b8 <__aeabi_f2d>
					* 180.0 / M_PI;
 8013390:	a32d      	add	r3, pc, #180	; (adr r3, 8013448 <turn90_s+0x2e0>)
 8013392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013396:	f7f5 f863 	bl	8008460 <__aeabi_dmul>
			max_ang_vel = (explore_turn_R.Turn_vel) / explore_turn_R.Turn_radius
 801339a:	f7f5 fb39 	bl	8008a10 <__aeabi_d2f>
			trapezoid_slalome(max_ang_vel, explore_turn_R.Turn_deg * -1.0,
 801339e:	eeb0 1a68 	vmov.f32	s2, s17
 80133a2:	eef0 0a48 	vmov.f32	s1, s16
 80133a6:	ee00 0a10 	vmov	s0, r0
 80133aa:	f7f9 f8c9 	bl	800c540 <trapezoid_slalome>
			trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
 80133ae:	ed94 0a01 	vldr	s0, [r4, #4]
 80133b2:	2100      	movs	r1, #0
 80133b4:	edd4 0a01 	vldr	s1, [r4, #4]
 80133b8:	2001      	movs	r0, #1
 80133ba:	ed94 1a05 	vldr	s2, [r4, #20]
 80133be:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
}
 80133c2:	ecbd 8b04 	vpop	{d8-d9}
 80133c6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
 80133ca:	f7f8 bf51 	b.w	800c270 <trapezoid_acccel>
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 80133ce:	4d30      	ldr	r5, [pc, #192]	; (8013490 <turn90_s+0x328>)
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 80133d0:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 80133d4:	4620      	mov	r0, r4
 80133d6:	2100      	movs	r1, #0
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 80133d8:	edd5 8a01 	vldr	s17, [r5, #4]
 80133dc:	ed95 8a02 	vldr	s16, [r5, #8]
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 80133e0:	ed95 0a01 	vldr	s0, [r5, #4]
 80133e4:	edd5 0a01 	vldr	s1, [r5, #4]
 80133e8:	ed95 1a04 	vldr	s2, [r5, #16]
 80133ec:	f7f8 ff40 	bl	800c270 <trapezoid_acccel>
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 80133f0:	eec8 7a88 	vdiv.f32	s15, s17, s16
 80133f4:	ee17 0a90 	vmov	r0, s15
 80133f8:	f7f4 ffde 	bl	80083b8 <__aeabi_f2d>
			trapezoid_slalome(max_ang_vel, explore_turn_L.Turn_deg,
 80133fc:	ed95 8a00 	vldr	s16, [r5]
 8013400:	edd5 8a03 	vldr	s17, [r5, #12]
					* 180.0 / M_PI;
 8013404:	a310      	add	r3, pc, #64	; (adr r3, 8013448 <turn90_s+0x2e0>)
 8013406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801340a:	f7f5 f829 	bl	8008460 <__aeabi_dmul>
			max_ang_vel = (explore_turn_L.Turn_vel) / explore_turn_L.Turn_radius
 801340e:	f7f5 faff 	bl	8008a10 <__aeabi_d2f>
			trapezoid_slalome(max_ang_vel, explore_turn_L.Turn_deg,
 8013412:	eeb0 1a68 	vmov.f32	s2, s17
 8013416:	eef0 0a48 	vmov.f32	s1, s16
 801341a:	ee00 0a10 	vmov	s0, r0
 801341e:	f7f9 f88f 	bl	800c540 <trapezoid_slalome>
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 8013422:	ed95 0a01 	vldr	s0, [r5, #4]
 8013426:	4620      	mov	r0, r4
 8013428:	edd5 0a01 	vldr	s1, [r5, #4]
 801342c:	2100      	movs	r1, #0
 801342e:	ed95 1a05 	vldr	s2, [r5, #20]
 8013432:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
}
 8013436:	ecbd 8b04 	vpop	{d8-d9}
 801343a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			trapezoid_acccel(explore_turn_L.Turn_vel, explore_turn_L.Turn_vel,
 801343e:	f7f8 bf17 	b.w	800c270 <trapezoid_acccel>
 8013442:	bf00      	nop
 8013444:	f3af 8000 	nop.w
 8013448:	1a63c1f8 	.word	0x1a63c1f8
 801344c:	404ca5dc 	.word	0x404ca5dc
 8013450:	20000880 	.word	0x20000880
 8013454:	200078e0 	.word	0x200078e0
 8013458:	2000295c 	.word	0x2000295c
 801345c:	20008884 	.word	0x20008884
 8013460:	20015748 	.word	0x20015748
 8013464:	20000058 	.word	0x20000058
 8013468:	40220000 	.word	0x40220000
 801346c:	40080000 	.word	0x40080000
 8013470:	00000000 	.word	0x00000000
 8013474:	20016598 	.word	0x20016598
 8013478:	3db851ec 	.word	0x3db851ec
 801347c:	2000a7e0 	.word	0x2000a7e0
 8013480:	200078b0 	.word	0x200078b0
 8013484:	461c4000 	.word	0x461c4000
 8013488:	442f0000 	.word	0x442f0000
 801348c:	42b40000 	.word	0x42b40000
 8013490:	2001616c 	.word	0x2001616c
 8013494:	20007898 	.word	0x20007898
 8013498:	20010640 	.word	0x20010640
 801349c:	00000000 	.word	0x00000000

080134a0 <SprintRun>:
		uint8_t _suctionduty) {
 80134a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134a4:	ed2d 8b04 	vpush	{d8-d9}
 80134a8:	b083      	sub	sp, #12
 80134aa:	4680      	mov	r8, r0
	generatePass(_isDiag);
 80134ac:	4608      	mov	r0, r1
		uint8_t _suctionduty) {
 80134ae:	460d      	mov	r5, r1
 80134b0:	9101      	str	r1, [sp, #4]
 80134b2:	4614      	mov	r4, r2
	generatePass(_isDiag);
 80134b4:	f7ff fc0e 	bl	8012cd4 <generatePass>
	Flag_diagMode = false;
 80134b8:	2300      	movs	r3, #0
 80134ba:	4ac7      	ldr	r2, [pc, #796]	; (80137d8 <SprintRun+0x338>)
 80134bc:	7013      	strb	r3, [r2, #0]
	Flag_wallConEn_S = false;
 80134be:	4ac7      	ldr	r2, [pc, #796]	; (80137dc <SprintRun+0x33c>)
 80134c0:	7013      	strb	r3, [r2, #0]
	enable_motor();
 80134c2:	f004 fe1b 	bl	80180fc <enable_motor>
	LED(0xFF);
 80134c6:	20ff      	movs	r0, #255	; 0xff
 80134c8:	f003 fd44 	bl	8016f54 <LED>
	if (_isDiag) {
 80134cc:	2d00      	cmp	r5, #0
 80134ce:	f040 82d4 	bne.w	8013a7a <SprintRun+0x5da>
	idealState = RESETState;
 80134d2:	f8df 933c 	ldr.w	r9, [pc, #828]	; 8013810 <SprintRun+0x370>
	Flag_logEn = true;
 80134d6:	2701      	movs	r7, #1
	idealState = RESETState;
 80134d8:	4dc1      	ldr	r5, [pc, #772]	; (80137e0 <SprintRun+0x340>)
 80134da:	464e      	mov	r6, r9
	realState = RESETState;
 80134dc:	f8df b334 	ldr.w	fp, [pc, #820]	; 8013814 <SprintRun+0x374>
	error_vel = RESET_ERROR;
 80134e0:	f8df e334 	ldr.w	lr, [pc, #820]	; 8013818 <SprintRun+0x378>
	for (int i = 0; pass[i] != End; i++) {
 80134e4:	f8df a334 	ldr.w	sl, [pc, #820]	; 801381c <SprintRun+0x37c>
	idealState = RESETState;
 80134e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80134ea:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80134ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80134ee:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	realState = RESETState;
 80134f0:	f1a5 0420 	sub.w	r4, r5, #32
	idealState = RESETState;
 80134f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80134f8:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	realState = RESETState;
 80134fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80134fe:	465e      	mov	r6, fp
 8013500:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013502:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
	error_vel = RESET_ERROR;
 8013504:	4cb7      	ldr	r4, [pc, #732]	; (80137e4 <SprintRun+0x344>)
	realState = RESETState;
 8013506:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013508:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
	error_ang_vel = RESET_ERROR;
 801350c:	4db6      	ldr	r5, [pc, #728]	; (80137e8 <SprintRun+0x348>)
	realState = RESETState;
 801350e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	error_vel = RESET_ERROR;
 8013512:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
	error_dis = RESET_ERROR;
 8013516:	4eb5      	ldr	r6, [pc, #724]	; (80137ec <SprintRun+0x34c>)
	Flag_logEn = true;
 8013518:	4cb5      	ldr	r4, [pc, #724]	; (80137f0 <SprintRun+0x350>)
	error_dis = RESET_ERROR;
 801351a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	error_ang_vel = RESET_ERROR;
 801351e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	error_deg = RESET_ERROR;
 8013522:	4eb4      	ldr	r6, [pc, #720]	; (80137f4 <SprintRun+0x354>)
	error_wall_S = RESET_ERROR;
 8013524:	4db4      	ldr	r5, [pc, #720]	; (80137f8 <SprintRun+0x358>)
	error_vel = RESET_ERROR;
 8013526:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
	error_deg = RESET_ERROR;
 801352a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	error_wall_S = RESET_ERROR;
 801352e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	error_wall_F_R = RESET_ERROR;
 8013532:	4db2      	ldr	r5, [pc, #712]	; (80137fc <SprintRun+0x35c>)
	Flag_logEn = true;
 8013534:	7027      	strb	r7, [r4, #0]
	for (int i = 0; pass[i] != End; i++) {
 8013536:	f99a 4000 	ldrsb.w	r4, [sl]
	error_wall_F_R = RESET_ERROR;
 801353a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	error_wall_F_L = RESET_ERROR;
 801353e:	4db0      	ldr	r5, [pc, #704]	; (8013800 <SprintRun+0x360>)
 8013540:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	for (int i = 0; pass[i] != End; i++) {
 8013544:	b3c4      	cbz	r4, 80135b8 <SprintRun+0x118>
 8013546:	2500      	movs	r5, #0
		realState.dis = 0;
 8013548:	ed9f 8aae 	vldr	s16, [pc, #696]	; 8013804 <SprintRun+0x364>
		if (pass[i] == Straight) {
 801354c:	1d20      	adds	r0, r4, #4
		realState.dis = 0;
 801354e:	ed8b 8a00 	vstr	s16, [fp]
		if (pass[i] == Straight) {
 8013552:	d057      	beq.n	8013604 <SprintRun+0x164>
		} else if (pass[i] == Straight_D) {
 8013554:	1ce6      	adds	r6, r4, #3
 8013556:	f000 8096 	beq.w	8013686 <SprintRun+0x1e6>
		} else if (pass[i] == TurnL_90) {
 801355a:	2c02      	cmp	r4, #2
 801355c:	f000 80e7 	beq.w	801372e <SprintRun+0x28e>
		} else if (pass[i] == TurnR_90) {
 8013560:	2c01      	cmp	r4, #1
 8013562:	f000 815d 	beq.w	8013820 <SprintRun+0x380>
		} else if (pass[i] == TurnL_180) {
 8013566:	2c04      	cmp	r4, #4
 8013568:	f000 81de 	beq.w	8013928 <SprintRun+0x488>
		} else if (pass[i] == TurnR_180) {
 801356c:	2c03      	cmp	r4, #3
 801356e:	f000 820d 	beq.w	801398c <SprintRun+0x4ec>
		} else if (pass[i] == TurnL_90_D) {
 8013572:	1c62      	adds	r2, r4, #1
 8013574:	f000 8245 	beq.w	8013a02 <SprintRun+0x562>
		} else if (pass[i] == TurnR_90_D) {
 8013578:	1ca3      	adds	r3, r4, #2
 801357a:	f000 8282 	beq.w	8013a82 <SprintRun+0x5e2>
		} else if (pass[i] == TurnL_135_I) {
 801357e:	2c0d      	cmp	r4, #13
 8013580:	f000 834d 	beq.w	8013c1e <SprintRun+0x77e>
		} else if (pass[i] == TurnR_135_I) {
 8013584:	2c0c      	cmp	r4, #12
 8013586:	f000 81bc 	beq.w	8013902 <SprintRun+0x462>
		} else if (pass[i] == TurnL_45_I) {
 801358a:	2c0b      	cmp	r4, #11
 801358c:	f000 8493 	beq.w	8013eb6 <SprintRun+0xa16>
		} else if (pass[i] == TurnR_45_I) {
 8013590:	2c0a      	cmp	r4, #10
 8013592:	f000 82ef 	beq.w	8013b74 <SprintRun+0x6d4>
		} else if (pass[i] == TurnL_135_O) {
 8013596:	2c11      	cmp	r4, #17
 8013598:	f000 8502 	beq.w	8013fa0 <SprintRun+0xb00>
		} else if (pass[i] == TurnR_135_O) {
 801359c:	2c10      	cmp	r4, #16
 801359e:	f000 8444 	beq.w	8013e2a <SprintRun+0x98a>
		} else if (pass[i] == TurnL_45_O) {
 80135a2:	2c0f      	cmp	r4, #15
 80135a4:	f000 8592 	beq.w	80140cc <SprintRun+0xc2c>
		} else if (pass[i] == TurnR_45_O) {
 80135a8:	2c0e      	cmp	r4, #14
 80135aa:	f000 855c 	beq.w	8014066 <SprintRun+0xbc6>
 80135ae:	3501      	adds	r5, #1
	for (int i = 0; pass[i] != End; i++) {
 80135b0:	f91a 4005 	ldrsb.w	r4, [sl, r5]
 80135b4:	2c00      	cmp	r4, #0
 80135b6:	d1c9      	bne.n	801354c <SprintRun+0xac>
	Flag_degConEn = true;
 80135b8:	2301      	movs	r3, #1
 80135ba:	4d93      	ldr	r5, [pc, #588]	; (8013808 <SprintRun+0x368>)
 80135bc:	702b      	strb	r3, [r5, #0]
	if (Flag_diagMode) {
 80135be:	4b86      	ldr	r3, [pc, #536]	; (80137d8 <SprintRun+0x338>)
 80135c0:	781b      	ldrb	r3, [r3, #0]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	f040 8196 	bne.w	80138f4 <SprintRun+0x454>
		stop(0.18, _pointer->straight_acc);
 80135c8:	edd8 0a00 	vldr	s1, [r8]
 80135cc:	ed9f 0a8f 	vldr	s0, [pc, #572]	; 801380c <SprintRun+0x36c>
 80135d0:	f7f9 f8b6 	bl	800c740 <stop>
	Flag_logEn = false;
 80135d4:	2400      	movs	r4, #0
 80135d6:	4b86      	ldr	r3, [pc, #536]	; (80137f0 <SprintRun+0x350>)
	LED(0x00);
 80135d8:	4620      	mov	r0, r4
	Flag_logEn = false;
 80135da:	701c      	strb	r4, [r3, #0]
	LED(0x00);
 80135dc:	f003 fcba 	bl	8016f54 <LED>
	Flag_degConEn = false;
 80135e0:	702c      	strb	r4, [r5, #0]
	reset_status();
 80135e2:	f003 fd89 	bl	80170f8 <reset_status>
	reset_error();
 80135e6:	f003 fda7 	bl	8017138 <reset_error>
	HAL_Delay(500);
 80135ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80135ee:	f7f5 fc29 	bl	8008e44 <HAL_Delay>
	disable_suction();
 80135f2:	f004 fe1d 	bl	8018230 <disable_suction>
}
 80135f6:	b003      	add	sp, #12
 80135f8:	ecbd 8b04 	vpop	{d8-d9}
 80135fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	disable_motor();
 8013600:	f004 bdb6 	b.w	8018170 <disable_motor>
			for (j = 1; pass[i + j] == Straight; j++)
 8013604:	eb0a 0305 	add.w	r3, sl, r5
 8013608:	f993 6001 	ldrsb.w	r6, [r3, #1]
 801360c:	1d31      	adds	r1, r6, #4
 801360e:	f040 858d 	bne.w	801412c <SprintRun+0xc8c>
 8013612:	1c6b      	adds	r3, r5, #1
 8013614:	2401      	movs	r4, #1
 8013616:	4453      	add	r3, sl
 8013618:	e000      	b.n	801361c <SprintRun+0x17c>
 801361a:	463c      	mov	r4, r7
 801361c:	f913 6f01 	ldrsb.w	r6, [r3, #1]!
 8013620:	1c67      	adds	r7, r4, #1
 8013622:	1d32      	adds	r2, r6, #4
 8013624:	d0f9      	beq.n	801361a <SprintRun+0x17a>
 8013626:	ee07 7a90 	vmov	s15, r7
 801362a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801362e:	ee17 0a90 	vmov	r0, s15
 8013632:	f7f4 fec1 	bl	80083b8 <__aeabi_f2d>
 8013636:	a360      	add	r3, pc, #384	; (adr r3, 80137b8 <SprintRun+0x318>)
 8013638:	e9d3 2300 	ldrd	r2, r3, [r3]
 801363c:	f7f4 ff10 	bl	8008460 <__aeabi_dmul>
 8013640:	a35f      	add	r3, pc, #380	; (adr r3, 80137c0 <SprintRun+0x320>)
 8013642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013646:	f7f4 fd57 	bl	80080f8 <__aeabi_dsub>
 801364a:	f7f5 f9e1 	bl	8008a10 <__aeabi_d2f>
 801364e:	ee01 0a10 	vmov	s2, r0
			if (_isDiag == true) {
 8013652:	9b01      	ldr	r3, [sp, #4]
 8013654:	2b01      	cmp	r3, #1
 8013656:	f000 8136 	beq.w	80138c6 <SprintRun+0x426>
		float min_vel = 0.0;
 801365a:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 801365e:	2b00      	cmp	r3, #0
 8013660:	bf18      	it	ne
 8013662:	eef0 0a48 	vmovne.f32	s1, s16
			i += j - 1;
 8013666:	4425      	add	r5, r4
			trapezoid_acccel(_pointer->straight_vel, min_vel,
 8013668:	2100      	movs	r1, #0
 801366a:	2001      	movs	r0, #1
 801366c:	edd8 1a00 	vldr	s3, [r8]
 8013670:	3501      	adds	r5, #1
 8013672:	ed98 0a01 	vldr	s0, [r8, #4]
 8013676:	f7f8 fdfb 	bl	800c270 <trapezoid_acccel>
	for (int i = 0; pass[i] != End; i++) {
 801367a:	f91a 4005 	ldrsb.w	r4, [sl, r5]
 801367e:	2c00      	cmp	r4, #0
 8013680:	f47f af64 	bne.w	801354c <SprintRun+0xac>
 8013684:	e798      	b.n	80135b8 <SprintRun+0x118>
			for (j = 1; pass[i + j] == Straight_D; j++)
 8013686:	eb0a 0305 	add.w	r3, sl, r5
 801368a:	f993 4001 	ldrsb.w	r4, [r3, #1]
 801368e:	1ce0      	adds	r0, r4, #3
 8013690:	f040 8552 	bne.w	8014138 <SprintRun+0xc98>
 8013694:	1c6b      	adds	r3, r5, #1
 8013696:	2601      	movs	r6, #1
 8013698:	4453      	add	r3, sl
 801369a:	e000      	b.n	801369e <SprintRun+0x1fe>
 801369c:	4606      	mov	r6, r0
 801369e:	f913 4f01 	ldrsb.w	r4, [r3, #1]!
 80136a2:	1c70      	adds	r0, r6, #1
 80136a4:	1ce1      	adds	r1, r4, #3
 80136a6:	d0f9      	beq.n	801369c <SprintRun+0x1fc>
 80136a8:	ee07 0a90 	vmov	s15, r0
 80136ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136b0:	ee17 0a90 	vmov	r0, s15
 80136b4:	f7f4 fe80 	bl	80083b8 <__aeabi_f2d>
 80136b8:	a343      	add	r3, pc, #268	; (adr r3, 80137c8 <SprintRun+0x328>)
 80136ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136be:	f7f4 fecf 	bl	8008460 <__aeabi_dmul>
 80136c2:	a33f      	add	r3, pc, #252	; (adr r3, 80137c0 <SprintRun+0x320>)
 80136c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136c8:	f7f4 fd16 	bl	80080f8 <__aeabi_dsub>
 80136cc:	f7f5 f9a0 	bl	8008a10 <__aeabi_d2f>
			switch (pass[i + j]) {
 80136d0:	3402      	adds	r4, #2
 80136d2:	2c13      	cmp	r4, #19
 80136d4:	f200 8302 	bhi.w	8013cdc <SprintRun+0x83c>
 80136d8:	e8df f014 	tbh	[pc, r4, lsl #1]
 80136dc:	00230023 	.word	0x00230023
 80136e0:	03000300 	.word	0x03000300
 80136e4:	03000300 	.word	0x03000300
 80136e8:	03000300 	.word	0x03000300
 80136ec:	03000300 	.word	0x03000300
 80136f0:	03000300 	.word	0x03000300
 80136f4:	03000300 	.word	0x03000300
 80136f8:	03000300 	.word	0x03000300
 80136fc:	00140014 	.word	0x00140014
 8013700:	00260026 	.word	0x00260026
				min_vel = _pointer->turn45_O_R.Turn_vel;
 8013704:	edd8 0a34 	vldr	s1, [r8, #208]	; 0xd0
			trapezoid_acccel(_pointer->straight_vel, min_vel,
 8013708:	2101      	movs	r1, #1
			i += j - 1;
 801370a:	4435      	add	r5, r6
			trapezoid_acccel(_pointer->straight_vel, min_vel,
 801370c:	ee01 0a10 	vmov	s2, r0
 8013710:	edd8 1a00 	vldr	s3, [r8]
 8013714:	4608      	mov	r0, r1
 8013716:	ed98 0a01 	vldr	s0, [r8, #4]
 801371a:	f7f8 fda9 	bl	800c270 <trapezoid_acccel>
 801371e:	3501      	adds	r5, #1
 8013720:	e7ab      	b.n	801367a <SprintRun+0x1da>
				min_vel = _pointer->turn90_D_R.Turn_vel;
 8013722:	edd8 0a4c 	vldr	s1, [r8, #304]	; 0x130
				break;
 8013726:	e7ef      	b.n	8013708 <SprintRun+0x268>
				min_vel = _pointer->turn135_O_R.Turn_vel;
 8013728:	edd8 0a40 	vldr	s1, [r8, #256]	; 0x100
				break;
 801372c:	e7ec      	b.n	8013708 <SprintRun+0x268>
			if (_isDiag) {
 801372e:	9b01      	ldr	r3, [sp, #4]
 8013730:	2b00      	cmp	r3, #0
 8013732:	f000 80db 	beq.w	80138ec <SprintRun+0x44c>
		Flag_wallConEn_S = true;
 8013736:	2401      	movs	r4, #1
 8013738:	4b28      	ldr	r3, [pc, #160]	; (80137dc <SprintRun+0x33c>)
				idealState.acc = 0;
 801373a:	ed89 8a04 	vstr	s16, [r9, #16]
				sprint_turn(_pointer->turn90_L.Turn_deg, Left,
 801373e:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013742:	4620      	mov	r0, r4
				sprint_turn(_pointer->turn90_L.Turn_deg, Left,
 8013744:	edd8 8a09 	vldr	s17, [r8, #36]	; 0x24
 8013748:	4425      	add	r5, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801374a:	edd8 9a0a 	vldr	s19, [r8, #40]	; 0x28
 801374e:	ed98 9a0b 	vldr	s18, [r8, #44]	; 0x2c
		Flag_wallConEn_S = true;
 8013752:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013754:	ed98 0a0a 	vldr	s0, [r8, #40]	; 0x28
 8013758:	f005 ff06 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801375c:	4b1e      	ldr	r3, [pc, #120]	; (80137d8 <SprintRun+0x338>)
	idealState.dis = 0.0;
 801375e:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013762:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013766:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801376a:	4620      	mov	r0, r4
 801376c:	ed99 0a03 	vldr	s0, [r9, #12]
 8013770:	edd9 0a03 	vldr	s1, [r9, #12]
 8013774:	ed98 1a0d 	vldr	s2, [r8, #52]	; 0x34
 8013778:	7819      	ldrb	r1, [r3, #0]
 801377a:	f7f8 fd79 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801377e:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013782:	ee17 0a90 	vmov	r0, s15
 8013786:	f7f4 fe17 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 801378a:	a311      	add	r3, pc, #68	; (adr r3, 80137d0 <SprintRun+0x330>)
 801378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013790:	f7f4 fe66 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013794:	ed98 9a0c 	vldr	s18, [r8, #48]	; 0x30
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013798:	f7f5 f93a 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 801379c:	eeb0 1a49 	vmov.f32	s2, s18
 80137a0:	eef0 0a68 	vmov.f32	s1, s17
 80137a4:	ee00 0a10 	vmov	s0, r0
 80137a8:	f7f8 feca 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 80137ac:	2300      	movs	r3, #0
 80137ae:	4a0a      	ldr	r2, [pc, #40]	; (80137d8 <SprintRun+0x338>)
 80137b0:	7013      	strb	r3, [r2, #0]
 80137b2:	e762      	b.n	801367a <SprintRun+0x1da>
 80137b4:	f3af 8000 	nop.w
 80137b8:	70a3d70a 	.word	0x70a3d70a
 80137bc:	3fb70a3d 	.word	0x3fb70a3d
 80137c0:	47ae147b 	.word	0x47ae147b
 80137c4:	3f947ae1 	.word	0x3f947ae1
 80137c8:	374bc6a8 	.word	0x374bc6a8
 80137cc:	3fc04189 	.word	0x3fc04189
 80137d0:	1a63c1f8 	.word	0x1a63c1f8
 80137d4:	404ca5dc 	.word	0x404ca5dc
 80137d8:	20002949 	.word	0x20002949
 80137dc:	20001874 	.word	0x20001874
 80137e0:	0801d368 	.word	0x0801d368
 80137e4:	0801d398 	.word	0x0801d398
 80137e8:	2000a818 	.word	0x2000a818
 80137ec:	200048a8 	.word	0x200048a8
 80137f0:	2000a7dc 	.word	0x2000a7dc
 80137f4:	2000e6dc 	.word	0x2000e6dc
 80137f8:	2000f68c 	.word	0x2000f68c
 80137fc:	2000c780 	.word	0x2000c780
 8013800:	200144c8 	.word	0x200144c8
 8013804:	00000000 	.word	0x00000000
 8013808:	200068f4 	.word	0x200068f4
 801380c:	3e3851ec 	.word	0x3e3851ec
 8013810:	2000a7e0 	.word	0x2000a7e0
 8013814:	200078b0 	.word	0x200078b0
 8013818:	2000b7d0 	.word	0x2000b7d0
 801381c:	20015a48 	.word	0x20015a48
			if (_isDiag) {
 8013820:	9b01      	ldr	r3, [sp, #4]
 8013822:	2b00      	cmp	r3, #0
 8013824:	f000 80e7 	beq.w	80139f6 <SprintRun+0x556>
				idealState.acc = 0;
 8013828:	ed89 8a04 	vstr	s16, [r9, #16]
				if (i == 0) {
 801382c:	2d00      	cmp	r5, #0
 801382e:	f040 815b 	bne.w	8013ae8 <SprintRun+0x648>
					if (_pointer->turn90_R.Turn_vel > 1.0) {	//J^[1.3
 8013832:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013836:	ed98 7a04 	vldr	s14, [r8, #16]
 801383a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801383e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013842:	f340 824e 	ble.w	8013ce2 <SprintRun+0x842>
						accel(v13d90_R.Turn_vel, 20);
 8013846:	4ec6      	ldr	r6, [pc, #792]	; (8013b60 <SprintRun+0x6c0>)
 8013848:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 801384c:	ed96 0a01 	vldr	s0, [r6, #4]
 8013850:	f7f8 ff54 	bl	800c6fc <accel>
						sprint_turn(_pointer->turn90_R.Turn_deg, Right,
 8013854:	edd8 8a03 	vldr	s17, [r8, #12]
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013858:	edd6 9a01 	vldr	s19, [r6, #4]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801385c:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013860:	ed96 9a02 	vldr	s18, [r6, #8]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013864:	4620      	mov	r0, r4
		idealState.vel = _parameter->Turn_vel;
 8013866:	6873      	ldr	r3, [r6, #4]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013868:	eef1 8a68 	vneg.f32	s17, s17
		idealState.vel = _parameter->Turn_vel;
 801386c:	f8c9 300c 	str.w	r3, [r9, #12]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013870:	4bbc      	ldr	r3, [pc, #752]	; (8013b64 <SprintRun+0x6c4>)
		idealState.acc = 0.0;
 8013872:	ed89 8a04 	vstr	s16, [r9, #16]
	idealState.dis = 0.0;
 8013876:	ed89 8a00 	vstr	s16, [r9]
	realState.dis = 0.0;
 801387a:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801387e:	ed99 0a03 	vldr	s0, [r9, #12]
 8013882:	edd9 0a03 	vldr	s1, [r9, #12]
 8013886:	ed96 1a04 	vldr	s2, [r6, #16]
 801388a:	7819      	ldrb	r1, [r3, #0]
 801388c:	f7f8 fcf0 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013890:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013894:	ee17 0a90 	vmov	r0, s15
 8013898:	f7f4 fd8e 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 801389c:	a3ac      	add	r3, pc, #688	; (adr r3, 8013b50 <SprintRun+0x6b0>)
 801389e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a2:	f7f4 fddd 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 80138a6:	ed96 9a03 	vldr	s18, [r6, #12]
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 80138aa:	f7f5 f8b1 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 80138ae:	eeb0 1a49 	vmov.f32	s2, s18
 80138b2:	eef0 0a68 	vmov.f32	s1, s17
 80138b6:	ee00 0a10 	vmov	s0, r0
 80138ba:	f7f8 fe41 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 80138be:	4ba9      	ldr	r3, [pc, #676]	; (8013b64 <SprintRun+0x6c4>)
 80138c0:	701d      	strb	r5, [r3, #0]
 80138c2:	4625      	mov	r5, r4
 80138c4:	e6d9      	b.n	801367a <SprintRun+0x1da>
				switch (pass[i + j]) {
 80138c6:	3e01      	subs	r6, #1
 80138c8:	2e0c      	cmp	r6, #12
 80138ca:	f200 82f0 	bhi.w	8013eae <SprintRun+0xa0e>
 80138ce:	e8df f016 	tbh	[pc, r6, lsl #1]
 80138d2:	01f5      	.short	0x01f5
 80138d4:	01e501f5 	.word	0x01e501f5
 80138d8:	02ee01e5 	.word	0x02ee01e5
 80138dc:	02ee02ee 	.word	0x02ee02ee
 80138e0:	02ee02ee 	.word	0x02ee02ee
 80138e4:	01fd01fd 	.word	0x01fd01fd
 80138e8:	01ed01ed 	.word	0x01ed01ed
				turn90_s(Left);
 80138ec:	f7fc fa1c 	bl	800fd28 <turn90_s.constprop.2>
 80138f0:	3501      	adds	r5, #1
 80138f2:	e6c2      	b.n	801367a <SprintRun+0x1da>
		stop(0.127, _pointer->straight_acc);
 80138f4:	edd8 0a00 	vldr	s1, [r8]
 80138f8:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8013b68 <SprintRun+0x6c8>
 80138fc:	f7f8 ff20 	bl	800c740 <stop>
 8013900:	e668      	b.n	80135d4 <SprintRun+0x134>
			idealState.acc = 0;
 8013902:	ed89 8a04 	vstr	s16, [r9, #16]
			if (i == 0) {
 8013906:	2d00      	cmp	r5, #0
 8013908:	f040 8318 	bne.w	8013f3c <SprintRun+0xa9c>
				if (_pointer->turn135_I_R.Turn_vel > 1.3) {	//J^[1.3
 801390c:	f8d8 00a0 	ldr.w	r0, [r8, #160]	; 0xa0
 8013910:	f7f4 fd52 	bl	80083b8 <__aeabi_f2d>
 8013914:	a390      	add	r3, pc, #576	; (adr r3, 8013b58 <SprintRun+0x6b8>)
 8013916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801391a:	f7f5 f831 	bl	8008980 <__aeabi_dcmpgt>
 801391e:	2800      	cmp	r0, #0
 8013920:	f000 8212 	beq.w	8013d48 <SprintRun+0x8a8>
					accel(v13d135_I_R.Turn_vel, 20);
 8013924:	4c91      	ldr	r4, [pc, #580]	; (8013b6c <SprintRun+0x6cc>)
 8013926:	e137      	b.n	8013b98 <SprintRun+0x6f8>
		Flag_wallConEn_S = true;
 8013928:	2401      	movs	r4, #1
 801392a:	4b91      	ldr	r3, [pc, #580]	; (8013b70 <SprintRun+0x6d0>)
			idealState.acc = 0;
 801392c:	ed89 8a04 	vstr	s16, [r9, #16]
			sprint_turn(_pointer->turn180_L.Turn_deg, Left,
 8013930:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013934:	4620      	mov	r0, r4
			sprint_turn(_pointer->turn180_L.Turn_deg, Left,
 8013936:	edd8 8a15 	vldr	s17, [r8, #84]	; 0x54
 801393a:	4425      	add	r5, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801393c:	edd8 9a16 	vldr	s19, [r8, #88]	; 0x58
 8013940:	ed98 9a17 	vldr	s18, [r8, #92]	; 0x5c
		Flag_wallConEn_S = true;
 8013944:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013946:	ed98 0a16 	vldr	s0, [r8, #88]	; 0x58
 801394a:	f005 fe0d 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801394e:	4b85      	ldr	r3, [pc, #532]	; (8013b64 <SprintRun+0x6c4>)
	idealState.dis = 0.0;
 8013950:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013954:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013958:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801395c:	4620      	mov	r0, r4
 801395e:	ed99 0a03 	vldr	s0, [r9, #12]
 8013962:	edd9 0a03 	vldr	s1, [r9, #12]
 8013966:	ed98 1a19 	vldr	s2, [r8, #100]	; 0x64
 801396a:	7819      	ldrb	r1, [r3, #0]
 801396c:	f7f8 fc80 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013970:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013974:	ee17 0a90 	vmov	r0, s15
 8013978:	f7f4 fd1e 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 801397c:	a374      	add	r3, pc, #464	; (adr r3, 8013b50 <SprintRun+0x6b0>)
 801397e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013982:	f7f4 fd6d 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013986:	ed98 9a18 	vldr	s18, [r8, #96]	; 0x60
 801398a:	e705      	b.n	8013798 <SprintRun+0x2f8>
		Flag_wallConEn_S = true;
 801398c:	2401      	movs	r4, #1
 801398e:	4b78      	ldr	r3, [pc, #480]	; (8013b70 <SprintRun+0x6d0>)
			idealState.acc = 0;
 8013990:	ed89 8a04 	vstr	s16, [r9, #16]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013994:	f04f 30ff 	mov.w	r0, #4294967295
			sprint_turn(_pointer->turn180_R.Turn_deg, Right,
 8013998:	edd8 8a0f 	vldr	s17, [r8, #60]	; 0x3c
 801399c:	4425      	add	r5, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801399e:	edd8 9a10 	vldr	s19, [r8, #64]	; 0x40
			sprint_turn(_pointer->turn180_R.Turn_deg, Right,
 80139a2:	edd8 0a00 	vldr	s1, [r8]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 80139a6:	eef1 8a68 	vneg.f32	s17, s17
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 80139aa:	ed98 9a11 	vldr	s18, [r8, #68]	; 0x44
		Flag_wallConEn_S = true;
 80139ae:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 80139b0:	ed98 0a10 	vldr	s0, [r8, #64]	; 0x40
 80139b4:	f005 fdd8 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80139b8:	4b6a      	ldr	r3, [pc, #424]	; (8013b64 <SprintRun+0x6c4>)
	idealState.dis = 0.0;
 80139ba:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80139be:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 80139c2:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80139c6:	4620      	mov	r0, r4
 80139c8:	ed99 0a03 	vldr	s0, [r9, #12]
 80139cc:	edd9 0a03 	vldr	s1, [r9, #12]
 80139d0:	ed98 1a13 	vldr	s2, [r8, #76]	; 0x4c
 80139d4:	7819      	ldrb	r1, [r3, #0]
 80139d6:	f7f8 fc4b 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 80139da:	eec9 7a89 	vdiv.f32	s15, s19, s18
 80139de:	ee17 0a90 	vmov	r0, s15
 80139e2:	f7f4 fce9 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 80139e6:	a35a      	add	r3, pc, #360	; (adr r3, 8013b50 <SprintRun+0x6b0>)
 80139e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ec:	f7f4 fd38 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 80139f0:	ed98 9a12 	vldr	s18, [r8, #72]	; 0x48
 80139f4:	e6d0      	b.n	8013798 <SprintRun+0x2f8>
				turn90_s(Right);
 80139f6:	f04f 30ff 	mov.w	r0, #4294967295
 80139fa:	3501      	adds	r5, #1
 80139fc:	f7ff fbb4 	bl	8013168 <turn90_s>
 8013a00:	e63b      	b.n	801367a <SprintRun+0x1da>
		Flag_wallConEn_S = true;
 8013a02:	2401      	movs	r4, #1
 8013a04:	4b5a      	ldr	r3, [pc, #360]	; (8013b70 <SprintRun+0x6d0>)
			sprint_turn(_pointer->turn90_D_L.Turn_deg, Left,
 8013a06:	edd8 8a51 	vldr	s17, [r8, #324]	; 0x144
 8013a0a:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013a0e:	4620      	mov	r0, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013a10:	edd8 9a52 	vldr	s19, [r8, #328]	; 0x148
 8013a14:	4425      	add	r5, r4
 8013a16:	ed98 9a53 	vldr	s18, [r8, #332]	; 0x14c
		Flag_wallConEn_S = true;
 8013a1a:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013a1c:	ed98 0a52 	vldr	s0, [r8, #328]	; 0x148
 8013a20:	f005 fda2 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013a24:	4b4f      	ldr	r3, [pc, #316]	; (8013b64 <SprintRun+0x6c4>)
	idealState.dis = 0.0;
 8013a26:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013a2a:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013a2e:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013a32:	4620      	mov	r0, r4
 8013a34:	ed99 0a03 	vldr	s0, [r9, #12]
 8013a38:	edd9 0a03 	vldr	s1, [r9, #12]
 8013a3c:	ed98 1a55 	vldr	s2, [r8, #340]	; 0x154
 8013a40:	7819      	ldrb	r1, [r3, #0]
 8013a42:	f7f8 fc15 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013a46:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013a4a:	ee17 0a90 	vmov	r0, s15
 8013a4e:	f7f4 fcb3 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013a52:	a33f      	add	r3, pc, #252	; (adr r3, 8013b50 <SprintRun+0x6b0>)
 8013a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a58:	f7f4 fd02 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013a5c:	ed98 9a54 	vldr	s18, [r8, #336]	; 0x150
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013a60:	f7f4 ffd6 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013a64:	eeb0 1a49 	vmov.f32	s2, s18
 8013a68:	eef0 0a68 	vmov.f32	s1, s17
 8013a6c:	ee00 0a10 	vmov	s0, r0
 8013a70:	f7f8 fd66 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 8013a74:	4b3b      	ldr	r3, [pc, #236]	; (8013b64 <SprintRun+0x6c4>)
 8013a76:	701c      	strb	r4, [r3, #0]
 8013a78:	e5ff      	b.n	801367a <SprintRun+0x1da>
		enable_suction(_suctionduty);
 8013a7a:	4620      	mov	r0, r4
 8013a7c:	f004 fba8 	bl	80181d0 <enable_suction>
 8013a80:	e527      	b.n	80134d2 <SprintRun+0x32>
		Flag_wallConEn_S = true;
 8013a82:	2401      	movs	r4, #1
 8013a84:	4b3a      	ldr	r3, [pc, #232]	; (8013b70 <SprintRun+0x6d0>)
			sprint_turn(_pointer->turn90_D_R.Turn_deg, Right,
 8013a86:	edd8 8a4b 	vldr	s17, [r8, #300]	; 0x12c
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013a8a:	f04f 30ff 	mov.w	r0, #4294967295
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013a8e:	edd8 9a4c 	vldr	s19, [r8, #304]	; 0x130
 8013a92:	4425      	add	r5, r4
 8013a94:	ed98 9a4d 	vldr	s18, [r8, #308]	; 0x134
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013a98:	eef1 8a68 	vneg.f32	s17, s17
			sprint_turn(_pointer->turn90_D_R.Turn_deg, Right,
 8013a9c:	edd8 0a00 	vldr	s1, [r8]
		Flag_wallConEn_S = true;
 8013aa0:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013aa2:	ed98 0a4c 	vldr	s0, [r8, #304]	; 0x130
 8013aa6:	f005 fd5f 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013aaa:	4b2e      	ldr	r3, [pc, #184]	; (8013b64 <SprintRun+0x6c4>)
	idealState.dis = 0.0;
 8013aac:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013ab0:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013ab4:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013ab8:	4620      	mov	r0, r4
 8013aba:	ed99 0a03 	vldr	s0, [r9, #12]
 8013abe:	edd9 0a03 	vldr	s1, [r9, #12]
 8013ac2:	ed98 1a4f 	vldr	s2, [r8, #316]	; 0x13c
 8013ac6:	7819      	ldrb	r1, [r3, #0]
 8013ac8:	f7f8 fbd2 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013acc:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013ad0:	ee17 0a90 	vmov	r0, s15
 8013ad4:	f7f4 fc70 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013ad8:	a31d      	add	r3, pc, #116	; (adr r3, 8013b50 <SprintRun+0x6b0>)
 8013ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ade:	f7f4 fcbf 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013ae2:	ed98 9a4e 	vldr	s18, [r8, #312]	; 0x138
 8013ae6:	e7bb      	b.n	8013a60 <SprintRun+0x5c0>
		Flag_wallConEn_S = true;
 8013ae8:	4b21      	ldr	r3, [pc, #132]	; (8013b70 <SprintRun+0x6d0>)
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013aea:	f04f 30ff 	mov.w	r0, #4294967295
					sprint_turn(_pointer->turn90_R.Turn_deg, Right,
 8013aee:	edd8 8a03 	vldr	s17, [r8, #12]
 8013af2:	3501      	adds	r5, #1
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013af4:	edd8 9a04 	vldr	s19, [r8, #16]
					sprint_turn(_pointer->turn90_R.Turn_deg, Right,
 8013af8:	edd8 0a00 	vldr	s1, [r8]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013afc:	eef1 8a68 	vneg.f32	s17, s17
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013b00:	ed98 9a05 	vldr	s18, [r8, #20]
		Flag_wallConEn_S = true;
 8013b04:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013b06:	ed98 0a04 	vldr	s0, [r8, #16]
 8013b0a:	f005 fd2d 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013b0e:	4b15      	ldr	r3, [pc, #84]	; (8013b64 <SprintRun+0x6c4>)
	idealState.dis = 0.0;
 8013b10:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013b14:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013b18:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013b1c:	4620      	mov	r0, r4
 8013b1e:	ed99 0a03 	vldr	s0, [r9, #12]
 8013b22:	edd9 0a03 	vldr	s1, [r9, #12]
 8013b26:	ed98 1a07 	vldr	s2, [r8, #28]
 8013b2a:	7819      	ldrb	r1, [r3, #0]
 8013b2c:	f7f8 fba0 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013b30:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013b34:	ee17 0a90 	vmov	r0, s15
 8013b38:	f7f4 fc3e 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013b3c:	a304      	add	r3, pc, #16	; (adr r3, 8013b50 <SprintRun+0x6b0>)
 8013b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b42:	f7f4 fc8d 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013b46:	ed98 9a06 	vldr	s18, [r8, #24]
 8013b4a:	e625      	b.n	8013798 <SprintRun+0x2f8>
 8013b4c:	f3af 8000 	nop.w
 8013b50:	1a63c1f8 	.word	0x1a63c1f8
 8013b54:	404ca5dc 	.word	0x404ca5dc
 8013b58:	cccccccd 	.word	0xcccccccd
 8013b5c:	3ff4cccc 	.word	0x3ff4cccc
 8013b60:	200001f4 	.word	0x200001f4
 8013b64:	20002949 	.word	0x20002949
 8013b68:	3e020c4a 	.word	0x3e020c4a
 8013b6c:	2000014c 	.word	0x2000014c
 8013b70:	20001874 	.word	0x20001874
			idealState.acc = 0;
 8013b74:	ed89 8a04 	vstr	s16, [r9, #16]
			if (i == 0) {
 8013b78:	2d00      	cmp	r5, #0
 8013b7a:	f040 8118 	bne.w	8013dae <SprintRun+0x90e>
				if (_pointer->turn45_I_R.Turn_vel > 1.3) {	//J^[1.3
 8013b7e:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 8013b82:	f7f4 fc19 	bl	80083b8 <__aeabi_f2d>
 8013b86:	a3eb      	add	r3, pc, #940	; (adr r3, 8013f34 <SprintRun+0xa94>)
 8013b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b8c:	f7f4 fef8 	bl	8008980 <__aeabi_dcmpgt>
 8013b90:	2800      	cmp	r0, #0
 8013b92:	f000 8235 	beq.w	8014000 <SprintRun+0xb60>
					accel(v13d45_I_R.Turn_vel, 20);
 8013b96:	4ce4      	ldr	r4, [pc, #912]	; (8013f28 <SprintRun+0xa88>)
 8013b98:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8013b9c:	ed94 0a01 	vldr	s0, [r4, #4]
 8013ba0:	f7f8 fdac 	bl	800c6fc <accel>
					sprint_turn(v13d45_I_R.Turn_deg, Right, &v13d45_I_R,
 8013ba4:	edd4 8a00 	vldr	s17, [r4]
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013ba8:	edd4 9a01 	vldr	s19, [r4, #4]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013bac:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013bb0:	ed94 9a02 	vldr	s18, [r4, #8]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013bb4:	2001      	movs	r0, #1
		idealState.vel = _parameter->Turn_vel;
 8013bb6:	6863      	ldr	r3, [r4, #4]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013bb8:	eef1 8a68 	vneg.f32	s17, s17
		idealState.vel = _parameter->Turn_vel;
 8013bbc:	f8c9 300c 	str.w	r3, [r9, #12]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013bc0:	4bda      	ldr	r3, [pc, #872]	; (8013f2c <SprintRun+0xa8c>)
		idealState.acc = 0.0;
 8013bc2:	ed89 8a04 	vstr	s16, [r9, #16]
	idealState.dis = 0.0;
 8013bc6:	ed89 8a00 	vstr	s16, [r9]
	realState.dis = 0.0;
 8013bca:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013bce:	ed99 0a03 	vldr	s0, [r9, #12]
 8013bd2:	edd9 0a03 	vldr	s1, [r9, #12]
 8013bd6:	ed94 1a04 	vldr	s2, [r4, #16]
 8013bda:	7819      	ldrb	r1, [r3, #0]
 8013bdc:	f7f8 fb48 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013be0:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013be4:	ee17 0a90 	vmov	r0, s15
 8013be8:	f7f4 fbe6 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013bec:	a3cc      	add	r3, pc, #816	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bf2:	f7f4 fc35 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013bf6:	ed94 9a03 	vldr	s18, [r4, #12]
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013bfa:	f7f4 ff09 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013bfe:	eeb0 1a49 	vmov.f32	s2, s18
 8013c02:	eef0 0a68 	vmov.f32	s1, s17
 8013c06:	ee00 0a10 	vmov	s0, r0
 8013c0a:	f7f8 fc99 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 8013c0e:	2301      	movs	r3, #1
 8013c10:	4ac6      	ldr	r2, [pc, #792]	; (8013f2c <SprintRun+0xa8c>)
 8013c12:	7013      	strb	r3, [r2, #0]
			Flag_diagMode = true;
 8013c14:	2301      	movs	r3, #1
 8013c16:	4ac5      	ldr	r2, [pc, #788]	; (8013f2c <SprintRun+0xa8c>)
 8013c18:	441d      	add	r5, r3
 8013c1a:	7013      	strb	r3, [r2, #0]
 8013c1c:	e52d      	b.n	801367a <SprintRun+0x1da>
		Flag_wallConEn_S = true;
 8013c1e:	2401      	movs	r4, #1
 8013c20:	4bc3      	ldr	r3, [pc, #780]	; (8013f30 <SprintRun+0xa90>)
			idealState.acc = 0;
 8013c22:	ed89 8a04 	vstr	s16, [r9, #16]
			sprint_turn(_pointer->turn135_I_L.Turn_deg, Left,
 8013c26:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013c2a:	4620      	mov	r0, r4
			sprint_turn(_pointer->turn135_I_L.Turn_deg, Left,
 8013c2c:	edd8 8a2d 	vldr	s17, [r8, #180]	; 0xb4
 8013c30:	4425      	add	r5, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013c32:	edd8 9a2e 	vldr	s19, [r8, #184]	; 0xb8
 8013c36:	ed98 9a2f 	vldr	s18, [r8, #188]	; 0xbc
		Flag_wallConEn_S = true;
 8013c3a:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013c3c:	ed98 0a2e 	vldr	s0, [r8, #184]	; 0xb8
 8013c40:	f005 fc92 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013c44:	4bb9      	ldr	r3, [pc, #740]	; (8013f2c <SprintRun+0xa8c>)
	idealState.dis = 0.0;
 8013c46:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013c4a:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013c4e:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013c52:	4620      	mov	r0, r4
 8013c54:	ed99 0a03 	vldr	s0, [r9, #12]
 8013c58:	edd9 0a03 	vldr	s1, [r9, #12]
 8013c5c:	ed98 1a31 	vldr	s2, [r8, #196]	; 0xc4
 8013c60:	7819      	ldrb	r1, [r3, #0]
 8013c62:	f7f8 fb05 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013c66:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013c6a:	ee17 0a90 	vmov	r0, s15
 8013c6e:	f7f4 fba3 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013c72:	a3ab      	add	r3, pc, #684	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c78:	f7f4 fbf2 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013c7c:	ed98 9a30 	vldr	s18, [r8, #192]	; 0xc0
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013c80:	f7f4 fec6 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013c84:	eeb0 1a49 	vmov.f32	s2, s18
 8013c88:	eef0 0a68 	vmov.f32	s1, s17
 8013c8c:	ee00 0a10 	vmov	s0, r0
 8013c90:	f7f8 fc56 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 8013c94:	4ba5      	ldr	r3, [pc, #660]	; (8013f2c <SprintRun+0xa8c>)
 8013c96:	701c      	strb	r4, [r3, #0]
			Flag_diagMode = true;
 8013c98:	701c      	strb	r4, [r3, #0]
 8013c9a:	e4ee      	b.n	801367a <SprintRun+0x1da>
					if (j > 2) {
 8013c9c:	2f02      	cmp	r7, #2
					min_vel = _pointer->turn180_R.Turn_vel;
 8013c9e:	edd8 0a10 	vldr	s1, [r8, #64]	; 0x40
					if (j > 2) {
 8013ca2:	f77f ace0 	ble.w	8013666 <SprintRun+0x1c6>
						min_vel = _pointer->turn180_R.Turn_vel;
 8013ca6:	edd8 0a10 	vldr	s1, [r8, #64]	; 0x40
 8013caa:	e4dc      	b.n	8013666 <SprintRun+0x1c6>
					if (j > 2) {
 8013cac:	2f02      	cmp	r7, #2
					min_vel = _pointer->turn135_I_R.Turn_vel;
 8013cae:	edd8 0a28 	vldr	s1, [r8, #160]	; 0xa0
					if (j > 2) {
 8013cb2:	f77f acd8 	ble.w	8013666 <SprintRun+0x1c6>
						min_vel = _pointer->turn135_I_R.Turn_vel;
 8013cb6:	edd8 0a28 	vldr	s1, [r8, #160]	; 0xa0
 8013cba:	e4d4      	b.n	8013666 <SprintRun+0x1c6>
					if (j > 2) {
 8013cbc:	2f02      	cmp	r7, #2
					min_vel = _pointer->turn90_R.Turn_vel;
 8013cbe:	edd8 0a04 	vldr	s1, [r8, #16]
					if (j > 2) {
 8013cc2:	f77f acd0 	ble.w	8013666 <SprintRun+0x1c6>
						min_vel = _pointer->turn90_R.Turn_vel;
 8013cc6:	edd8 0a04 	vldr	s1, [r8, #16]
 8013cca:	e4cc      	b.n	8013666 <SprintRun+0x1c6>
					if (j > 2) {
 8013ccc:	2f02      	cmp	r7, #2
					min_vel = _pointer->turn45_I_R.Turn_vel;
 8013cce:	edd8 0a1c 	vldr	s1, [r8, #112]	; 0x70
					if (j > 2) {
 8013cd2:	f77f acc8 	ble.w	8013666 <SprintRun+0x1c6>
						min_vel = _pointer->turn45_I_R.Turn_vel;
 8013cd6:	edd8 0a1c 	vldr	s1, [r8, #112]	; 0x70
 8013cda:	e4c4      	b.n	8013666 <SprintRun+0x1c6>
		float min_vel = 0.0;
 8013cdc:	eef0 0a48 	vmov.f32	s1, s16
 8013ce0:	e512      	b.n	8013708 <SprintRun+0x268>
						accel(_pointer->turn90_R.Turn_vel, 15);
 8013ce2:	ed98 0a04 	vldr	s0, [r8, #16]
 8013ce6:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8013cea:	f7f8 fd07 	bl	800c6fc <accel>
						sprint_turn(_pointer->turn90_R.Turn_deg, Right,
 8013cee:	edd8 8a03 	vldr	s17, [r8, #12]
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013cf2:	edd8 9a04 	vldr	s19, [r8, #16]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013cf6:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013cfa:	ed98 9a05 	vldr	s18, [r8, #20]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013cfe:	4620      	mov	r0, r4
		idealState.vel = _parameter->Turn_vel;
 8013d00:	f8d8 3010 	ldr.w	r3, [r8, #16]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013d04:	eef1 8a68 	vneg.f32	s17, s17
		idealState.vel = _parameter->Turn_vel;
 8013d08:	f8c9 300c 	str.w	r3, [r9, #12]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013d0c:	4b87      	ldr	r3, [pc, #540]	; (8013f2c <SprintRun+0xa8c>)
		idealState.acc = 0.0;
 8013d0e:	ed89 8a04 	vstr	s16, [r9, #16]
	idealState.dis = 0.0;
 8013d12:	ed89 8a00 	vstr	s16, [r9]
	realState.dis = 0.0;
 8013d16:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013d1a:	ed99 0a03 	vldr	s0, [r9, #12]
 8013d1e:	edd9 0a03 	vldr	s1, [r9, #12]
 8013d22:	ed98 1a07 	vldr	s2, [r8, #28]
 8013d26:	7819      	ldrb	r1, [r3, #0]
 8013d28:	f7f8 faa2 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013d2c:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013d30:	ee17 0a90 	vmov	r0, s15
 8013d34:	f7f4 fb40 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013d38:	a379      	add	r3, pc, #484	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d3e:	f7f4 fb8f 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013d42:	ed98 9a06 	vldr	s18, [r8, #24]
 8013d46:	e5b0      	b.n	80138aa <SprintRun+0x40a>
					accel(_pointer->turn135_I_R.Turn_vel, 15);
 8013d48:	ed98 0a28 	vldr	s0, [r8, #160]	; 0xa0
 8013d4c:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8013d50:	f7f8 fcd4 	bl	800c6fc <accel>
					sprint_turn(_pointer->turn135_I_R.Turn_deg, Right,
 8013d54:	edd8 8a27 	vldr	s17, [r8, #156]	; 0x9c
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013d58:	edd8 9a28 	vldr	s19, [r8, #160]	; 0xa0
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013d5c:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013d60:	ed98 9a29 	vldr	s18, [r8, #164]	; 0xa4
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013d64:	2001      	movs	r0, #1
		idealState.vel = _parameter->Turn_vel;
 8013d66:	f8d8 30a0 	ldr.w	r3, [r8, #160]	; 0xa0
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013d6a:	eef1 8a68 	vneg.f32	s17, s17
		idealState.vel = _parameter->Turn_vel;
 8013d6e:	f8c9 300c 	str.w	r3, [r9, #12]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013d72:	4b6e      	ldr	r3, [pc, #440]	; (8013f2c <SprintRun+0xa8c>)
		idealState.acc = 0.0;
 8013d74:	ed89 8a04 	vstr	s16, [r9, #16]
	idealState.dis = 0.0;
 8013d78:	ed89 8a00 	vstr	s16, [r9]
	realState.dis = 0.0;
 8013d7c:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013d80:	ed99 0a03 	vldr	s0, [r9, #12]
 8013d84:	edd9 0a03 	vldr	s1, [r9, #12]
 8013d88:	ed98 1a2b 	vldr	s2, [r8, #172]	; 0xac
 8013d8c:	7819      	ldrb	r1, [r3, #0]
 8013d8e:	f7f8 fa6f 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013d92:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013d96:	ee17 0a90 	vmov	r0, s15
 8013d9a:	f7f4 fb0d 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013d9e:	a360      	add	r3, pc, #384	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013da4:	f7f4 fb5c 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013da8:	ed98 9a2a 	vldr	s18, [r8, #168]	; 0xa8
 8013dac:	e725      	b.n	8013bfa <SprintRun+0x75a>
		Flag_wallConEn_S = true;
 8013dae:	4b60      	ldr	r3, [pc, #384]	; (8013f30 <SprintRun+0xa90>)
 8013db0:	2401      	movs	r4, #1
				sprint_turn(_pointer->turn45_I_R.Turn_deg, Right,
 8013db2:	edd8 8a1b 	vldr	s17, [r8, #108]	; 0x6c
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013db6:	f04f 30ff 	mov.w	r0, #4294967295
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013dba:	edd8 9a1c 	vldr	s19, [r8, #112]	; 0x70
				sprint_turn(_pointer->turn45_I_R.Turn_deg, Right,
 8013dbe:	edd8 0a00 	vldr	s1, [r8]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013dc2:	eef1 8a68 	vneg.f32	s17, s17
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013dc6:	ed98 9a1d 	vldr	s18, [r8, #116]	; 0x74
		Flag_wallConEn_S = true;
 8013dca:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013dcc:	ed98 0a1c 	vldr	s0, [r8, #112]	; 0x70
 8013dd0:	f005 fbca 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013dd4:	4b55      	ldr	r3, [pc, #340]	; (8013f2c <SprintRun+0xa8c>)
	idealState.dis = 0.0;
 8013dd6:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013dda:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013dde:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013de2:	4620      	mov	r0, r4
 8013de4:	ed99 0a03 	vldr	s0, [r9, #12]
 8013de8:	edd9 0a03 	vldr	s1, [r9, #12]
 8013dec:	ed98 1a1f 	vldr	s2, [r8, #124]	; 0x7c
 8013df0:	7819      	ldrb	r1, [r3, #0]
 8013df2:	f7f8 fa3d 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013df6:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013dfa:	ee17 0a90 	vmov	r0, s15
 8013dfe:	f7f4 fadb 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013e02:	a347      	add	r3, pc, #284	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e08:	f7f4 fb2a 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013e0c:	ed98 9a1e 	vldr	s18, [r8, #120]	; 0x78
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013e10:	f7f4 fdfe 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013e14:	eeb0 1a49 	vmov.f32	s2, s18
 8013e18:	eef0 0a68 	vmov.f32	s1, s17
 8013e1c:	ee00 0a10 	vmov	s0, r0
 8013e20:	f7f8 fb8e 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 8013e24:	4b41      	ldr	r3, [pc, #260]	; (8013f2c <SprintRun+0xa8c>)
 8013e26:	701c      	strb	r4, [r3, #0]
 8013e28:	e6f4      	b.n	8013c14 <SprintRun+0x774>
		Flag_wallConEn_S = true;
 8013e2a:	2401      	movs	r4, #1
 8013e2c:	4b40      	ldr	r3, [pc, #256]	; (8013f30 <SprintRun+0xa90>)
			sprint_turn(_pointer->turn135_O_R.Turn_deg, Right,
 8013e2e:	edd8 8a3f 	vldr	s17, [r8, #252]	; 0xfc
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013e32:	f04f 30ff 	mov.w	r0, #4294967295
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013e36:	edd8 9a40 	vldr	s19, [r8, #256]	; 0x100
 8013e3a:	4425      	add	r5, r4
 8013e3c:	ed98 9a41 	vldr	s18, [r8, #260]	; 0x104
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013e40:	eef1 8a68 	vneg.f32	s17, s17
			sprint_turn(_pointer->turn135_O_R.Turn_deg, Right,
 8013e44:	edd8 0a00 	vldr	s1, [r8]
		Flag_wallConEn_S = true;
 8013e48:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013e4a:	ed98 0a40 	vldr	s0, [r8, #256]	; 0x100
 8013e4e:	f005 fb8b 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013e52:	4b36      	ldr	r3, [pc, #216]	; (8013f2c <SprintRun+0xa8c>)
	idealState.dis = 0.0;
 8013e54:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013e58:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013e5c:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013e60:	4620      	mov	r0, r4
 8013e62:	ed99 0a03 	vldr	s0, [r9, #12]
 8013e66:	edd9 0a03 	vldr	s1, [r9, #12]
 8013e6a:	ed98 1a43 	vldr	s2, [r8, #268]	; 0x10c
 8013e6e:	7819      	ldrb	r1, [r3, #0]
 8013e70:	f7f8 f9fe 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013e74:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013e78:	ee17 0a90 	vmov	r0, s15
 8013e7c:	f7f4 fa9c 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013e80:	a327      	add	r3, pc, #156	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e86:	f7f4 faeb 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013e8a:	ed98 9a42 	vldr	s18, [r8, #264]	; 0x108
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013e8e:	f7f4 fdbf 	bl	8008a10 <__aeabi_d2f>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013e92:	eeb0 1a49 	vmov.f32	s2, s18
 8013e96:	eef0 0a68 	vmov.f32	s1, s17
 8013e9a:	ee00 0a10 	vmov	s0, r0
 8013e9e:	f7f8 fb4f 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 8013ea2:	2300      	movs	r3, #0
 8013ea4:	4a21      	ldr	r2, [pc, #132]	; (8013f2c <SprintRun+0xa8c>)
 8013ea6:	7013      	strb	r3, [r2, #0]
			Flag_diagMode = false;
 8013ea8:	7013      	strb	r3, [r2, #0]
 8013eaa:	f7ff bbe6 	b.w	801367a <SprintRun+0x1da>
		float min_vel = 0.0;
 8013eae:	eef0 0a48 	vmov.f32	s1, s16
 8013eb2:	f7ff bbd8 	b.w	8013666 <SprintRun+0x1c6>
		Flag_wallConEn_S = true;
 8013eb6:	2401      	movs	r4, #1
 8013eb8:	4b1d      	ldr	r3, [pc, #116]	; (8013f30 <SprintRun+0xa90>)
			idealState.acc = 0;
 8013eba:	ed89 8a04 	vstr	s16, [r9, #16]
			sprint_turn(_pointer->turn45_I_L.Turn_deg, Left,
 8013ebe:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013ec2:	4620      	mov	r0, r4
			sprint_turn(_pointer->turn45_I_L.Turn_deg, Left,
 8013ec4:	edd8 8a21 	vldr	s17, [r8, #132]	; 0x84
 8013ec8:	4425      	add	r5, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013eca:	edd8 9a22 	vldr	s19, [r8, #136]	; 0x88
 8013ece:	ed98 9a23 	vldr	s18, [r8, #140]	; 0x8c
		Flag_wallConEn_S = true;
 8013ed2:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013ed4:	ed98 0a22 	vldr	s0, [r8, #136]	; 0x88
 8013ed8:	f005 fb46 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013edc:	4b13      	ldr	r3, [pc, #76]	; (8013f2c <SprintRun+0xa8c>)
	idealState.dis = 0.0;
 8013ede:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013ee2:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013ee6:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013eea:	4620      	mov	r0, r4
 8013eec:	ed99 0a03 	vldr	s0, [r9, #12]
 8013ef0:	edd9 0a03 	vldr	s1, [r9, #12]
 8013ef4:	ed98 1a25 	vldr	s2, [r8, #148]	; 0x94
 8013ef8:	7819      	ldrb	r1, [r3, #0]
 8013efa:	f7f8 f9b9 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013efe:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013f02:	ee17 0a90 	vmov	r0, s15
 8013f06:	f7f4 fa57 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013f0a:	a305      	add	r3, pc, #20	; (adr r3, 8013f20 <SprintRun+0xa80>)
 8013f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f10:	f7f4 faa6 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013f14:	ed98 9a24 	vldr	s18, [r8, #144]	; 0x90
 8013f18:	e6b2      	b.n	8013c80 <SprintRun+0x7e0>
 8013f1a:	bf00      	nop
 8013f1c:	f3af 8000 	nop.w
 8013f20:	1a63c1f8 	.word	0x1a63c1f8
 8013f24:	404ca5dc 	.word	0x404ca5dc
 8013f28:	200001dc 	.word	0x200001dc
 8013f2c:	20002949 	.word	0x20002949
 8013f30:	20001874 	.word	0x20001874
 8013f34:	cccccccd 	.word	0xcccccccd
 8013f38:	3ff4cccc 	.word	0x3ff4cccc
		Flag_wallConEn_S = true;
 8013f3c:	4b82      	ldr	r3, [pc, #520]	; (8014148 <SprintRun+0xca8>)
 8013f3e:	2401      	movs	r4, #1
				sprint_turn(_pointer->turn135_I_R.Turn_deg, Right,
 8013f40:	edd8 8a27 	vldr	s17, [r8, #156]	; 0x9c
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013f44:	f04f 30ff 	mov.w	r0, #4294967295
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013f48:	edd8 9a28 	vldr	s19, [r8, #160]	; 0xa0
				sprint_turn(_pointer->turn135_I_R.Turn_deg, Right,
 8013f4c:	edd8 0a00 	vldr	s1, [r8]
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013f50:	eef1 8a68 	vneg.f32	s17, s17
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013f54:	ed98 9a29 	vldr	s18, [r8, #164]	; 0xa4
		Flag_wallConEn_S = true;
 8013f58:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013f5a:	ed98 0a28 	vldr	s0, [r8, #160]	; 0xa0
 8013f5e:	f005 fb03 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013f62:	4b7a      	ldr	r3, [pc, #488]	; (801414c <SprintRun+0xcac>)
	idealState.dis = 0.0;
 8013f64:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013f68:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013f6c:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013f70:	4620      	mov	r0, r4
 8013f72:	ed99 0a03 	vldr	s0, [r9, #12]
 8013f76:	edd9 0a03 	vldr	s1, [r9, #12]
 8013f7a:	ed98 1a2b 	vldr	s2, [r8, #172]	; 0xac
 8013f7e:	7819      	ldrb	r1, [r3, #0]
 8013f80:	f7f8 f976 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013f84:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013f88:	ee17 0a90 	vmov	r0, s15
 8013f8c:	f7f4 fa14 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013f90:	a36b      	add	r3, pc, #428	; (adr r3, 8014140 <SprintRun+0xca0>)
 8013f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f96:	f7f4 fa63 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013f9a:	ed98 9a2a 	vldr	s18, [r8, #168]	; 0xa8
 8013f9e:	e737      	b.n	8013e10 <SprintRun+0x970>
		Flag_wallConEn_S = true;
 8013fa0:	2401      	movs	r4, #1
 8013fa2:	4b69      	ldr	r3, [pc, #420]	; (8014148 <SprintRun+0xca8>)
			sprint_turn(_pointer->turn135_O_L.Turn_deg, Left,
 8013fa4:	edd8 8a45 	vldr	s17, [r8, #276]	; 0x114
 8013fa8:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013fac:	4620      	mov	r0, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013fae:	edd8 9a46 	vldr	s19, [r8, #280]	; 0x118
 8013fb2:	4425      	add	r5, r4
 8013fb4:	ed98 9a47 	vldr	s18, [r8, #284]	; 0x11c
		Flag_wallConEn_S = true;
 8013fb8:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8013fba:	ed98 0a46 	vldr	s0, [r8, #280]	; 0x118
 8013fbe:	f005 fad3 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013fc2:	4b62      	ldr	r3, [pc, #392]	; (801414c <SprintRun+0xcac>)
	idealState.dis = 0.0;
 8013fc4:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013fc8:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8013fcc:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8013fd0:	4620      	mov	r0, r4
 8013fd2:	ed99 0a03 	vldr	s0, [r9, #12]
 8013fd6:	edd9 0a03 	vldr	s1, [r9, #12]
 8013fda:	ed98 1a49 	vldr	s2, [r8, #292]	; 0x124
 8013fde:	7819      	ldrb	r1, [r3, #0]
 8013fe0:	f7f8 f946 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8013fe4:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8013fe8:	ee17 0a90 	vmov	r0, s15
 8013fec:	f7f4 f9e4 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8013ff0:	a353      	add	r3, pc, #332	; (adr r3, 8014140 <SprintRun+0xca0>)
 8013ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ff6:	f7f4 fa33 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8013ffa:	ed98 9a48 	vldr	s18, [r8, #288]	; 0x120
 8013ffe:	e746      	b.n	8013e8e <SprintRun+0x9ee>
					accel(_pointer->turn45_I_R.Turn_vel, 15);
 8014000:	ed98 0a1c 	vldr	s0, [r8, #112]	; 0x70
 8014004:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8014008:	f7f8 fb78 	bl	800c6fc <accel>
					sprint_turn(_pointer->turn45_I_R.Turn_deg, Right,
 801400c:	edd8 8a1b 	vldr	s17, [r8, #108]	; 0x6c
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8014010:	edd8 9a1c 	vldr	s19, [r8, #112]	; 0x70
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8014014:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8014018:	ed98 9a1d 	vldr	s18, [r8, #116]	; 0x74
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801401c:	2001      	movs	r0, #1
		idealState.vel = _parameter->Turn_vel;
 801401e:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8014022:	eef1 8a68 	vneg.f32	s17, s17
		idealState.vel = _parameter->Turn_vel;
 8014026:	f8c9 300c 	str.w	r3, [r9, #12]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801402a:	4b48      	ldr	r3, [pc, #288]	; (801414c <SprintRun+0xcac>)
		idealState.acc = 0.0;
 801402c:	ed89 8a04 	vstr	s16, [r9, #16]
	idealState.dis = 0.0;
 8014030:	ed89 8a00 	vstr	s16, [r9]
	realState.dis = 0.0;
 8014034:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8014038:	ed99 0a03 	vldr	s0, [r9, #12]
 801403c:	edd9 0a03 	vldr	s1, [r9, #12]
 8014040:	ed98 1a1f 	vldr	s2, [r8, #124]	; 0x7c
 8014044:	7819      	ldrb	r1, [r3, #0]
 8014046:	f7f8 f913 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801404a:	eec9 7a89 	vdiv.f32	s15, s19, s18
 801404e:	ee17 0a90 	vmov	r0, s15
 8014052:	f7f4 f9b1 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8014056:	a33a      	add	r3, pc, #232	; (adr r3, 8014140 <SprintRun+0xca0>)
 8014058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801405c:	f7f4 fa00 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8014060:	ed98 9a1e 	vldr	s18, [r8, #120]	; 0x78
 8014064:	e5c9      	b.n	8013bfa <SprintRun+0x75a>
		Flag_wallConEn_S = true;
 8014066:	2401      	movs	r4, #1
 8014068:	4b37      	ldr	r3, [pc, #220]	; (8014148 <SprintRun+0xca8>)
			sprint_turn(_pointer->turn45_O_R.Turn_deg, Right,
 801406a:	edd8 8a33 	vldr	s17, [r8, #204]	; 0xcc
		edge_break(_dir, _parameter->Turn_vel, _acc);
 801406e:	f04f 30ff 	mov.w	r0, #4294967295
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8014072:	edd8 9a34 	vldr	s19, [r8, #208]	; 0xd0
 8014076:	4425      	add	r5, r4
 8014078:	ed98 9a35 	vldr	s18, [r8, #212]	; 0xd4
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 801407c:	eef1 8a68 	vneg.f32	s17, s17
			sprint_turn(_pointer->turn45_O_R.Turn_deg, Right,
 8014080:	edd8 0a00 	vldr	s1, [r8]
		Flag_wallConEn_S = true;
 8014084:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 8014086:	ed98 0a34 	vldr	s0, [r8, #208]	; 0xd0
 801408a:	f005 fa6d 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801408e:	4b2f      	ldr	r3, [pc, #188]	; (801414c <SprintRun+0xcac>)
	idealState.dis = 0.0;
 8014090:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 8014094:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 8014098:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 801409c:	4620      	mov	r0, r4
 801409e:	ed99 0a03 	vldr	s0, [r9, #12]
 80140a2:	edd9 0a03 	vldr	s1, [r9, #12]
 80140a6:	ed98 1a37 	vldr	s2, [r8, #220]	; 0xdc
 80140aa:	7819      	ldrb	r1, [r3, #0]
 80140ac:	f7f8 f8e0 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 80140b0:	eec9 7a89 	vdiv.f32	s15, s19, s18
 80140b4:	ee17 0a90 	vmov	r0, s15
 80140b8:	f7f4 f97e 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 80140bc:	a320      	add	r3, pc, #128	; (adr r3, 8014140 <SprintRun+0xca0>)
 80140be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140c2:	f7f4 f9cd 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 80140c6:	ed98 9a36 	vldr	s18, [r8, #216]	; 0xd8
 80140ca:	e6e0      	b.n	8013e8e <SprintRun+0x9ee>
		Flag_wallConEn_S = true;
 80140cc:	2401      	movs	r4, #1
 80140ce:	4b1e      	ldr	r3, [pc, #120]	; (8014148 <SprintRun+0xca8>)
			sprint_turn(_pointer->turn45_O_L.Turn_deg, Left,
 80140d0:	edd8 8a39 	vldr	s17, [r8, #228]	; 0xe4
 80140d4:	edd8 0a00 	vldr	s1, [r8]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 80140d8:	4620      	mov	r0, r4
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 80140da:	edd8 9a3a 	vldr	s19, [r8, #232]	; 0xe8
 80140de:	4425      	add	r5, r4
 80140e0:	ed98 9a3b 	vldr	s18, [r8, #236]	; 0xec
		Flag_wallConEn_S = true;
 80140e4:	701c      	strb	r4, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 80140e6:	ed98 0a3a 	vldr	s0, [r8, #232]	; 0xe8
 80140ea:	f005 fa3d 	bl	8019568 <edge_break>
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80140ee:	4b17      	ldr	r3, [pc, #92]	; (801414c <SprintRun+0xcac>)
	idealState.dis = 0.0;
 80140f0:	ed89 8a00 	vstr	s16, [r9]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80140f4:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 80140f8:	ed8b 8a00 	vstr	s16, [fp]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80140fc:	4620      	mov	r0, r4
 80140fe:	ed99 0a03 	vldr	s0, [r9, #12]
 8014102:	edd9 0a03 	vldr	s1, [r9, #12]
 8014106:	ed98 1a3d 	vldr	s2, [r8, #244]	; 0xf4
 801410a:	7819      	ldrb	r1, [r3, #0]
 801410c:	f7f8 f8b0 	bl	800c270 <trapezoid_acccel>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8014110:	eec9 7a89 	vdiv.f32	s15, s19, s18
 8014114:	ee17 0a90 	vmov	r0, s15
 8014118:	f7f4 f94e 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 801411c:	a308      	add	r3, pc, #32	; (adr r3, 8014140 <SprintRun+0xca0>)
 801411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014122:	f7f4 f99d 	bl	8008460 <__aeabi_dmul>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 8014126:	ed98 9a3c 	vldr	s18, [r8, #240]	; 0xf0
 801412a:	e6b0      	b.n	8013e8e <SprintRun+0x9ee>
			for (j = 1; pass[i + j] == Straight; j++)
 801412c:	2400      	movs	r4, #0
 801412e:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8014150 <SprintRun+0xcb0>
 8014132:	2701      	movs	r7, #1
 8014134:	f7ff ba8d 	b.w	8013652 <SprintRun+0x1b2>
			for (j = 1; pass[i + j] == Straight_D; j++)
 8014138:	2600      	movs	r6, #0
 801413a:	4806      	ldr	r0, [pc, #24]	; (8014154 <SprintRun+0xcb4>)
 801413c:	f7ff bac8 	b.w	80136d0 <SprintRun+0x230>
 8014140:	1a63c1f8 	.word	0x1a63c1f8
 8014144:	404ca5dc 	.word	0x404ca5dc
 8014148:	20001874 	.word	0x20001874
 801414c:	20002949 	.word	0x20002949
 8014150:	3d8f5c29 	.word	0x3d8f5c29
 8014154:	3ddb22d1 	.word	0x3ddb22d1

08014158 <sprint_turn>:
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 8014158:	ed91 7a01 	vldr	s14, [r1, #4]
 801415c:	edd1 7a02 	vldr	s15, [r1, #8]
 8014160:	eec7 6a27 	vdiv.f32	s13, s14, s15
		uint8_t _isWallGap, uint8_t _diagTurn) {
 8014164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014166:	ed2d 8b02 	vpush	{d8}
 801416a:	b083      	sub	sp, #12
 801416c:	eeb0 8a40 	vmov.f32	s16, s0
 8014170:	eef0 8a60 	vmov.f32	s17, s1
 8014174:	4615      	mov	r5, r2
 8014176:	9001      	str	r0, [sp, #4]
 8014178:	461e      	mov	r6, r3
 801417a:	460c      	mov	r4, r1
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801417c:	ee16 0a90 	vmov	r0, s13
 8014180:	f7f4 f91a 	bl	80083b8 <__aeabi_f2d>
			* 180.0/ M_PI;
 8014184:	a322      	add	r3, pc, #136	; (adr r3, 8014210 <sprint_turn+0xb8>)
 8014186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801418a:	f7f4 f969 	bl	8008460 <__aeabi_dmul>
	float max_ang_vel = (_parameter->Turn_vel) / _parameter->Turn_radius
 801418e:	f7f4 fc3f 	bl	8008a10 <__aeabi_d2f>
 8014192:	4607      	mov	r7, r0
	if (_isWallGap) {
 8014194:	bb35      	cbnz	r5, 80141e4 <sprint_turn+0x8c>
		idealState.vel = _parameter->Turn_vel;
 8014196:	6861      	ldr	r1, [r4, #4]
		idealState.acc = 0.0;
 8014198:	2200      	movs	r2, #0
		idealState.vel = _parameter->Turn_vel;
 801419a:	4b19      	ldr	r3, [pc, #100]	; (8014200 <sprint_turn+0xa8>)
 801419c:	60d9      	str	r1, [r3, #12]
		idealState.acc = 0.0;
 801419e:	611a      	str	r2, [r3, #16]
	idealState.dis = 0.0;
 80141a0:	2200      	movs	r2, #0
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80141a2:	4d18      	ldr	r5, [pc, #96]	; (8014204 <sprint_turn+0xac>)
	realState.dis = 0.0;
 80141a4:	4918      	ldr	r1, [pc, #96]	; (8014208 <sprint_turn+0xb0>)
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80141a6:	2001      	movs	r0, #1
	idealState.dis = 0.0;
 80141a8:	601a      	str	r2, [r3, #0]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80141aa:	eef3 1a0e 	vmov.f32	s3, #62	; 0x41f00000  30.0
	realState.dis = 0.0;
 80141ae:	600a      	str	r2, [r1, #0]
	trapezoid_acccel(idealState.vel, idealState.vel, _parameter->Turn_offset_F,
 80141b0:	ed93 0a03 	vldr	s0, [r3, #12]
 80141b4:	edd3 0a03 	vldr	s1, [r3, #12]
 80141b8:	ed94 1a04 	vldr	s2, [r4, #16]
 80141bc:	7829      	ldrb	r1, [r5, #0]
 80141be:	f7f8 f857 	bl	800c270 <trapezoid_acccel>
	trapezoid_slalome(max_ang_vel, _deg * _dir, _parameter->Turn_ang_acc);
 80141c2:	eddd 7a01 	vldr	s15, [sp, #4]
 80141c6:	ed94 1a03 	vldr	s2, [r4, #12]
 80141ca:	ee00 7a10 	vmov	s0, r7
 80141ce:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 80141d2:	ee60 0a88 	vmul.f32	s1, s1, s16
 80141d6:	f7f8 f9b3 	bl	800c540 <trapezoid_slalome>
	Flag_diagMode = _diagTurn;
 80141da:	702e      	strb	r6, [r5, #0]
}
 80141dc:	b003      	add	sp, #12
 80141de:	ecbd 8b02 	vpop	{d8}
 80141e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Flag_wallConEn_S = true;
 80141e4:	4b09      	ldr	r3, [pc, #36]	; (801420c <sprint_turn+0xb4>)
 80141e6:	2201      	movs	r2, #1
		edge_break(_dir, _parameter->Turn_vel, _acc);
 80141e8:	eef0 0a68 	vmov.f32	s1, s17
 80141ec:	9801      	ldr	r0, [sp, #4]
		Flag_wallConEn_S = true;
 80141ee:	701a      	strb	r2, [r3, #0]
		edge_break(_dir, _parameter->Turn_vel, _acc);
 80141f0:	ed94 0a01 	vldr	s0, [r4, #4]
 80141f4:	f005 f9b8 	bl	8019568 <edge_break>
 80141f8:	4b01      	ldr	r3, [pc, #4]	; (8014200 <sprint_turn+0xa8>)
 80141fa:	e7d1      	b.n	80141a0 <sprint_turn+0x48>
 80141fc:	f3af 8000 	nop.w
 8014200:	2000a7e0 	.word	0x2000a7e0
 8014204:	20002949 	.word	0x20002949
 8014208:	200078b0 	.word	0x200078b0
 801420c:	20001874 	.word	0x20001874
 8014210:	1a63c1f8 	.word	0x1a63c1f8
 8014214:	404ca5dc 	.word	0x404ca5dc

08014218 <turnU>:
void turnU() {
 8014218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	stop(0.09, 7.0);
 801421c:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
void turnU() {
 8014220:	b083      	sub	sp, #12
	stop(0.09, 7.0);
 8014222:	ed9f 0aaf 	vldr	s0, [pc, #700]	; 80144e0 <turnU+0x2c8>
 8014226:	f7f8 fa8b 	bl	800c740 <stop>
	idealState.deg = 0;
 801422a:	4cae      	ldr	r4, [pc, #696]	; (80144e4 <turnU+0x2cc>)
	realState.deg = 0;
 801422c:	2300      	movs	r3, #0
 801422e:	4aae      	ldr	r2, [pc, #696]	; (80144e8 <turnU+0x2d0>)
	HAL_Delay(100);
 8014230:	2064      	movs	r0, #100	; 0x64
	realState.deg = 0;
 8014232:	61d3      	str	r3, [r2, #28]
	idealState.deg = 0;
 8014234:	61e3      	str	r3, [r4, #28]
	HAL_Delay(100);
 8014236:	f7f4 fe05 	bl	8008e44 <HAL_Delay>
	trapezoid_slalome(700.0, 180.0, 10000.0);
 801423a:	ed9f 1aac 	vldr	s2, [pc, #688]	; 80144ec <turnU+0x2d4>
 801423e:	eddf 0aac 	vldr	s1, [pc, #688]	; 80144f0 <turnU+0x2d8>
 8014242:	ed9f 0aac 	vldr	s0, [pc, #688]	; 80144f4 <turnU+0x2dc>
 8014246:	f7f8 f97b 	bl	800c540 <trapezoid_slalome>
	reset_status();
 801424a:	f002 ff55 	bl	80170f8 <reset_status>
	HAL_Delay(100);
 801424e:	2064      	movs	r0, #100	; 0x64
 8014250:	f7f4 fdf8 	bl	8008e44 <HAL_Delay>
	if (Flag_exploreDone == false) {
 8014254:	4ba8      	ldr	r3, [pc, #672]	; (80144f8 <turnU+0x2e0>)
 8014256:	781b      	ldrb	r3, [r3, #0]
 8014258:	2b00      	cmp	r3, #0
 801425a:	f000 80e1 	beq.w	8014420 <turnU+0x208>
	trapezoid_acccel(0.3, 0.0, -0.03, 7.0, false, false);
 801425e:	2100      	movs	r1, #0
 8014260:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8014264:	ed9f 1aa5 	vldr	s2, [pc, #660]	; 80144fc <turnU+0x2e4>
 8014268:	4608      	mov	r0, r1
 801426a:	eddf 0aa5 	vldr	s1, [pc, #660]	; 8014500 <turnU+0x2e8>
 801426e:	ed9f 0aa5 	vldr	s0, [pc, #660]	; 8014504 <turnU+0x2ec>
 8014272:	f7f7 fffd 	bl	800c270 <trapezoid_acccel>
	accel(explore_turn_R.Turn_vel, 7.0);
 8014276:	4ba4      	ldr	r3, [pc, #656]	; (8014508 <turnU+0x2f0>)
 8014278:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 801427c:	ed93 0a01 	vldr	s0, [r3, #4]
 8014280:	f7f8 fa3c 	bl	800c6fc <accel>
	if (wallExist.Right && wallExist.Left) { //
 8014284:	4ba1      	ldr	r3, [pc, #644]	; (801450c <turnU+0x2f4>)
 8014286:	789a      	ldrb	r2, [r3, #2]
 8014288:	2a00      	cmp	r2, #0
 801428a:	d140      	bne.n	801430e <turnU+0xf6>
	} else if (wallExist.Left) { //
 801428c:	7859      	ldrb	r1, [r3, #1]
 801428e:	2900      	cmp	r1, #0
 8014290:	f000 80d3 	beq.w	801443a <turnU+0x222>
 8014294:	4d9e      	ldr	r5, [pc, #632]	; (8014510 <turnU+0x2f8>)
			if (fabs(IR_Sen_dif_1.LS) > 0.1) {
 8014296:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8014530 <turnU+0x318>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 801429a:	a78d      	add	r7, pc, #564	; (adr r7, 80144d0 <turnU+0x2b8>)
 801429c:	e9d7 6700 	ldrd	r6, r7, [r7]
			if (fabs(IR_Sen_dif_1.LS) > 0.1) {
 80142a0:	f20f 2b34 	addw	fp, pc, #564	; 0x234
 80142a4:	e9db ab00 	ldrd	sl, fp, [fp]
 80142a8:	e016      	b.n	80142d8 <turnU+0xc0>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 80142aa:	6820      	ldr	r0, [r4, #0]
 80142ac:	f7f4 f884 	bl	80083b8 <__aeabi_f2d>
 80142b0:	4632      	mov	r2, r6
 80142b2:	463b      	mov	r3, r7
 80142b4:	f7f4 fb46 	bl	8008944 <__aeabi_dcmplt>
 80142b8:	b198      	cbz	r0, 80142e2 <turnU+0xca>
			if (fabs(IR_Sen_dif_1.LS) > 0.1) {
 80142ba:	edd9 7a01 	vldr	s15, [r9, #4]
 80142be:	eef0 7ae7 	vabs.f32	s15, s15
 80142c2:	ee17 0a90 	vmov	r0, s15
 80142c6:	f7f4 f877 	bl	80083b8 <__aeabi_f2d>
 80142ca:	4652      	mov	r2, sl
 80142cc:	465b      	mov	r3, fp
 80142ce:	f7f4 fb57 	bl	8008980 <__aeabi_dcmpgt>
 80142d2:	2800      	cmp	r0, #0
 80142d4:	f040 80d5 	bne.w	8014482 <turnU+0x26a>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 80142d8:	782b      	ldrb	r3, [r5, #0]
 80142da:	f003 08ff 	and.w	r8, r3, #255	; 0xff
 80142de:	2b00      	cmp	r3, #0
 80142e0:	d0e3      	beq.n	80142aa <turnU+0x92>
		direction += 4;
 80142e2:	4b8c      	ldr	r3, [pc, #560]	; (8014514 <turnU+0x2fc>)
 80142e4:	681a      	ldr	r2, [r3, #0]
 80142e6:	3204      	adds	r2, #4
 80142e8:	601a      	str	r2, [r3, #0]
		if (direction == 8) {
 80142ea:	681a      	ldr	r2, [r3, #0]
 80142ec:	2a08      	cmp	r2, #8
 80142ee:	f000 809b 	beq.w	8014428 <turnU+0x210>
		} else if (direction == 10) {
 80142f2:	681a      	ldr	r2, [r3, #0]
 80142f4:	2a0a      	cmp	r2, #10
 80142f6:	f000 809a 	beq.w	801442e <turnU+0x216>
	switch (direction) {
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	2b06      	cmp	r3, #6
 80142fe:	f200 8099 	bhi.w	8014434 <turnU+0x21c>
 8014302:	e8df f003 	tbb	[pc, r3]
 8014306:	9786      	.short	0x9786
 8014308:	9778977f 	.word	0x9778977f
 801430c:	68          	.byte	0x68
 801430d:	00          	.byte	0x00
	if (wallExist.Right && wallExist.Left) { //
 801430e:	785b      	ldrb	r3, [r3, #1]
 8014310:	4d7f      	ldr	r5, [pc, #508]	; (8014510 <turnU+0x2f8>)
 8014312:	2b00      	cmp	r3, #0
 8014314:	d038      	beq.n	8014388 <turnU+0x170>
			if (fabs(IR_Sen_dif_1.RS) > 0.1) {
 8014316:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8014530 <turnU+0x318>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 801431a:	f20f 1bb4 	addw	fp, pc, #436	; 0x1b4
 801431e:	e9db ab00 	ldrd	sl, fp, [fp]
			if (fabs(IR_Sen_dif_1.RS) > 0.1) {
 8014322:	a76d      	add	r7, pc, #436	; (adr r7, 80144d8 <turnU+0x2c0>)
 8014324:	e9d7 6700 	ldrd	r6, r7, [r7]
 8014328:	e027      	b.n	801437a <turnU+0x162>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 801432a:	6820      	ldr	r0, [r4, #0]
 801432c:	f7f4 f844 	bl	80083b8 <__aeabi_f2d>
 8014330:	4652      	mov	r2, sl
 8014332:	465b      	mov	r3, fp
 8014334:	f7f4 fb06 	bl	8008944 <__aeabi_dcmplt>
 8014338:	2800      	cmp	r0, #0
 801433a:	d0d2      	beq.n	80142e2 <turnU+0xca>
			if (fabs(IR_Sen_dif_1.RS) > 0.1) {
 801433c:	edd8 7a02 	vldr	s15, [r8, #8]
 8014340:	eef0 7ae7 	vabs.f32	s15, s15
 8014344:	ee17 0a90 	vmov	r0, s15
 8014348:	f7f4 f836 	bl	80083b8 <__aeabi_f2d>
 801434c:	4632      	mov	r2, r6
 801434e:	463b      	mov	r3, r7
 8014350:	f7f4 fb16 	bl	8008980 <__aeabi_dcmpgt>
 8014354:	4681      	mov	r9, r0
 8014356:	2800      	cmp	r0, #0
 8014358:	f040 80aa 	bne.w	80144b0 <turnU+0x298>
			if (fabs(IR_Sen_dif_1.LS) > 0.1) {
 801435c:	edd8 7a01 	vldr	s15, [r8, #4]
 8014360:	eef0 7ae7 	vabs.f32	s15, s15
 8014364:	ee17 0a90 	vmov	r0, s15
 8014368:	f7f4 f826 	bl	80083b8 <__aeabi_f2d>
 801436c:	4632      	mov	r2, r6
 801436e:	463b      	mov	r3, r7
 8014370:	f7f4 fb06 	bl	8008980 <__aeabi_dcmpgt>
 8014374:	2800      	cmp	r0, #0
 8014376:	f040 80a3 	bne.w	80144c0 <turnU+0x2a8>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 801437a:	782b      	ldrb	r3, [r5, #0]
 801437c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8014380:	9201      	str	r2, [sp, #4]
 8014382:	2b00      	cmp	r3, #0
 8014384:	d0d1      	beq.n	801432a <turnU+0x112>
 8014386:	e7ac      	b.n	80142e2 <turnU+0xca>
			if (fabs(IR_Sen_dif_1.RS) > 0.1) {
 8014388:	f8df b1a4 	ldr.w	fp, [pc, #420]	; 8014530 <turnU+0x318>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 801438c:	a750      	add	r7, pc, #320	; (adr r7, 80144d0 <turnU+0x2b8>)
 801438e:	e9d7 6700 	ldrd	r6, r7, [r7]
			if (fabs(IR_Sen_dif_1.RS) > 0.1) {
 8014392:	f20f 1944 	addw	r9, pc, #324	; 0x144
 8014396:	e9d9 8900 	ldrd	r8, r9, [r9]
 801439a:	e016      	b.n	80143ca <turnU+0x1b2>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 801439c:	6820      	ldr	r0, [r4, #0]
 801439e:	f7f4 f80b 	bl	80083b8 <__aeabi_f2d>
 80143a2:	4632      	mov	r2, r6
 80143a4:	463b      	mov	r3, r7
 80143a6:	f7f4 facd 	bl	8008944 <__aeabi_dcmplt>
 80143aa:	2800      	cmp	r0, #0
 80143ac:	d099      	beq.n	80142e2 <turnU+0xca>
			if (fabs(IR_Sen_dif_1.RS) > 0.1) {
 80143ae:	eddb 7a02 	vldr	s15, [fp, #8]
 80143b2:	eef0 7ae7 	vabs.f32	s15, s15
 80143b6:	ee17 0a90 	vmov	r0, s15
 80143ba:	f7f3 fffd 	bl	80083b8 <__aeabi_f2d>
 80143be:	4642      	mov	r2, r8
 80143c0:	464b      	mov	r3, r9
 80143c2:	f7f4 fadd 	bl	8008980 <__aeabi_dcmpgt>
 80143c6:	2800      	cmp	r0, #0
 80143c8:	d144      	bne.n	8014454 <turnU+0x23c>
		while (!Flag_failSafeEn && idealState.dis < 0.12) {
 80143ca:	782b      	ldrb	r3, [r5, #0]
 80143cc:	f003 0aff 	and.w	sl, r3, #255	; 0xff
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d0e3      	beq.n	801439c <turnU+0x184>
 80143d4:	e785      	b.n	80142e2 <turnU+0xca>
		current_coord_x--;
 80143d6:	4b50      	ldr	r3, [pc, #320]	; (8014518 <turnU+0x300>)
 80143d8:	4a50      	ldr	r2, [pc, #320]	; (801451c <turnU+0x304>)
 80143da:	7819      	ldrb	r1, [r3, #0]
 80143dc:	3901      	subs	r1, #1
 80143de:	b2c9      	uxtb	r1, r1
 80143e0:	7019      	strb	r1, [r3, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80143e2:	7818      	ldrb	r0, [r3, #0]
 80143e4:	2101      	movs	r1, #1
 80143e6:	4b4e      	ldr	r3, [pc, #312]	; (8014520 <turnU+0x308>)
 80143e8:	7812      	ldrb	r2, [r2, #0]
 80143ea:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80143ee:	5499      	strb	r1, [r3, r2]
}
 80143f0:	b003      	add	sp, #12
 80143f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		current_coord_y--;
 80143f6:	4a49      	ldr	r2, [pc, #292]	; (801451c <turnU+0x304>)
 80143f8:	4b47      	ldr	r3, [pc, #284]	; (8014518 <turnU+0x300>)
 80143fa:	7811      	ldrb	r1, [r2, #0]
 80143fc:	3901      	subs	r1, #1
 80143fe:	b2c9      	uxtb	r1, r1
 8014400:	7011      	strb	r1, [r2, #0]
 8014402:	e7ee      	b.n	80143e2 <turnU+0x1ca>
		current_coord_x++;
 8014404:	4b44      	ldr	r3, [pc, #272]	; (8014518 <turnU+0x300>)
 8014406:	4a45      	ldr	r2, [pc, #276]	; (801451c <turnU+0x304>)
 8014408:	7819      	ldrb	r1, [r3, #0]
 801440a:	3101      	adds	r1, #1
 801440c:	b2c9      	uxtb	r1, r1
 801440e:	7019      	strb	r1, [r3, #0]
 8014410:	e7e7      	b.n	80143e2 <turnU+0x1ca>
		current_coord_y++;
 8014412:	4a42      	ldr	r2, [pc, #264]	; (801451c <turnU+0x304>)
 8014414:	4b40      	ldr	r3, [pc, #256]	; (8014518 <turnU+0x300>)
 8014416:	7811      	ldrb	r1, [r2, #0]
 8014418:	3101      	adds	r1, #1
 801441a:	b2c9      	uxtb	r1, r1
 801441c:	7011      	strb	r1, [r2, #0]
 801441e:	e7e0      	b.n	80143e2 <turnU+0x1ca>
		BackUpWallData(Write);
 8014420:	2001      	movs	r0, #1
 8014422:	f7f8 fb9d 	bl	800cb60 <BackUpWallData>
 8014426:	e71a      	b.n	801425e <turnU+0x46>
			direction = 0;
 8014428:	2200      	movs	r2, #0
 801442a:	601a      	str	r2, [r3, #0]
 801442c:	e765      	b.n	80142fa <turnU+0xe2>
			direction = 2;
 801442e:	2202      	movs	r2, #2
 8014430:	601a      	str	r2, [r3, #0]
 8014432:	e762      	b.n	80142fa <turnU+0xe2>
 8014434:	4a39      	ldr	r2, [pc, #228]	; (801451c <turnU+0x304>)
 8014436:	4b38      	ldr	r3, [pc, #224]	; (8014518 <turnU+0x300>)
 8014438:	e7d3      	b.n	80143e2 <turnU+0x1ca>
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.12,
 801443a:	4b33      	ldr	r3, [pc, #204]	; (8014508 <turnU+0x2f0>)
 801443c:	2001      	movs	r0, #1
 801443e:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8014442:	ed9f 1a38 	vldr	s2, [pc, #224]	; 8014524 <turnU+0x30c>
 8014446:	ed93 0a01 	vldr	s0, [r3, #4]
 801444a:	edd3 0a01 	vldr	s1, [r3, #4]
 801444e:	f7f7 ff0f 	bl	800c270 <trapezoid_acccel>
 8014452:	e746      	b.n	80142e2 <turnU+0xca>
				Speaker_Scale(Sc_Bh, 100);
 8014454:	2164      	movs	r1, #100	; 0x64
 8014456:	f44f 60f7 	mov.w	r0, #1976	; 0x7b8
 801445a:	f002 fe2f 	bl	80170bc <Speaker_Scale>
				idealState.dis = 0.0;
 801445e:	2300      	movs	r3, #0
				trapezoid_acccel(explore_turn_R.Turn_vel,
 8014460:	4651      	mov	r1, sl
				realState.dis = 0.0;
 8014462:	4a21      	ldr	r2, [pc, #132]	; (80144e8 <turnU+0x2d0>)
				trapezoid_acccel(explore_turn_R.Turn_vel,
 8014464:	2001      	movs	r0, #1
				idealState.dis = 0.0;
 8014466:	6023      	str	r3, [r4, #0]
				trapezoid_acccel(explore_turn_R.Turn_vel,
 8014468:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
				realState.dis = 0.0;
 801446c:	6013      	str	r3, [r2, #0]
				trapezoid_acccel(explore_turn_R.Turn_vel,
 801446e:	4b26      	ldr	r3, [pc, #152]	; (8014508 <turnU+0x2f0>)
 8014470:	ed9f 1a2d 	vldr	s2, [pc, #180]	; 8014528 <turnU+0x310>
 8014474:	ed93 0a01 	vldr	s0, [r3, #4]
 8014478:	edd3 0a01 	vldr	s1, [r3, #4]
 801447c:	f7f7 fef8 	bl	800c270 <trapezoid_acccel>
				break;
 8014480:	e72f      	b.n	80142e2 <turnU+0xca>
				Speaker_Scale(Sc_Ch, 100);
 8014482:	2164      	movs	r1, #100	; 0x64
 8014484:	f640 002d 	movw	r0, #2093	; 0x82d
 8014488:	f002 fe18 	bl	80170bc <Speaker_Scale>
				idealState.dis = 0.0;
 801448c:	2300      	movs	r3, #0
				trapezoid_acccel(explore_turn_R.Turn_vel,
 801448e:	4641      	mov	r1, r8
				realState.dis = 0.0;
 8014490:	4a15      	ldr	r2, [pc, #84]	; (80144e8 <turnU+0x2d0>)
				trapezoid_acccel(explore_turn_R.Turn_vel,
 8014492:	2001      	movs	r0, #1
				idealState.dis = 0.0;
 8014494:	6023      	str	r3, [r4, #0]
				trapezoid_acccel(explore_turn_R.Turn_vel,
 8014496:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
				realState.dis = 0.0;
 801449a:	6013      	str	r3, [r2, #0]
				trapezoid_acccel(explore_turn_R.Turn_vel,
 801449c:	4b1a      	ldr	r3, [pc, #104]	; (8014508 <turnU+0x2f0>)
 801449e:	ed9f 1a23 	vldr	s2, [pc, #140]	; 801452c <turnU+0x314>
 80144a2:	ed93 0a01 	vldr	s0, [r3, #4]
 80144a6:	edd3 0a01 	vldr	s1, [r3, #4]
 80144aa:	f7f7 fee1 	bl	800c270 <trapezoid_acccel>
				break;
 80144ae:	e718      	b.n	80142e2 <turnU+0xca>
				Speaker_Scale(Sc_Bh, 100);
 80144b0:	2164      	movs	r1, #100	; 0x64
 80144b2:	f44f 60f7 	mov.w	r0, #1976	; 0x7b8
 80144b6:	f002 fe01 	bl	80170bc <Speaker_Scale>
				idealState.dis = 0.0;
 80144ba:	2300      	movs	r3, #0
				trapezoid_acccel(explore_turn_R.Turn_vel,
 80144bc:	9901      	ldr	r1, [sp, #4]
 80144be:	e7d0      	b.n	8014462 <turnU+0x24a>
				Speaker_Scale(Sc_Ch, 100);
 80144c0:	2164      	movs	r1, #100	; 0x64
 80144c2:	f640 002d 	movw	r0, #2093	; 0x82d
 80144c6:	f002 fdf9 	bl	80170bc <Speaker_Scale>
				idealState.dis = 0.0;
 80144ca:	2300      	movs	r3, #0
				trapezoid_acccel(explore_turn_R.Turn_vel,
 80144cc:	4649      	mov	r1, r9
 80144ce:	e7df      	b.n	8014490 <turnU+0x278>
 80144d0:	eb851eb8 	.word	0xeb851eb8
 80144d4:	3fbeb851 	.word	0x3fbeb851
 80144d8:	9999999a 	.word	0x9999999a
 80144dc:	3fb99999 	.word	0x3fb99999
 80144e0:	3db851ec 	.word	0x3db851ec
 80144e4:	2000a7e0 	.word	0x2000a7e0
 80144e8:	200078b0 	.word	0x200078b0
 80144ec:	461c4000 	.word	0x461c4000
 80144f0:	43340000 	.word	0x43340000
 80144f4:	442f0000 	.word	0x442f0000
 80144f8:	2000e6d8 	.word	0x2000e6d8
 80144fc:	bcf5c28f 	.word	0xbcf5c28f
 8014500:	00000000 	.word	0x00000000
 8014504:	3e99999a 	.word	0x3e99999a
 8014508:	20016598 	.word	0x20016598
 801450c:	20008884 	.word	0x20008884
 8014510:	20013524 	.word	0x20013524
 8014514:	20000880 	.word	0x20000880
 8014518:	200078e0 	.word	0x200078e0
 801451c:	2000295c 	.word	0x2000295c
 8014520:	20015748 	.word	0x20015748
 8014524:	3df5c28f 	.word	0x3df5c28f
 8014528:	3d54fdf4 	.word	0x3d54fdf4
 801452c:	3d48b439 	.word	0x3d48b439
 8014530:	2000294c 	.word	0x2000294c

08014534 <FrontWallControl>:
void FrontWallControl() {
 8014534:	b510      	push	{r4, lr}
	Flag_wallConEn_F = true;
 8014536:	2301      	movs	r3, #1
 8014538:	4c09      	ldr	r4, [pc, #36]	; (8014560 <FrontWallControl+0x2c>)
	HAL_Delay(400);
 801453a:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 801453e:	7023      	strb	r3, [r4, #0]
	HAL_Delay(400);
 8014540:	f7f4 fc80 	bl	8008e44 <HAL_Delay>
	Flag_wallConEn_F = false;
 8014544:	2000      	movs	r0, #0
	realState.dis = 0;
 8014546:	2300      	movs	r3, #0
 8014548:	4906      	ldr	r1, [pc, #24]	; (8014564 <FrontWallControl+0x30>)
	idealState.dis = 0;
 801454a:	4a07      	ldr	r2, [pc, #28]	; (8014568 <FrontWallControl+0x34>)
	Flag_wallConEn_F = false;
 801454c:	7020      	strb	r0, [r4, #0]
	realState.dis = 0;
 801454e:	600b      	str	r3, [r1, #0]
	idealState.dis = 0;
 8014550:	6013      	str	r3, [r2, #0]
	realState.deg = 0;
 8014552:	61cb      	str	r3, [r1, #28]
	idealState.deg = 0;
 8014554:	61d3      	str	r3, [r2, #28]
}
 8014556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	reset_error();
 801455a:	f002 bded 	b.w	8017138 <reset_error>
 801455e:	bf00      	nop
 8014560:	20010640 	.word	0x20010640
 8014564:	200078b0 	.word	0x200078b0
 8014568:	2000a7e0 	.word	0x2000a7e0
 801456c:	00000000 	.word	0x00000000

08014570 <turnU_2>:

void turnU_2() {
 8014570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0,
 8014572:	2100      	movs	r1, #0
 8014574:	4c96      	ldr	r4, [pc, #600]	; (80147d0 <turnU_2+0x260>)
 8014576:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 801457a:	ed9f 1a96 	vldr	s2, [pc, #600]	; 80147d4 <turnU_2+0x264>
 801457e:	4608      	mov	r0, r1
 8014580:	ed94 0a01 	vldr	s0, [r4, #4]
 8014584:	eddf 0a94 	vldr	s1, [pc, #592]	; 80147d8 <turnU_2+0x268>
 8014588:	f7f7 fe72 	bl	800c270 <trapezoid_acccel>
	false, false);
	HAL_Delay(50);
 801458c:	2032      	movs	r0, #50	; 0x32
 801458e:	f7f4 fc59 	bl	8008e44 <HAL_Delay>
	disable_motor();
 8014592:	f003 fded 	bl	8018170 <disable_motor>
	if (Flag_exploreDone == false) {
 8014596:	4b91      	ldr	r3, [pc, #580]	; (80147dc <turnU_2+0x26c>)
 8014598:	781b      	ldrb	r3, [r3, #0]
 801459a:	2b00      	cmp	r3, #0
 801459c:	f000 8099 	beq.w	80146d2 <turnU_2+0x162>
		BackUpWallData(Write);
	}
	reset_error();
	reset_status();
	enable_motor();
	if (wallExist.Forward == true
 80145a0:	4d8f      	ldr	r5, [pc, #572]	; (80147e0 <turnU_2+0x270>)
	reset_error();
 80145a2:	f002 fdc9 	bl	8017138 <reset_error>
	reset_status();
 80145a6:	f002 fda7 	bl	80170f8 <reset_status>
	enable_motor();
 80145aa:	f003 fda7 	bl	80180fc <enable_motor>
	if (wallExist.Forward == true
 80145ae:	782b      	ldrb	r3, [r5, #0]
 80145b0:	2b01      	cmp	r3, #1
 80145b2:	f000 80c5 	beq.w	8014740 <turnU_2+0x1d0>
			&& (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.3
					|| fabs(IR_Sen.LF - IR_Ref_single.LF) > 0.3)) {
		FrontWallControl();
	}
	if (wallExist.Right == true && fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 80145b6:	78ae      	ldrb	r6, [r5, #2]
 80145b8:	2e01      	cmp	r6, #1
 80145ba:	f000 808e 	beq.w	80146da <turnU_2+0x16a>
		trapezoid_slalome(900.0, -90.0, 10000.0);
		FrontWallControl();
		trapezoid_slalome(900.0, -90.0, 10000.0);
	} else if (wallExist.Left == true && fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 80145be:	786d      	ldrb	r5, [r5, #1]
		trapezoid_slalome(900.0, 90.0, 10000.0);
 80145c0:	ed9f 1a88 	vldr	s2, [pc, #544]	; 80147e4 <turnU_2+0x274>
	} else if (wallExist.Left == true && fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 80145c4:	2d01      	cmp	r5, #1
 80145c6:	d031      	beq.n	801462c <turnU_2+0xbc>
		FrontWallControl();
		trapezoid_slalome(900.0, 90.0, 10000.0);
	} else {
		trapezoid_slalome(900.0, 180.0, 10000.0);
 80145c8:	eddf 0a87 	vldr	s1, [pc, #540]	; 80147e8 <turnU_2+0x278>
 80145cc:	ed9f 0a87 	vldr	s0, [pc, #540]	; 80147ec <turnU_2+0x27c>
 80145d0:	f7f7 ffb6 	bl	800c540 <trapezoid_slalome>
	}
	reset_error();
 80145d4:	f002 fdb0 	bl	8017138 <reset_error>
	reset_status();
 80145d8:	f002 fd8e 	bl	80170f8 <reset_status>
	HAL_Delay(100);
 80145dc:	2064      	movs	r0, #100	; 0x64
 80145de:	f7f4 fc31 	bl	8008e44 <HAL_Delay>
	trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel, 0.09,
 80145e2:	ed94 0a01 	vldr	s0, [r4, #4]
 80145e6:	2100      	movs	r1, #0
 80145e8:	edd4 0a01 	vldr	s1, [r4, #4]
 80145ec:	2001      	movs	r0, #1
 80145ee:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 80145f2:	ed9f 1a78 	vldr	s2, [pc, #480]	; 80147d4 <turnU_2+0x264>
 80145f6:	f7f7 fe3b 	bl	800c270 <trapezoid_acccel>
		direction += 4;
 80145fa:	4b7d      	ldr	r3, [pc, #500]	; (80147f0 <turnU_2+0x280>)
 80145fc:	681a      	ldr	r2, [r3, #0]
 80145fe:	3204      	adds	r2, #4
 8014600:	601a      	str	r2, [r3, #0]
		if (direction == 8) {
 8014602:	681a      	ldr	r2, [r3, #0]
 8014604:	2a08      	cmp	r2, #8
 8014606:	f000 80d6 	beq.w	80147b6 <turnU_2+0x246>
		} else if (direction == 10) {
 801460a:	681a      	ldr	r2, [r3, #0]
 801460c:	2a0a      	cmp	r2, #10
 801460e:	f000 80d5 	beq.w	80147bc <turnU_2+0x24c>
	switch (direction) {
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	2b06      	cmp	r3, #6
 8014616:	f200 80d4 	bhi.w	80147c2 <turnU_2+0x252>
 801461a:	e8df f013 	tbh	[pc, r3, lsl #1]
 801461e:	0053      	.short	0x0053
 8014620:	004c00d2 	.word	0x004c00d2
 8014624:	004500d2 	.word	0x004500d2
 8014628:	003700d2 	.word	0x003700d2
	} else if (wallExist.Left == true && fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 801462c:	4b71      	ldr	r3, [pc, #452]	; (80147f4 <turnU_2+0x284>)
 801462e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8014632:	edd3 7a02 	vldr	s15, [r3, #8]
 8014636:	edd3 6a01 	vldr	s13, [r3, #4]
 801463a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801463e:	eef0 7ae7 	vabs.f32	s15, s15
 8014642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801464a:	ddbd      	ble.n	80145c8 <turnU_2+0x58>
		trapezoid_slalome(900.0, 90.0, 10000.0);
 801464c:	eddf 0a6a 	vldr	s1, [pc, #424]	; 80147f8 <turnU_2+0x288>
 8014650:	ed9f 0a66 	vldr	s0, [pc, #408]	; 80147ec <turnU_2+0x27c>
	Flag_wallConEn_F = true;
 8014654:	4e69      	ldr	r6, [pc, #420]	; (80147fc <turnU_2+0x28c>)
		trapezoid_slalome(900.0, 90.0, 10000.0);
 8014656:	f7f7 ff73 	bl	800c540 <trapezoid_slalome>
	HAL_Delay(400);
 801465a:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 801465e:	7035      	strb	r5, [r6, #0]
	HAL_Delay(400);
 8014660:	f7f4 fbf0 	bl	8008e44 <HAL_Delay>
	realState.dis = 0;
 8014664:	2300      	movs	r3, #0
 8014666:	4966      	ldr	r1, [pc, #408]	; (8014800 <turnU_2+0x290>)
	idealState.dis = 0;
 8014668:	4a66      	ldr	r2, [pc, #408]	; (8014804 <turnU_2+0x294>)
	Flag_wallConEn_F = false;
 801466a:	2000      	movs	r0, #0
 801466c:	7030      	strb	r0, [r6, #0]
	realState.dis = 0;
 801466e:	600b      	str	r3, [r1, #0]
	idealState.dis = 0;
 8014670:	6013      	str	r3, [r2, #0]
	realState.deg = 0;
 8014672:	61cb      	str	r3, [r1, #28]
	idealState.deg = 0;
 8014674:	61d3      	str	r3, [r2, #28]
	reset_error();
 8014676:	f002 fd5f 	bl	8017138 <reset_error>
		trapezoid_slalome(900.0, 90.0, 10000.0);
 801467a:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 80147e4 <turnU_2+0x274>
 801467e:	eddf 0a5e 	vldr	s1, [pc, #376]	; 80147f8 <turnU_2+0x288>
 8014682:	ed9f 0a5a 	vldr	s0, [pc, #360]	; 80147ec <turnU_2+0x27c>
 8014686:	f7f7 ff5b 	bl	800c540 <trapezoid_slalome>
 801468a:	e7a3      	b.n	80145d4 <turnU_2+0x64>
		current_coord_x--;
 801468c:	4b5e      	ldr	r3, [pc, #376]	; (8014808 <turnU_2+0x298>)
 801468e:	4a5f      	ldr	r2, [pc, #380]	; (801480c <turnU_2+0x29c>)
 8014690:	7819      	ldrb	r1, [r3, #0]
 8014692:	3901      	subs	r1, #1
 8014694:	b2c9      	uxtb	r1, r1
 8014696:	7019      	strb	r1, [r3, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8014698:	7818      	ldrb	r0, [r3, #0]
 801469a:	2101      	movs	r1, #1
 801469c:	4b5c      	ldr	r3, [pc, #368]	; (8014810 <turnU_2+0x2a0>)
 801469e:	7812      	ldrb	r2, [r2, #0]
 80146a0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80146a4:	5499      	strb	r1, [r3, r2]
 80146a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		current_coord_y--;
 80146a8:	4a58      	ldr	r2, [pc, #352]	; (801480c <turnU_2+0x29c>)
 80146aa:	4b57      	ldr	r3, [pc, #348]	; (8014808 <turnU_2+0x298>)
 80146ac:	7811      	ldrb	r1, [r2, #0]
 80146ae:	3901      	subs	r1, #1
 80146b0:	b2c9      	uxtb	r1, r1
 80146b2:	7011      	strb	r1, [r2, #0]
 80146b4:	e7f0      	b.n	8014698 <turnU_2+0x128>
		current_coord_x++;
 80146b6:	4b54      	ldr	r3, [pc, #336]	; (8014808 <turnU_2+0x298>)
 80146b8:	4a54      	ldr	r2, [pc, #336]	; (801480c <turnU_2+0x29c>)
 80146ba:	7819      	ldrb	r1, [r3, #0]
 80146bc:	3101      	adds	r1, #1
 80146be:	b2c9      	uxtb	r1, r1
 80146c0:	7019      	strb	r1, [r3, #0]
 80146c2:	e7e9      	b.n	8014698 <turnU_2+0x128>
		current_coord_y++;
 80146c4:	4a51      	ldr	r2, [pc, #324]	; (801480c <turnU_2+0x29c>)
 80146c6:	4b50      	ldr	r3, [pc, #320]	; (8014808 <turnU_2+0x298>)
 80146c8:	7811      	ldrb	r1, [r2, #0]
 80146ca:	3101      	adds	r1, #1
 80146cc:	b2c9      	uxtb	r1, r1
 80146ce:	7011      	strb	r1, [r2, #0]
 80146d0:	e7e2      	b.n	8014698 <turnU_2+0x128>
		BackUpWallData(Write);
 80146d2:	2001      	movs	r0, #1
 80146d4:	f7f8 fa44 	bl	800cb60 <BackUpWallData>
 80146d8:	e762      	b.n	80145a0 <turnU_2+0x30>
	if (wallExist.Right == true && fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 80146da:	4b46      	ldr	r3, [pc, #280]	; (80147f4 <turnU_2+0x284>)
 80146dc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80146e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80146e4:	edd3 6a01 	vldr	s13, [r3, #4]
 80146e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80146ec:	eef0 7ae7 	vabs.f32	s15, s15
 80146f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80146f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146f8:	f77f af61 	ble.w	80145be <turnU_2+0x4e>
		trapezoid_slalome(900.0, -90.0, 10000.0);
 80146fc:	ed9f 1a39 	vldr	s2, [pc, #228]	; 80147e4 <turnU_2+0x274>
 8014700:	eddf 0a44 	vldr	s1, [pc, #272]	; 8014814 <turnU_2+0x2a4>
 8014704:	ed9f 0a39 	vldr	s0, [pc, #228]	; 80147ec <turnU_2+0x27c>
	Flag_wallConEn_F = true;
 8014708:	4d3c      	ldr	r5, [pc, #240]	; (80147fc <turnU_2+0x28c>)
		trapezoid_slalome(900.0, -90.0, 10000.0);
 801470a:	f7f7 ff19 	bl	800c540 <trapezoid_slalome>
	HAL_Delay(400);
 801470e:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 8014712:	702e      	strb	r6, [r5, #0]
	HAL_Delay(400);
 8014714:	f7f4 fb96 	bl	8008e44 <HAL_Delay>
	realState.dis = 0;
 8014718:	2300      	movs	r3, #0
 801471a:	4939      	ldr	r1, [pc, #228]	; (8014800 <turnU_2+0x290>)
	idealState.dis = 0;
 801471c:	4a39      	ldr	r2, [pc, #228]	; (8014804 <turnU_2+0x294>)
	Flag_wallConEn_F = false;
 801471e:	2000      	movs	r0, #0
 8014720:	7028      	strb	r0, [r5, #0]
	realState.dis = 0;
 8014722:	600b      	str	r3, [r1, #0]
	idealState.dis = 0;
 8014724:	6013      	str	r3, [r2, #0]
	realState.deg = 0;
 8014726:	61cb      	str	r3, [r1, #28]
	idealState.deg = 0;
 8014728:	61d3      	str	r3, [r2, #28]
	reset_error();
 801472a:	f002 fd05 	bl	8017138 <reset_error>
		trapezoid_slalome(900.0, -90.0, 10000.0);
 801472e:	ed9f 1a2d 	vldr	s2, [pc, #180]	; 80147e4 <turnU_2+0x274>
 8014732:	eddf 0a38 	vldr	s1, [pc, #224]	; 8014814 <turnU_2+0x2a4>
 8014736:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80147ec <turnU_2+0x27c>
 801473a:	f7f7 ff01 	bl	800c540 <trapezoid_slalome>
 801473e:	e749      	b.n	80145d4 <turnU_2+0x64>
			&& (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.3
 8014740:	4f2c      	ldr	r7, [pc, #176]	; (80147f4 <turnU_2+0x284>)
 8014742:	4e35      	ldr	r6, [pc, #212]	; (8014818 <turnU_2+0x2a8>)
 8014744:	edd7 7a03 	vldr	s15, [r7, #12]
 8014748:	ed96 7a03 	vldr	s14, [r6, #12]
 801474c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014750:	eef0 7ae7 	vabs.f32	s15, s15
 8014754:	ee17 0a90 	vmov	r0, s15
 8014758:	f7f3 fe2e 	bl	80083b8 <__aeabi_f2d>
 801475c:	a31a      	add	r3, pc, #104	; (adr r3, 80147c8 <turnU_2+0x258>)
 801475e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014762:	f7f4 f90d 	bl	8008980 <__aeabi_dcmpgt>
 8014766:	b998      	cbnz	r0, 8014790 <turnU_2+0x220>
					|| fabs(IR_Sen.LF - IR_Ref_single.LF) > 0.3)) {
 8014768:	edd7 7a00 	vldr	s15, [r7]
 801476c:	ed96 7a00 	vldr	s14, [r6]
 8014770:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014774:	eef0 7ae7 	vabs.f32	s15, s15
 8014778:	ee17 0a90 	vmov	r0, s15
 801477c:	f7f3 fe1c 	bl	80083b8 <__aeabi_f2d>
 8014780:	a311      	add	r3, pc, #68	; (adr r3, 80147c8 <turnU_2+0x258>)
 8014782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014786:	f7f4 f8fb 	bl	8008980 <__aeabi_dcmpgt>
 801478a:	2800      	cmp	r0, #0
 801478c:	f43f af13 	beq.w	80145b6 <turnU_2+0x46>
	Flag_wallConEn_F = true;
 8014790:	4e1a      	ldr	r6, [pc, #104]	; (80147fc <turnU_2+0x28c>)
 8014792:	2301      	movs	r3, #1
	HAL_Delay(400);
 8014794:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 8014798:	7033      	strb	r3, [r6, #0]
	HAL_Delay(400);
 801479a:	f7f4 fb53 	bl	8008e44 <HAL_Delay>
	realState.dis = 0;
 801479e:	2300      	movs	r3, #0
 80147a0:	4917      	ldr	r1, [pc, #92]	; (8014800 <turnU_2+0x290>)
	idealState.dis = 0;
 80147a2:	4a18      	ldr	r2, [pc, #96]	; (8014804 <turnU_2+0x294>)
	Flag_wallConEn_F = false;
 80147a4:	2000      	movs	r0, #0
 80147a6:	7030      	strb	r0, [r6, #0]
	realState.dis = 0;
 80147a8:	600b      	str	r3, [r1, #0]
	idealState.dis = 0;
 80147aa:	6013      	str	r3, [r2, #0]
	realState.deg = 0;
 80147ac:	61cb      	str	r3, [r1, #28]
	idealState.deg = 0;
 80147ae:	61d3      	str	r3, [r2, #28]
	reset_error();
 80147b0:	f002 fcc2 	bl	8017138 <reset_error>
 80147b4:	e6ff      	b.n	80145b6 <turnU_2+0x46>
			direction = 0;
 80147b6:	2200      	movs	r2, #0
 80147b8:	601a      	str	r2, [r3, #0]
 80147ba:	e72a      	b.n	8014612 <turnU_2+0xa2>
			direction = 2;
 80147bc:	2202      	movs	r2, #2
 80147be:	601a      	str	r2, [r3, #0]
 80147c0:	e727      	b.n	8014612 <turnU_2+0xa2>
 80147c2:	4a12      	ldr	r2, [pc, #72]	; (801480c <turnU_2+0x29c>)
 80147c4:	4b10      	ldr	r3, [pc, #64]	; (8014808 <turnU_2+0x298>)
 80147c6:	e767      	b.n	8014698 <turnU_2+0x128>
 80147c8:	33333333 	.word	0x33333333
 80147cc:	3fd33333 	.word	0x3fd33333
 80147d0:	20016598 	.word	0x20016598
 80147d4:	3db851ec 	.word	0x3db851ec
 80147d8:	00000000 	.word	0x00000000
 80147dc:	2000e6d8 	.word	0x2000e6d8
 80147e0:	20008884 	.word	0x20008884
 80147e4:	461c4000 	.word	0x461c4000
 80147e8:	43340000 	.word	0x43340000
 80147ec:	44610000 	.word	0x44610000
 80147f0:	20000880 	.word	0x20000880
 80147f4:	20007898 	.word	0x20007898
 80147f8:	42b40000 	.word	0x42b40000
 80147fc:	20010640 	.word	0x20010640
 8014800:	200078b0 	.word	0x200078b0
 8014804:	2000a7e0 	.word	0x2000a7e0
 8014808:	200078e0 	.word	0x200078e0
 801480c:	2000295c 	.word	0x2000295c
 8014810:	20015748 	.word	0x20015748
 8014814:	c2b40000 	.word	0xc2b40000
 8014818:	20000058 	.word	0x20000058
 801481c:	00000000 	.word	0x00000000

08014820 <AdachiMethod>:
		uint8_t _isAccel) {	//@
 8014820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	volatile uint16_t countStraight = 0;	//m
 8014824:	2300      	movs	r3, #0
	while (Flag_failSafeEn == false
 8014826:	f8df b2fc 	ldr.w	fp, [pc, #764]	; 8014b24 <AdachiMethod+0x304>
		uint8_t _isAccel) {	//@
 801482a:	ed2d 8b02 	vpush	{d8}
 801482e:	b087      	sub	sp, #28
	volatile uint16_t countStraight = 0;	//m
 8014830:	f8ad 3016 	strh.w	r3, [sp, #22]
	while (Flag_failSafeEn == false
 8014834:	f89b 3000 	ldrb.w	r3, [fp]
 8014838:	2b00      	cmp	r3, #0
 801483a:	f040 8083 	bne.w	8014944 <AdachiMethod+0x124>
 801483e:	4682      	mov	sl, r0
 8014840:	4cad      	ldr	r4, [pc, #692]	; (8014af8 <AdachiMethod+0x2d8>)
 8014842:	4dae      	ldr	r5, [pc, #696]	; (8014afc <AdachiMethod+0x2dc>)
		if (StepMap[current_coord_x][current_coord_y] == 255) {
 8014844:	4eae      	ldr	r6, [pc, #696]	; (8014b00 <AdachiMethod+0x2e0>)
		switch (direction) {
 8014846:	4faf      	ldr	r7, [pc, #700]	; (8014b04 <AdachiMethod+0x2e4>)
	idealState.dis = 0.0;
 8014848:	ed9f 8aaf 	vldr	s16, [pc, #700]	; 8014b08 <AdachiMethod+0x2e8>
 801484c:	9203      	str	r2, [sp, #12]
 801484e:	9100      	str	r1, [sp, #0]
			&& !(current_coord_x == _Goal_X && current_coord_y == _Goal_Y)) {
 8014850:	7823      	ldrb	r3, [r4, #0]
 8014852:	4553      	cmp	r3, sl
 8014854:	f000 80a1 	beq.w	801499a <AdachiMethod+0x17a>
		if (StepMap[current_coord_x][current_coord_y] == 255) {
 8014858:	7822      	ldrb	r2, [r4, #0]
 801485a:	782b      	ldrb	r3, [r5, #0]
 801485c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8014860:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014864:	2bff      	cmp	r3, #255	; 0xff
 8014866:	f000 83d5 	beq.w	8015014 <AdachiMethod+0x7f4>
		switch (direction) {
 801486a:	683b      	ldr	r3, [r7, #0]
 801486c:	2b06      	cmp	r3, #6
 801486e:	f200 808c 	bhi.w	801498a <AdachiMethod+0x16a>
 8014872:	e8df f003 	tbb	[pc, r3]
 8014876:	8a80      	.short	0x8a80
 8014878:	8a6c8a76 	.word	0x8a6c8a76
 801487c:	04          	.byte	0x04
 801487d:	00          	.byte	0x00
			North_exist = wallExist.Right;
 801487e:	4ba3      	ldr	r3, [pc, #652]	; (8014b0c <AdachiMethod+0x2ec>)
		East_exist = 0;
 8014880:	2200      	movs	r2, #0
			North_exist = wallExist.Right;
 8014882:	f893 9002 	ldrb.w	r9, [r3, #2]
		East_exist = 0;
 8014886:	9201      	str	r2, [sp, #4]
			South_exist = wallExist.Left;
 8014888:	f893 8001 	ldrb.w	r8, [r3, #1]
			West_exist = wallExist.Forward;
 801488c:	781a      	ldrb	r2, [r3, #0]
 801488e:	9202      	str	r2, [sp, #8]
		writeWallData(current_coord_x, current_coord_y, direction);
 8014890:	7820      	ldrb	r0, [r4, #0]
 8014892:	7829      	ldrb	r1, [r5, #0]
 8014894:	683a      	ldr	r2, [r7, #0]
 8014896:	f7fb fb6d 	bl	800ff74 <writeWallData>
		stepMapRenew(_Goal_X, _Goal_Y, false, false);
 801489a:	9900      	ldr	r1, [sp, #0]
 801489c:	4650      	mov	r0, sl
 801489e:	f7f9 fd6b 	bl	800e378 <stepMapRenew.constprop.1>
		if ((StepMap[current_coord_x][current_coord_y + 1]
 80148a2:	7821      	ldrb	r1, [r4, #0]
 80148a4:	782b      	ldrb	r3, [r5, #0]
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148a6:	7820      	ldrb	r0, [r4, #0]
 80148a8:	782a      	ldrb	r2, [r5, #0]
		if ((StepMap[current_coord_x][current_coord_y + 1]
 80148aa:	3301      	adds	r3, #1
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148ac:	eb02 1200 	add.w	r2, r2, r0, lsl #4
		if ((StepMap[current_coord_x][current_coord_y + 1]
 80148b0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148b4:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
		if ((StepMap[current_coord_x][current_coord_y + 1]
 80148b8:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148bc:	1e53      	subs	r3, r2, #1
		if ((StepMap[current_coord_x][current_coord_y + 1]
 80148be:	4299      	cmp	r1, r3
 80148c0:	d071      	beq.n	80149a6 <AdachiMethod+0x186>
		} else if ((StepMap[current_coord_x + 1][current_coord_y]
 80148c2:	7821      	ldrb	r1, [r4, #0]
 80148c4:	782a      	ldrb	r2, [r5, #0]
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148c6:	7820      	ldrb	r0, [r4, #0]
		} else if ((StepMap[current_coord_x + 1][current_coord_y]
 80148c8:	3101      	adds	r1, #1
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148ca:	782b      	ldrb	r3, [r5, #0]
		} else if ((StepMap[current_coord_x + 1][current_coord_y]
 80148cc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148d0:	eb03 1300 	add.w	r3, r3, r0, lsl #4
		} else if ((StepMap[current_coord_x + 1][current_coord_y]
 80148d4:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148d8:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 80148dc:	3b01      	subs	r3, #1
		} else if ((StepMap[current_coord_x + 1][current_coord_y]
 80148de:	429a      	cmp	r2, r3
 80148e0:	f000 809d 	beq.w	8014a1e <AdachiMethod+0x1fe>
		} else if ((StepMap[current_coord_x][current_coord_y - 1]
 80148e4:	7821      	ldrb	r1, [r4, #0]
 80148e6:	782b      	ldrb	r3, [r5, #0]
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148e8:	7820      	ldrb	r0, [r4, #0]
 80148ea:	782a      	ldrb	r2, [r5, #0]
		} else if ((StepMap[current_coord_x][current_coord_y - 1]
 80148ec:	3b01      	subs	r3, #1
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148ee:	eb02 1200 	add.w	r2, r2, r0, lsl #4
		} else if ((StepMap[current_coord_x][current_coord_y - 1]
 80148f2:	eb03 1301 	add.w	r3, r3, r1, lsl #4
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148f6:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
		} else if ((StepMap[current_coord_x][current_coord_y - 1]
 80148fa:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
				== StepMap[current_coord_x][current_coord_y] - 1)
 80148fe:	1e53      	subs	r3, r2, #1
		} else if ((StepMap[current_coord_x][current_coord_y - 1]
 8014900:	4299      	cmp	r1, r3
 8014902:	f000 809c 	beq.w	8014a3e <AdachiMethod+0x21e>
		} else if ((StepMap[current_coord_x - 1][current_coord_y]
 8014906:	7821      	ldrb	r1, [r4, #0]
 8014908:	782a      	ldrb	r2, [r5, #0]
				== StepMap[current_coord_x][current_coord_y] - 1)
 801490a:	7820      	ldrb	r0, [r4, #0]
		} else if ((StepMap[current_coord_x - 1][current_coord_y]
 801490c:	3901      	subs	r1, #1
				== StepMap[current_coord_x][current_coord_y] - 1)
 801490e:	782b      	ldrb	r3, [r5, #0]
		} else if ((StepMap[current_coord_x - 1][current_coord_y]
 8014910:	eb02 1201 	add.w	r2, r2, r1, lsl #4
				== StepMap[current_coord_x][current_coord_y] - 1)
 8014914:	eb03 1300 	add.w	r3, r3, r0, lsl #4
		} else if ((StepMap[current_coord_x - 1][current_coord_y]
 8014918:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
				== StepMap[current_coord_x][current_coord_y] - 1)
 801491c:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014920:	3b01      	subs	r3, #1
		} else if ((StepMap[current_coord_x - 1][current_coord_y]
 8014922:	429a      	cmp	r2, r3
 8014924:	f000 809b 	beq.w	8014a5e <AdachiMethod+0x23e>
 8014928:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8014b28 <AdachiMethod+0x308>
 801492c:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 8014b2c <AdachiMethod+0x30c>
		wall_exist();
 8014930:	f004 fb38 	bl	8018fa4 <wall_exist>
		idealState.dis = 0.0;
 8014934:	ed88 8a00 	vstr	s16, [r8]
		realState.dis = 0.0;
 8014938:	ed89 8a00 	vstr	s16, [r9]
	while (Flag_failSafeEn == false
 801493c:	f89b 3000 	ldrb.w	r3, [fp]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d085      	beq.n	8014850 <AdachiMethod+0x30>
}
 8014944:	b007      	add	sp, #28
 8014946:	ecbd 8b02 	vpop	{d8}
 801494a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			South_exist = wallExist.Forward;
 801494e:	4b6f      	ldr	r3, [pc, #444]	; (8014b0c <AdachiMethod+0x2ec>)
		North_exist = 0;
 8014950:	f04f 0900 	mov.w	r9, #0
			West_exist = wallExist.Right;
 8014954:	789a      	ldrb	r2, [r3, #2]
			South_exist = wallExist.Forward;
 8014956:	f893 8000 	ldrb.w	r8, [r3]
			East_exist = wallExist.Left;
 801495a:	785b      	ldrb	r3, [r3, #1]
			West_exist = wallExist.Right;
 801495c:	9202      	str	r2, [sp, #8]
			East_exist = wallExist.Left;
 801495e:	9301      	str	r3, [sp, #4]
			break;
 8014960:	e796      	b.n	8014890 <AdachiMethod+0x70>
			North_exist = wallExist.Left;
 8014962:	4b6a      	ldr	r3, [pc, #424]	; (8014b0c <AdachiMethod+0x2ec>)
		West_exist = 0;
 8014964:	2200      	movs	r2, #0
			North_exist = wallExist.Left;
 8014966:	f893 9001 	ldrb.w	r9, [r3, #1]
			South_exist = wallExist.Right;
 801496a:	f893 8002 	ldrb.w	r8, [r3, #2]
			East_exist = wallExist.Forward;
 801496e:	781b      	ldrb	r3, [r3, #0]
		West_exist = 0;
 8014970:	9202      	str	r2, [sp, #8]
			East_exist = wallExist.Forward;
 8014972:	9301      	str	r3, [sp, #4]
			break;
 8014974:	e78c      	b.n	8014890 <AdachiMethod+0x70>
			North_exist = wallExist.Forward;
 8014976:	4b65      	ldr	r3, [pc, #404]	; (8014b0c <AdachiMethod+0x2ec>)
		South_exist = 0;
 8014978:	f04f 0800 	mov.w	r8, #0
			West_exist = wallExist.Left;
 801497c:	785a      	ldrb	r2, [r3, #1]
			North_exist = wallExist.Forward;
 801497e:	f893 9000 	ldrb.w	r9, [r3]
			East_exist = wallExist.Right;
 8014982:	789b      	ldrb	r3, [r3, #2]
			West_exist = wallExist.Left;
 8014984:	9202      	str	r2, [sp, #8]
			East_exist = wallExist.Right;
 8014986:	9301      	str	r3, [sp, #4]
			break;
 8014988:	e782      	b.n	8014890 <AdachiMethod+0x70>
		South_exist = 0;
 801498a:	f04f 0800 	mov.w	r8, #0
		East_exist = 0;
 801498e:	f8cd 8004 	str.w	r8, [sp, #4]
		North_exist = 0;
 8014992:	46c1      	mov	r9, r8
		West_exist = 0;
 8014994:	f8cd 8008 	str.w	r8, [sp, #8]
 8014998:	e77a      	b.n	8014890 <AdachiMethod+0x70>
			&& !(current_coord_x == _Goal_X && current_coord_y == _Goal_Y)) {
 801499a:	782b      	ldrb	r3, [r5, #0]
 801499c:	9a00      	ldr	r2, [sp, #0]
 801499e:	4293      	cmp	r3, r2
 80149a0:	f47f af5a 	bne.w	8014858 <AdachiMethod+0x38>
 80149a4:	e7ce      	b.n	8014944 <AdachiMethod+0x124>
				&& (current_coord_y != 15) && !North_exist) { //k
 80149a6:	782b      	ldrb	r3, [r5, #0]
 80149a8:	2b0f      	cmp	r3, #15
 80149aa:	d08a      	beq.n	80148c2 <AdachiMethod+0xa2>
 80149ac:	f1b9 0f00 	cmp.w	r9, #0
 80149b0:	d187      	bne.n	80148c2 <AdachiMethod+0xa2>
			switch (direction) {
 80149b2:	683b      	ldr	r3, [r7, #0]
 80149b4:	2b06      	cmp	r3, #6
 80149b6:	d8b7      	bhi.n	8014928 <AdachiMethod+0x108>
 80149b8:	4a55      	ldr	r2, [pc, #340]	; (8014b10 <AdachiMethod+0x2f0>)
 80149ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
		switch (_dir) {
 80149be:	3301      	adds	r3, #1
 80149c0:	2b03      	cmp	r3, #3
 80149c2:	d8b1      	bhi.n	8014928 <AdachiMethod+0x108>
 80149c4:	e8df f003 	tbb	[pc, r3]
 80149c8:	02090f1f 	.word	0x02090f1f
 80149cc:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8014b28 <AdachiMethod+0x308>
			turnU_2();
 80149d0:	f7ff fdce 	bl	8014570 <turnU_2>
 80149d4:	f8df 9154 	ldr.w	r9, [pc, #340]	; 8014b2c <AdachiMethod+0x30c>
			break;
 80149d8:	e7aa      	b.n	8014930 <AdachiMethod+0x110>
			turn90_s(Left);
 80149da:	f7fb f9a5 	bl	800fd28 <turn90_s.constprop.2>
			LED(0xF0);
 80149de:	20f0      	movs	r0, #240	; 0xf0
 80149e0:	f002 fab8 	bl	8016f54 <LED>
 80149e4:	e7a0      	b.n	8014928 <AdachiMethod+0x108>
			if (_isAccel) { //m
 80149e6:	9b03      	ldr	r3, [sp, #12]
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d048      	beq.n	8014a7e <AdachiMethod+0x25e>
				switch (direction) {
 80149ec:	683b      	ldr	r3, [r7, #0]
 80149ee:	2b06      	cmp	r3, #6
 80149f0:	f200 830b 	bhi.w	801500a <AdachiMethod+0x7ea>
 80149f4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80149f8:	03090261 	.word	0x03090261
 80149fc:	030901cf 	.word	0x030901cf
 8014a00:	03090135 	.word	0x03090135
 8014a04:	009e      	.short	0x009e
			turn90_s(Right);
 8014a06:	f04f 30ff 	mov.w	r0, #4294967295
 8014a0a:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8014b28 <AdachiMethod+0x308>
 8014a0e:	f7fe fbab 	bl	8013168 <turn90_s>
			LED(0x0F);
 8014a12:	200f      	movs	r0, #15
 8014a14:	f002 fa9e 	bl	8016f54 <LED>
 8014a18:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8014b2c <AdachiMethod+0x30c>
			break;
 8014a1c:	e788      	b.n	8014930 <AdachiMethod+0x110>
				&& (current_coord_x != 15) && !East_exist) { //
 8014a1e:	7823      	ldrb	r3, [r4, #0]
 8014a20:	2b0f      	cmp	r3, #15
 8014a22:	f43f af5f 	beq.w	80148e4 <AdachiMethod+0xc4>
 8014a26:	9b01      	ldr	r3, [sp, #4]
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	f47f af5b 	bne.w	80148e4 <AdachiMethod+0xc4>
			switch (direction) {
 8014a2e:	683b      	ldr	r3, [r7, #0]
 8014a30:	2b06      	cmp	r3, #6
 8014a32:	f63f af79 	bhi.w	8014928 <AdachiMethod+0x108>
 8014a36:	4a37      	ldr	r2, [pc, #220]	; (8014b14 <AdachiMethod+0x2f4>)
 8014a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a3c:	e7bf      	b.n	80149be <AdachiMethod+0x19e>
				&& (current_coord_y != 0) && !South_exist) { //
 8014a3e:	782b      	ldrb	r3, [r5, #0]
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	f43f af60 	beq.w	8014906 <AdachiMethod+0xe6>
 8014a46:	f1b8 0f00 	cmp.w	r8, #0
 8014a4a:	f47f af5c 	bne.w	8014906 <AdachiMethod+0xe6>
			switch (direction) {
 8014a4e:	683b      	ldr	r3, [r7, #0]
 8014a50:	2b06      	cmp	r3, #6
 8014a52:	f63f af69 	bhi.w	8014928 <AdachiMethod+0x108>
 8014a56:	4a30      	ldr	r2, [pc, #192]	; (8014b18 <AdachiMethod+0x2f8>)
 8014a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a5c:	e7af      	b.n	80149be <AdachiMethod+0x19e>
				&& (current_coord_x != 0) && !West_exist) { //
 8014a5e:	7823      	ldrb	r3, [r4, #0]
 8014a60:	2b00      	cmp	r3, #0
 8014a62:	f43f af61 	beq.w	8014928 <AdachiMethod+0x108>
 8014a66:	9b02      	ldr	r3, [sp, #8]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	f47f af5d 	bne.w	8014928 <AdachiMethod+0x108>
			switch (direction) {
 8014a6e:	683b      	ldr	r3, [r7, #0]
 8014a70:	2b06      	cmp	r3, #6
 8014a72:	f63f af59 	bhi.w	8014928 <AdachiMethod+0x108>
 8014a76:	4a29      	ldr	r2, [pc, #164]	; (8014b1c <AdachiMethod+0x2fc>)
 8014a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a7c:	e79f      	b.n	80149be <AdachiMethod+0x19e>
	switch (direction) {
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	2b06      	cmp	r3, #6
 8014a82:	d80c      	bhi.n	8014a9e <AdachiMethod+0x27e>
 8014a84:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014a88:	000b02d8 	.word	0x000b02d8
 8014a8c:	000b02dd 	.word	0x000b02dd
 8014a90:	000b02e2 	.word	0x000b02e2
 8014a94:	0007      	.short	0x0007
		current_coord_x--;
 8014a96:	7823      	ldrb	r3, [r4, #0]
 8014a98:	3b01      	subs	r3, #1
 8014a9a:	b2db      	uxtb	r3, r3
 8014a9c:	7023      	strb	r3, [r4, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8014a9e:	7822      	ldrb	r2, [r4, #0]
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8014b30 <AdachiMethod+0x310>
 8014aa6:	7829      	ldrb	r1, [r5, #0]
 8014aa8:	eb08 1802 	add.w	r8, r8, r2, lsl #4
	Flag_wallConEn_S = true;
 8014aac:	4a1c      	ldr	r2, [pc, #112]	; (8014b20 <AdachiMethod+0x300>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8014aae:	f808 3001 	strb.w	r3, [r8, r1]
	Flag_wallConEn_S = true;
 8014ab2:	7013      	strb	r3, [r2, #0]
 8014ab4:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8014b28 <AdachiMethod+0x308>
 8014ab8:	e009      	b.n	8014ace <AdachiMethod+0x2ae>
		if (idealState.dis >= 0.18) {
 8014aba:	f8d8 0000 	ldr.w	r0, [r8]
 8014abe:	f7f3 fc7b 	bl	80083b8 <__aeabi_f2d>
 8014ac2:	a30b      	add	r3, pc, #44	; (adr r3, 8014af0 <AdachiMethod+0x2d0>)
 8014ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac8:	f7f3 ff50 	bl	800896c <__aeabi_dcmpge>
 8014acc:	b918      	cbnz	r0, 8014ad6 <AdachiMethod+0x2b6>
	while (Flag_failSafeEn == false) {
 8014ace:	f89b 3000 	ldrb.w	r3, [fp]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d0f1      	beq.n	8014aba <AdachiMethod+0x29a>
	realState.dis = 0.0;
 8014ad6:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8014b2c <AdachiMethod+0x30c>
	idealState.dis = 0.0;
 8014ada:	ed88 8a00 	vstr	s16, [r8]
	realState.dis = 0.0;
 8014ade:	ed89 8a00 	vstr	s16, [r9]
			LED(0x00);
 8014ae2:	2000      	movs	r0, #0
 8014ae4:	f002 fa36 	bl	8016f54 <LED>
			break;
 8014ae8:	e722      	b.n	8014930 <AdachiMethod+0x110>
 8014aea:	bf00      	nop
 8014aec:	f3af 8000 	nop.w
 8014af0:	70a3d70a 	.word	0x70a3d70a
 8014af4:	3fc70a3d 	.word	0x3fc70a3d
 8014af8:	200078e0 	.word	0x200078e0
 8014afc:	2000295c 	.word	0x2000295c
 8014b00:	20015848 	.word	0x20015848
 8014b04:	20000880 	.word	0x20000880
 8014b08:	00000000 	.word	0x00000000
 8014b0c:	20008884 	.word	0x20008884
 8014b10:	0801d3b0 	.word	0x0801d3b0
 8014b14:	0801d3cc 	.word	0x0801d3cc
 8014b18:	0801d3e8 	.word	0x0801d3e8
 8014b1c:	0801d404 	.word	0x0801d404
 8014b20:	20001874 	.word	0x20001874
 8014b24:	20013524 	.word	0x20013524
 8014b28:	2000a7e0 	.word	0x2000a7e0
 8014b2c:	200078b0 	.word	0x200078b0
 8014b30:	20015748 	.word	0x20015748
					for (countStraight = 0;
 8014b34:	2300      	movs	r3, #0
 8014b36:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b3a:	7821      	ldrb	r1, [r4, #0]
 8014b3c:	f8bd e016 	ldrh.w	lr, [sp, #22]
 8014b40:	782a      	ldrb	r2, [r5, #0]
									== StepMap[current_coord_x - countStraight
 8014b42:	7823      	ldrb	r3, [r4, #0]
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b44:	fa1f fe8e 	uxth.w	lr, lr
									== StepMap[current_coord_x - countStraight
 8014b48:	f8bd 0016 	ldrh.w	r0, [sp, #22]
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b4c:	eba1 010e 	sub.w	r1, r1, lr
									== StepMap[current_coord_x - countStraight
 8014b50:	b280      	uxth	r0, r0
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b52:	eb02 1201 	add.w	r2, r2, r1, lsl #4
											- 1][current_coord_y] + 1
 8014b56:	7829      	ldrb	r1, [r5, #0]
									== StepMap[current_coord_x - countStraight
 8014b58:	1a1b      	subs	r3, r3, r0
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b5a:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
											- 1][current_coord_y] + 1
 8014b5e:	3b01      	subs	r3, #1
 8014b60:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8014b64:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014b68:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014b6a:	429a      	cmp	r2, r3
 8014b6c:	d146      	bne.n	8014bfc <AdachiMethod+0x3dc>
 8014b6e:	f8df 83a8 	ldr.w	r8, [pc, #936]	; 8014f18 <AdachiMethod+0x6f8>
			if (!(wall_read_ver[_y] & 1 << (_x - 1))) {
 8014b72:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 8014f14 <AdachiMethod+0x6f4>
 8014b76:	e01f      	b.n	8014bb8 <AdachiMethod+0x398>
							countStraight++)
 8014b78:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014b7c:	3301      	adds	r3, #1
 8014b7e:	b29b      	uxth	r3, r3
 8014b80:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b84:	7821      	ldrb	r1, [r4, #0]
 8014b86:	f8bd e016 	ldrh.w	lr, [sp, #22]
 8014b8a:	782a      	ldrb	r2, [r5, #0]
									== StepMap[current_coord_x - countStraight
 8014b8c:	7823      	ldrb	r3, [r4, #0]
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b8e:	fa1f fe8e 	uxth.w	lr, lr
									== StepMap[current_coord_x - countStraight
 8014b92:	f8bd 0016 	ldrh.w	r0, [sp, #22]
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b96:	eba1 010e 	sub.w	r1, r1, lr
									== StepMap[current_coord_x - countStraight
 8014b9a:	b280      	uxth	r0, r0
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014b9c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
											- 1][current_coord_y] + 1
 8014ba0:	7829      	ldrb	r1, [r5, #0]
									== StepMap[current_coord_x - countStraight
 8014ba2:	1a1b      	subs	r3, r3, r0
							StepMap[current_coord_x - countStraight][current_coord_y]
 8014ba4:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
											- 1][current_coord_y] + 1
 8014ba8:	3b01      	subs	r3, #1
 8014baa:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8014bae:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014bb2:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014bb4:	429a      	cmp	r2, r3
 8014bb6:	d121      	bne.n	8014bfc <AdachiMethod+0x3dc>
											- countStraight - 1][current_coord_y]
 8014bb8:	7823      	ldrb	r3, [r4, #0]
 8014bba:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8014bbe:	7829      	ldrb	r1, [r5, #0]
 8014bc0:	b292      	uxth	r2, r2
 8014bc2:	1a9b      	subs	r3, r3, r2
 8014bc4:	3b01      	subs	r3, #1
 8014bc6:	eb08 1303 	add.w	r3, r8, r3, lsl #4
									&& Flag_cellfound[current_coord_x
 8014bca:	5c5b      	ldrb	r3, [r3, r1]
 8014bcc:	b1b3      	cbz	r3, 8014bfc <AdachiMethod+0x3dc>
									&& !checkMapWall(
 8014bce:	7823      	ldrb	r3, [r4, #0]
 8014bd0:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8014bd4:	7829      	ldrb	r1, [r5, #0]
 8014bd6:	1a9b      	subs	r3, r3, r2
		if (wall_ver[_y] & 1 << (_x - 1)) {
 8014bd8:	4acb      	ldr	r2, [pc, #812]	; (8014f08 <AdachiMethod+0x6e8>)
									&& !checkMapWall(
 8014bda:	b2c9      	uxtb	r1, r1
		if (wall_ver[_y] & 1 << (_x - 1)) {
 8014bdc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8014be0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8014be4:	3b01      	subs	r3, #1
 8014be6:	b292      	uxth	r2, r2
 8014be8:	411a      	asrs	r2, r3
 8014bea:	07d2      	lsls	r2, r2, #31
 8014bec:	d406      	bmi.n	8014bfc <AdachiMethod+0x3dc>
			if (!(wall_read_ver[_y] & 1 << (_x - 1))) {
 8014bee:	f83c 2011 	ldrh.w	r2, [ip, r1, lsl #1]
 8014bf2:	b292      	uxth	r2, r2
 8014bf4:	fa42 f303 	asr.w	r3, r2, r3
 8014bf8:	07db      	lsls	r3, r3, #31
 8014bfa:	d4bd      	bmi.n	8014b78 <AdachiMethod+0x358>
					if (countStraight < 2) {
 8014bfc:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014c00:	b29b      	uxth	r3, r3
 8014c02:	2b01      	cmp	r3, #1
 8014c04:	f240 8227 	bls.w	8015056 <AdachiMethod+0x836>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014c08:	4bc0      	ldr	r3, [pc, #768]	; (8014f0c <AdachiMethod+0x6ec>)
 8014c0a:	f8df 8310 	ldr.w	r8, [pc, #784]	; 8014f1c <AdachiMethod+0x6fc>
 8014c0e:	edd3 8a01 	vldr	s17, [r3, #4]
								0.18 * (float) countStraight, 7.0, true, false);
 8014c12:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8014c16:	f8df 9308 	ldr.w	r9, [pc, #776]	; 8014f20 <AdachiMethod+0x700>
 8014c1a:	b280      	uxth	r0, r0
 8014c1c:	ee07 0a90 	vmov	s15, r0
 8014c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014c24:	ee17 0a90 	vmov	r0, s15
 8014c28:	f7f3 fbc6 	bl	80083b8 <__aeabi_f2d>
 8014c2c:	a3b4      	add	r3, pc, #720	; (adr r3, 8014f00 <AdachiMethod+0x6e0>)
 8014c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c32:	f7f3 fc15 	bl	8008460 <__aeabi_dmul>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014c36:	f7f3 feeb 	bl	8008a10 <__aeabi_d2f>
 8014c3a:	eef0 0a68 	vmov.f32	s1, s17
 8014c3e:	ee01 0a10 	vmov	s2, r0
 8014c42:	2100      	movs	r1, #0
 8014c44:	2001      	movs	r0, #1
 8014c46:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8014c4a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014c4e:	f7f7 fb0f 	bl	800c270 <trapezoid_acccel>
						current_coord_x -= countStraight;
 8014c52:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8014c56:	7823      	ldrb	r3, [r4, #0]
 8014c58:	1a9b      	subs	r3, r3, r2
 8014c5a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8014c5e:	7023      	strb	r3, [r4, #0]
 8014c60:	e73f      	b.n	8014ae2 <AdachiMethod+0x2c2>
					for (countStraight = 0;
 8014c62:	2300      	movs	r3, #0
 8014c64:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x][current_coord_y
 8014c68:	f894 e000 	ldrb.w	lr, [r4]
									- countStraight]
 8014c6c:	782a      	ldrb	r2, [r5, #0]
 8014c6e:	f8bd c016 	ldrh.w	ip, [sp, #22]
									== StepMap[current_coord_x][current_coord_y
 8014c72:	7821      	ldrb	r1, [r4, #0]
											- countStraight - 1] + 1
 8014c74:	782b      	ldrb	r3, [r5, #0]
									- countStraight]
 8014c76:	fa1f fc8c 	uxth.w	ip, ip
											- countStraight - 1] + 1
 8014c7a:	f8bd 0016 	ldrh.w	r0, [sp, #22]
									- countStraight]
 8014c7e:	eba2 020c 	sub.w	r2, r2, ip
											- countStraight - 1] + 1
 8014c82:	b280      	uxth	r0, r0
							StepMap[current_coord_x][current_coord_y
 8014c84:	eb02 120e 	add.w	r2, r2, lr, lsl #4
											- countStraight - 1] + 1
 8014c88:	1a1b      	subs	r3, r3, r0
							StepMap[current_coord_x][current_coord_y
 8014c8a:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
									== StepMap[current_coord_x][current_coord_y
 8014c8e:	3b01      	subs	r3, #1
 8014c90:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8014c94:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
											- countStraight - 1] + 1
 8014c98:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014c9a:	4293      	cmp	r3, r2
 8014c9c:	d148      	bne.n	8014d30 <AdachiMethod+0x510>
 8014c9e:	f8df 8278 	ldr.w	r8, [pc, #632]	; 8014f18 <AdachiMethod+0x6f8>
		if (wall_hor[_x] & 1 << (_y - 1)) {
 8014ca2:	f8df 9280 	ldr.w	r9, [pc, #640]	; 8014f24 <AdachiMethod+0x704>
 8014ca6:	e020      	b.n	8014cea <AdachiMethod+0x4ca>
											true); countStraight++)
 8014ca8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014cac:	3301      	adds	r3, #1
 8014cae:	b29b      	uxth	r3, r3
 8014cb0:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x][current_coord_y
 8014cb4:	f894 e000 	ldrb.w	lr, [r4]
									- countStraight]
 8014cb8:	782a      	ldrb	r2, [r5, #0]
 8014cba:	f8bd c016 	ldrh.w	ip, [sp, #22]
									== StepMap[current_coord_x][current_coord_y
 8014cbe:	7821      	ldrb	r1, [r4, #0]
											- countStraight - 1] + 1
 8014cc0:	782b      	ldrb	r3, [r5, #0]
									- countStraight]
 8014cc2:	fa1f fc8c 	uxth.w	ip, ip
											- countStraight - 1] + 1
 8014cc6:	f8bd 0016 	ldrh.w	r0, [sp, #22]
									- countStraight]
 8014cca:	eba2 020c 	sub.w	r2, r2, ip
											- countStraight - 1] + 1
 8014cce:	b280      	uxth	r0, r0
							StepMap[current_coord_x][current_coord_y
 8014cd0:	eb02 120e 	add.w	r2, r2, lr, lsl #4
											- countStraight - 1] + 1
 8014cd4:	1a1b      	subs	r3, r3, r0
							StepMap[current_coord_x][current_coord_y
 8014cd6:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
									== StepMap[current_coord_x][current_coord_y
 8014cda:	3b01      	subs	r3, #1
 8014cdc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8014ce0:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
											- countStraight - 1] + 1
 8014ce4:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014ce6:	429a      	cmp	r2, r3
 8014ce8:	d122      	bne.n	8014d30 <AdachiMethod+0x510>
									&& Flag_cellfound[current_coord_x][current_coord_y
 8014cea:	7823      	ldrb	r3, [r4, #0]
											- countStraight - 1]
 8014cec:	782a      	ldrb	r2, [r5, #0]
 8014cee:	f8bd 1016 	ldrh.w	r1, [sp, #22]
									&& Flag_cellfound[current_coord_x][current_coord_y
 8014cf2:	eb08 1303 	add.w	r3, r8, r3, lsl #4
											- countStraight - 1]
 8014cf6:	b289      	uxth	r1, r1
 8014cf8:	1a52      	subs	r2, r2, r1
									&& Flag_cellfound[current_coord_x][current_coord_y
 8014cfa:	4413      	add	r3, r2
 8014cfc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014d00:	b1b3      	cbz	r3, 8014d30 <AdachiMethod+0x510>
									&& !checkMapWall(current_coord_x,
 8014d02:	7821      	ldrb	r1, [r4, #0]
 8014d04:	782b      	ldrb	r3, [r5, #0]
 8014d06:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8014d0a:	b2c9      	uxtb	r1, r1
 8014d0c:	1a9b      	subs	r3, r3, r2
		if (wall_hor[_x] & 1 << (_y - 1)) {
 8014d0e:	f839 2011 	ldrh.w	r2, [r9, r1, lsl #1]
 8014d12:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8014d16:	b292      	uxth	r2, r2
 8014d18:	3b01      	subs	r3, #1
 8014d1a:	411a      	asrs	r2, r3
 8014d1c:	07d0      	lsls	r0, r2, #31
 8014d1e:	d407      	bmi.n	8014d30 <AdachiMethod+0x510>
			if (!(wall_read_hor[_x] & 1 << (_y - 1))) {
 8014d20:	4a7b      	ldr	r2, [pc, #492]	; (8014f10 <AdachiMethod+0x6f0>)
 8014d22:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8014d26:	b292      	uxth	r2, r2
 8014d28:	fa42 f303 	asr.w	r3, r2, r3
 8014d2c:	07d9      	lsls	r1, r3, #31
 8014d2e:	d4bb      	bmi.n	8014ca8 <AdachiMethod+0x488>
					if (countStraight < 2) {
 8014d30:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014d34:	b29b      	uxth	r3, r3
 8014d36:	2b01      	cmp	r3, #1
 8014d38:	f240 8214 	bls.w	8015164 <AdachiMethod+0x944>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014d3c:	4b73      	ldr	r3, [pc, #460]	; (8014f0c <AdachiMethod+0x6ec>)
 8014d3e:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 8014f1c <AdachiMethod+0x6fc>
 8014d42:	edd3 8a01 	vldr	s17, [r3, #4]
								0.18 * (float) countStraight, 7.0, true, false);
 8014d46:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8014d4a:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8014f20 <AdachiMethod+0x700>
 8014d4e:	b280      	uxth	r0, r0
 8014d50:	ee07 0a90 	vmov	s15, r0
 8014d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014d58:	ee17 0a90 	vmov	r0, s15
 8014d5c:	f7f3 fb2c 	bl	80083b8 <__aeabi_f2d>
 8014d60:	a367      	add	r3, pc, #412	; (adr r3, 8014f00 <AdachiMethod+0x6e0>)
 8014d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d66:	f7f3 fb7b 	bl	8008460 <__aeabi_dmul>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014d6a:	f7f3 fe51 	bl	8008a10 <__aeabi_d2f>
 8014d6e:	eef0 0a68 	vmov.f32	s1, s17
 8014d72:	ee01 0a10 	vmov	s2, r0
 8014d76:	2100      	movs	r1, #0
 8014d78:	2001      	movs	r0, #1
 8014d7a:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8014d7e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014d82:	f7f7 fa75 	bl	800c270 <trapezoid_acccel>
						current_coord_y -= countStraight;
 8014d86:	f8bd 2016 	ldrh.w	r2, [sp, #22]
 8014d8a:	782b      	ldrb	r3, [r5, #0]
 8014d8c:	1a9b      	subs	r3, r3, r2
 8014d8e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8014d92:	702b      	strb	r3, [r5, #0]
 8014d94:	e6a5      	b.n	8014ae2 <AdachiMethod+0x2c2>
					for (countStraight = 0;
 8014d96:	2300      	movs	r3, #0
 8014d98:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x + countStraight][current_coord_y]
 8014d9c:	7823      	ldrb	r3, [r4, #0]
 8014d9e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8014da2:	782a      	ldrb	r2, [r5, #0]
 8014da4:	fa13 f181 	uxtah	r1, r3, r1
									== StepMap[current_coord_x + countStraight
 8014da8:	7820      	ldrb	r0, [r4, #0]
 8014daa:	f8bd 3016 	ldrh.w	r3, [sp, #22]
							StepMap[current_coord_x + countStraight][current_coord_y]
 8014dae:	eb02 1201 	add.w	r2, r2, r1, lsl #4
											+ 1][current_coord_y] + 1
 8014db2:	7829      	ldrb	r1, [r5, #0]
 8014db4:	fa10 f383 	uxtah	r3, r0, r3
							StepMap[current_coord_x + countStraight][current_coord_y]
 8014db8:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
											+ 1][current_coord_y] + 1
 8014dbc:	3301      	adds	r3, #1
 8014dbe:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 8014dc2:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014dc6:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014dc8:	4293      	cmp	r3, r2
 8014dca:	d143      	bne.n	8014e54 <AdachiMethod+0x634>
 8014dcc:	f8df 8148 	ldr.w	r8, [pc, #328]	; 8014f18 <AdachiMethod+0x6f8>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8014dd0:	4950      	ldr	r1, [pc, #320]	; (8014f14 <AdachiMethod+0x6f4>)
 8014dd2:	e01e      	b.n	8014e12 <AdachiMethod+0x5f2>
							countStraight++)
 8014dd4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014dd8:	3301      	adds	r3, #1
 8014dda:	b29b      	uxth	r3, r3
 8014ddc:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x + countStraight][current_coord_y]
 8014de0:	7823      	ldrb	r3, [r4, #0]
 8014de2:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8014de6:	782a      	ldrb	r2, [r5, #0]
 8014de8:	fa13 f080 	uxtah	r0, r3, r0
									== StepMap[current_coord_x + countStraight
 8014dec:	f894 e000 	ldrb.w	lr, [r4]
 8014df0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
							StepMap[current_coord_x + countStraight][current_coord_y]
 8014df4:	eb02 1200 	add.w	r2, r2, r0, lsl #4
											+ 1][current_coord_y] + 1
 8014df8:	7828      	ldrb	r0, [r5, #0]
 8014dfa:	fa1e f383 	uxtah	r3, lr, r3
							StepMap[current_coord_x + countStraight][current_coord_y]
 8014dfe:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
											+ 1][current_coord_y] + 1
 8014e02:	3301      	adds	r3, #1
 8014e04:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 8014e08:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
 8014e0c:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014e0e:	429a      	cmp	r2, r3
 8014e10:	d120      	bne.n	8014e54 <AdachiMethod+0x634>
											+ countStraight + 1][current_coord_y]
 8014e12:	7820      	ldrb	r0, [r4, #0]
 8014e14:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014e18:	782a      	ldrb	r2, [r5, #0]
 8014e1a:	fa10 f383 	uxtah	r3, r0, r3
 8014e1e:	3301      	adds	r3, #1
 8014e20:	eb08 1303 	add.w	r3, r8, r3, lsl #4
									&& Flag_cellfound[current_coord_x
 8014e24:	5c9b      	ldrb	r3, [r3, r2]
 8014e26:	b1ab      	cbz	r3, 8014e54 <AdachiMethod+0x634>
									&& !checkMapWall(
 8014e28:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014e2c:	7822      	ldrb	r2, [r4, #0]
 8014e2e:	7828      	ldrb	r0, [r5, #0]
 8014e30:	fa12 f383 	uxtah	r3, r2, r3
		if (wall_ver[_y] & 1 << _x) {
 8014e34:	4a34      	ldr	r2, [pc, #208]	; (8014f08 <AdachiMethod+0x6e8>)
									&& !checkMapWall(
 8014e36:	b2c0      	uxtb	r0, r0
		if (wall_ver[_y] & 1 << _x) {
 8014e38:	b2db      	uxtb	r3, r3
 8014e3a:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 8014e3e:	b292      	uxth	r2, r2
 8014e40:	411a      	asrs	r2, r3
 8014e42:	07d2      	lsls	r2, r2, #31
 8014e44:	d406      	bmi.n	8014e54 <AdachiMethod+0x634>
			if (!(wall_read_ver[_y] & 1 << _x)) {
 8014e46:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
 8014e4a:	b292      	uxth	r2, r2
 8014e4c:	fa42 f303 	asr.w	r3, r2, r3
 8014e50:	07db      	lsls	r3, r3, #31
 8014e52:	d4bf      	bmi.n	8014dd4 <AdachiMethod+0x5b4>
					if (countStraight < 2) {
 8014e54:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014e58:	b29b      	uxth	r3, r3
 8014e5a:	2b01      	cmp	r3, #1
 8014e5c:	f240 812a 	bls.w	80150b4 <AdachiMethod+0x894>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014e60:	4b2a      	ldr	r3, [pc, #168]	; (8014f0c <AdachiMethod+0x6ec>)
 8014e62:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8014f1c <AdachiMethod+0x6fc>
 8014e66:	edd3 8a01 	vldr	s17, [r3, #4]
								0.18 * (float) countStraight, 7.0, true, false);
 8014e6a:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8014e6e:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8014f20 <AdachiMethod+0x700>
 8014e72:	b280      	uxth	r0, r0
 8014e74:	ee07 0a90 	vmov	s15, r0
 8014e78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014e7c:	ee17 0a90 	vmov	r0, s15
 8014e80:	f7f3 fa9a 	bl	80083b8 <__aeabi_f2d>
 8014e84:	a31e      	add	r3, pc, #120	; (adr r3, 8014f00 <AdachiMethod+0x6e0>)
 8014e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e8a:	f7f3 fae9 	bl	8008460 <__aeabi_dmul>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014e8e:	f7f3 fdbf 	bl	8008a10 <__aeabi_d2f>
 8014e92:	eef0 0a68 	vmov.f32	s1, s17
 8014e96:	ee01 0a10 	vmov	s2, r0
 8014e9a:	2100      	movs	r1, #0
 8014e9c:	2001      	movs	r0, #1
 8014e9e:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8014ea2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014ea6:	f7f7 f9e3 	bl	800c270 <trapezoid_acccel>
						current_coord_x += countStraight;
 8014eaa:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014eae:	7822      	ldrb	r2, [r4, #0]
 8014eb0:	fa12 f383 	uxtah	r3, r2, r3
 8014eb4:	b2db      	uxtb	r3, r3
 8014eb6:	7023      	strb	r3, [r4, #0]
 8014eb8:	e613      	b.n	8014ae2 <AdachiMethod+0x2c2>
					for (countStraight = 0;
 8014eba:	2300      	movs	r3, #0
 8014ebc:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x][current_coord_y
 8014ec0:	f894 e000 	ldrb.w	lr, [r4]
									+ countStraight]
 8014ec4:	7828      	ldrb	r0, [r5, #0]
 8014ec6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
									== StepMap[current_coord_x][current_coord_y
 8014eca:	7823      	ldrb	r3, [r4, #0]
							StepMap[current_coord_x][current_coord_y
 8014ecc:	fa10 f282 	uxtah	r2, r0, r2
											+ countStraight + 1] + 1 //
 8014ed0:	7829      	ldrb	r1, [r5, #0]
									== StepMap[current_coord_x][current_coord_y
 8014ed2:	0118      	lsls	r0, r3, #4
											+ countStraight + 1] + 1 //
 8014ed4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
							StepMap[current_coord_x][current_coord_y
 8014ed8:	eb02 120e 	add.w	r2, r2, lr, lsl #4
									== StepMap[current_coord_x][current_coord_y
 8014edc:	fa10 f383 	uxtah	r3, r0, r3
							StepMap[current_coord_x][current_coord_y
 8014ee0:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
									== StepMap[current_coord_x][current_coord_y
 8014ee4:	440b      	add	r3, r1
 8014ee6:	3301      	adds	r3, #1
 8014ee8:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
											+ countStraight + 1] + 1 //
 8014eec:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014eee:	429a      	cmp	r2, r3
 8014ef0:	d158      	bne.n	8014fa4 <AdachiMethod+0x784>
 8014ef2:	f8df 8024 	ldr.w	r8, [pc, #36]	; 8014f18 <AdachiMethod+0x6f8>
		if (wall_hor[_x] & 1 << _y) {
 8014ef6:	f8df c02c 	ldr.w	ip, [pc, #44]	; 8014f24 <AdachiMethod+0x704>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8014efa:	f8df 9014 	ldr.w	r9, [pc, #20]	; 8014f10 <AdachiMethod+0x6f0>
 8014efe:	e031      	b.n	8014f64 <AdachiMethod+0x744>
 8014f00:	70a3d70a 	.word	0x70a3d70a
 8014f04:	3fc70a3d 	.word	0x3fc70a3d
 8014f08:	20015f4c 	.word	0x20015f4c
 8014f0c:	20016598 	.word	0x20016598
 8014f10:	20015cb8 	.word	0x20015cb8
 8014f14:	20015cf8 	.word	0x20015cf8
 8014f18:	20015748 	.word	0x20015748
 8014f1c:	2000a7e0 	.word	0x2000a7e0
 8014f20:	200078b0 	.word	0x200078b0
 8014f24:	20015d18 	.word	0x20015d18
							; countStraight++)
 8014f28:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014f2c:	3301      	adds	r3, #1
 8014f2e:	b29b      	uxth	r3, r3
 8014f30:	f8ad 3016 	strh.w	r3, [sp, #22]
							StepMap[current_coord_x][current_coord_y
 8014f34:	7820      	ldrb	r0, [r4, #0]
									+ countStraight]
 8014f36:	782a      	ldrb	r2, [r5, #0]
 8014f38:	f8bd e016 	ldrh.w	lr, [sp, #22]
									== StepMap[current_coord_x][current_coord_y
 8014f3c:	7821      	ldrb	r1, [r4, #0]
											+ countStraight + 1] + 1 //
 8014f3e:	782b      	ldrb	r3, [r5, #0]
							StepMap[current_coord_x][current_coord_y
 8014f40:	fa12 f28e 	uxtah	r2, r2, lr
									== StepMap[current_coord_x][current_coord_y
 8014f44:	eb03 1101 	add.w	r1, r3, r1, lsl #4
											+ countStraight + 1] + 1 //
 8014f48:	f8bd 3016 	ldrh.w	r3, [sp, #22]
							StepMap[current_coord_x][current_coord_y
 8014f4c:	eb02 1200 	add.w	r2, r2, r0, lsl #4
									== StepMap[current_coord_x][current_coord_y
 8014f50:	fa11 f383 	uxtah	r3, r1, r3
							StepMap[current_coord_x][current_coord_y
 8014f54:	f836 2012 	ldrh.w	r2, [r6, r2, lsl #1]
									== StepMap[current_coord_x][current_coord_y
 8014f58:	3301      	adds	r3, #1
 8014f5a:	f836 3013 	ldrh.w	r3, [r6, r3, lsl #1]
											+ countStraight + 1] + 1 //
 8014f5e:	3301      	adds	r3, #1
					for (countStraight = 0;
 8014f60:	429a      	cmp	r2, r3
 8014f62:	d11f      	bne.n	8014fa4 <AdachiMethod+0x784>
									&& Flag_cellfound[current_coord_x][current_coord_y
 8014f64:	7823      	ldrb	r3, [r4, #0]
											+ countStraight + 1] //m
 8014f66:	7829      	ldrb	r1, [r5, #0]
									&& Flag_cellfound[current_coord_x][current_coord_y
 8014f68:	eb08 1303 	add.w	r3, r8, r3, lsl #4
											+ countStraight + 1] //m
 8014f6c:	f8bd 2016 	ldrh.w	r2, [sp, #22]
									&& Flag_cellfound[current_coord_x][current_coord_y
 8014f70:	440b      	add	r3, r1
 8014f72:	fa13 f382 	uxtah	r3, r3, r2
 8014f76:	785b      	ldrb	r3, [r3, #1]
 8014f78:	b1a3      	cbz	r3, 8014fa4 <AdachiMethod+0x784>
									&& !checkMapWall(current_coord_x,
 8014f7a:	7821      	ldrb	r1, [r4, #0]
 8014f7c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014f80:	b2c9      	uxtb	r1, r1
 8014f82:	782a      	ldrb	r2, [r5, #0]
 8014f84:	fa12 f383 	uxtah	r3, r2, r3
		if (wall_hor[_x] & 1 << _y) {
 8014f88:	f83c 2011 	ldrh.w	r2, [ip, r1, lsl #1]
 8014f8c:	b2db      	uxtb	r3, r3
 8014f8e:	b292      	uxth	r2, r2
 8014f90:	411a      	asrs	r2, r3
 8014f92:	07d0      	lsls	r0, r2, #31
 8014f94:	d406      	bmi.n	8014fa4 <AdachiMethod+0x784>
			if (!(wall_read_hor[_x] & 1 << _y)) {
 8014f96:	f839 2011 	ldrh.w	r2, [r9, r1, lsl #1]
 8014f9a:	b292      	uxth	r2, r2
 8014f9c:	fa42 f303 	asr.w	r3, r2, r3
 8014fa0:	07d9      	lsls	r1, r3, #31
 8014fa2:	d4c1      	bmi.n	8014f28 <AdachiMethod+0x708>
					if (countStraight < 2) {
 8014fa4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014fa8:	b29b      	uxth	r3, r3
 8014faa:	2b01      	cmp	r3, #1
 8014fac:	f240 80ae 	bls.w	801510c <AdachiMethod+0x8ec>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014fb0:	4ba3      	ldr	r3, [pc, #652]	; (8015240 <AdachiMethod+0xa20>)
 8014fb2:	f8df 8298 	ldr.w	r8, [pc, #664]	; 801524c <AdachiMethod+0xa2c>
 8014fb6:	edd3 8a01 	vldr	s17, [r3, #4]
								0.18 * (float) countStraight, 7.0,
 8014fba:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8014fbe:	f8df 9290 	ldr.w	r9, [pc, #656]	; 8015250 <AdachiMethod+0xa30>
 8014fc2:	b280      	uxth	r0, r0
 8014fc4:	ee07 0a90 	vmov	s15, r0
 8014fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014fcc:	ee17 0a90 	vmov	r0, s15
 8014fd0:	f7f3 f9f2 	bl	80083b8 <__aeabi_f2d>
 8014fd4:	a398      	add	r3, pc, #608	; (adr r3, 8015238 <AdachiMethod+0xa18>)
 8014fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fda:	f7f3 fa41 	bl	8008460 <__aeabi_dmul>
						trapezoid_acccel(1.0, explore_turn_R.Turn_vel,
 8014fde:	f7f3 fd17 	bl	8008a10 <__aeabi_d2f>
 8014fe2:	eef0 0a68 	vmov.f32	s1, s17
 8014fe6:	ee01 0a10 	vmov	s2, r0
 8014fea:	2100      	movs	r1, #0
 8014fec:	2001      	movs	r0, #1
 8014fee:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8014ff2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014ff6:	f7f7 f93b 	bl	800c270 <trapezoid_acccel>
						current_coord_y += countStraight;
 8014ffa:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8014ffe:	782a      	ldrb	r2, [r5, #0]
 8015000:	fa12 f383 	uxtah	r3, r2, r3
 8015004:	b2db      	uxtb	r3, r3
 8015006:	702b      	strb	r3, [r5, #0]
 8015008:	e56b      	b.n	8014ae2 <AdachiMethod+0x2c2>
 801500a:	f8df 8240 	ldr.w	r8, [pc, #576]	; 801524c <AdachiMethod+0xa2c>
 801500e:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8015250 <AdachiMethod+0xa30>
 8015012:	e566      	b.n	8014ae2 <AdachiMethod+0x2c2>
			stop(0.09, 7.0);
 8015014:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8015018:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 8015244 <AdachiMethod+0xa24>
 801501c:	f7f7 fb90 	bl	800c740 <stop>
			HAL_Delay(500);
 8015020:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8015024:	f7f3 ff0e 	bl	8008e44 <HAL_Delay>
			Flag_failSafeEn = true;
 8015028:	2301      	movs	r3, #1
 801502a:	f88b 3000 	strb.w	r3, [fp]
}
 801502e:	b007      	add	sp, #28
 8015030:	ecbd 8b02 	vpop	{d8}
 8015034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		current_coord_y++;
 8015038:	782b      	ldrb	r3, [r5, #0]
 801503a:	3301      	adds	r3, #1
 801503c:	b2db      	uxtb	r3, r3
 801503e:	702b      	strb	r3, [r5, #0]
 8015040:	e52d      	b.n	8014a9e <AdachiMethod+0x27e>
		current_coord_x++;
 8015042:	7823      	ldrb	r3, [r4, #0]
 8015044:	3301      	adds	r3, #1
 8015046:	b2db      	uxtb	r3, r3
 8015048:	7023      	strb	r3, [r4, #0]
 801504a:	e528      	b.n	8014a9e <AdachiMethod+0x27e>
		current_coord_y--;
 801504c:	782b      	ldrb	r3, [r5, #0]
 801504e:	3b01      	subs	r3, #1
 8015050:	b2db      	uxtb	r3, r3
 8015052:	702b      	strb	r3, [r5, #0]
 8015054:	e523      	b.n	8014a9e <AdachiMethod+0x27e>
	switch (direction) {
 8015056:	683b      	ldr	r3, [r7, #0]
 8015058:	2b06      	cmp	r3, #6
 801505a:	d80c      	bhi.n	8015076 <AdachiMethod+0x856>
 801505c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8015060:	000b00e5 	.word	0x000b00e5
 8015064:	000b00e0 	.word	0x000b00e0
 8015068:	000b00db 	.word	0x000b00db
 801506c:	0007      	.short	0x0007
		current_coord_x--;
 801506e:	7823      	ldrb	r3, [r4, #0]
 8015070:	3b01      	subs	r3, #1
 8015072:	b2db      	uxtb	r3, r3
 8015074:	7023      	strb	r3, [r4, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8015076:	7823      	ldrb	r3, [r4, #0]
 8015078:	2201      	movs	r2, #1
 801507a:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8015254 <AdachiMethod+0xa34>
 801507e:	7829      	ldrb	r1, [r5, #0]
 8015080:	eb08 1803 	add.w	r8, r8, r3, lsl #4
	Flag_wallConEn_S = true;
 8015084:	4b70      	ldr	r3, [pc, #448]	; (8015248 <AdachiMethod+0xa28>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8015086:	f808 2001 	strb.w	r2, [r8, r1]
	Flag_wallConEn_S = true;
 801508a:	701a      	strb	r2, [r3, #0]
 801508c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 801524c <AdachiMethod+0xa2c>
 8015090:	e00b      	b.n	80150aa <AdachiMethod+0x88a>
		if (idealState.dis >= 0.18) {
 8015092:	f8d8 0000 	ldr.w	r0, [r8]
 8015096:	f7f3 f98f 	bl	80083b8 <__aeabi_f2d>
 801509a:	a367      	add	r3, pc, #412	; (adr r3, 8015238 <AdachiMethod+0xa18>)
 801509c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150a0:	f7f3 fc64 	bl	800896c <__aeabi_dcmpge>
 80150a4:	2800      	cmp	r0, #0
 80150a6:	f47f ad16 	bne.w	8014ad6 <AdachiMethod+0x2b6>
	while (Flag_failSafeEn == false) {
 80150aa:	f89b 3000 	ldrb.w	r3, [fp]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d0ef      	beq.n	8015092 <AdachiMethod+0x872>
 80150b2:	e510      	b.n	8014ad6 <AdachiMethod+0x2b6>
	switch (direction) {
 80150b4:	683b      	ldr	r3, [r7, #0]
 80150b6:	2b06      	cmp	r3, #6
 80150b8:	d809      	bhi.n	80150ce <AdachiMethod+0x8ae>
 80150ba:	e8df f003 	tbb	[pc, r3]
 80150be:	08a7      	.short	0x08a7
 80150c0:	089d08a2 	.word	0x089d08a2
 80150c4:	04          	.byte	0x04
 80150c5:	00          	.byte	0x00
		current_coord_x--;
 80150c6:	7823      	ldrb	r3, [r4, #0]
 80150c8:	3b01      	subs	r3, #1
 80150ca:	b2db      	uxtb	r3, r3
 80150cc:	7023      	strb	r3, [r4, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80150ce:	7823      	ldrb	r3, [r4, #0]
 80150d0:	2201      	movs	r2, #1
 80150d2:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8015254 <AdachiMethod+0xa34>
 80150d6:	7829      	ldrb	r1, [r5, #0]
 80150d8:	eb08 1803 	add.w	r8, r8, r3, lsl #4
	Flag_wallConEn_S = true;
 80150dc:	4b5a      	ldr	r3, [pc, #360]	; (8015248 <AdachiMethod+0xa28>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80150de:	f808 2001 	strb.w	r2, [r8, r1]
	Flag_wallConEn_S = true;
 80150e2:	701a      	strb	r2, [r3, #0]
 80150e4:	f8df 8164 	ldr.w	r8, [pc, #356]	; 801524c <AdachiMethod+0xa2c>
 80150e8:	e00b      	b.n	8015102 <AdachiMethod+0x8e2>
		if (idealState.dis >= 0.18) {
 80150ea:	f8d8 0000 	ldr.w	r0, [r8]
 80150ee:	f7f3 f963 	bl	80083b8 <__aeabi_f2d>
 80150f2:	a351      	add	r3, pc, #324	; (adr r3, 8015238 <AdachiMethod+0xa18>)
 80150f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150f8:	f7f3 fc38 	bl	800896c <__aeabi_dcmpge>
 80150fc:	2800      	cmp	r0, #0
 80150fe:	f47f acea 	bne.w	8014ad6 <AdachiMethod+0x2b6>
	while (Flag_failSafeEn == false) {
 8015102:	f89b 3000 	ldrb.w	r3, [fp]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d0ef      	beq.n	80150ea <AdachiMethod+0x8ca>
 801510a:	e4e4      	b.n	8014ad6 <AdachiMethod+0x2b6>
	switch (direction) {
 801510c:	683b      	ldr	r3, [r7, #0]
 801510e:	2b06      	cmp	r3, #6
 8015110:	d809      	bhi.n	8015126 <AdachiMethod+0x906>
 8015112:	e8df f003 	tbb	[pc, r3]
 8015116:	086c      	.short	0x086c
 8015118:	08620867 	.word	0x08620867
 801511c:	04          	.byte	0x04
 801511d:	00          	.byte	0x00
		current_coord_x--;
 801511e:	7823      	ldrb	r3, [r4, #0]
 8015120:	3b01      	subs	r3, #1
 8015122:	b2db      	uxtb	r3, r3
 8015124:	7023      	strb	r3, [r4, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8015126:	7823      	ldrb	r3, [r4, #0]
 8015128:	2201      	movs	r2, #1
 801512a:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8015254 <AdachiMethod+0xa34>
 801512e:	7829      	ldrb	r1, [r5, #0]
 8015130:	eb08 1803 	add.w	r8, r8, r3, lsl #4
	Flag_wallConEn_S = true;
 8015134:	4b44      	ldr	r3, [pc, #272]	; (8015248 <AdachiMethod+0xa28>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8015136:	f808 2001 	strb.w	r2, [r8, r1]
	Flag_wallConEn_S = true;
 801513a:	701a      	strb	r2, [r3, #0]
 801513c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 801524c <AdachiMethod+0xa2c>
 8015140:	e00b      	b.n	801515a <AdachiMethod+0x93a>
		if (idealState.dis >= 0.18) {
 8015142:	f8d8 0000 	ldr.w	r0, [r8]
 8015146:	f7f3 f937 	bl	80083b8 <__aeabi_f2d>
 801514a:	a33b      	add	r3, pc, #236	; (adr r3, 8015238 <AdachiMethod+0xa18>)
 801514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015150:	f7f3 fc0c 	bl	800896c <__aeabi_dcmpge>
 8015154:	2800      	cmp	r0, #0
 8015156:	f47f acbe 	bne.w	8014ad6 <AdachiMethod+0x2b6>
	while (Flag_failSafeEn == false) {
 801515a:	f89b 3000 	ldrb.w	r3, [fp]
 801515e:	2b00      	cmp	r3, #0
 8015160:	d0ef      	beq.n	8015142 <AdachiMethod+0x922>
 8015162:	e4b8      	b.n	8014ad6 <AdachiMethod+0x2b6>
	switch (direction) {
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	2b06      	cmp	r3, #6
 8015168:	d809      	bhi.n	801517e <AdachiMethod+0x95e>
 801516a:	e8df f003 	tbb	[pc, r3]
 801516e:	0831      	.short	0x0831
 8015170:	0827082c 	.word	0x0827082c
 8015174:	04          	.byte	0x04
 8015175:	00          	.byte	0x00
		current_coord_x--;
 8015176:	7823      	ldrb	r3, [r4, #0]
 8015178:	3b01      	subs	r3, #1
 801517a:	b2db      	uxtb	r3, r3
 801517c:	7023      	strb	r3, [r4, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 801517e:	7823      	ldrb	r3, [r4, #0]
 8015180:	2201      	movs	r2, #1
 8015182:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8015254 <AdachiMethod+0xa34>
 8015186:	7829      	ldrb	r1, [r5, #0]
 8015188:	eb08 1803 	add.w	r8, r8, r3, lsl #4
	Flag_wallConEn_S = true;
 801518c:	4b2e      	ldr	r3, [pc, #184]	; (8015248 <AdachiMethod+0xa28>)
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 801518e:	f808 2001 	strb.w	r2, [r8, r1]
	Flag_wallConEn_S = true;
 8015192:	701a      	strb	r2, [r3, #0]
 8015194:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 801524c <AdachiMethod+0xa2c>
 8015198:	e00b      	b.n	80151b2 <AdachiMethod+0x992>
		if (idealState.dis >= 0.18) {
 801519a:	f8d8 0000 	ldr.w	r0, [r8]
 801519e:	f7f3 f90b 	bl	80083b8 <__aeabi_f2d>
 80151a2:	a325      	add	r3, pc, #148	; (adr r3, 8015238 <AdachiMethod+0xa18>)
 80151a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151a8:	f7f3 fbe0 	bl	800896c <__aeabi_dcmpge>
 80151ac:	2800      	cmp	r0, #0
 80151ae:	f47f ac92 	bne.w	8014ad6 <AdachiMethod+0x2b6>
	while (Flag_failSafeEn == false) {
 80151b2:	f89b 3000 	ldrb.w	r3, [fp]
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d0ef      	beq.n	801519a <AdachiMethod+0x97a>
 80151ba:	e48c      	b.n	8014ad6 <AdachiMethod+0x2b6>
		current_coord_y--;
 80151bc:	782b      	ldrb	r3, [r5, #0]
 80151be:	3b01      	subs	r3, #1
 80151c0:	b2db      	uxtb	r3, r3
 80151c2:	702b      	strb	r3, [r5, #0]
 80151c4:	e7db      	b.n	801517e <AdachiMethod+0x95e>
		current_coord_x++;
 80151c6:	7823      	ldrb	r3, [r4, #0]
 80151c8:	3301      	adds	r3, #1
 80151ca:	b2db      	uxtb	r3, r3
 80151cc:	7023      	strb	r3, [r4, #0]
 80151ce:	e7d6      	b.n	801517e <AdachiMethod+0x95e>
		current_coord_y++;
 80151d0:	782b      	ldrb	r3, [r5, #0]
 80151d2:	3301      	adds	r3, #1
 80151d4:	b2db      	uxtb	r3, r3
 80151d6:	702b      	strb	r3, [r5, #0]
 80151d8:	e7d1      	b.n	801517e <AdachiMethod+0x95e>
		current_coord_y--;
 80151da:	782b      	ldrb	r3, [r5, #0]
 80151dc:	3b01      	subs	r3, #1
 80151de:	b2db      	uxtb	r3, r3
 80151e0:	702b      	strb	r3, [r5, #0]
 80151e2:	e7a0      	b.n	8015126 <AdachiMethod+0x906>
		current_coord_x++;
 80151e4:	7823      	ldrb	r3, [r4, #0]
 80151e6:	3301      	adds	r3, #1
 80151e8:	b2db      	uxtb	r3, r3
 80151ea:	7023      	strb	r3, [r4, #0]
 80151ec:	e79b      	b.n	8015126 <AdachiMethod+0x906>
		current_coord_y++;
 80151ee:	782b      	ldrb	r3, [r5, #0]
 80151f0:	3301      	adds	r3, #1
 80151f2:	b2db      	uxtb	r3, r3
 80151f4:	702b      	strb	r3, [r5, #0]
 80151f6:	e796      	b.n	8015126 <AdachiMethod+0x906>
		current_coord_y--;
 80151f8:	782b      	ldrb	r3, [r5, #0]
 80151fa:	3b01      	subs	r3, #1
 80151fc:	b2db      	uxtb	r3, r3
 80151fe:	702b      	strb	r3, [r5, #0]
 8015200:	e765      	b.n	80150ce <AdachiMethod+0x8ae>
		current_coord_x++;
 8015202:	7823      	ldrb	r3, [r4, #0]
 8015204:	3301      	adds	r3, #1
 8015206:	b2db      	uxtb	r3, r3
 8015208:	7023      	strb	r3, [r4, #0]
 801520a:	e760      	b.n	80150ce <AdachiMethod+0x8ae>
		current_coord_y++;
 801520c:	782b      	ldrb	r3, [r5, #0]
 801520e:	3301      	adds	r3, #1
 8015210:	b2db      	uxtb	r3, r3
 8015212:	702b      	strb	r3, [r5, #0]
 8015214:	e75b      	b.n	80150ce <AdachiMethod+0x8ae>
		current_coord_y--;
 8015216:	782b      	ldrb	r3, [r5, #0]
 8015218:	3b01      	subs	r3, #1
 801521a:	b2db      	uxtb	r3, r3
 801521c:	702b      	strb	r3, [r5, #0]
 801521e:	e72a      	b.n	8015076 <AdachiMethod+0x856>
		current_coord_x++;
 8015220:	7823      	ldrb	r3, [r4, #0]
 8015222:	3301      	adds	r3, #1
 8015224:	b2db      	uxtb	r3, r3
 8015226:	7023      	strb	r3, [r4, #0]
 8015228:	e725      	b.n	8015076 <AdachiMethod+0x856>
		current_coord_y++;
 801522a:	782b      	ldrb	r3, [r5, #0]
 801522c:	3301      	adds	r3, #1
 801522e:	b2db      	uxtb	r3, r3
 8015230:	702b      	strb	r3, [r5, #0]
 8015232:	e720      	b.n	8015076 <AdachiMethod+0x856>
 8015234:	f3af 8000 	nop.w
 8015238:	70a3d70a 	.word	0x70a3d70a
 801523c:	3fc70a3d 	.word	0x3fc70a3d
 8015240:	20016598 	.word	0x20016598
 8015244:	3db851ec 	.word	0x3db851ec
 8015248:	20001874 	.word	0x20001874
 801524c:	2000a7e0 	.word	0x2000a7e0
 8015250:	200078b0 	.word	0x200078b0
 8015254:	20015748 	.word	0x20015748

08015258 <SearchAlgorithm>:
	while (Flag_failSafeEn == false) {
 8015258:	4b94      	ldr	r3, [pc, #592]	; (80154ac <SearchAlgorithm+0x254>)
 801525a:	781b      	ldrb	r3, [r3, #0]
 801525c:	2b00      	cmp	r3, #0
 801525e:	f040 8488 	bne.w	8015b72 <SearchAlgorithm+0x91a>
 8015262:	f003 02ff 	and.w	r2, r3, #255	; 0xff
void SearchAlgorithm() { //oHTASY
 8015266:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801526a:	b08b      	sub	sp, #44	; 0x2c
 801526c:	9202      	str	r2, [sp, #8]
			if (DiagStepMap_ver[x][y] == 0 || DiagStepMap_hor[x][y] == 0) {
 801526e:	f8df 825c 	ldr.w	r8, [pc, #604]	; 80154cc <SearchAlgorithm+0x274>
		stepMapRenew_DiagMap(Goal_X, Goal_Y, false, true); //}bvWJ
 8015272:	4b8f      	ldr	r3, [pc, #572]	; (80154b0 <SearchAlgorithm+0x258>)
		y = 0;
 8015274:	f04f 0900 	mov.w	r9, #0
		stepMapRenew_DiagMap(Goal_X, Goal_Y, false, true); //}bvWJ
 8015278:	7818      	ldrb	r0, [r3, #0]
 801527a:	4b8e      	ldr	r3, [pc, #568]	; (80154b4 <SearchAlgorithm+0x25c>)
 801527c:	7819      	ldrb	r1, [r3, #0]
 801527e:	f7f9 f9fd 	bl	800e67c <stepMapRenew_DiagMap.constprop.3>
		vh = hor;
 8015282:	2301      	movs	r3, #1
 8015284:	464a      	mov	r2, r9
 8015286:	9301      	str	r3, [sp, #4]
		while (Flag_failSafeEn == false) {
 8015288:	4b88      	ldr	r3, [pc, #544]	; (80154ac <SearchAlgorithm+0x254>)
 801528a:	781b      	ldrb	r3, [r3, #0]
 801528c:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 8015290:	2b00      	cmp	r3, #0
 8015292:	f040 8351 	bne.w	8015938 <SearchAlgorithm+0x6e0>
			if (DiagStepMap_ver[x][y] == 0 || DiagStepMap_hor[x][y] == 0) {
 8015296:	0113      	lsls	r3, r2, #4
 8015298:	eb03 0109 	add.w	r1, r3, r9
 801529c:	f838 1011 	ldrh.w	r1, [r8, r1, lsl #1]
 80152a0:	2900      	cmp	r1, #0
 80152a2:	f000 828c 	beq.w	80157be <SearchAlgorithm+0x566>
 80152a6:	1a9d      	subs	r5, r3, r2
 80152a8:	4e83      	ldr	r6, [pc, #524]	; (80154b8 <SearchAlgorithm+0x260>)
 80152aa:	eb05 0009 	add.w	r0, r5, r9
 80152ae:	f836 0010 	ldrh.w	r0, [r6, r0, lsl #1]
 80152b2:	2800      	cmp	r0, #0
 80152b4:	f000 8283 	beq.w	80157be <SearchAlgorithm+0x566>
			if (vh == ver) {
 80152b8:	9e01      	ldr	r6, [sp, #4]
 80152ba:	2e00      	cmp	r6, #0
 80152bc:	f000 8108 	beq.w	80154d0 <SearchAlgorithm+0x278>
				if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 80152c0:	f109 0e01 	add.w	lr, r9, #1
 80152c4:	4f7c      	ldr	r7, [pc, #496]	; (80154b8 <SearchAlgorithm+0x260>)
 80152c6:	f1b9 0f0d 	cmp.w	r9, #13
 80152ca:	4475      	add	r5, lr
 80152cc:	bf8c      	ite	hi
 80152ce:	2600      	movhi	r6, #0
 80152d0:	2601      	movls	r6, #1
 80152d2:	f837 5015 	ldrh.w	r5, [r7, r5, lsl #1]
 80152d6:	9609      	str	r6, [sp, #36]	; 0x24
 80152d8:	42a8      	cmp	r0, r5
 80152da:	9503      	str	r5, [sp, #12]
 80152dc:	f240 8254 	bls.w	8015788 <SearchAlgorithm+0x530>
 80152e0:	2e00      	cmp	r6, #0
 80152e2:	f000 8251 	beq.w	8015788 <SearchAlgorithm+0x530>
					MinDir = North;
 80152e6:	46a4      	mov	ip, r4
				if (MinStep > DiagStepMap_ver[x][y + 1] && x < 15 && y < 15) {
 80152e8:	eb03 040e 	add.w	r4, r3, lr
 80152ec:	4628      	mov	r0, r5
 80152ee:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 80152f2:	42a0      	cmp	r0, r4
 80152f4:	9406      	str	r4, [sp, #24]
 80152f6:	f200 8251 	bhi.w	801579c <SearchAlgorithm+0x544>
 80152fa:	f1b9 0f0e 	cmp.w	r9, #14
 80152fe:	f8dd b004 	ldr.w	fp, [sp, #4]
 8015302:	bf8c      	ite	hi
 8015304:	2500      	movhi	r5, #0
 8015306:	2501      	movls	r5, #1
				if (MinStep > DiagStepMap_ver[x][y] && y < 15) {
 8015308:	4288      	cmp	r0, r1
 801530a:	d905      	bls.n	8015318 <SearchAlgorithm+0xc0>
 801530c:	b125      	cbz	r5, 8015318 <SearchAlgorithm+0xc0>
 801530e:	4608      	mov	r0, r1
					MinDir = SouthEast;
 8015310:	f04f 0c03 	mov.w	ip, #3
					vh = ver;
 8015314:	f04f 0b00 	mov.w	fp, #0
				if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8015318:	f119 0600 	adds.w	r6, r9, #0
 801531c:	eba3 0402 	sub.w	r4, r3, r2
 8015320:	f109 3aff 	add.w	sl, r9, #4294967295
 8015324:	bf18      	it	ne
 8015326:	2601      	movne	r6, #1
 8015328:	4454      	add	r4, sl
 801532a:	4637      	mov	r7, r6
 801532c:	9608      	str	r6, [sp, #32]
 801532e:	4e62      	ldr	r6, [pc, #392]	; (80154b8 <SearchAlgorithm+0x260>)
 8015330:	f836 4014 	ldrh.w	r4, [r6, r4, lsl #1]
 8015334:	42a0      	cmp	r0, r4
 8015336:	9407      	str	r4, [sp, #28]
 8015338:	d905      	bls.n	8015346 <SearchAlgorithm+0xee>
 801533a:	b127      	cbz	r7, 8015346 <SearchAlgorithm+0xee>
					vh = hor;
 801533c:	f8dd b004 	ldr.w	fp, [sp, #4]
 8015340:	4620      	mov	r0, r4
					MinDir = South;
 8015342:	f04f 0c04 	mov.w	ip, #4
				if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 8015346:	1c16      	adds	r6, r2, #0
 8015348:	f102 34ff 	add.w	r4, r2, #4294967295
 801534c:	bf18      	it	ne
 801534e:	2601      	movne	r6, #1
 8015350:	9404      	str	r4, [sp, #16]
 8015352:	0124      	lsls	r4, r4, #4
 8015354:	4637      	mov	r7, r6
 8015356:	9605      	str	r6, [sp, #20]
 8015358:	eb04 0609 	add.w	r6, r4, r9
 801535c:	f838 6016 	ldrh.w	r6, [r8, r6, lsl #1]
 8015360:	42b0      	cmp	r0, r6
 8015362:	d905      	bls.n	8015370 <SearchAlgorithm+0x118>
 8015364:	b127      	cbz	r7, 8015370 <SearchAlgorithm+0x118>
 8015366:	4630      	mov	r0, r6
					MinDir = SouthWest;
 8015368:	f04f 0c05 	mov.w	ip, #5
					vh = ver;
 801536c:	f04f 0b00 	mov.w	fp, #0
				if (MinStep > DiagStepMap_ver[x - 1][y + 1] && x > 0
 8015370:	4474      	add	r4, lr
 8015372:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 8015376:	42a0      	cmp	r0, r4
 8015378:	f240 81b9 	bls.w	80156ee <SearchAlgorithm+0x496>
						&& y < 15) {
 801537c:	9f05      	ldr	r7, [sp, #20]
 801537e:	2f00      	cmp	r7, #0
 8015380:	f000 81b5 	beq.w	80156ee <SearchAlgorithm+0x496>
 8015384:	2d00      	cmp	r5, #0
 8015386:	f000 81b2 	beq.w	80156ee <SearchAlgorithm+0x496>
				switch (ExDir) {
 801538a:	9802      	ldr	r0, [sp, #8]
 801538c:	2805      	cmp	r0, #5
 801538e:	d80e      	bhi.n	80153ae <SearchAlgorithm+0x156>
 8015390:	e8df f000 	tbb	[pc, r0]
 8015394:	670d4f81 	.word	0x670d4f81
 8015398:	773d      	.short	0x773d
					if (MinStep > DiagStepMap_ver[x - 1][y + 1] && x > 0
 801539a:	42a0      	cmp	r0, r4
 801539c:	f240 81be 	bls.w	801571c <SearchAlgorithm+0x4c4>
							&& y < 15) {
 80153a0:	9905      	ldr	r1, [sp, #20]
 80153a2:	2900      	cmp	r1, #0
 80153a4:	f000 81ba 	beq.w	801571c <SearchAlgorithm+0x4c4>
 80153a8:	2d00      	cmp	r5, #0
 80153aa:	f000 81b7 	beq.w	801571c <SearchAlgorithm+0x4c4>
					vh = ver;
 80153ae:	2300      	movs	r3, #0
 80153b0:	9301      	str	r3, [sp, #4]
					break;
 80153b2:	2307      	movs	r3, #7
					x--;
 80153b4:	f89d 2010 	ldrb.w	r2, [sp, #16]
					y++;
 80153b8:	fa5f f98e 	uxtb.w	r9, lr
					break;
 80153bc:	9302      	str	r3, [sp, #8]
 80153be:	0113      	lsls	r3, r2, #4
			if (Flag_cellfound[x][y] == false) { //m
 80153c0:	493e      	ldr	r1, [pc, #248]	; (80154bc <SearchAlgorithm+0x264>)
 80153c2:	440b      	add	r3, r1
 80153c4:	f813 3009 	ldrb.w	r3, [r3, r9]
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	f47f af5d 	bne.w	8015288 <SearchAlgorithm+0x30>
 80153ce:	4692      	mov	sl, r2
				wall_exist();
 80153d0:	f003 fde8 	bl	8018fa4 <wall_exist>
				AdachiMethod(x, y, true);
 80153d4:	4649      	mov	r1, r9
 80153d6:	2201      	movs	r2, #1
 80153d8:	4650      	mov	r0, sl
				writeWallData(current_coord_x, current_coord_y, direction);
 80153da:	4d39      	ldr	r5, [pc, #228]	; (80154c0 <SearchAlgorithm+0x268>)
				AdachiMethod(x, y, true);
 80153dc:	f7ff fa20 	bl	8014820 <AdachiMethod>
				writeWallData(current_coord_x, current_coord_y, direction);
 80153e0:	4c38      	ldr	r4, [pc, #224]	; (80154c4 <SearchAlgorithm+0x26c>)
 80153e2:	4b39      	ldr	r3, [pc, #228]	; (80154c8 <SearchAlgorithm+0x270>)
 80153e4:	7828      	ldrb	r0, [r5, #0]
 80153e6:	7821      	ldrb	r1, [r4, #0]
 80153e8:	681a      	ldr	r2, [r3, #0]
 80153ea:	f7fa fdc3 	bl	800ff74 <writeWallData>
				Flag_cellfound[current_coord_x][current_coord_y] = true;
 80153ee:	782b      	ldrb	r3, [r5, #0]
 80153f0:	4a32      	ldr	r2, [pc, #200]	; (80154bc <SearchAlgorithm+0x264>)
 80153f2:	f04f 0001 	mov.w	r0, #1
 80153f6:	7821      	ldrb	r1, [r4, #0]
 80153f8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
	while (Flag_failSafeEn == false) {
 80153fc:	4a2b      	ldr	r2, [pc, #172]	; (80154ac <SearchAlgorithm+0x254>)
 80153fe:	7812      	ldrb	r2, [r2, #0]
				Flag_cellfound[current_coord_x][current_coord_y] = true;
 8015400:	5458      	strb	r0, [r3, r1]
	while (Flag_failSafeEn == false) {
 8015402:	2a00      	cmp	r2, #0
 8015404:	f43f af35 	beq.w	8015272 <SearchAlgorithm+0x1a>
}
 8015408:	b00b      	add	sp, #44	; 0x2c
 801540a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				switch (ExDir) {
 801540e:	4620      	mov	r0, r4
					MinDir = NorthWest;
 8015410:	f04f 0c07 	mov.w	ip, #7
					vh = ver;
 8015414:	f04f 0b00 	mov.w	fp, #0
					if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8015418:	9907      	ldr	r1, [sp, #28]
 801541a:	4281      	cmp	r1, r0
 801541c:	f080 817e 	bcs.w	801571c <SearchAlgorithm+0x4c4>
 8015420:	9908      	ldr	r1, [sp, #32]
 8015422:	2900      	cmp	r1, #0
 8015424:	f000 817a 	beq.w	801571c <SearchAlgorithm+0x4c4>
					break;
 8015428:	2104      	movs	r1, #4
					y--;
 801542a:	fa5f f98a 	uxtb.w	r9, sl
					break;
 801542e:	9102      	str	r1, [sp, #8]
 8015430:	e7c6      	b.n	80153c0 <SearchAlgorithm+0x168>
				switch (ExDir) {
 8015432:	4620      	mov	r0, r4
					MinDir = NorthWest;
 8015434:	f04f 0c07 	mov.w	ip, #7
					vh = ver;
 8015438:	f04f 0b00 	mov.w	fp, #0
					if (MinStep > DiagStepMap_ver[x][y + 1] && x < 15
 801543c:	9906      	ldr	r1, [sp, #24]
 801543e:	4281      	cmp	r1, r0
 8015440:	f080 816c 	bcs.w	801571c <SearchAlgorithm+0x4c4>
							&& y < 15) {
 8015444:	2a0e      	cmp	r2, #14
 8015446:	f200 8169 	bhi.w	801571c <SearchAlgorithm+0x4c4>
 801544a:	2d00      	cmp	r5, #0
 801544c:	f000 8166 	beq.w	801571c <SearchAlgorithm+0x4c4>
						vh = ver;
 8015450:	f04f 0b00 	mov.w	fp, #0
					break;
 8015454:	9901      	ldr	r1, [sp, #4]
					y++;
 8015456:	fa5f f98e 	uxtb.w	r9, lr
					break;
 801545a:	f8cd b004 	str.w	fp, [sp, #4]
 801545e:	9102      	str	r1, [sp, #8]
 8015460:	e7ae      	b.n	80153c0 <SearchAlgorithm+0x168>
				switch (ExDir) {
 8015462:	4620      	mov	r0, r4
					MinDir = NorthWest;
 8015464:	f04f 0c07 	mov.w	ip, #7
					vh = ver;
 8015468:	f04f 0b00 	mov.w	fp, #0
					if (MinStep > DiagStepMap_ver[x][y] && y < 15) {
 801546c:	4281      	cmp	r1, r0
 801546e:	f080 8155 	bcs.w	801571c <SearchAlgorithm+0x4c4>
 8015472:	2d00      	cmp	r5, #0
 8015474:	f000 8152 	beq.w	801571c <SearchAlgorithm+0x4c4>
						MinDir = SouthEast;
 8015478:	2103      	movs	r1, #3
 801547a:	9102      	str	r1, [sp, #8]
						vh = ver;
 801547c:	2100      	movs	r1, #0
 801547e:	9101      	str	r1, [sp, #4]
 8015480:	e79e      	b.n	80153c0 <SearchAlgorithm+0x168>
						vh = ver;
 8015482:	2300      	movs	r3, #0
					if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 8015484:	42a6      	cmp	r6, r4
						vh = ver;
 8015486:	9301      	str	r3, [sp, #4]
					if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 8015488:	d293      	bcs.n	80153b2 <SearchAlgorithm+0x15a>
					break;
 801548a:	2305      	movs	r3, #5
					x--;
 801548c:	f89d 2010 	ldrb.w	r2, [sp, #16]
					break;
 8015490:	9302      	str	r3, [sp, #8]
 8015492:	0113      	lsls	r3, r2, #4
 8015494:	e794      	b.n	80153c0 <SearchAlgorithm+0x168>
					if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 8015496:	9903      	ldr	r1, [sp, #12]
 8015498:	42a1      	cmp	r1, r4
 801549a:	d203      	bcs.n	80154a4 <SearchAlgorithm+0x24c>
 801549c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801549e:	2900      	cmp	r1, #0
 80154a0:	f040 815a 	bne.w	8015758 <SearchAlgorithm+0x500>
					vh = ver;
 80154a4:	9b02      	ldr	r3, [sp, #8]
 80154a6:	9301      	str	r3, [sp, #4]
 80154a8:	e783      	b.n	80153b2 <SearchAlgorithm+0x15a>
 80154aa:	bf00      	nop
 80154ac:	20013524 	.word	0x20013524
 80154b0:	2000e6d9 	.word	0x2000e6d9
 80154b4:	2000585c 	.word	0x2000585c
 80154b8:	20015f6c 	.word	0x20015f6c
 80154bc:	20015748 	.word	0x20015748
 80154c0:	200078e0 	.word	0x200078e0
 80154c4:	2000295c 	.word	0x2000295c
 80154c8:	20000880 	.word	0x20000880
 80154cc:	20015d4c 	.word	0x20015d4c
				if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 80154d0:	f1b9 0f0e 	cmp.w	r9, #14
 80154d4:	bf8c      	ite	hi
 80154d6:	2400      	movhi	r4, #0
 80154d8:	2401      	movls	r4, #1
 80154da:	4281      	cmp	r1, r0
 80154dc:	9408      	str	r4, [sp, #32]
 80154de:	f240 80fb 	bls.w	80156d8 <SearchAlgorithm+0x480>
 80154e2:	2c00      	cmp	r4, #0
 80154e4:	f000 80f8 	beq.w	80156d8 <SearchAlgorithm+0x480>
					vh = hor;
 80154e8:	2401      	movs	r4, #1
 80154ea:	4601      	mov	r1, r0
					MinDir = NorthWest;
 80154ec:	f04f 0c07 	mov.w	ip, #7
					vh = hor;
 80154f0:	9403      	str	r4, [sp, #12]
				if (MinStep > DiagStepMap_hor[x + 1][y] && x < 15 && y < 15) {
 80154f2:	1c54      	adds	r4, r2, #1
 80154f4:	4fa3      	ldr	r7, [pc, #652]	; (8015784 <SearchAlgorithm+0x52c>)
 80154f6:	0126      	lsls	r6, r4, #4
 80154f8:	1b35      	subs	r5, r6, r4
 80154fa:	444d      	add	r5, r9
 80154fc:	f837 5015 	ldrh.w	r5, [r7, r5, lsl #1]
 8015500:	42a9      	cmp	r1, r5
 8015502:	9505      	str	r5, [sp, #20]
 8015504:	d908      	bls.n	8015518 <SearchAlgorithm+0x2c0>
 8015506:	2a0e      	cmp	r2, #14
 8015508:	d806      	bhi.n	8015518 <SearchAlgorithm+0x2c0>
 801550a:	9f08      	ldr	r7, [sp, #32]
 801550c:	b127      	cbz	r7, 8015518 <SearchAlgorithm+0x2c0>
					MinDir = NorthEast;
 801550e:	f04f 0c01 	mov.w	ip, #1
 8015512:	4629      	mov	r1, r5
					vh = hor;
 8015514:	f8cd c00c 	str.w	ip, [sp, #12]
				if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 8015518:	eb06 0509 	add.w	r5, r6, r9
 801551c:	2a0d      	cmp	r2, #13
 801551e:	f838 5015 	ldrh.w	r5, [r8, r5, lsl #1]
 8015522:	bf8c      	ite	hi
 8015524:	2700      	movhi	r7, #0
 8015526:	2701      	movls	r7, #1
 8015528:	42a9      	cmp	r1, r5
 801552a:	9707      	str	r7, [sp, #28]
 801552c:	d905      	bls.n	801553a <SearchAlgorithm+0x2e2>
 801552e:	b127      	cbz	r7, 801553a <SearchAlgorithm+0x2e2>
					vh = ver;
 8015530:	2100      	movs	r1, #0
					MinDir = East;
 8015532:	f04f 0c02 	mov.w	ip, #2
					vh = ver;
 8015536:	9103      	str	r1, [sp, #12]
 8015538:	4629      	mov	r1, r5
				if (MinStep > DiagStepMap_hor[x + 1][y - 1] && x < 15
 801553a:	1b36      	subs	r6, r6, r4
 801553c:	f109 3aff 	add.w	sl, r9, #4294967295
 8015540:	4f90      	ldr	r7, [pc, #576]	; (8015784 <SearchAlgorithm+0x52c>)
 8015542:	4456      	add	r6, sl
 8015544:	f837 6016 	ldrh.w	r6, [r7, r6, lsl #1]
 8015548:	42b1      	cmp	r1, r6
 801554a:	9606      	str	r6, [sp, #24]
 801554c:	f200 80b7 	bhi.w	80156be <SearchAlgorithm+0x466>
 8015550:	f119 0600 	adds.w	r6, r9, #0
 8015554:	bf18      	it	ne
 8015556:	2601      	movne	r6, #1
				if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 8015558:	eba3 0e02 	sub.w	lr, r3, r2
 801555c:	4f89      	ldr	r7, [pc, #548]	; (8015784 <SearchAlgorithm+0x52c>)
 801555e:	44d6      	add	lr, sl
 8015560:	f837 e01e 	ldrh.w	lr, [r7, lr, lsl #1]
 8015564:	4571      	cmp	r1, lr
 8015566:	d905      	bls.n	8015574 <SearchAlgorithm+0x31c>
 8015568:	b126      	cbz	r6, 8015574 <SearchAlgorithm+0x31c>
					vh = hor;
 801556a:	2701      	movs	r7, #1
 801556c:	4671      	mov	r1, lr
					MinDir = SouthWest;
 801556e:	f04f 0c05 	mov.w	ip, #5
					vh = hor;
 8015572:	9703      	str	r7, [sp, #12]
				if (MinStep > DiagStepMap_ver[x - 1][y] && x > 0) {
 8015574:	1e57      	subs	r7, r2, #1
 8015576:	eb09 1b07 	add.w	fp, r9, r7, lsl #4
 801557a:	9704      	str	r7, [sp, #16]
 801557c:	f838 b01b 	ldrh.w	fp, [r8, fp, lsl #1]
 8015580:	2a00      	cmp	r2, #0
 8015582:	d06e      	beq.n	8015662 <SearchAlgorithm+0x40a>
 8015584:	4559      	cmp	r1, fp
 8015586:	d96c      	bls.n	8015662 <SearchAlgorithm+0x40a>
				switch (ExDir) {
 8015588:	9902      	ldr	r1, [sp, #8]
 801558a:	3901      	subs	r1, #1
 801558c:	2906      	cmp	r1, #6
 801558e:	d851      	bhi.n	8015634 <SearchAlgorithm+0x3dc>
 8015590:	e8df f001 	tbb	[pc, r1]
 8015594:	50113039 	.word	0x50113039
 8015598:	0426      	.short	0x0426
 801559a:	47          	.byte	0x47
 801559b:	00          	.byte	0x00
					vh = ver;
 801559c:	2100      	movs	r1, #0
					MinDir = West;
 801559e:	f8dd c008 	ldr.w	ip, [sp, #8]
					vh = ver;
 80155a2:	9103      	str	r1, [sp, #12]
				switch (MinDir) {
 80155a4:	f10c 31ff 	add.w	r1, ip, #4294967295
 80155a8:	2905      	cmp	r1, #5
 80155aa:	d855      	bhi.n	8015658 <SearchAlgorithm+0x400>
 80155ac:	e8df f001 	tbb	[pc, r1]
 80155b0:	544b4e51 	.word	0x544b4e51
 80155b4:	4048      	.short	0x4048
					vh = ver;
 80155b6:	2000      	movs	r0, #0
				switch (ExDir) {
 80155b8:	4659      	mov	r1, fp
					MinDir = West;
 80155ba:	f04f 0c06 	mov.w	ip, #6
					vh = ver;
 80155be:	9003      	str	r0, [sp, #12]
					if (MinStep > DiagStepMap_hor[x + 1][y - 1] && x < 15
 80155c0:	9806      	ldr	r0, [sp, #24]
 80155c2:	4288      	cmp	r0, r1
 80155c4:	d2ee      	bcs.n	80155a4 <SearchAlgorithm+0x34c>
							&& y > 0) {
 80155c6:	2a0e      	cmp	r2, #14
 80155c8:	d8ec      	bhi.n	80155a4 <SearchAlgorithm+0x34c>
 80155ca:	2e00      	cmp	r6, #0
 80155cc:	d0ea      	beq.n	80155a4 <SearchAlgorithm+0x34c>
						vh = hor;
 80155ce:	2301      	movs	r3, #1
 80155d0:	9301      	str	r3, [sp, #4]
					break;
 80155d2:	2303      	movs	r3, #3
					x++;
 80155d4:	b2e2      	uxtb	r2, r4
					y--;
 80155d6:	fa5f f98a 	uxtb.w	r9, sl
					break;
 80155da:	9302      	str	r3, [sp, #8]
 80155dc:	0113      	lsls	r3, r2, #4
 80155de:	e6ef      	b.n	80153c0 <SearchAlgorithm+0x168>
					if (MinStep > DiagStepMap_hor[x][y - 1] && y > 0) {
 80155e0:	45de      	cmp	lr, fp
 80155e2:	d227      	bcs.n	8015634 <SearchAlgorithm+0x3dc>
 80155e4:	b336      	cbz	r6, 8015634 <SearchAlgorithm+0x3dc>
						vh = hor;
 80155e6:	2101      	movs	r1, #1
 80155e8:	9101      	str	r1, [sp, #4]
					break;
 80155ea:	2105      	movs	r1, #5
					y--;
 80155ec:	fa5f f98a 	uxtb.w	r9, sl
					break;
 80155f0:	9102      	str	r1, [sp, #8]
 80155f2:	e6e5      	b.n	80153c0 <SearchAlgorithm+0x168>
					if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 80155f4:	455d      	cmp	r5, fp
 80155f6:	d21d      	bcs.n	8015634 <SearchAlgorithm+0x3dc>
 80155f8:	9b07      	ldr	r3, [sp, #28]
 80155fa:	b1db      	cbz	r3, 8015634 <SearchAlgorithm+0x3dc>
					break;
 80155fc:	2302      	movs	r3, #2
					x++;
 80155fe:	b2e2      	uxtb	r2, r4
					break;
 8015600:	9302      	str	r3, [sp, #8]
 8015602:	0113      	lsls	r3, r2, #4
 8015604:	e6dc      	b.n	80153c0 <SearchAlgorithm+0x168>
					if (MinStep > DiagStepMap_hor[x + 1][y] && x < 15
 8015606:	9b05      	ldr	r3, [sp, #20]
 8015608:	455b      	cmp	r3, fp
 801560a:	d213      	bcs.n	8015634 <SearchAlgorithm+0x3dc>
							&& y < 15) {
 801560c:	2a0e      	cmp	r2, #14
 801560e:	d811      	bhi.n	8015634 <SearchAlgorithm+0x3dc>
 8015610:	9b08      	ldr	r3, [sp, #32]
 8015612:	b17b      	cbz	r3, 8015634 <SearchAlgorithm+0x3dc>
						vh = hor;
 8015614:	9b02      	ldr	r3, [sp, #8]
 8015616:	9301      	str	r3, [sp, #4]
					break;
 8015618:	2301      	movs	r3, #1
					x++;
 801561a:	b2e2      	uxtb	r2, r4
					break;
 801561c:	9302      	str	r3, [sp, #8]
 801561e:	0113      	lsls	r3, r2, #4
 8015620:	e6ce      	b.n	80153c0 <SearchAlgorithm+0x168>
					if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 8015622:	4558      	cmp	r0, fp
 8015624:	d206      	bcs.n	8015634 <SearchAlgorithm+0x3dc>
 8015626:	9908      	ldr	r1, [sp, #32]
 8015628:	b121      	cbz	r1, 8015634 <SearchAlgorithm+0x3dc>
						vh = hor;
 801562a:	2101      	movs	r1, #1
 801562c:	9101      	str	r1, [sp, #4]
 801562e:	e6c7      	b.n	80153c0 <SearchAlgorithm+0x168>
				switch (MinDir) {
 8015630:	9b03      	ldr	r3, [sp, #12]
 8015632:	9301      	str	r3, [sp, #4]
					break;
 8015634:	2306      	movs	r3, #6
					x--;
 8015636:	f89d 2010 	ldrb.w	r2, [sp, #16]
					break;
 801563a:	9302      	str	r3, [sp, #8]
 801563c:	0113      	lsls	r3, r2, #4
 801563e:	e6bf      	b.n	80153c0 <SearchAlgorithm+0x168>
				switch (MinDir) {
 8015640:	9903      	ldr	r1, [sp, #12]
 8015642:	9101      	str	r1, [sp, #4]
 8015644:	e7d1      	b.n	80155ea <SearchAlgorithm+0x392>
 8015646:	9b03      	ldr	r3, [sp, #12]
 8015648:	9301      	str	r3, [sp, #4]
 801564a:	e7c2      	b.n	80155d2 <SearchAlgorithm+0x37a>
 801564c:	9b03      	ldr	r3, [sp, #12]
 801564e:	9301      	str	r3, [sp, #4]
 8015650:	e7d4      	b.n	80155fc <SearchAlgorithm+0x3a4>
 8015652:	9b03      	ldr	r3, [sp, #12]
 8015654:	9301      	str	r3, [sp, #4]
 8015656:	e7df      	b.n	8015618 <SearchAlgorithm+0x3c0>
 8015658:	9903      	ldr	r1, [sp, #12]
 801565a:	f8cd c008 	str.w	ip, [sp, #8]
 801565e:	9101      	str	r1, [sp, #4]
 8015660:	e6ae      	b.n	80153c0 <SearchAlgorithm+0x168>
				switch (ExDir) {
 8015662:	9f02      	ldr	r7, [sp, #8]
 8015664:	f107 3eff 	add.w	lr, r7, #4294967295
 8015668:	f1be 0f06 	cmp.w	lr, #6
 801566c:	d89a      	bhi.n	80155a4 <SearchAlgorithm+0x34c>
 801566e:	a701      	add	r7, pc, #4	; (adr r7, 8015674 <SearchAlgorithm+0x41c>)
 8015670:	f857 f02e 	ldr.w	pc, [r7, lr, lsl #2]
 8015674:	080156a9 	.word	0x080156a9
 8015678:	0801569d 	.word	0x0801569d
 801567c:	080155c1 	.word	0x080155c1
 8015680:	080155a5 	.word	0x080155a5
 8015684:	080155a5 	.word	0x080155a5
 8015688:	080155a5 	.word	0x080155a5
 801568c:	08015691 	.word	0x08015691
					if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 8015690:	4281      	cmp	r1, r0
 8015692:	d987      	bls.n	80155a4 <SearchAlgorithm+0x34c>
 8015694:	9908      	ldr	r1, [sp, #32]
 8015696:	2900      	cmp	r1, #0
 8015698:	d1c7      	bne.n	801562a <SearchAlgorithm+0x3d2>
 801569a:	e783      	b.n	80155a4 <SearchAlgorithm+0x34c>
					if (MinStep > DiagStepMap_ver[x + 1][y] && x < 14) {
 801569c:	42a9      	cmp	r1, r5
 801569e:	d981      	bls.n	80155a4 <SearchAlgorithm+0x34c>
 80156a0:	9907      	ldr	r1, [sp, #28]
 80156a2:	2900      	cmp	r1, #0
 80156a4:	d1aa      	bne.n	80155fc <SearchAlgorithm+0x3a4>
 80156a6:	e77d      	b.n	80155a4 <SearchAlgorithm+0x34c>
					if (MinStep > DiagStepMap_hor[x + 1][y] && x < 15
 80156a8:	9805      	ldr	r0, [sp, #20]
 80156aa:	4281      	cmp	r1, r0
 80156ac:	f67f af7a 	bls.w	80155a4 <SearchAlgorithm+0x34c>
							&& y < 15) {
 80156b0:	2a0e      	cmp	r2, #14
 80156b2:	f63f af77 	bhi.w	80155a4 <SearchAlgorithm+0x34c>
 80156b6:	9908      	ldr	r1, [sp, #32]
 80156b8:	2900      	cmp	r1, #0
 80156ba:	d1ab      	bne.n	8015614 <SearchAlgorithm+0x3bc>
 80156bc:	e772      	b.n	80155a4 <SearchAlgorithm+0x34c>
						&& y > 0) {
 80156be:	f119 0e00 	adds.w	lr, r9, #0
 80156c2:	bf18      	it	ne
 80156c4:	f04f 0e01 	movne.w	lr, #1
 80156c8:	2a0e      	cmp	r2, #14
 80156ca:	bf8c      	ite	hi
 80156cc:	2600      	movhi	r6, #0
 80156ce:	f00e 0601 	andls.w	r6, lr, #1
 80156d2:	b936      	cbnz	r6, 80156e2 <SearchAlgorithm+0x48a>
 80156d4:	4676      	mov	r6, lr
 80156d6:	e73f      	b.n	8015558 <SearchAlgorithm+0x300>
				if (MinStep > DiagStepMap_hor[x][y] && y < 15) {
 80156d8:	2400      	movs	r4, #0
 80156da:	f8dd c008 	ldr.w	ip, [sp, #8]
 80156de:	9403      	str	r4, [sp, #12]
 80156e0:	e707      	b.n	80154f2 <SearchAlgorithm+0x29a>
					vh = hor;
 80156e2:	2701      	movs	r7, #1
 80156e4:	9906      	ldr	r1, [sp, #24]
					MinDir = SouthEast;
 80156e6:	f04f 0c03 	mov.w	ip, #3
					vh = hor;
 80156ea:	9703      	str	r7, [sp, #12]
 80156ec:	e734      	b.n	8015558 <SearchAlgorithm+0x300>
				switch (ExDir) {
 80156ee:	9e02      	ldr	r6, [sp, #8]
 80156f0:	2e07      	cmp	r6, #7
 80156f2:	d813      	bhi.n	801571c <SearchAlgorithm+0x4c4>
 80156f4:	a701      	add	r7, pc, #4	; (adr r7, 80156fc <SearchAlgorithm+0x4a4>)
 80156f6:	f857 f026 	ldr.w	pc, [r7, r6, lsl #2]
 80156fa:	bf00      	nop
 80156fc:	0801574d 	.word	0x0801574d
 8015700:	0801543d 	.word	0x0801543d
 8015704:	0801571d 	.word	0x0801571d
 8015708:	0801546d 	.word	0x0801546d
 801570c:	08015419 	.word	0x08015419
 8015710:	0801571d 	.word	0x0801571d
 8015714:	0801571d 	.word	0x0801571d
 8015718:	0801539b 	.word	0x0801539b
				switch (MinDir) {
 801571c:	f1bc 0f07 	cmp.w	ip, #7
 8015720:	f200 8112 	bhi.w	8015948 <SearchAlgorithm+0x6f0>
 8015724:	a101      	add	r1, pc, #4	; (adr r1, 801572c <SearchAlgorithm+0x4d4>)
 8015726:	f851 f02c 	ldr.w	pc, [r1, ip, lsl #2]
 801572a:	bf00      	nop
 801572c:	0801577f 	.word	0x0801577f
 8015730:	08015455 	.word	0x08015455
 8015734:	08015949 	.word	0x08015949
 8015738:	08015949 	.word	0x08015949
 801573c:	08015773 	.word	0x08015773
 8015740:	08015763 	.word	0x08015763
 8015744:	08015949 	.word	0x08015949
 8015748:	08015779 	.word	0x08015779
					if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 801574c:	9903      	ldr	r1, [sp, #12]
 801574e:	4288      	cmp	r0, r1
 8015750:	d9e4      	bls.n	801571c <SearchAlgorithm+0x4c4>
 8015752:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015754:	2900      	cmp	r1, #0
 8015756:	d0e1      	beq.n	801571c <SearchAlgorithm+0x4c4>
					break;
 8015758:	2100      	movs	r1, #0
					y++;
 801575a:	fa5f f98e 	uxtb.w	r9, lr
					break;
 801575e:	9102      	str	r1, [sp, #8]
 8015760:	e62e      	b.n	80153c0 <SearchAlgorithm+0x168>
					break;
 8015762:	2305      	movs	r3, #5
					x--;
 8015764:	f89d 2010 	ldrb.w	r2, [sp, #16]
				switch (MinDir) {
 8015768:	f8cd b004 	str.w	fp, [sp, #4]
					break;
 801576c:	9302      	str	r3, [sp, #8]
 801576e:	0113      	lsls	r3, r2, #4
 8015770:	e626      	b.n	80153c0 <SearchAlgorithm+0x168>
				switch (MinDir) {
 8015772:	f8cd b004 	str.w	fp, [sp, #4]
 8015776:	e657      	b.n	8015428 <SearchAlgorithm+0x1d0>
 8015778:	f8cd b004 	str.w	fp, [sp, #4]
 801577c:	e619      	b.n	80153b2 <SearchAlgorithm+0x15a>
 801577e:	f8cd b004 	str.w	fp, [sp, #4]
 8015782:	e7e9      	b.n	8015758 <SearchAlgorithm+0x500>
 8015784:	20015f6c 	.word	0x20015f6c
				if (MinStep > DiagStepMap_ver[x][y + 1] && x < 15 && y < 15) {
 8015788:	eb03 040e 	add.w	r4, r3, lr
				if (MinStep > DiagStepMap_hor[x][y + 1] && y < 14) {
 801578c:	f8dd c008 	ldr.w	ip, [sp, #8]
				if (MinStep > DiagStepMap_ver[x][y + 1] && x < 15 && y < 15) {
 8015790:	f838 4014 	ldrh.w	r4, [r8, r4, lsl #1]
 8015794:	42a0      	cmp	r0, r4
 8015796:	9406      	str	r4, [sp, #24]
 8015798:	f67f adaf 	bls.w	80152fa <SearchAlgorithm+0xa2>
 801579c:	f1b9 0f0e 	cmp.w	r9, #14
 80157a0:	bf8c      	ite	hi
 80157a2:	2400      	movhi	r4, #0
 80157a4:	2401      	movls	r4, #1
 80157a6:	2a0e      	cmp	r2, #14
 80157a8:	bf8c      	ite	hi
 80157aa:	2500      	movhi	r5, #0
 80157ac:	f004 0501 	andls.w	r5, r4, #1
 80157b0:	2d00      	cmp	r5, #0
 80157b2:	f040 80bb 	bne.w	801592c <SearchAlgorithm+0x6d4>
 80157b6:	4625      	mov	r5, r4
 80157b8:	f8dd b004 	ldr.w	fp, [sp, #4]
 80157bc:	e5a4      	b.n	8015308 <SearchAlgorithm+0xb0>
	while (Flag_failSafeEn == false) {
 80157be:	4bb7      	ldr	r3, [pc, #732]	; (8015a9c <SearchAlgorithm+0x844>)
 80157c0:	781b      	ldrb	r3, [r3, #0]
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	f47f ae20 	bne.w	8015408 <SearchAlgorithm+0x1b0>
			Flag_exploreDone = true;
 80157c8:	4bb5      	ldr	r3, [pc, #724]	; (8015aa0 <SearchAlgorithm+0x848>)
 80157ca:	2401      	movs	r4, #1
			trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0, true,
 80157cc:	4db5      	ldr	r5, [pc, #724]	; (8015aa4 <SearchAlgorithm+0x84c>)
 80157ce:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
			Flag_exploreDone = true;
 80157d2:	701c      	strb	r4, [r3, #0]
			trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0, true,
 80157d4:	2100      	movs	r1, #0
 80157d6:	ed95 0a01 	vldr	s0, [r5, #4]
 80157da:	4620      	mov	r0, r4
 80157dc:	ed9f 1ab2 	vldr	s2, [pc, #712]	; 8015aa8 <SearchAlgorithm+0x850>
 80157e0:	eddf 0ab2 	vldr	s1, [pc, #712]	; 8015aac <SearchAlgorithm+0x854>
 80157e4:	f7f6 fd44 	bl	800c270 <trapezoid_acccel>
			if (wallExist.Forward) {
 80157e8:	4fb1      	ldr	r7, [pc, #708]	; (8015ab0 <SearchAlgorithm+0x858>)
			disable_motor();
 80157ea:	f002 fcc1 	bl	8018170 <disable_motor>
			Speaker_ON(&htim2);
 80157ee:	48b1      	ldr	r0, [pc, #708]	; (8015ab4 <SearchAlgorithm+0x85c>)
 80157f0:	f001 fc1e 	bl	8017030 <Speaker_ON>
			Speaker_Herz(&htim2, Sc_Ah);
 80157f4:	f44f 61dc 	mov.w	r1, #1760	; 0x6e0
 80157f8:	48ae      	ldr	r0, [pc, #696]	; (8015ab4 <SearchAlgorithm+0x85c>)
 80157fa:	f001 fc2f 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 80157fe:	2046      	movs	r0, #70	; 0x46
 8015800:	f7f3 fb20 	bl	8008e44 <HAL_Delay>
			Speaker_Herz(&htim2, Sc_Ch);
 8015804:	f640 012d 	movw	r1, #2093	; 0x82d
 8015808:	48aa      	ldr	r0, [pc, #680]	; (8015ab4 <SearchAlgorithm+0x85c>)
 801580a:	f001 fc27 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 801580e:	2046      	movs	r0, #70	; 0x46
 8015810:	f7f3 fb18 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8015814:	48a7      	ldr	r0, [pc, #668]	; (8015ab4 <SearchAlgorithm+0x85c>)
 8015816:	f001 fc3b 	bl	8017090 <Speaker_OFF>
			BackUpWallData(Write);
 801581a:	4620      	mov	r0, r4
 801581c:	f7f7 f9a0 	bl	800cb60 <BackUpWallData>
			HAL_Delay(300);
 8015820:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8015824:	f7f3 fb0e 	bl	8008e44 <HAL_Delay>
			enable_motor();
 8015828:	f002 fc68 	bl	80180fc <enable_motor>
			if (wallExist.Forward) {
 801582c:	7839      	ldrb	r1, [r7, #0]
 801582e:	2900      	cmp	r1, #0
 8015830:	f000 808f 	beq.w	8015952 <SearchAlgorithm+0x6fa>
				if (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.5
 8015834:	f8df 92a4 	ldr.w	r9, [pc, #676]	; 8015adc <SearchAlgorithm+0x884>
				HAL_Delay(100);
 8015838:	2064      	movs	r0, #100	; 0x64
				if (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.5
 801583a:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 8015ae0 <SearchAlgorithm+0x888>
				HAL_Delay(100);
 801583e:	f7f3 fb01 	bl	8008e44 <HAL_Delay>
				if (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.5
 8015842:	edd9 7a03 	vldr	s15, [r9, #12]
 8015846:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801584a:	edd8 6a03 	vldr	s13, [r8, #12]
 801584e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8015852:	eef0 7ae7 	vabs.f32	s15, s15
 8015856:	eef4 7ac7 	vcmpe.f32	s15, s14
 801585a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801585e:	f300 8091 	bgt.w	8015984 <SearchAlgorithm+0x72c>
						|| fabs(IR_Sen.LF - IR_Ref_single.LF) > 0.5) {
 8015862:	edd9 7a00 	vldr	s15, [r9]
 8015866:	edd8 6a00 	vldr	s13, [r8]
 801586a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801586e:	eef0 7ae7 	vabs.f32	s15, s15
 8015872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801587a:	f300 8083 	bgt.w	8015984 <SearchAlgorithm+0x72c>
 801587e:	4c8e      	ldr	r4, [pc, #568]	; (8015ab8 <SearchAlgorithm+0x860>)
 8015880:	4e8e      	ldr	r6, [pc, #568]	; (8015abc <SearchAlgorithm+0x864>)
				if (wallExist.Right == true
 8015882:	78bb      	ldrb	r3, [r7, #2]
 8015884:	2b01      	cmp	r3, #1
 8015886:	f000 8133 	beq.w	8015af0 <SearchAlgorithm+0x898>
				} else if (wallExist.Left == true
 801588a:	787b      	ldrb	r3, [r7, #1]
 801588c:	2b01      	cmp	r3, #1
 801588e:	d11d      	bne.n	80158cc <SearchAlgorithm+0x674>
						&& (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.5
 8015890:	edd9 7a03 	vldr	s15, [r9, #12]
 8015894:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8015898:	edd8 6a03 	vldr	s13, [r8, #12]
 801589c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80158a0:	eef0 7ae7 	vabs.f32	s15, s15
 80158a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80158a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158ac:	f300 80d4 	bgt.w	8015a58 <SearchAlgorithm+0x800>
								|| fabs(IR_Sen.LF - IR_Ref_single.LF) > 0.5)) {
 80158b0:	edd9 7a00 	vldr	s15, [r9]
 80158b4:	edd8 6a00 	vldr	s13, [r8]
 80158b8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80158bc:	eef0 7ae7 	vabs.f32	s15, s15
 80158c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80158c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158c8:	f300 80c6 	bgt.w	8015a58 <SearchAlgorithm+0x800>
					trapezoid_slalome(900.0, 180.0, 10000.0);
 80158cc:	ed9f 1a85 	vldr	s2, [pc, #532]	; 8015ae4 <SearchAlgorithm+0x88c>
 80158d0:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8015ac0 <SearchAlgorithm+0x868>
 80158d4:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8015aec <SearchAlgorithm+0x894>
 80158d8:	f7f6 fe32 	bl	800c540 <trapezoid_slalome>
				HAL_Delay(100);
 80158dc:	2064      	movs	r0, #100	; 0x64
 80158de:	f7f3 fab1 	bl	8008e44 <HAL_Delay>
				trapezoid_acccel(explore_turn_R.Turn_vel,
 80158e2:	ed95 0a01 	vldr	s0, [r5, #4]
 80158e6:	2100      	movs	r1, #0
 80158e8:	edd5 0a01 	vldr	s1, [r5, #4]
 80158ec:	2001      	movs	r0, #1
 80158ee:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 80158f2:	ed9f 1a6d 	vldr	s2, [pc, #436]	; 8015aa8 <SearchAlgorithm+0x850>
 80158f6:	f7f6 fcbb 	bl	800c270 <trapezoid_acccel>
		direction += 4;
 80158fa:	4b72      	ldr	r3, [pc, #456]	; (8015ac4 <SearchAlgorithm+0x86c>)
 80158fc:	681a      	ldr	r2, [r3, #0]
 80158fe:	3204      	adds	r2, #4
 8015900:	601a      	str	r2, [r3, #0]
		if (direction == 8) {
 8015902:	681a      	ldr	r2, [r3, #0]
 8015904:	2a08      	cmp	r2, #8
 8015906:	f000 8131 	beq.w	8015b6c <SearchAlgorithm+0x914>
		} else if (direction == 10) {
 801590a:	681a      	ldr	r2, [r3, #0]
 801590c:	2a0a      	cmp	r2, #10
 801590e:	f000 8131 	beq.w	8015b74 <SearchAlgorithm+0x91c>
	switch (direction) {
 8015912:	681b      	ldr	r3, [r3, #0]
 8015914:	2b06      	cmp	r3, #6
 8015916:	f200 8130 	bhi.w	8015b7a <SearchAlgorithm+0x922>
 801591a:	e8df f013 	tbh	[pc, r3, lsl #1]
 801591e:	0096      	.short	0x0096
 8015920:	008f012e 	.word	0x008f012e
 8015924:	0088012e 	.word	0x0088012e
 8015928:	007a012e 	.word	0x007a012e
					MinDir = NorthEast;
 801592c:	f8dd c004 	ldr.w	ip, [sp, #4]
					vh = ver;
 8015930:	f04f 0b00 	mov.w	fp, #0
 8015934:	9806      	ldr	r0, [sp, #24]
 8015936:	e4e7      	b.n	8015308 <SearchAlgorithm+0xb0>
	while (Flag_failSafeEn == false) {
 8015938:	4b58      	ldr	r3, [pc, #352]	; (8015a9c <SearchAlgorithm+0x844>)
 801593a:	781b      	ldrb	r3, [r3, #0]
 801593c:	2b00      	cmp	r3, #0
 801593e:	f43f ac96 	beq.w	801526e <SearchAlgorithm+0x16>
}
 8015942:	b00b      	add	sp, #44	; 0x2c
 8015944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				switch (MinDir) {
 8015948:	f8cd c008 	str.w	ip, [sp, #8]
 801594c:	f8cd b004 	str.w	fp, [sp, #4]
 8015950:	e536      	b.n	80153c0 <SearchAlgorithm+0x168>
				trapezoid_acccel(explore_turn_R.Turn_vel,
 8015952:	ed95 0a01 	vldr	s0, [r5, #4]
 8015956:	4620      	mov	r0, r4
 8015958:	edd5 0a01 	vldr	s1, [r5, #4]
 801595c:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8015960:	ed9f 1a51 	vldr	s2, [pc, #324]	; 8015aa8 <SearchAlgorithm+0x850>
 8015964:	f7f6 fc84 	bl	800c270 <trapezoid_acccel>
	switch (direction) {
 8015968:	4b56      	ldr	r3, [pc, #344]	; (8015ac4 <SearchAlgorithm+0x86c>)
 801596a:	681b      	ldr	r3, [r3, #0]
 801596c:	2b06      	cmp	r3, #6
 801596e:	f200 8107 	bhi.w	8015b80 <SearchAlgorithm+0x928>
 8015972:	e8df f013 	tbh	[pc, r3, lsl #1]
 8015976:	0047      	.short	0x0047
 8015978:	00400105 	.word	0x00400105
 801597c:	00390105 	.word	0x00390105
 8015980:	001d0105 	.word	0x001d0105
	Flag_wallConEn_F = true;
 8015984:	f8df a150 	ldr.w	sl, [pc, #336]	; 8015ad8 <SearchAlgorithm+0x880>
 8015988:	2301      	movs	r3, #1
	HAL_Delay(400);
 801598a:	f44f 70c8 	mov.w	r0, #400	; 0x190
	realState.dis = 0;
 801598e:	4c4a      	ldr	r4, [pc, #296]	; (8015ab8 <SearchAlgorithm+0x860>)
	Flag_wallConEn_F = true;
 8015990:	f88a 3000 	strb.w	r3, [sl]
	HAL_Delay(400);
 8015994:	f7f3 fa56 	bl	8008e44 <HAL_Delay>
	idealState.dis = 0;
 8015998:	4e48      	ldr	r6, [pc, #288]	; (8015abc <SearchAlgorithm+0x864>)
	realState.dis = 0;
 801599a:	2300      	movs	r3, #0
	Flag_wallConEn_F = false;
 801599c:	2200      	movs	r2, #0
 801599e:	f88a 2000 	strb.w	r2, [sl]
	realState.dis = 0;
 80159a2:	6023      	str	r3, [r4, #0]
	idealState.dis = 0;
 80159a4:	6033      	str	r3, [r6, #0]
	realState.deg = 0;
 80159a6:	61e3      	str	r3, [r4, #28]
	idealState.deg = 0;
 80159a8:	61f3      	str	r3, [r6, #28]
	reset_error();
 80159aa:	f001 fbc5 	bl	8017138 <reset_error>
 80159ae:	e768      	b.n	8015882 <SearchAlgorithm+0x62a>
		current_coord_x--;
 80159b0:	4a45      	ldr	r2, [pc, #276]	; (8015ac8 <SearchAlgorithm+0x870>)
 80159b2:	4b46      	ldr	r3, [pc, #280]	; (8015acc <SearchAlgorithm+0x874>)
 80159b4:	7811      	ldrb	r1, [r2, #0]
 80159b6:	3901      	subs	r1, #1
 80159b8:	b2c9      	uxtb	r1, r1
 80159ba:	7011      	strb	r1, [r2, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 80159bc:	7814      	ldrb	r4, [r2, #0]
 80159be:	2001      	movs	r0, #1
 80159c0:	4a43      	ldr	r2, [pc, #268]	; (8015ad0 <SearchAlgorithm+0x878>)
 80159c2:	7819      	ldrb	r1, [r3, #0]
 80159c4:	4e3d      	ldr	r6, [pc, #244]	; (8015abc <SearchAlgorithm+0x864>)
 80159c6:	eb02 1304 	add.w	r3, r2, r4, lsl #4
 80159ca:	4c3b      	ldr	r4, [pc, #236]	; (8015ab8 <SearchAlgorithm+0x860>)
 80159cc:	5458      	strb	r0, [r3, r1]
			idealState.dis = 0.0;
 80159ce:	2300      	movs	r3, #0
 80159d0:	6033      	str	r3, [r6, #0]
			realState.dis = 0.0;
 80159d2:	6023      	str	r3, [r4, #0]
			wall_exist();
 80159d4:	f003 fae6 	bl	8018fa4 <wall_exist>
			AdachiMethod(0, 0, true);
 80159d8:	2100      	movs	r1, #0
 80159da:	2201      	movs	r2, #1
 80159dc:	4608      	mov	r0, r1
}
 80159de:	b00b      	add	sp, #44	; 0x2c
 80159e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			AdachiMethod(0, 0, true);
 80159e4:	f7fe bf1c 	b.w	8014820 <AdachiMethod>
		current_coord_y--;
 80159e8:	4b38      	ldr	r3, [pc, #224]	; (8015acc <SearchAlgorithm+0x874>)
 80159ea:	4a37      	ldr	r2, [pc, #220]	; (8015ac8 <SearchAlgorithm+0x870>)
 80159ec:	7819      	ldrb	r1, [r3, #0]
 80159ee:	3901      	subs	r1, #1
 80159f0:	b2c9      	uxtb	r1, r1
 80159f2:	7019      	strb	r1, [r3, #0]
 80159f4:	e7e2      	b.n	80159bc <SearchAlgorithm+0x764>
		current_coord_x++;
 80159f6:	4a34      	ldr	r2, [pc, #208]	; (8015ac8 <SearchAlgorithm+0x870>)
 80159f8:	4b34      	ldr	r3, [pc, #208]	; (8015acc <SearchAlgorithm+0x874>)
 80159fa:	7811      	ldrb	r1, [r2, #0]
 80159fc:	3101      	adds	r1, #1
 80159fe:	b2c9      	uxtb	r1, r1
 8015a00:	7011      	strb	r1, [r2, #0]
 8015a02:	e7db      	b.n	80159bc <SearchAlgorithm+0x764>
		current_coord_y++;
 8015a04:	4b31      	ldr	r3, [pc, #196]	; (8015acc <SearchAlgorithm+0x874>)
 8015a06:	4a30      	ldr	r2, [pc, #192]	; (8015ac8 <SearchAlgorithm+0x870>)
 8015a08:	7819      	ldrb	r1, [r3, #0]
 8015a0a:	3101      	adds	r1, #1
 8015a0c:	b2c9      	uxtb	r1, r1
 8015a0e:	7019      	strb	r1, [r3, #0]
 8015a10:	e7d4      	b.n	80159bc <SearchAlgorithm+0x764>
		current_coord_x--;
 8015a12:	4a2d      	ldr	r2, [pc, #180]	; (8015ac8 <SearchAlgorithm+0x870>)
 8015a14:	4b2d      	ldr	r3, [pc, #180]	; (8015acc <SearchAlgorithm+0x874>)
 8015a16:	7811      	ldrb	r1, [r2, #0]
 8015a18:	3901      	subs	r1, #1
 8015a1a:	b2c9      	uxtb	r1, r1
 8015a1c:	7011      	strb	r1, [r2, #0]
	Flag_cellfound[current_coord_x][current_coord_y] = true;
 8015a1e:	7815      	ldrb	r5, [r2, #0]
 8015a20:	2001      	movs	r0, #1
 8015a22:	4a2b      	ldr	r2, [pc, #172]	; (8015ad0 <SearchAlgorithm+0x878>)
 8015a24:	7819      	ldrb	r1, [r3, #0]
 8015a26:	eb02 1305 	add.w	r3, r2, r5, lsl #4
 8015a2a:	5458      	strb	r0, [r3, r1]
 8015a2c:	e7cf      	b.n	80159ce <SearchAlgorithm+0x776>
		current_coord_y--;
 8015a2e:	4b27      	ldr	r3, [pc, #156]	; (8015acc <SearchAlgorithm+0x874>)
 8015a30:	4a25      	ldr	r2, [pc, #148]	; (8015ac8 <SearchAlgorithm+0x870>)
 8015a32:	7819      	ldrb	r1, [r3, #0]
 8015a34:	3901      	subs	r1, #1
 8015a36:	b2c9      	uxtb	r1, r1
 8015a38:	7019      	strb	r1, [r3, #0]
 8015a3a:	e7f0      	b.n	8015a1e <SearchAlgorithm+0x7c6>
		current_coord_x++;
 8015a3c:	4a22      	ldr	r2, [pc, #136]	; (8015ac8 <SearchAlgorithm+0x870>)
 8015a3e:	4b23      	ldr	r3, [pc, #140]	; (8015acc <SearchAlgorithm+0x874>)
 8015a40:	7811      	ldrb	r1, [r2, #0]
 8015a42:	3101      	adds	r1, #1
 8015a44:	b2c9      	uxtb	r1, r1
 8015a46:	7011      	strb	r1, [r2, #0]
 8015a48:	e7e9      	b.n	8015a1e <SearchAlgorithm+0x7c6>
		current_coord_y++;
 8015a4a:	4b20      	ldr	r3, [pc, #128]	; (8015acc <SearchAlgorithm+0x874>)
 8015a4c:	4a1e      	ldr	r2, [pc, #120]	; (8015ac8 <SearchAlgorithm+0x870>)
 8015a4e:	7819      	ldrb	r1, [r3, #0]
 8015a50:	3101      	adds	r1, #1
 8015a52:	b2c9      	uxtb	r1, r1
 8015a54:	7019      	strb	r1, [r3, #0]
 8015a56:	e7e2      	b.n	8015a1e <SearchAlgorithm+0x7c6>
					trapezoid_slalome(900.0, 90.0, 10000.0);
 8015a58:	ed9f 1a22 	vldr	s2, [pc, #136]	; 8015ae4 <SearchAlgorithm+0x88c>
 8015a5c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8015ad4 <SearchAlgorithm+0x87c>
 8015a60:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8015aec <SearchAlgorithm+0x894>
 8015a64:	f7f6 fd6c 	bl	800c540 <trapezoid_slalome>
	Flag_wallConEn_F = true;
 8015a68:	4f1b      	ldr	r7, [pc, #108]	; (8015ad8 <SearchAlgorithm+0x880>)
 8015a6a:	2301      	movs	r3, #1
	HAL_Delay(400);
 8015a6c:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 8015a70:	703b      	strb	r3, [r7, #0]
	HAL_Delay(400);
 8015a72:	f7f3 f9e7 	bl	8008e44 <HAL_Delay>
	realState.dis = 0;
 8015a76:	2300      	movs	r3, #0
	Flag_wallConEn_F = false;
 8015a78:	2200      	movs	r2, #0
 8015a7a:	703a      	strb	r2, [r7, #0]
	realState.dis = 0;
 8015a7c:	6023      	str	r3, [r4, #0]
	idealState.dis = 0;
 8015a7e:	6033      	str	r3, [r6, #0]
	realState.deg = 0;
 8015a80:	61e3      	str	r3, [r4, #28]
	idealState.deg = 0;
 8015a82:	61f3      	str	r3, [r6, #28]
	reset_error();
 8015a84:	f001 fb58 	bl	8017138 <reset_error>
					trapezoid_slalome(900.0, 90.0, 10000.0);
 8015a88:	ed9f 1a16 	vldr	s2, [pc, #88]	; 8015ae4 <SearchAlgorithm+0x88c>
 8015a8c:	eddf 0a11 	vldr	s1, [pc, #68]	; 8015ad4 <SearchAlgorithm+0x87c>
 8015a90:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8015aec <SearchAlgorithm+0x894>
 8015a94:	f7f6 fd54 	bl	800c540 <trapezoid_slalome>
 8015a98:	e720      	b.n	80158dc <SearchAlgorithm+0x684>
 8015a9a:	bf00      	nop
 8015a9c:	20013524 	.word	0x20013524
 8015aa0:	2000e6d8 	.word	0x2000e6d8
 8015aa4:	20016598 	.word	0x20016598
 8015aa8:	3db851ec 	.word	0x3db851ec
 8015aac:	00000000 	.word	0x00000000
 8015ab0:	20008884 	.word	0x20008884
 8015ab4:	200156c8 	.word	0x200156c8
 8015ab8:	200078b0 	.word	0x200078b0
 8015abc:	2000a7e0 	.word	0x2000a7e0
 8015ac0:	43340000 	.word	0x43340000
 8015ac4:	20000880 	.word	0x20000880
 8015ac8:	200078e0 	.word	0x200078e0
 8015acc:	2000295c 	.word	0x2000295c
 8015ad0:	20015748 	.word	0x20015748
 8015ad4:	42b40000 	.word	0x42b40000
 8015ad8:	20010640 	.word	0x20010640
 8015adc:	20007898 	.word	0x20007898
 8015ae0:	20000058 	.word	0x20000058
 8015ae4:	461c4000 	.word	0x461c4000
 8015ae8:	c2b40000 	.word	0xc2b40000
 8015aec:	44610000 	.word	0x44610000
						&& (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.5
 8015af0:	edd9 7a03 	vldr	s15, [r9, #12]
 8015af4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8015af8:	edd8 6a03 	vldr	s13, [r8, #12]
 8015afc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8015b00:	eef0 7ae7 	vabs.f32	s15, s15
 8015b04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b0c:	dc0d      	bgt.n	8015b2a <SearchAlgorithm+0x8d2>
								|| fabs(IR_Sen.LF - IR_Ref_single.LF) > 0.5)) {
 8015b0e:	edd9 7a00 	vldr	s15, [r9]
 8015b12:	edd8 6a00 	vldr	s13, [r8]
 8015b16:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8015b1a:	eef0 7ae7 	vabs.f32	s15, s15
 8015b1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b26:	f77f aeb0 	ble.w	801588a <SearchAlgorithm+0x632>
					trapezoid_slalome(900.0, -90.0, 10000.0);
 8015b2a:	ed1f 1a12 	vldr	s2, [pc, #-72]	; 8015ae4 <SearchAlgorithm+0x88c>
 8015b2e:	ed5f 0a12 	vldr	s1, [pc, #-72]	; 8015ae8 <SearchAlgorithm+0x890>
 8015b32:	ed1f 0a12 	vldr	s0, [pc, #-72]	; 8015aec <SearchAlgorithm+0x894>
 8015b36:	f7f6 fd03 	bl	800c540 <trapezoid_slalome>
	Flag_wallConEn_F = true;
 8015b3a:	4f13      	ldr	r7, [pc, #76]	; (8015b88 <SearchAlgorithm+0x930>)
 8015b3c:	2301      	movs	r3, #1
	HAL_Delay(400);
 8015b3e:	f44f 70c8 	mov.w	r0, #400	; 0x190
	Flag_wallConEn_F = true;
 8015b42:	703b      	strb	r3, [r7, #0]
	HAL_Delay(400);
 8015b44:	f7f3 f97e 	bl	8008e44 <HAL_Delay>
	realState.dis = 0;
 8015b48:	2300      	movs	r3, #0
	Flag_wallConEn_F = false;
 8015b4a:	2200      	movs	r2, #0
 8015b4c:	703a      	strb	r2, [r7, #0]
	realState.dis = 0;
 8015b4e:	6023      	str	r3, [r4, #0]
	idealState.dis = 0;
 8015b50:	6033      	str	r3, [r6, #0]
	realState.deg = 0;
 8015b52:	61e3      	str	r3, [r4, #28]
	idealState.deg = 0;
 8015b54:	61f3      	str	r3, [r6, #28]
	reset_error();
 8015b56:	f001 faef 	bl	8017138 <reset_error>
					trapezoid_slalome(900.0, -90.0, 10000.0);
 8015b5a:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 8015b8c <SearchAlgorithm+0x934>
 8015b5e:	eddf 0a0c 	vldr	s1, [pc, #48]	; 8015b90 <SearchAlgorithm+0x938>
 8015b62:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8015b94 <SearchAlgorithm+0x93c>
 8015b66:	f7f6 fceb 	bl	800c540 <trapezoid_slalome>
 8015b6a:	e6b7      	b.n	80158dc <SearchAlgorithm+0x684>
			direction = 0;
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	601a      	str	r2, [r3, #0]
 8015b70:	e6cf      	b.n	8015912 <SearchAlgorithm+0x6ba>
 8015b72:	4770      	bx	lr
			direction = 2;
 8015b74:	2202      	movs	r2, #2
 8015b76:	601a      	str	r2, [r3, #0]
 8015b78:	e6cb      	b.n	8015912 <SearchAlgorithm+0x6ba>
 8015b7a:	4b07      	ldr	r3, [pc, #28]	; (8015b98 <SearchAlgorithm+0x940>)
 8015b7c:	4a07      	ldr	r2, [pc, #28]	; (8015b9c <SearchAlgorithm+0x944>)
 8015b7e:	e74e      	b.n	8015a1e <SearchAlgorithm+0x7c6>
 8015b80:	4b05      	ldr	r3, [pc, #20]	; (8015b98 <SearchAlgorithm+0x940>)
 8015b82:	4a06      	ldr	r2, [pc, #24]	; (8015b9c <SearchAlgorithm+0x944>)
 8015b84:	e71a      	b.n	80159bc <SearchAlgorithm+0x764>
 8015b86:	bf00      	nop
 8015b88:	20010640 	.word	0x20010640
 8015b8c:	461c4000 	.word	0x461c4000
 8015b90:	c2b40000 	.word	0xc2b40000
 8015b94:	44610000 	.word	0x44610000
 8015b98:	2000295c 	.word	0x2000295c
 8015b9c:	200078e0 	.word	0x200078e0

08015ba0 <ModeSelect>:
#include "motor.h"
#include "drive.h"
#include "flash.h"
#include "wallsensor.h"

uint8_t ModeSelect() {
 8015ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ba4:	f8df a29c 	ldr.w	sl, [pc, #668]	; 8015e44 <ModeSelect+0x2a4>
 8015ba8:	4ea1      	ldr	r6, [pc, #644]	; (8015e30 <ModeSelect+0x290>)
			if (mode_gyro_X < 0) {
				mode++;
				if (mode == 4) {
					mode = 0;
				}
				Speaker_ON(&htim2);
 8015baa:	4da2      	ldr	r5, [pc, #648]	; (8015e34 <ModeSelect+0x294>)
uint8_t ModeSelect() {
 8015bac:	ed2d 8b02 	vpush	{d8}
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015bb0:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 8015e38 <ModeSelect+0x298>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015bb4:	eddf 8aa1 	vldr	s17, [pc, #644]	; 8015e3c <ModeSelect+0x29c>
	LED(0x10);
 8015bb8:	2010      	movs	r0, #16
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015bba:	2400      	movs	r4, #0
	reset: LED_L_mode = 0x10;
 8015bbc:	4607      	mov	r7, r0
	LED(0x10);
 8015bbe:	f001 f9c9 	bl	8016f54 <LED>
	Flag_modeSelectEn = true;
 8015bc2:	2301      	movs	r3, #1
 8015bc4:	f88a 3000 	strb.w	r3, [sl]
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015bc8:	8833      	ldrh	r3, [r6, #0]
 8015bca:	b21b      	sxth	r3, r3
 8015bcc:	ee07 3a90 	vmov	s15, r3
 8015bd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015bd4:	eef0 7ae7 	vabs.f32	s15, s15
 8015bd8:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015be0:	d528      	bpl.n	8015c34 <ModeSelect+0x94>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015be2:	f8df 825c 	ldr.w	r8, [pc, #604]	; 8015e40 <ModeSelect+0x2a0>
 8015be6:	f8b8 3000 	ldrh.w	r3, [r8]
 8015bea:	b21b      	sxth	r3, r3
 8015bec:	ee07 3a90 	vmov	s15, r3
 8015bf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015bf4:	eef0 7ae7 	vabs.f32	s15, s15
 8015bf8:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c00:	f100 8261 	bmi.w	80160c6 <ModeSelect+0x526>
			if (mode_gyro_X < 0) {
 8015c04:	f8b8 3000 	ldrh.w	r3, [r8]
 8015c08:	0418      	lsls	r0, r3, #16
 8015c0a:	f100 8185 	bmi.w	8015f18 <ModeSelect+0x378>
				Speaker_Herz(&htim2, Sc_C);
				HAL_Delay(70);
				Speaker_OFF(&htim2);
			} else if (mode_gyro_X > 0) {
 8015c0e:	f8b8 3000 	ldrh.w	r3, [r8]
 8015c12:	b21b      	sxth	r3, r3
 8015c14:	2b00      	cmp	r3, #0
 8015c16:	f340 8191 	ble.w	8015f3c <ModeSelect+0x39c>

				if (mode == 0) {
 8015c1a:	2c00      	cmp	r4, #0
 8015c1c:	f000 8116 	beq.w	8015e4c <ModeSelect+0x2ac>
					mode = 3;
				} else {
					mode--;
 8015c20:	3c01      	subs	r4, #1
				}
				Speaker_ON(&htim2);
 8015c22:	4628      	mov	r0, r5
 8015c24:	f001 fa04 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, Sc_B);
 8015c28:	f44f 7177 	mov.w	r1, #988	; 0x3dc
					mode--;
 8015c2c:	b2e4      	uxtb	r4, r4
 8015c2e:	e17c      	b.n	8015f2a <ModeSelect+0x38a>
				LED(0x70);
				LED_L_mode = 0x70;
				break;
			case 3:
				LED(0xF0);
				LED_L_mode = 0xF0;
 8015c30:	27f0      	movs	r7, #240	; 0xf0
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015c32:	2403      	movs	r4, #3
 8015c34:	f047 0908 	orr.w	r9, r7, #8
				break;
			}
			HAL_Delay(10);
		}
	}
	Speaker_Herz(&htim2, Sc_Ch);
 8015c38:	f640 012d 	movw	r1, #2093	; 0x82d
 8015c3c:	4628      	mov	r0, r5
 8015c3e:	f001 fa0d 	bl	801705c <Speaker_Herz>
	Speaker_ON(&htim2);
 8015c42:	4628      	mov	r0, r5
 8015c44:	f001 f9f4 	bl	8017030 <Speaker_ON>
	HAL_Delay(100);
 8015c48:	2064      	movs	r0, #100	; 0x64
 8015c4a:	f7f3 f8fb 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 8015c4e:	4628      	mov	r0, r5
 8015c50:	f001 fa1e 	bl	8017090 <Speaker_OFF>
	HAL_Delay(100);
 8015c54:	2064      	movs	r0, #100	; 0x64
 8015c56:	f7f3 f8f5 	bl	8008e44 <HAL_Delay>

	Speaker_ON(&htim2);
 8015c5a:	4628      	mov	r0, r5
 8015c5c:	f001 f9e8 	bl	8017030 <Speaker_ON>
	HAL_Delay(100);
 8015c60:	2064      	movs	r0, #100	; 0x64
 8015c62:	f7f3 f8ef 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 8015c66:	4628      	mov	r0, r5
 8015c68:	f001 fa12 	bl	8017090 <Speaker_OFF>
	HAL_Delay(100);

	LED(0x08 | LED_L_mode);
	while (fabs((float) mode_gyro_Y) < 15000.0) {
		if (fabs((float) mode_gyro_Z) > 15000.0) {
 8015c6c:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8015e48 <ModeSelect+0x2a8>
	HAL_Delay(100);
 8015c70:	2064      	movs	r0, #100	; 0x64
 8015c72:	f7f3 f8e7 	bl	8008e44 <HAL_Delay>
	LED(0x08 | LED_L_mode);
 8015c76:	4648      	mov	r0, r9
 8015c78:	f001 f96c 	bl	8016f54 <LED>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015c7c:	8833      	ldrh	r3, [r6, #0]
 8015c7e:	b21b      	sxth	r3, r3
 8015c80:	ee07 3a90 	vmov	s15, r3
 8015c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015c88:	eef0 7ae7 	vabs.f32	s15, s15
 8015c8c:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c94:	d567      	bpl.n	8015d66 <ModeSelect+0x1c6>
		if (fabs((float) mode_gyro_Z) > 15000.0) {
 8015c96:	f8b8 3000 	ldrh.w	r3, [r8]
 8015c9a:	b21b      	sxth	r3, r3
 8015c9c:	ee07 3a90 	vmov	s15, r3
 8015ca0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015ca4:	eef0 7ae7 	vabs.f32	s15, s15
 8015ca8:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015cac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cb0:	f300 8090 	bgt.w	8015dd4 <ModeSelect+0x234>
			HAL_Delay(70);
			mode = 0;

			goto reset;
		}
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015cb4:	4a62      	ldr	r2, [pc, #392]	; (8015e40 <ModeSelect+0x2a0>)
 8015cb6:	8813      	ldrh	r3, [r2, #0]
 8015cb8:	b21b      	sxth	r3, r3
 8015cba:	ee07 3a90 	vmov	s15, r3
 8015cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015cc2:	eef0 7ae7 	vabs.f32	s15, s15
 8015cc6:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cce:	d435      	bmi.n	8015d3c <ModeSelect+0x19c>
			HAL_Delay(1);
		} else {
			if (mode_gyro_X < 0) {
 8015cd0:	8813      	ldrh	r3, [r2, #0]
 8015cd2:	041b      	lsls	r3, r3, #16
 8015cd4:	d436      	bmi.n	8015d44 <ModeSelect+0x1a4>
				}
				Speaker_ON(&htim2);
				Speaker_Herz(&htim2, Sc_C);
				HAL_Delay(70);
				Speaker_OFF(&htim2);
			} else if (mode_gyro_X > 0) {
 8015cd6:	8813      	ldrh	r3, [r2, #0]
 8015cd8:	b21b      	sxth	r3, r3
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	dd11      	ble.n	8015d02 <ModeSelect+0x162>
				if (mode >> 4 == 0) {
 8015cde:	0923      	lsrs	r3, r4, #4
 8015ce0:	d13b      	bne.n	8015d5a <ModeSelect+0x1ba>
					mode = mode | 0x30;
 8015ce2:	f044 0430 	orr.w	r4, r4, #48	; 0x30
				} else {
					mode -= 16;
				}
				Speaker_ON(&htim2);
 8015ce6:	4628      	mov	r0, r5
 8015ce8:	f001 f9a2 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, Sc_B);
 8015cec:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8015cf0:	4628      	mov	r0, r5
 8015cf2:	f001 f9b3 	bl	801705c <Speaker_Herz>
				HAL_Delay(70);
 8015cf6:	2046      	movs	r0, #70	; 0x46
 8015cf8:	f7f3 f8a4 	bl	8008e44 <HAL_Delay>
				Speaker_OFF(&htim2);
 8015cfc:	4628      	mov	r0, r5
 8015cfe:	f001 f9c7 	bl	8017090 <Speaker_OFF>
			}

			switch (mode >> 4) {
 8015d02:	0923      	lsrs	r3, r4, #4
 8015d04:	2b03      	cmp	r3, #3
 8015d06:	d807      	bhi.n	8015d18 <ModeSelect+0x178>
 8015d08:	e8df f003 	tbb	[pc, r3]
 8015d0c:	020a0f14 	.word	0x020a0f14
				break;
			case 2:
				LED(0x0E | LED_L_mode);
				break;
			case 3:
				LED(0x0F | LED_L_mode);
 8015d10:	f047 000f 	orr.w	r0, r7, #15
 8015d14:	f001 f91e 	bl	8016f54 <LED>
				break;
			}
			HAL_Delay(10);
 8015d18:	200a      	movs	r0, #10
 8015d1a:	f7f3 f893 	bl	8008e44 <HAL_Delay>
 8015d1e:	e7ad      	b.n	8015c7c <ModeSelect+0xdc>
				LED(0x0E | LED_L_mode);
 8015d20:	f047 000e 	orr.w	r0, r7, #14
 8015d24:	f001 f916 	bl	8016f54 <LED>
				break;
 8015d28:	e7f6      	b.n	8015d18 <ModeSelect+0x178>
				LED(0x0C | LED_L_mode);
 8015d2a:	f047 000c 	orr.w	r0, r7, #12
 8015d2e:	f001 f911 	bl	8016f54 <LED>
				break;
 8015d32:	e7f1      	b.n	8015d18 <ModeSelect+0x178>
				LED(0x08 | LED_L_mode);
 8015d34:	4648      	mov	r0, r9
 8015d36:	f001 f90d 	bl	8016f54 <LED>
				break;
 8015d3a:	e7ed      	b.n	8015d18 <ModeSelect+0x178>
			HAL_Delay(1);
 8015d3c:	2001      	movs	r0, #1
 8015d3e:	f7f3 f881 	bl	8008e44 <HAL_Delay>
 8015d42:	e79b      	b.n	8015c7c <ModeSelect+0xdc>
				if (mode >> 4 == 3) {
 8015d44:	0923      	lsrs	r3, r4, #4
 8015d46:	2b03      	cmp	r3, #3
 8015d48:	d00a      	beq.n	8015d60 <ModeSelect+0x1c0>
					mode += 16;
 8015d4a:	3410      	adds	r4, #16
 8015d4c:	b2e4      	uxtb	r4, r4
				Speaker_ON(&htim2);
 8015d4e:	4628      	mov	r0, r5
 8015d50:	f001 f96e 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, Sc_C);
 8015d54:	f240 4117 	movw	r1, #1047	; 0x417
 8015d58:	e7ca      	b.n	8015cf0 <ModeSelect+0x150>
					mode -= 16;
 8015d5a:	3c10      	subs	r4, #16
 8015d5c:	b2e4      	uxtb	r4, r4
 8015d5e:	e7c2      	b.n	8015ce6 <ModeSelect+0x146>
					mode = (mode | 0xF0) ^ 0xF0;
 8015d60:	f004 040f 	and.w	r4, r4, #15
 8015d64:	e7f3      	b.n	8015d4e <ModeSelect+0x1ae>
		}
	}
	Speaker_Herz(&htim2, Sc_Ch);
 8015d66:	f640 012d 	movw	r1, #2093	; 0x82d
 8015d6a:	4832      	ldr	r0, [pc, #200]	; (8015e34 <ModeSelect+0x294>)
 8015d6c:	f001 f976 	bl	801705c <Speaker_Herz>
	Speaker_ON(&htim2);
 8015d70:	4830      	ldr	r0, [pc, #192]	; (8015e34 <ModeSelect+0x294>)
 8015d72:	f001 f95d 	bl	8017030 <Speaker_ON>
	HAL_Delay(70);
 8015d76:	2046      	movs	r0, #70	; 0x46
 8015d78:	f7f3 f864 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 8015d7c:	482d      	ldr	r0, [pc, #180]	; (8015e34 <ModeSelect+0x294>)
 8015d7e:	f001 f987 	bl	8017090 <Speaker_OFF>
	HAL_Delay(70);
 8015d82:	2046      	movs	r0, #70	; 0x46
 8015d84:	f7f3 f85e 	bl	8008e44 <HAL_Delay>

	Speaker_ON(&htim2);
 8015d88:	482a      	ldr	r0, [pc, #168]	; (8015e34 <ModeSelect+0x294>)
 8015d8a:	f001 f951 	bl	8017030 <Speaker_ON>
	HAL_Delay(70);
 8015d8e:	2046      	movs	r0, #70	; 0x46
 8015d90:	f7f3 f858 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 8015d94:	4827      	ldr	r0, [pc, #156]	; (8015e34 <ModeSelect+0x294>)
 8015d96:	f001 f97b 	bl	8017090 <Speaker_OFF>
	HAL_Delay(70);
 8015d9a:	2046      	movs	r0, #70	; 0x46
 8015d9c:	f7f3 f852 	bl	8008e44 <HAL_Delay>

	Speaker_ON(&htim2);
 8015da0:	4824      	ldr	r0, [pc, #144]	; (8015e34 <ModeSelect+0x294>)
 8015da2:	f001 f945 	bl	8017030 <Speaker_ON>
	HAL_Delay(70);
 8015da6:	2046      	movs	r0, #70	; 0x46
 8015da8:	f7f3 f84c 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 8015dac:	4821      	ldr	r0, [pc, #132]	; (8015e34 <ModeSelect+0x294>)
 8015dae:	f001 f96f 	bl	8017090 <Speaker_OFF>
	HAL_Delay(70);
 8015db2:	2046      	movs	r0, #70	; 0x46
 8015db4:	f7f3 f846 	bl	8008e44 <HAL_Delay>
	LED(0x00);
 8015db8:	2000      	movs	r0, #0
 8015dba:	f001 f8cb 	bl	8016f54 <LED>
	HAL_Delay(200);
 8015dbe:	20c8      	movs	r0, #200	; 0xc8
 8015dc0:	f7f3 f840 	bl	8008e44 <HAL_Delay>
	Flag_modeSelectEn = false;
 8015dc4:	2300      	movs	r3, #0
	return mode;
}
 8015dc6:	4620      	mov	r0, r4
	Flag_modeSelectEn = false;
 8015dc8:	f88a 3000 	strb.w	r3, [sl]
}
 8015dcc:	ecbd 8b02 	vpop	{d8}
 8015dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			LED(0x00);
 8015dd4:	2000      	movs	r0, #0
 8015dd6:	f001 f8bd 	bl	8016f54 <LED>
			Speaker_Herz(&htim2, Sc_Cl);
 8015dda:	f240 210b 	movw	r1, #523	; 0x20b
 8015dde:	4628      	mov	r0, r5
 8015de0:	f001 f93c 	bl	801705c <Speaker_Herz>
			Speaker_ON(&htim2);
 8015de4:	4628      	mov	r0, r5
 8015de6:	f001 f923 	bl	8017030 <Speaker_ON>
			HAL_Delay(70);
 8015dea:	2046      	movs	r0, #70	; 0x46
 8015dec:	f7f3 f82a 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8015df0:	4628      	mov	r0, r5
 8015df2:	f001 f94d 	bl	8017090 <Speaker_OFF>
			HAL_Delay(70);
 8015df6:	2046      	movs	r0, #70	; 0x46
 8015df8:	f7f3 f824 	bl	8008e44 <HAL_Delay>
			Speaker_ON(&htim2);
 8015dfc:	4628      	mov	r0, r5
 8015dfe:	f001 f917 	bl	8017030 <Speaker_ON>
			HAL_Delay(70);
 8015e02:	2046      	movs	r0, #70	; 0x46
 8015e04:	f7f3 f81e 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8015e08:	4628      	mov	r0, r5
 8015e0a:	f001 f941 	bl	8017090 <Speaker_OFF>
			HAL_Delay(70);
 8015e0e:	2046      	movs	r0, #70	; 0x46
 8015e10:	f7f3 f818 	bl	8008e44 <HAL_Delay>
			Speaker_ON(&htim2);
 8015e14:	4628      	mov	r0, r5
 8015e16:	f001 f90b 	bl	8017030 <Speaker_ON>
			HAL_Delay(70);
 8015e1a:	2046      	movs	r0, #70	; 0x46
 8015e1c:	f7f3 f812 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8015e20:	4628      	mov	r0, r5
 8015e22:	f001 f935 	bl	8017090 <Speaker_OFF>
			HAL_Delay(70);
 8015e26:	2046      	movs	r0, #70	; 0x46
 8015e28:	f7f3 f80c 	bl	8008e44 <HAL_Delay>
			goto reset;
 8015e2c:	e6c4      	b.n	8015bb8 <ModeSelect+0x18>
 8015e2e:	bf00      	nop
 8015e30:	2000b7cc 	.word	0x2000b7cc
 8015e34:	200156c8 	.word	0x200156c8
 8015e38:	466a6000 	.word	0x466a6000
 8015e3c:	469c4000 	.word	0x469c4000
 8015e40:	20010642 	.word	0x20010642
 8015e44:	2000585d 	.word	0x2000585d
 8015e48:	2000294a 	.word	0x2000294a
				Speaker_ON(&htim2);
 8015e4c:	4628      	mov	r0, r5
 8015e4e:	f001 f8ef 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, Sc_B);
 8015e52:	f44f 7177 	mov.w	r1, #988	; 0x3dc
 8015e56:	4628      	mov	r0, r5
 8015e58:	f001 f900 	bl	801705c <Speaker_Herz>
				HAL_Delay(70);
 8015e5c:	2046      	movs	r0, #70	; 0x46
 8015e5e:	f7f2 fff1 	bl	8008e44 <HAL_Delay>
				Speaker_OFF(&htim2);
 8015e62:	4628      	mov	r0, r5
 8015e64:	f001 f914 	bl	8017090 <Speaker_OFF>
				LED(0xF0);
 8015e68:	20f0      	movs	r0, #240	; 0xf0
 8015e6a:	f001 f873 	bl	8016f54 <LED>
			HAL_Delay(10);
 8015e6e:	200a      	movs	r0, #10
 8015e70:	f7f2 ffe8 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015e74:	8833      	ldrh	r3, [r6, #0]
 8015e76:	b21b      	sxth	r3, r3
 8015e78:	ee07 3a90 	vmov	s15, r3
 8015e7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015e80:	eef0 7ae7 	vabs.f32	s15, s15
 8015e84:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e8c:	f140 815e 	bpl.w	801614c <ModeSelect+0x5ac>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015e90:	f8b8 3000 	ldrh.w	r3, [r8]
 8015e94:	b21b      	sxth	r3, r3
 8015e96:	ee07 3a90 	vmov	s15, r3
 8015e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015e9e:	eef0 7ae7 	vabs.f32	s15, s15
 8015ea2:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015eaa:	f100 80ea 	bmi.w	8016082 <ModeSelect+0x4e2>
			if (mode_gyro_X < 0) {
 8015eae:	f8b8 3000 	ldrh.w	r3, [r8]
 8015eb2:	2403      	movs	r4, #3
				LED_L_mode = 0xF0;
 8015eb4:	27f0      	movs	r7, #240	; 0xf0
			if (mode_gyro_X < 0) {
 8015eb6:	041b      	lsls	r3, r3, #16
 8015eb8:	d42e      	bmi.n	8015f18 <ModeSelect+0x378>
			} else if (mode_gyro_X > 0) {
 8015eba:	f8b8 3000 	ldrh.w	r3, [r8]
 8015ebe:	b21b      	sxth	r3, r3
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	f73f aead 	bgt.w	8015c20 <ModeSelect+0x80>
				LED(0xF0);
 8015ec6:	20f0      	movs	r0, #240	; 0xf0
 8015ec8:	2403      	movs	r4, #3
 8015eca:	f001 f843 	bl	8016f54 <LED>
			HAL_Delay(10);
 8015ece:	200a      	movs	r0, #10
 8015ed0:	f7f2 ffb8 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015ed4:	8833      	ldrh	r3, [r6, #0]
				LED_L_mode = 0xF0;
 8015ed6:	27f0      	movs	r7, #240	; 0xf0
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015ed8:	b21b      	sxth	r3, r3
 8015eda:	ee07 3a90 	vmov	s15, r3
 8015ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015ee2:	eef0 7ae7 	vabs.f32	s15, s15
 8015ee6:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015eee:	f57f ae9f 	bpl.w	8015c30 <ModeSelect+0x90>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015ef2:	f8b8 3000 	ldrh.w	r3, [r8]
 8015ef6:	b21b      	sxth	r3, r3
 8015ef8:	ee07 3a90 	vmov	s15, r3
 8015efc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015f00:	eef0 7ae7 	vabs.f32	s15, s15
 8015f04:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f0c:	f100 80d9 	bmi.w	80160c2 <ModeSelect+0x522>
			if (mode_gyro_X < 0) {
 8015f10:	f8b8 3000 	ldrh.w	r3, [r8]
 8015f14:	0418      	lsls	r0, r3, #16
 8015f16:	d5d0      	bpl.n	8015eba <ModeSelect+0x31a>
				mode++;
 8015f18:	3401      	adds	r4, #1
				Speaker_ON(&htim2);
 8015f1a:	4628      	mov	r0, r5
				mode++;
 8015f1c:	b2e4      	uxtb	r4, r4
				if (mode == 4) {
 8015f1e:	2c04      	cmp	r4, #4
 8015f20:	d049      	beq.n	8015fb6 <ModeSelect+0x416>
				Speaker_ON(&htim2);
 8015f22:	f001 f885 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, Sc_C);
 8015f26:	f240 4117 	movw	r1, #1047	; 0x417
				Speaker_Herz(&htim2, Sc_B);
 8015f2a:	4628      	mov	r0, r5
 8015f2c:	f001 f896 	bl	801705c <Speaker_Herz>
				HAL_Delay(70);
 8015f30:	2046      	movs	r0, #70	; 0x46
 8015f32:	f7f2 ff87 	bl	8008e44 <HAL_Delay>
				Speaker_OFF(&htim2);
 8015f36:	4628      	mov	r0, r5
 8015f38:	f001 f8aa 	bl	8017090 <Speaker_OFF>
			switch (mode) {
 8015f3c:	2c03      	cmp	r4, #3
 8015f3e:	f200 810f 	bhi.w	8016160 <ModeSelect+0x5c0>
 8015f42:	a301      	add	r3, pc, #4	; (adr r3, 8015f48 <ModeSelect+0x3a8>)
 8015f44:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
 8015f48:	08016031 	.word	0x08016031
 8015f4c:	080160cf 	.word	0x080160cf
 8015f50:	08015f59 	.word	0x08015f59
 8015f54:	08015ec7 	.word	0x08015ec7
				LED(0x70);
 8015f58:	2070      	movs	r0, #112	; 0x70
				LED_L_mode = 0x70;
 8015f5a:	4607      	mov	r7, r0
				LED(0x70);
 8015f5c:	f000 fffa 	bl	8016f54 <LED>
			HAL_Delay(10);
 8015f60:	200a      	movs	r0, #10
 8015f62:	f7f2 ff6f 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015f66:	8833      	ldrh	r3, [r6, #0]
 8015f68:	b21b      	sxth	r3, r3
 8015f6a:	ee07 3a90 	vmov	s15, r3
 8015f6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015f72:	eef0 7ae7 	vabs.f32	s15, s15
 8015f76:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f7e:	f57f ae59 	bpl.w	8015c34 <ModeSelect+0x94>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015f82:	f8b8 3000 	ldrh.w	r3, [r8]
 8015f86:	b21b      	sxth	r3, r3
 8015f88:	ee07 3a90 	vmov	s15, r3
 8015f8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015f90:	eef0 7ae7 	vabs.f32	s15, s15
 8015f94:	eef4 7ae8 	vcmpe.f32	s15, s17
 8015f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f9c:	f100 80cc 	bmi.w	8016138 <ModeSelect+0x598>
			if (mode_gyro_X < 0) {
 8015fa0:	f8b8 3000 	ldrh.w	r3, [r8]
 8015fa4:	0419      	lsls	r1, r3, #16
 8015fa6:	d4b7      	bmi.n	8015f18 <ModeSelect+0x378>
			} else if (mode_gyro_X > 0) {
 8015fa8:	f8b8 3000 	ldrh.w	r3, [r8]
 8015fac:	b21b      	sxth	r3, r3
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	f73f ae33 	bgt.w	8015c1a <ModeSelect+0x7a>
 8015fb4:	e7d0      	b.n	8015f58 <ModeSelect+0x3b8>
				Speaker_ON(&htim2);
 8015fb6:	f001 f83b 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, Sc_C);
 8015fba:	f240 4117 	movw	r1, #1047	; 0x417
 8015fbe:	4628      	mov	r0, r5
 8015fc0:	f001 f84c 	bl	801705c <Speaker_Herz>
				HAL_Delay(70);
 8015fc4:	2046      	movs	r0, #70	; 0x46
 8015fc6:	f7f2 ff3d 	bl	8008e44 <HAL_Delay>
				Speaker_OFF(&htim2);
 8015fca:	4628      	mov	r0, r5
 8015fcc:	f001 f860 	bl	8017090 <Speaker_OFF>
				LED(0x10);
 8015fd0:	2010      	movs	r0, #16
 8015fd2:	f000 ffbf 	bl	8016f54 <LED>
			HAL_Delay(10);
 8015fd6:	200a      	movs	r0, #10
 8015fd8:	f7f2 ff34 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8015fdc:	8833      	ldrh	r3, [r6, #0]
 8015fde:	b21b      	sxth	r3, r3
 8015fe0:	ee07 3a90 	vmov	s15, r3
 8015fe4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015fe8:	eef0 7ae7 	vabs.f32	s15, s15
 8015fec:	eef4 7ac8 	vcmpe.f32	s15, s16
 8015ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ff4:	f140 80a5 	bpl.w	8016142 <ModeSelect+0x5a2>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8015ff8:	f8b8 3000 	ldrh.w	r3, [r8]
 8015ffc:	b21b      	sxth	r3, r3
 8015ffe:	ee07 3a90 	vmov	s15, r3
 8016002:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016006:	eef0 7ae7 	vabs.f32	s15, s15
 801600a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801600e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016012:	f100 808b 	bmi.w	801612c <ModeSelect+0x58c>
			if (mode_gyro_X < 0) {
 8016016:	f8b8 3000 	ldrh.w	r3, [r8]
 801601a:	2400      	movs	r4, #0
				LED_L_mode = 0x10;
 801601c:	2710      	movs	r7, #16
			if (mode_gyro_X < 0) {
 801601e:	0419      	lsls	r1, r3, #16
 8016020:	f53f af7a 	bmi.w	8015f18 <ModeSelect+0x378>
			} else if (mode_gyro_X > 0) {
 8016024:	f8b8 3000 	ldrh.w	r3, [r8]
 8016028:	b21b      	sxth	r3, r3
 801602a:	42a3      	cmp	r3, r4
 801602c:	f73f af0e 	bgt.w	8015e4c <ModeSelect+0x2ac>
				LED(0x10);
 8016030:	2010      	movs	r0, #16
 8016032:	2400      	movs	r4, #0
 8016034:	f000 ff8e 	bl	8016f54 <LED>
			HAL_Delay(10);
 8016038:	200a      	movs	r0, #10
 801603a:	f7f2 ff03 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 801603e:	8833      	ldrh	r3, [r6, #0]
				LED_L_mode = 0x10;
 8016040:	2710      	movs	r7, #16
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8016042:	b21b      	sxth	r3, r3
 8016044:	ee07 3a90 	vmov	s15, r3
 8016048:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801604c:	eef0 7ae7 	vabs.f32	s15, s15
 8016050:	eef4 7ac8 	vcmpe.f32	s15, s16
 8016054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016058:	d57d      	bpl.n	8016156 <ModeSelect+0x5b6>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 801605a:	f8b8 3000 	ldrh.w	r3, [r8]
 801605e:	b21b      	sxth	r3, r3
 8016060:	ee07 3a90 	vmov	s15, r3
 8016064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016068:	eef0 7ae7 	vabs.f32	s15, s15
 801606c:	eef4 7ae8 	vcmpe.f32	s15, s17
 8016070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016074:	d45a      	bmi.n	801612c <ModeSelect+0x58c>
			if (mode_gyro_X < 0) {
 8016076:	f8b8 3000 	ldrh.w	r3, [r8]
 801607a:	041a      	lsls	r2, r3, #16
 801607c:	f53f af4c 	bmi.w	8015f18 <ModeSelect+0x378>
 8016080:	e7d0      	b.n	8016024 <ModeSelect+0x484>
			HAL_Delay(1);
 8016082:	2001      	movs	r0, #1
 8016084:	f7f2 fede 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8016088:	8833      	ldrh	r3, [r6, #0]
 801608a:	b21b      	sxth	r3, r3
 801608c:	ee07 3a90 	vmov	s15, r3
 8016090:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016094:	eef0 7ae7 	vabs.f32	s15, s15
 8016098:	eef4 7ac8 	vcmpe.f32	s15, s16
 801609c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160a0:	f57f adc6 	bpl.w	8015c30 <ModeSelect+0x90>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 80160a4:	f8b8 3000 	ldrh.w	r3, [r8]
 80160a8:	b21b      	sxth	r3, r3
 80160aa:	ee07 3a90 	vmov	s15, r3
 80160ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80160b2:	eef0 7ae7 	vabs.f32	s15, s15
 80160b6:	eef4 7ae8 	vcmpe.f32	s15, s17
 80160ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160be:	f57f aef6 	bpl.w	8015eae <ModeSelect+0x30e>
				LED_L_mode = 0xF0;
 80160c2:	27f0      	movs	r7, #240	; 0xf0
		if (fabs((float) mode_gyro_X) < 20000.0) {
 80160c4:	2403      	movs	r4, #3
			HAL_Delay(1);
 80160c6:	2001      	movs	r0, #1
 80160c8:	f7f2 febc 	bl	8008e44 <HAL_Delay>
 80160cc:	e57c      	b.n	8015bc8 <ModeSelect+0x28>
				LED(0x30);
 80160ce:	2030      	movs	r0, #48	; 0x30
				LED_L_mode = 0x30;
 80160d0:	4607      	mov	r7, r0
				LED(0x30);
 80160d2:	f000 ff3f 	bl	8016f54 <LED>
			HAL_Delay(10);
 80160d6:	200a      	movs	r0, #10
 80160d8:	f7f2 feb4 	bl	8008e44 <HAL_Delay>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 80160dc:	8833      	ldrh	r3, [r6, #0]
 80160de:	b21b      	sxth	r3, r3
 80160e0:	ee07 3a90 	vmov	s15, r3
 80160e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80160e8:	eef0 7ae7 	vabs.f32	s15, s15
 80160ec:	eef4 7ac8 	vcmpe.f32	s15, s16
 80160f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160f4:	f57f ad9e 	bpl.w	8015c34 <ModeSelect+0x94>
		if (fabs((float) mode_gyro_X) < 20000.0) {
 80160f8:	f8b8 3000 	ldrh.w	r3, [r8]
 80160fc:	b21b      	sxth	r3, r3
 80160fe:	ee07 3a90 	vmov	s15, r3
 8016102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016106:	eef0 7ae7 	vabs.f32	s15, s15
 801610a:	eef4 7ae8 	vcmpe.f32	s15, s17
 801610e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016112:	d423      	bmi.n	801615c <ModeSelect+0x5bc>
			if (mode_gyro_X < 0) {
 8016114:	f8b8 3000 	ldrh.w	r3, [r8]
 8016118:	041a      	lsls	r2, r3, #16
 801611a:	f53f aefd 	bmi.w	8015f18 <ModeSelect+0x378>
			} else if (mode_gyro_X > 0) {
 801611e:	f8b8 3000 	ldrh.w	r3, [r8]
 8016122:	b21b      	sxth	r3, r3
 8016124:	2b00      	cmp	r3, #0
 8016126:	f73f ad78 	bgt.w	8015c1a <ModeSelect+0x7a>
 801612a:	e7d0      	b.n	80160ce <ModeSelect+0x52e>
			HAL_Delay(1);
 801612c:	2001      	movs	r0, #1
				LED_L_mode = 0x10;
 801612e:	2710      	movs	r7, #16
		if (fabs((float) mode_gyro_X) < 20000.0) {
 8016130:	2400      	movs	r4, #0
			HAL_Delay(1);
 8016132:	f7f2 fe87 	bl	8008e44 <HAL_Delay>
 8016136:	e547      	b.n	8015bc8 <ModeSelect+0x28>
 8016138:	2001      	movs	r0, #1
				LED_L_mode = 0x70;
 801613a:	2770      	movs	r7, #112	; 0x70
			HAL_Delay(1);
 801613c:	f7f2 fe82 	bl	8008e44 <HAL_Delay>
 8016140:	e542      	b.n	8015bc8 <ModeSelect+0x28>
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8016142:	f04f 0918 	mov.w	r9, #24
				LED_L_mode = 0x10;
 8016146:	2710      	movs	r7, #16
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8016148:	2400      	movs	r4, #0
 801614a:	e575      	b.n	8015c38 <ModeSelect+0x98>
 801614c:	f04f 09f8 	mov.w	r9, #248	; 0xf8
				LED_L_mode = 0xF0;
 8016150:	27f0      	movs	r7, #240	; 0xf0
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8016152:	2403      	movs	r4, #3
 8016154:	e570      	b.n	8015c38 <ModeSelect+0x98>
				LED_L_mode = 0x10;
 8016156:	2710      	movs	r7, #16
	while (fabs((float) mode_gyro_Y) < 15000.0) {
 8016158:	2400      	movs	r4, #0
 801615a:	e56b      	b.n	8015c34 <ModeSelect+0x94>
				LED_L_mode = 0x30;
 801615c:	2730      	movs	r7, #48	; 0x30
 801615e:	e7b2      	b.n	80160c6 <ModeSelect+0x526>
			HAL_Delay(10);
 8016160:	200a      	movs	r0, #10
 8016162:	f7f2 fe6f 	bl	8008e44 <HAL_Delay>
 8016166:	e52f      	b.n	8015bc8 <ModeSelect+0x28>

08016168 <selectmenu>:
void selectmenu() {
 8016168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801616c:	ed2d 8b02 	vpush	{d8}
 8016170:	b089      	sub	sp, #36	; 0x24
	uint8_t mode = ModeSelect();
 8016172:	f7ff fd15 	bl	8015ba0 <ModeSelect>
	switch (mode & 0x0F) {
 8016176:	f000 030f 	and.w	r3, r0, #15
	uint8_t mode = ModeSelect();
 801617a:	4605      	mov	r5, r0
	switch (mode & 0x0F) {
 801617c:	2b03      	cmp	r3, #3
 801617e:	d874      	bhi.n	801626a <selectmenu+0x102>
 8016180:	e8df f013 	tbh	[pc, r3, lsl #1]
 8016184:	009200ec 	.word	0x009200ec
 8016188:	00780088 	.word	0x00780088
		}
		break;
	case 3: //fobOA
		switch ((mode & 0xF0) >> 4) {
		case 0: //seXg
			Flag_IRLEDEn = true;
 801618c:	4bbd      	ldr	r3, [pc, #756]	; (8016484 <selectmenu+0x31c>)
 801618e:	2201      	movs	r2, #1
			HAL_Delay(100);
 8016190:	2064      	movs	r0, #100	; 0x64
 8016192:	4cbd      	ldr	r4, [pc, #756]	; (8016488 <selectmenu+0x320>)
			Flag_IRLEDEn = true;
 8016194:	701a      	strb	r2, [r3, #0]
			HAL_Delay(100);
 8016196:	f7f2 fe55 	bl	8008e44 <HAL_Delay>
			while (IR_Sen.RF > 6.0)
 801619a:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 801619e:	ed94 7a03 	vldr	s14, [r4, #12]
 80161a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80161a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161aa:	dcf8      	bgt.n	801619e <selectmenu+0x36>
				;
			Speaker_ON(&htim2);
 80161ac:	48b7      	ldr	r0, [pc, #732]	; (801648c <selectmenu+0x324>)
 80161ae:	f000 ff3f 	bl	8017030 <Speaker_ON>
			Speaker_Herz(&htim2, 587);
 80161b2:	f240 214b 	movw	r1, #587	; 0x24b
 80161b6:	48b5      	ldr	r0, [pc, #724]	; (801648c <selectmenu+0x324>)
 80161b8:	f000 ff50 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 80161bc:	2046      	movs	r0, #70	; 0x46
 80161be:	f7f2 fe41 	bl	8008e44 <HAL_Delay>
			Speaker_Herz(&htim2, 2093);
 80161c2:	f640 012d 	movw	r1, #2093	; 0x82d
 80161c6:	48b1      	ldr	r0, [pc, #708]	; (801648c <selectmenu+0x324>)
 80161c8:	f000 ff48 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 80161cc:	2046      	movs	r0, #70	; 0x46
 80161ce:	f7f2 fe39 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 80161d2:	48ae      	ldr	r0, [pc, #696]	; (801648c <selectmenu+0x324>)
 80161d4:	f000 ff5c 	bl	8017090 <Speaker_OFF>
 80161d8:	4fad      	ldr	r7, [pc, #692]	; (8016490 <selectmenu+0x328>)
			/*O*/
			for (int i = 0; i < LOG_NUM; i++) {
 80161da:	2200      	movs	r2, #0
 80161dc:	48ad      	ldr	r0, [pc, #692]	; (8016494 <selectmenu+0x32c>)
				log_ideal_vel[i] = 0.0;
 80161de:	2100      	movs	r1, #0
 80161e0:	0093      	lsls	r3, r2, #2
			for (int i = 0; i < LOG_NUM; i++) {
 80161e2:	3201      	adds	r2, #1
				log_ideal_vel[i] = 0.0;
 80161e4:	18fc      	adds	r4, r7, r3
			for (int i = 0; i < LOG_NUM; i++) {
 80161e6:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
				log_real_vel[i] = 0.0;
 80161ea:	4403      	add	r3, r0
				log_ideal_vel[i] = 0.0;
 80161ec:	6021      	str	r1, [r4, #0]
				log_real_vel[i] = 0.0;
 80161ee:	6019      	str	r1, [r3, #0]
			for (int i = 0; i < LOG_NUM; i++) {
 80161f0:	d1f6      	bne.n	80161e0 <selectmenu+0x78>
			}
			gyro_ref = gyro_get_reference();
 80161f2:	f7f7 f917 	bl	800d424 <gyro_get_reference>
			Flag_encEn = true;
 80161f6:	2401      	movs	r4, #1
			gyro_ref = gyro_get_reference();
 80161f8:	4aa7      	ldr	r2, [pc, #668]	; (8016498 <selectmenu+0x330>)
			HAL_Delay(500);
			disable_suction();
			HAL_Delay(500);
			disable_motor();
			realState = RESETState;
			Flag_logEn = false;
 80161fa:	2700      	movs	r7, #0
			Flag_encEn = true;
 80161fc:	4ba7      	ldr	r3, [pc, #668]	; (801649c <selectmenu+0x334>)
			Flag_gyroEn = true;
 80161fe:	4ea8      	ldr	r6, [pc, #672]	; (80164a0 <selectmenu+0x338>)
			gyro_ref = gyro_get_reference();
 8016200:	8010      	strh	r0, [r2, #0]
			Flag_encEn = true;
 8016202:	701c      	strb	r4, [r3, #0]
			Flag_gyroEn = true;
 8016204:	7034      	strb	r4, [r6, #0]
			reset_status();
 8016206:	f000 ff77 	bl	80170f8 <reset_status>
			reset_error();
 801620a:	f000 ff95 	bl	8017138 <reset_error>
			HAL_Delay(100);
 801620e:	2064      	movs	r0, #100	; 0x64
 8016210:	f7f2 fe18 	bl	8008e44 <HAL_Delay>
			realState = RESETState;
 8016214:	4da3      	ldr	r5, [pc, #652]	; (80164a4 <selectmenu+0x33c>)
			enable_motor();
 8016216:	f001 ff71 	bl	80180fc <enable_motor>
			HAL_Delay(100);
 801621a:	2064      	movs	r0, #100	; 0x64
 801621c:	f7f2 fe12 	bl	8008e44 <HAL_Delay>
			TEST_TURN;
 8016220:	2364      	movs	r3, #100	; 0x64
 8016222:	4aa1      	ldr	r2, [pc, #644]	; (80164a8 <selectmenu+0x340>)
 8016224:	f04f 31ff 	mov.w	r1, #4294967295
 8016228:	4620      	mov	r0, r4
			realState = RESETState;
 801622a:	4ca0      	ldr	r4, [pc, #640]	; (80164ac <selectmenu+0x344>)
			TEST_TURN;
 801622c:	f001 fc94 	bl	8017b58 <TestTurn>
			reset_status();
 8016230:	f000 ff62 	bl	80170f8 <reset_status>
			reset_error();
 8016234:	f000 ff80 	bl	8017138 <reset_error>
			HAL_Delay(500);
 8016238:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 801623c:	f7f2 fe02 	bl	8008e44 <HAL_Delay>
			disable_suction();
 8016240:	f001 fff6 	bl	8018230 <disable_suction>
			HAL_Delay(500);
 8016244:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8016248:	f7f2 fdfc 	bl	8008e44 <HAL_Delay>
			disable_motor();
 801624c:	f001 ff90 	bl	8018170 <disable_motor>
			Flag_logEn = false;
 8016250:	f8df e26c 	ldr.w	lr, [pc, #620]	; 80164c0 <selectmenu+0x358>
			realState = RESETState;
 8016254:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016256:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016258:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801625a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801625c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
			Flag_logEn = false;
 8016260:	f88e 7000 	strb.w	r7, [lr]
			Flag_gyroEn = false;
 8016264:	7037      	strb	r7, [r6, #0]
			realState = RESETState;
 8016266:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			}
			break;
		}
		break;
	}
}
 801626a:	b009      	add	sp, #36	; 0x24
 801626c:	ecbd 8b02 	vpop	{d8}
 8016270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		switch ((mode & 0xF0) >> 4) {
 8016274:	f3c0 1507 	ubfx	r5, r0, #4, #8
 8016278:	2d03      	cmp	r5, #3
 801627a:	d8f6      	bhi.n	801626a <selectmenu+0x102>
 801627c:	a301      	add	r3, pc, #4	; (adr r3, 8016284 <selectmenu+0x11c>)
 801627e:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
 8016282:	bf00      	nop
 8016284:	0801618d 	.word	0x0801618d
 8016288:	08016901 	.word	0x08016901
 801628c:	08016863 	.word	0x08016863
 8016290:	08016ab5 	.word	0x08016ab5
		switch ((mode & 0xF0) >> 4) {
 8016294:	f3c0 1507 	ubfx	r5, r0, #4, #8
 8016298:	2d03      	cmp	r5, #3
 801629a:	d8e6      	bhi.n	801626a <selectmenu+0x102>
 801629c:	e8df f015 	tbh	[pc, r5, lsl #1]
 80162a0:	03cb03ef 	.word	0x03cb03ef
 80162a4:	02d403a3 	.word	0x02d403a3
		wall_read_hor[0] = wall_read_hor[0] | 1;
 80162a8:	4881      	ldr	r0, [pc, #516]	; (80164b0 <selectmenu+0x348>)
		stepMapRenew_DiagMap(Goal_X, Goal_Y, true, true);
 80162aa:	2301      	movs	r3, #1
 80162ac:	4e81      	ldr	r6, [pc, #516]	; (80164b4 <selectmenu+0x34c>)
		wall_read_hor[0] = wall_read_hor[0] | 1;
 80162ae:	8801      	ldrh	r1, [r0, #0]
		stepMapRenew_DiagMap(Goal_X, Goal_Y, true, true);
 80162b0:	461a      	mov	r2, r3
 80162b2:	4c81      	ldr	r4, [pc, #516]	; (80164b8 <selectmenu+0x350>)
		wall_read_hor[0] = wall_read_hor[0] | 1;
 80162b4:	b289      	uxth	r1, r1
 80162b6:	4319      	orrs	r1, r3
 80162b8:	8001      	strh	r1, [r0, #0]
		stepMapRenew_DiagMap(Goal_X, Goal_Y, true, true);
 80162ba:	7830      	ldrb	r0, [r6, #0]
 80162bc:	7821      	ldrb	r1, [r4, #0]
 80162be:	f7f9 ffbb 	bl	8010238 <stepMapRenew_DiagMap>
		if (DiagStepMap_hor[0][0] == 0xFFFF) { //pXl
 80162c2:	4a7e      	ldr	r2, [pc, #504]	; (80164bc <selectmenu+0x354>)
 80162c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80162c8:	8812      	ldrh	r2, [r2, #0]
 80162ca:	429a      	cmp	r2, r3
 80162cc:	f000 80d1 	beq.w	8016472 <selectmenu+0x30a>
		generatePass(true);
 80162d0:	2001      	movs	r0, #1
 80162d2:	4c6d      	ldr	r4, [pc, #436]	; (8016488 <selectmenu+0x320>)
 80162d4:	f7fc fcfe 	bl	8012cd4 <generatePass>
		Flag_IRLEDEn = true;
 80162d8:	4b6a      	ldr	r3, [pc, #424]	; (8016484 <selectmenu+0x31c>)
 80162da:	2201      	movs	r2, #1
		HAL_Delay(100);
 80162dc:	2064      	movs	r0, #100	; 0x64
		Flag_IRLEDEn = true;
 80162de:	701a      	strb	r2, [r3, #0]
		HAL_Delay(100);
 80162e0:	f7f2 fdb0 	bl	8008e44 <HAL_Delay>
		while (IR_Sen.RF > 6.0)
 80162e4:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80162e8:	edd4 7a03 	vldr	s15, [r4, #12]
 80162ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80162f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162f4:	dcf8      	bgt.n	80162e8 <selectmenu+0x180>
		Speaker_ON(&htim2);
 80162f6:	4865      	ldr	r0, [pc, #404]	; (801648c <selectmenu+0x324>)
		switch ((mode & 0xF0) >> 4) {
 80162f8:	f3c5 1507 	ubfx	r5, r5, #4, #8
		Speaker_ON(&htim2);
 80162fc:	f000 fe98 	bl	8017030 <Speaker_ON>
		Speaker_Herz(&htim2, 587);
 8016300:	f240 214b 	movw	r1, #587	; 0x24b
 8016304:	4861      	ldr	r0, [pc, #388]	; (801648c <selectmenu+0x324>)
 8016306:	f000 fea9 	bl	801705c <Speaker_Herz>
		HAL_Delay(70);
 801630a:	2046      	movs	r0, #70	; 0x46
 801630c:	f7f2 fd9a 	bl	8008e44 <HAL_Delay>
		Speaker_Herz(&htim2, 2093);
 8016310:	f640 012d 	movw	r1, #2093	; 0x82d
 8016314:	485d      	ldr	r0, [pc, #372]	; (801648c <selectmenu+0x324>)
 8016316:	f000 fea1 	bl	801705c <Speaker_Herz>
		HAL_Delay(70);
 801631a:	2046      	movs	r0, #70	; 0x46
 801631c:	f7f2 fd92 	bl	8008e44 <HAL_Delay>
		Speaker_OFF(&htim2);
 8016320:	485a      	ldr	r0, [pc, #360]	; (801648c <selectmenu+0x324>)
 8016322:	f000 feb5 	bl	8017090 <Speaker_OFF>
		gyro_ref = gyro_get_reference();
 8016326:	4c5c      	ldr	r4, [pc, #368]	; (8016498 <selectmenu+0x330>)
 8016328:	f7f7 f87c 	bl	800d424 <gyro_get_reference>
		Flag_encEn = true;
 801632c:	2301      	movs	r3, #1
 801632e:	495b      	ldr	r1, [pc, #364]	; (801649c <selectmenu+0x334>)
		Flag_gyroEn = true;
 8016330:	4a5b      	ldr	r2, [pc, #364]	; (80164a0 <selectmenu+0x338>)
		gyro_ref = gyro_get_reference();
 8016332:	8020      	strh	r0, [r4, #0]
		Flag_encEn = true;
 8016334:	700b      	strb	r3, [r1, #0]
		Flag_gyroEn = true;
 8016336:	7013      	strb	r3, [r2, #0]
		reset_status();
 8016338:	f000 fede 	bl	80170f8 <reset_status>
		reset_error();
 801633c:	f000 fefc 	bl	8017138 <reset_error>
		HAL_Delay(100);
 8016340:	2064      	movs	r0, #100	; 0x64
 8016342:	f7f2 fd7f 	bl	8008e44 <HAL_Delay>
		enable_motor();
 8016346:	f001 fed9 	bl	80180fc <enable_motor>
		switch ((mode & 0xF0) >> 4) {
 801634a:	2d03      	cmp	r5, #3
 801634c:	f200 8237 	bhi.w	80167be <selectmenu+0x656>
 8016350:	e8df f015 	tbh	[pc, r5, lsl #1]
 8016354:	0274026e 	.word	0x0274026e
 8016358:	02810230 	.word	0x02810230
		Flag_IRLEDEn = true;
 801635c:	4b49      	ldr	r3, [pc, #292]	; (8016484 <selectmenu+0x31c>)
 801635e:	2201      	movs	r2, #1
		HAL_Delay(100);
 8016360:	2064      	movs	r0, #100	; 0x64
 8016362:	4c49      	ldr	r4, [pc, #292]	; (8016488 <selectmenu+0x320>)
		Flag_IRLEDEn = true;
 8016364:	701a      	strb	r2, [r3, #0]
		HAL_Delay(100);
 8016366:	f7f2 fd6d 	bl	8008e44 <HAL_Delay>
		while (IR_Sen.RF > 6.0)
 801636a:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 801636e:	edd4 7a03 	vldr	s15, [r4, #12]
 8016372:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801637a:	dcf8      	bgt.n	801636e <selectmenu+0x206>
		Speaker_Scale(Sc_Dl, 70);
 801637c:	2146      	movs	r1, #70	; 0x46
 801637e:	f240 204b 	movw	r0, #587	; 0x24b
 8016382:	f000 fe9b 	bl	80170bc <Speaker_Scale>
		Speaker_Scale(Sc_Ch, 70);
 8016386:	f640 002d 	movw	r0, #2093	; 0x82d
 801638a:	2146      	movs	r1, #70	; 0x46
			log_ideal_vel[i] = 0.0;
 801638c:	2600      	movs	r6, #0
		Speaker_Scale(Sc_Ch, 70);
 801638e:	f000 fe95 	bl	80170bc <Speaker_Scale>
 8016392:	4f3f      	ldr	r7, [pc, #252]	; (8016490 <selectmenu+0x328>)
		for (int i = 0; i < LOG_NUM; i++) {
 8016394:	2200      	movs	r2, #0
 8016396:	483f      	ldr	r0, [pc, #252]	; (8016494 <selectmenu+0x32c>)
			log_ideal_vel[i] = 0.0;
 8016398:	0093      	lsls	r3, r2, #2
		for (int i = 0; i < LOG_NUM; i++) {
 801639a:	3201      	adds	r2, #1
			log_ideal_vel[i] = 0.0;
 801639c:	18f9      	adds	r1, r7, r3
		for (int i = 0; i < LOG_NUM; i++) {
 801639e:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
			log_real_vel[i] = 0.0;
 80163a2:	4403      	add	r3, r0
			log_ideal_vel[i] = 0.0;
 80163a4:	600e      	str	r6, [r1, #0]
			log_real_vel[i] = 0.0;
 80163a6:	601e      	str	r6, [r3, #0]
		for (int i = 0; i < LOG_NUM; i++) {
 80163a8:	d1f6      	bne.n	8016398 <selectmenu+0x230>
		gyro_ref = gyro_get_reference(); //ItZbg
 80163aa:	f7f7 f83b 	bl	800d424 <gyro_get_reference>
 80163ae:	493a      	ldr	r1, [pc, #232]	; (8016498 <selectmenu+0x330>)
 80163b0:	4607      	mov	r7, r0
		Flag_encEn = true;
 80163b2:	4a3a      	ldr	r2, [pc, #232]	; (801649c <selectmenu+0x334>)
		Flag_gyroEn = true;
 80163b4:	4b3a      	ldr	r3, [pc, #232]	; (80164a0 <selectmenu+0x338>)
		HAL_Delay(10);
 80163b6:	200a      	movs	r0, #10
		gyro_ref = gyro_get_reference(); //ItZbg
 80163b8:	800f      	strh	r7, [r1, #0]
		Flag_encEn = true;
 80163ba:	f04f 0101 	mov.w	r1, #1
 80163be:	7011      	strb	r1, [r2, #0]
		Flag_gyroEn = true;
 80163c0:	7019      	strb	r1, [r3, #0]
		HAL_Delay(10);
 80163c2:	f7f2 fd3f 	bl	8008e44 <HAL_Delay>
		enable_motor();
 80163c6:	f001 fe99 	bl	80180fc <enable_motor>
		reset_status();
 80163ca:	f000 fe95 	bl	80170f8 <reset_status>
		reset_error();
 80163ce:	f000 feb3 	bl	8017138 <reset_error>
		Flag_logEn = true;
 80163d2:	f04f 0201 	mov.w	r2, #1
 80163d6:	4b3a      	ldr	r3, [pc, #232]	; (80164c0 <selectmenu+0x358>)
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
 80163d8:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 80163dc:	ed9f 1a39 	vldr	s2, [pc, #228]	; 80164c4 <selectmenu+0x35c>
 80163e0:	2100      	movs	r1, #0
		Flag_logEn = true;
 80163e2:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(explore_turn_R.Turn_vel, explore_turn_R.Turn_vel,
 80163e4:	2001      	movs	r0, #1
 80163e6:	4b38      	ldr	r3, [pc, #224]	; (80164c8 <selectmenu+0x360>)
 80163e8:	ed93 0a01 	vldr	s0, [r3, #4]
 80163ec:	edd3 0a01 	vldr	s1, [r3, #4]
 80163f0:	f7f5 ff3e 	bl	800c270 <trapezoid_acccel>
		mapRenew(0);
 80163f4:	2000      	movs	r0, #0
 80163f6:	f7fb fe05 	bl	8012004 <mapRenew>
		wall_exist();
 80163fa:	f002 fdd3 	bl	8018fa4 <wall_exist>
		AdachiMethod(Goal_X, Goal_Y, true);
 80163fe:	4b2d      	ldr	r3, [pc, #180]	; (80164b4 <selectmenu+0x34c>)
 8016400:	2201      	movs	r2, #1
 8016402:	7818      	ldrb	r0, [r3, #0]
 8016404:	4b2c      	ldr	r3, [pc, #176]	; (80164b8 <selectmenu+0x350>)
 8016406:	7819      	ldrb	r1, [r3, #0]
 8016408:	f7fe fa0a 	bl	8014820 <AdachiMethod>
		idealState.dis = 0.0;
 801640c:	4a2f      	ldr	r2, [pc, #188]	; (80164cc <selectmenu+0x364>)
		realState.dis = 0.0;
 801640e:	4b27      	ldr	r3, [pc, #156]	; (80164ac <selectmenu+0x344>)
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0, true, false);
 8016410:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
		idealState.dis = 0.0;
 8016414:	6016      	str	r6, [r2, #0]
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0, true, false);
 8016416:	2001      	movs	r0, #1
		realState.dis = 0.0;
 8016418:	601e      	str	r6, [r3, #0]
		trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 7.0, true, false);
 801641a:	2100      	movs	r1, #0
 801641c:	4b2a      	ldr	r3, [pc, #168]	; (80164c8 <selectmenu+0x360>)
 801641e:	ed9f 1a29 	vldr	s2, [pc, #164]	; 80164c4 <selectmenu+0x35c>
 8016422:	ed93 0a01 	vldr	s0, [r3, #4]
 8016426:	eddf 0a2a 	vldr	s1, [pc, #168]	; 80164d0 <selectmenu+0x368>
 801642a:	f7f5 ff21 	bl	800c270 <trapezoid_acccel>
		writeWallData(current_coord_x, current_coord_y, direction);
 801642e:	4a29      	ldr	r2, [pc, #164]	; (80164d4 <selectmenu+0x36c>)
 8016430:	4b29      	ldr	r3, [pc, #164]	; (80164d8 <selectmenu+0x370>)
 8016432:	7810      	ldrb	r0, [r2, #0]
 8016434:	4a29      	ldr	r2, [pc, #164]	; (80164dc <selectmenu+0x374>)
 8016436:	7811      	ldrb	r1, [r2, #0]
 8016438:	681a      	ldr	r2, [r3, #0]
 801643a:	f7f9 fd9b 	bl	800ff74 <writeWallData>
		HAL_Delay(500);
 801643e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8016442:	f7f2 fcff 	bl	8008e44 <HAL_Delay>
		disable_motor();
 8016446:	f001 fe93 	bl	8018170 <disable_motor>
		BackUpWallData(Write);
 801644a:	2001      	movs	r0, #1
 801644c:	f7f6 fb88 	bl	800cb60 <BackUpWallData>
		if (!Flag_failSafeEn) {
 8016450:	4b23      	ldr	r3, [pc, #140]	; (80164e0 <selectmenu+0x378>)
 8016452:	781b      	ldrb	r3, [r3, #0]
 8016454:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8016458:	9207      	str	r2, [sp, #28]
 801645a:	2b00      	cmp	r3, #0
 801645c:	d042      	beq.n	80164e4 <selectmenu+0x37c>
		current_coord_x = 0;
 801645e:	2300      	movs	r3, #0
 8016460:	4a1c      	ldr	r2, [pc, #112]	; (80164d4 <selectmenu+0x36c>)
 8016462:	7013      	strb	r3, [r2, #0]
		current_coord_y = 0;
 8016464:	4a1d      	ldr	r2, [pc, #116]	; (80164dc <selectmenu+0x374>)
 8016466:	7013      	strb	r3, [r2, #0]
}
 8016468:	b009      	add	sp, #36	; 0x24
 801646a:	ecbd 8b02 	vpop	{d8}
 801646e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			Flag_failSafeEn = true;
 8016472:	4b1b      	ldr	r3, [pc, #108]	; (80164e0 <selectmenu+0x378>)
 8016474:	2201      	movs	r2, #1
 8016476:	701a      	strb	r2, [r3, #0]
}
 8016478:	b009      	add	sp, #36	; 0x24
 801647a:	ecbd 8b02 	vpop	{d8}
 801647e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016482:	bf00      	nop
 8016484:	20013526 	.word	0x20013526
 8016488:	20007898 	.word	0x20007898
 801648c:	200156c8 	.word	0x200156c8
 8016490:	2000e6ec 	.word	0x2000e6ec
 8016494:	2000d738 	.word	0x2000d738
 8016498:	200019a4 	.word	0x200019a4
 801649c:	2000a810 	.word	0x2000a810
 80164a0:	200048b8 	.word	0x200048b8
 80164a4:	0801d368 	.word	0x0801d368
 80164a8:	20000374 	.word	0x20000374
 80164ac:	200078b0 	.word	0x200078b0
 80164b0:	20015cb8 	.word	0x20015cb8
 80164b4:	2000e6d9 	.word	0x2000e6d9
 80164b8:	2000585c 	.word	0x2000585c
 80164bc:	20015f6c 	.word	0x20015f6c
 80164c0:	2000a7dc 	.word	0x2000a7dc
 80164c4:	3db851ec 	.word	0x3db851ec
 80164c8:	20016598 	.word	0x20016598
 80164cc:	2000a7e0 	.word	0x2000a7e0
 80164d0:	00000000 	.word	0x00000000
 80164d4:	200078e0 	.word	0x200078e0
 80164d8:	20000880 	.word	0x20000880
 80164dc:	2000295c 	.word	0x2000295c
 80164e0:	20013524 	.word	0x20013524
			HAL_Delay(500);
 80164e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
			if ((mode & 0xF0) >> 4 != 3) { //AT
 80164e8:	f3c5 1507 	ubfx	r5, r5, #4, #8
			HAL_Delay(500);
 80164ec:	f7f2 fcaa 	bl	8008e44 <HAL_Delay>
			Speaker_Scale(Sc_Dl, 70);
 80164f0:	2146      	movs	r1, #70	; 0x46
 80164f2:	f240 204b 	movw	r0, #587	; 0x24b
 80164f6:	f000 fde1 	bl	80170bc <Speaker_Scale>
			HAL_Delay(70);
 80164fa:	2046      	movs	r0, #70	; 0x46
 80164fc:	f7f2 fca2 	bl	8008e44 <HAL_Delay>
			Speaker_Scale(Sc_Ch, 70);
 8016500:	2146      	movs	r1, #70	; 0x46
 8016502:	f640 002d 	movw	r0, #2093	; 0x82d
 8016506:	f000 fdd9 	bl	80170bc <Speaker_Scale>
			Speaker_Scale(Sc_Bl, 70);
 801650a:	2146      	movs	r1, #70	; 0x46
 801650c:	f44f 70f7 	mov.w	r0, #494	; 0x1ee
 8016510:	f000 fdd4 	bl	80170bc <Speaker_Scale>
			HAL_Delay(100);
 8016514:	2064      	movs	r0, #100	; 0x64
 8016516:	f7f2 fc95 	bl	8008e44 <HAL_Delay>
			if ((mode & 0xF0) >> 4 != 3) { //AT
 801651a:	2d03      	cmp	r5, #3
 801651c:	f000 8142 	beq.w	80167a4 <selectmenu+0x63c>
					half_wall_ver[i] = wall_ver[i];
 8016520:	f8df 92fc 	ldr.w	r9, [pc, #764]	; 8016820 <selectmenu+0x6b8>
 8016524:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 8016824 <selectmenu+0x6bc>
 8016528:	f8b9 3000 	ldrh.w	r3, [r9]
					half_wall_hor[i] = wall_hor[i];
 801652c:	4faf      	ldr	r7, [pc, #700]	; (80167ec <selectmenu+0x684>)
					half_wall_ver[i] = wall_ver[i];
 801652e:	b29b      	uxth	r3, r3
					half_wall_hor[i] = wall_hor[i];
 8016530:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8016828 <selectmenu+0x6c0>
					half_wall_read_ver[i] = wall_read_ver[i];
 8016534:	4dae      	ldr	r5, [pc, #696]	; (80167f0 <selectmenu+0x688>)
					half_wall_ver[i] = wall_ver[i];
 8016536:	f8aa 3000 	strh.w	r3, [sl]
					half_wall_hor[i] = wall_hor[i];
 801653a:	883b      	ldrh	r3, [r7, #0]
					half_wall_read_ver[i] = wall_read_ver[i];
 801653c:	4ead      	ldr	r6, [pc, #692]	; (80167f4 <selectmenu+0x68c>)
					half_wall_hor[i] = wall_hor[i];
 801653e:	b29b      	uxth	r3, r3
					half_wall_read_hor[i] = wall_read_hor[i];
 8016540:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 801682c <selectmenu+0x6c4>
 8016544:	4aac      	ldr	r2, [pc, #688]	; (80167f8 <selectmenu+0x690>)
					half_wall_hor[i] = wall_hor[i];
 8016546:	f8a8 3000 	strh.w	r3, [r8]
					half_wall_read_ver[i] = wall_read_ver[i];
 801654a:	882b      	ldrh	r3, [r5, #0]
 801654c:	b29b      	uxth	r3, r3
 801654e:	8033      	strh	r3, [r6, #0]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016550:	f8bb 3000 	ldrh.w	r3, [fp]
 8016554:	b29b      	uxth	r3, r3
 8016556:	8013      	strh	r3, [r2, #0]
					half_wall_ver[i] = wall_ver[i];
 8016558:	f8b9 3002 	ldrh.w	r3, [r9, #2]
 801655c:	b29b      	uxth	r3, r3
 801655e:	f8aa 3002 	strh.w	r3, [sl, #2]
					half_wall_hor[i] = wall_hor[i];
 8016562:	887b      	ldrh	r3, [r7, #2]
 8016564:	b29b      	uxth	r3, r3
 8016566:	f8a8 3002 	strh.w	r3, [r8, #2]
					half_wall_read_ver[i] = wall_read_ver[i];
 801656a:	886b      	ldrh	r3, [r5, #2]
 801656c:	b29b      	uxth	r3, r3
 801656e:	8073      	strh	r3, [r6, #2]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016570:	f8bb 3002 	ldrh.w	r3, [fp, #2]
 8016574:	b29b      	uxth	r3, r3
 8016576:	8053      	strh	r3, [r2, #2]
					half_wall_ver[i] = wall_ver[i];
 8016578:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 801657c:	b29b      	uxth	r3, r3
 801657e:	f8aa 3004 	strh.w	r3, [sl, #4]
					half_wall_hor[i] = wall_hor[i];
 8016582:	88bb      	ldrh	r3, [r7, #4]
 8016584:	b29b      	uxth	r3, r3
 8016586:	f8a8 3004 	strh.w	r3, [r8, #4]
					half_wall_read_ver[i] = wall_read_ver[i];
 801658a:	88ab      	ldrh	r3, [r5, #4]
 801658c:	b29b      	uxth	r3, r3
 801658e:	80b3      	strh	r3, [r6, #4]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016590:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 8016594:	b29b      	uxth	r3, r3
 8016596:	8093      	strh	r3, [r2, #4]
					half_wall_ver[i] = wall_ver[i];
 8016598:	f8b9 3006 	ldrh.w	r3, [r9, #6]
 801659c:	b29b      	uxth	r3, r3
 801659e:	f8aa 3006 	strh.w	r3, [sl, #6]
					half_wall_hor[i] = wall_hor[i];
 80165a2:	88fb      	ldrh	r3, [r7, #6]
 80165a4:	b29b      	uxth	r3, r3
 80165a6:	f8a8 3006 	strh.w	r3, [r8, #6]
					half_wall_read_ver[i] = wall_read_ver[i];
 80165aa:	88eb      	ldrh	r3, [r5, #6]
 80165ac:	b29b      	uxth	r3, r3
 80165ae:	80f3      	strh	r3, [r6, #6]
					half_wall_read_hor[i] = wall_read_hor[i];
 80165b0:	f8bb 3006 	ldrh.w	r3, [fp, #6]
 80165b4:	b29b      	uxth	r3, r3
 80165b6:	80d3      	strh	r3, [r2, #6]
					half_wall_ver[i] = wall_ver[i];
 80165b8:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 80165bc:	b29b      	uxth	r3, r3
 80165be:	f8aa 3008 	strh.w	r3, [sl, #8]
					half_wall_hor[i] = wall_hor[i];
 80165c2:	893b      	ldrh	r3, [r7, #8]
 80165c4:	b29b      	uxth	r3, r3
 80165c6:	f8a8 3008 	strh.w	r3, [r8, #8]
					half_wall_read_ver[i] = wall_read_ver[i];
 80165ca:	892b      	ldrh	r3, [r5, #8]
 80165cc:	b29b      	uxth	r3, r3
 80165ce:	8133      	strh	r3, [r6, #8]
					half_wall_read_hor[i] = wall_read_hor[i];
 80165d0:	f8bb 3008 	ldrh.w	r3, [fp, #8]
 80165d4:	b29b      	uxth	r3, r3
 80165d6:	8113      	strh	r3, [r2, #8]
					half_wall_ver[i] = wall_ver[i];
 80165d8:	f8b9 300a 	ldrh.w	r3, [r9, #10]
 80165dc:	b29b      	uxth	r3, r3
 80165de:	f8aa 300a 	strh.w	r3, [sl, #10]
					half_wall_hor[i] = wall_hor[i];
 80165e2:	897b      	ldrh	r3, [r7, #10]
 80165e4:	b29b      	uxth	r3, r3
 80165e6:	f8a8 300a 	strh.w	r3, [r8, #10]
					half_wall_read_ver[i] = wall_read_ver[i];
 80165ea:	896b      	ldrh	r3, [r5, #10]
 80165ec:	b29b      	uxth	r3, r3
 80165ee:	8173      	strh	r3, [r6, #10]
					half_wall_read_hor[i] = wall_read_hor[i];
 80165f0:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 80165f4:	b29b      	uxth	r3, r3
 80165f6:	8153      	strh	r3, [r2, #10]
					half_wall_ver[i] = wall_ver[i];
 80165f8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80165fc:	b29b      	uxth	r3, r3
 80165fe:	f8aa 300c 	strh.w	r3, [sl, #12]
					half_wall_hor[i] = wall_hor[i];
 8016602:	89bb      	ldrh	r3, [r7, #12]
 8016604:	b29b      	uxth	r3, r3
 8016606:	f8a8 300c 	strh.w	r3, [r8, #12]
					half_wall_read_ver[i] = wall_read_ver[i];
 801660a:	89ab      	ldrh	r3, [r5, #12]
 801660c:	b29b      	uxth	r3, r3
 801660e:	81b3      	strh	r3, [r6, #12]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016610:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8016614:	b29b      	uxth	r3, r3
 8016616:	8193      	strh	r3, [r2, #12]
					half_wall_ver[i] = wall_ver[i];
 8016618:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 801661c:	b29b      	uxth	r3, r3
 801661e:	f8aa 300e 	strh.w	r3, [sl, #14]
					half_wall_hor[i] = wall_hor[i];
 8016622:	89fb      	ldrh	r3, [r7, #14]
 8016624:	b29b      	uxth	r3, r3
 8016626:	f8a8 300e 	strh.w	r3, [r8, #14]
					half_wall_read_ver[i] = wall_read_ver[i];
 801662a:	89eb      	ldrh	r3, [r5, #14]
 801662c:	b29b      	uxth	r3, r3
 801662e:	81f3      	strh	r3, [r6, #14]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016630:	f8bb 300e 	ldrh.w	r3, [fp, #14]
 8016634:	b29b      	uxth	r3, r3
 8016636:	81d3      	strh	r3, [r2, #14]
					half_wall_ver[i] = wall_ver[i];
 8016638:	f8b9 3010 	ldrh.w	r3, [r9, #16]
 801663c:	b29b      	uxth	r3, r3
 801663e:	f8aa 3010 	strh.w	r3, [sl, #16]
					half_wall_hor[i] = wall_hor[i];
 8016642:	8a3b      	ldrh	r3, [r7, #16]
 8016644:	b29b      	uxth	r3, r3
 8016646:	f8a8 3010 	strh.w	r3, [r8, #16]
					half_wall_read_ver[i] = wall_read_ver[i];
 801664a:	8a2b      	ldrh	r3, [r5, #16]
 801664c:	b29b      	uxth	r3, r3
 801664e:	8233      	strh	r3, [r6, #16]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016650:	f8bb 3010 	ldrh.w	r3, [fp, #16]
 8016654:	b29b      	uxth	r3, r3
 8016656:	8213      	strh	r3, [r2, #16]
					half_wall_ver[i] = wall_ver[i];
 8016658:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 801665c:	b29b      	uxth	r3, r3
 801665e:	f8aa 3012 	strh.w	r3, [sl, #18]
					half_wall_hor[i] = wall_hor[i];
 8016662:	8a7b      	ldrh	r3, [r7, #18]
 8016664:	b29b      	uxth	r3, r3
 8016666:	f8a8 3012 	strh.w	r3, [r8, #18]
					half_wall_read_ver[i] = wall_read_ver[i];
 801666a:	8a6b      	ldrh	r3, [r5, #18]
 801666c:	b29b      	uxth	r3, r3
 801666e:	8273      	strh	r3, [r6, #18]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016670:	f8bb 3012 	ldrh.w	r3, [fp, #18]
 8016674:	b29b      	uxth	r3, r3
 8016676:	8253      	strh	r3, [r2, #18]
					half_wall_ver[i] = wall_ver[i];
 8016678:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 801667c:	b29b      	uxth	r3, r3
 801667e:	f8aa 3014 	strh.w	r3, [sl, #20]
					half_wall_hor[i] = wall_hor[i];
 8016682:	8abb      	ldrh	r3, [r7, #20]
 8016684:	b29b      	uxth	r3, r3
 8016686:	f8a8 3014 	strh.w	r3, [r8, #20]
					half_wall_read_ver[i] = wall_read_ver[i];
 801668a:	8aab      	ldrh	r3, [r5, #20]
 801668c:	b29b      	uxth	r3, r3
 801668e:	82b3      	strh	r3, [r6, #20]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016690:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8016694:	b29b      	uxth	r3, r3
 8016696:	8293      	strh	r3, [r2, #20]
					half_wall_ver[i] = wall_ver[i];
 8016698:	f8b9 3016 	ldrh.w	r3, [r9, #22]
 801669c:	b29b      	uxth	r3, r3
 801669e:	f8aa 3016 	strh.w	r3, [sl, #22]
					half_wall_hor[i] = wall_hor[i];
 80166a2:	8afb      	ldrh	r3, [r7, #22]
 80166a4:	b29b      	uxth	r3, r3
 80166a6:	f8a8 3016 	strh.w	r3, [r8, #22]
					half_wall_read_ver[i] = wall_read_ver[i];
 80166aa:	8aeb      	ldrh	r3, [r5, #22]
 80166ac:	b29b      	uxth	r3, r3
 80166ae:	82f3      	strh	r3, [r6, #22]
					half_wall_read_hor[i] = wall_read_hor[i];
 80166b0:	f8bb 3016 	ldrh.w	r3, [fp, #22]
 80166b4:	b29b      	uxth	r3, r3
 80166b6:	82d3      	strh	r3, [r2, #22]
					half_wall_ver[i] = wall_ver[i];
 80166b8:	f8b9 3018 	ldrh.w	r3, [r9, #24]
 80166bc:	b29b      	uxth	r3, r3
 80166be:	f8aa 3018 	strh.w	r3, [sl, #24]
					half_wall_hor[i] = wall_hor[i];
 80166c2:	8b3b      	ldrh	r3, [r7, #24]
 80166c4:	b29b      	uxth	r3, r3
 80166c6:	f8a8 3018 	strh.w	r3, [r8, #24]
					half_wall_read_ver[i] = wall_read_ver[i];
 80166ca:	8b2b      	ldrh	r3, [r5, #24]
 80166cc:	b29b      	uxth	r3, r3
 80166ce:	8333      	strh	r3, [r6, #24]
					half_wall_read_hor[i] = wall_read_hor[i];
 80166d0:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80166d4:	b29b      	uxth	r3, r3
 80166d6:	8313      	strh	r3, [r2, #24]
					half_wall_ver[i] = wall_ver[i];
 80166d8:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 80166dc:	b29b      	uxth	r3, r3
 80166de:	f8aa 301a 	strh.w	r3, [sl, #26]
					half_wall_hor[i] = wall_hor[i];
 80166e2:	8b7b      	ldrh	r3, [r7, #26]
 80166e4:	b29b      	uxth	r3, r3
 80166e6:	f8a8 301a 	strh.w	r3, [r8, #26]
					half_wall_read_ver[i] = wall_read_ver[i];
 80166ea:	8b6b      	ldrh	r3, [r5, #26]
 80166ec:	b29b      	uxth	r3, r3
 80166ee:	8373      	strh	r3, [r6, #26]
					half_wall_read_hor[i] = wall_read_hor[i];
 80166f0:	f8bb 301a 	ldrh.w	r3, [fp, #26]
 80166f4:	b29b      	uxth	r3, r3
 80166f6:	8353      	strh	r3, [r2, #26]
					half_wall_ver[i] = wall_ver[i];
 80166f8:	f8b9 301c 	ldrh.w	r3, [r9, #28]
 80166fc:	b29b      	uxth	r3, r3
 80166fe:	f8aa 301c 	strh.w	r3, [sl, #28]
					half_wall_hor[i] = wall_hor[i];
 8016702:	8bbb      	ldrh	r3, [r7, #28]
 8016704:	b29b      	uxth	r3, r3
 8016706:	f8a8 301c 	strh.w	r3, [r8, #28]
					half_wall_read_ver[i] = wall_read_ver[i];
 801670a:	8bab      	ldrh	r3, [r5, #28]
 801670c:	b29b      	uxth	r3, r3
 801670e:	83b3      	strh	r3, [r6, #28]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016710:	f8bb 301c 	ldrh.w	r3, [fp, #28]
 8016714:	b29b      	uxth	r3, r3
 8016716:	8393      	strh	r3, [r2, #28]
					half_wall_ver[i] = wall_ver[i];
 8016718:	f8b9 301e 	ldrh.w	r3, [r9, #30]
 801671c:	b29b      	uxth	r3, r3
 801671e:	f8aa 301e 	strh.w	r3, [sl, #30]
					half_wall_hor[i] = wall_hor[i];
 8016722:	8bfb      	ldrh	r3, [r7, #30]
 8016724:	b29b      	uxth	r3, r3
 8016726:	f8a8 301e 	strh.w	r3, [r8, #30]
					half_wall_read_ver[i] = wall_read_ver[i];
 801672a:	8beb      	ldrh	r3, [r5, #30]
 801672c:	b29b      	uxth	r3, r3
 801672e:	83f3      	strh	r3, [r6, #30]
					half_wall_read_hor[i] = wall_read_hor[i];
 8016730:	f8bb 301e 	ldrh.w	r3, [fp, #30]
 8016734:	b29b      	uxth	r3, r3
 8016736:	83d3      	strh	r3, [r2, #30]
				reset_status();
 8016738:	f000 fcde 	bl	80170f8 <reset_status>
				enable_motor();
 801673c:	f001 fcde 	bl	80180fc <enable_motor>
				if (wallExist.Forward == true) {
 8016740:	4b2e      	ldr	r3, [pc, #184]	; (80167fc <selectmenu+0x694>)
 8016742:	781b      	ldrb	r3, [r3, #0]
 8016744:	2b01      	cmp	r3, #1
 8016746:	f000 8223 	beq.w	8016b90 <selectmenu+0xa28>
					reset_status();
 801674a:	f000 fcd5 	bl	80170f8 <reset_status>
					reset_error();
 801674e:	f000 fcf3 	bl	8017138 <reset_error>
					trapezoid_acccel(explore_turn_R.Turn_vel,
 8016752:	4b2b      	ldr	r3, [pc, #172]	; (8016800 <selectmenu+0x698>)
 8016754:	9c07      	ldr	r4, [sp, #28]
 8016756:	2001      	movs	r0, #1
 8016758:	ed93 0a01 	vldr	s0, [r3, #4]
 801675c:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8016760:	edd3 0a01 	vldr	s1, [r3, #4]
 8016764:	4621      	mov	r1, r4
 8016766:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8016804 <selectmenu+0x69c>
 801676a:	f7f5 fd81 	bl	800c270 <trapezoid_acccel>
					mapRenew(0);
 801676e:	4620      	mov	r0, r4
 8016770:	f7fb fc48 	bl	8012004 <mapRenew>
				wall_exist();
 8016774:	f002 fc16 	bl	8018fa4 <wall_exist>
				SearchAlgorithm();
 8016778:	f7fe fd6e 	bl	8015258 <SearchAlgorithm>
				if (Flag_failSafeEn == true) {
 801677c:	4b22      	ldr	r3, [pc, #136]	; (8016808 <selectmenu+0x6a0>)
 801677e:	781b      	ldrb	r3, [r3, #0]
 8016780:	2b01      	cmp	r3, #1
 8016782:	f000 82d3 	beq.w	8016d2c <selectmenu+0xbc4>
				if (!Flag_failSafeEn) {
 8016786:	4b20      	ldr	r3, [pc, #128]	; (8016808 <selectmenu+0x6a0>)
 8016788:	781b      	ldrb	r3, [r3, #0]
 801678a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 801678e:	2b00      	cmp	r3, #0
 8016790:	f000 828f 	beq.w	8016cb2 <selectmenu+0xb4a>
				stepMapRenew(Goal_X, Goal_Y, true, true);
 8016794:	4b1d      	ldr	r3, [pc, #116]	; (801680c <selectmenu+0x6a4>)
 8016796:	4a1e      	ldr	r2, [pc, #120]	; (8016810 <selectmenu+0x6a8>)
 8016798:	7818      	ldrb	r0, [r3, #0]
 801679a:	2301      	movs	r3, #1
 801679c:	7811      	ldrb	r1, [r2, #0]
 801679e:	461a      	mov	r2, r3
 80167a0:	f7fb fc8c 	bl	80120bc <stepMapRenew>
			disable_motor();
 80167a4:	f001 fce4 	bl	8018170 <disable_motor>
		current_coord_x = 0;
 80167a8:	2300      	movs	r3, #0
 80167aa:	4a1a      	ldr	r2, [pc, #104]	; (8016814 <selectmenu+0x6ac>)
 80167ac:	7013      	strb	r3, [r2, #0]
		current_coord_y = 0;
 80167ae:	4a1a      	ldr	r2, [pc, #104]	; (8016818 <selectmenu+0x6b0>)
 80167b0:	7013      	strb	r3, [r2, #0]
 80167b2:	e659      	b.n	8016468 <selectmenu+0x300>
			SprintRun(&parameter3, true, 100);
 80167b4:	2264      	movs	r2, #100	; 0x64
 80167b6:	2101      	movs	r1, #1
 80167b8:	4818      	ldr	r0, [pc, #96]	; (801681c <selectmenu+0x6b4>)
 80167ba:	f7fc fe71 	bl	80134a0 <SprintRun>
		if (!Flag_failSafeEn) {
 80167be:	4b12      	ldr	r3, [pc, #72]	; (8016808 <selectmenu+0x6a0>)
 80167c0:	781b      	ldrb	r3, [r3, #0]
 80167c2:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	f47f ad4f 	bne.w	801626a <selectmenu+0x102>
			disable_suction();
 80167cc:	f001 fd30 	bl	8018230 <disable_suction>
			disable_motor();
 80167d0:	f001 fcce 	bl	8018170 <disable_motor>
			HAL_Delay(200);
 80167d4:	20c8      	movs	r0, #200	; 0xc8
 80167d6:	f7f2 fb35 	bl	8008e44 <HAL_Delay>
			LED(0x00);
 80167da:	4620      	mov	r0, r4
}
 80167dc:	b009      	add	sp, #36	; 0x24
 80167de:	ecbd 8b02 	vpop	{d8}
 80167e2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			LED(0x00);
 80167e6:	f000 bbb5 	b.w	8016f54 <LED>
 80167ea:	bf00      	nop
 80167ec:	20015d18 	.word	0x20015d18
 80167f0:	20015cf8 	.word	0x20015cf8
 80167f4:	20015f2c 	.word	0x20015f2c
 80167f8:	20015cd8 	.word	0x20015cd8
 80167fc:	20008884 	.word	0x20008884
 8016800:	20016598 	.word	0x20016598
 8016804:	3db851ec 	.word	0x3db851ec
 8016808:	20013524 	.word	0x20013524
 801680c:	2000e6d9 	.word	0x2000e6d9
 8016810:	2000585c 	.word	0x2000585c
 8016814:	200078e0 	.word	0x200078e0
 8016818:	2000295c 	.word	0x2000295c
 801681c:	20016184 	.word	0x20016184
 8016820:	20015f4c 	.word	0x20015f4c
 8016824:	20015c98 	.word	0x20015c98
 8016828:	2001614c 	.word	0x2001614c
 801682c:	20015cb8 	.word	0x20015cb8
			SprintRun(&parameter1, true, 100);
 8016830:	2264      	movs	r2, #100	; 0x64
 8016832:	2101      	movs	r1, #1
 8016834:	48bc      	ldr	r0, [pc, #752]	; (8016b28 <selectmenu+0x9c0>)
 8016836:	f7fc fe33 	bl	80134a0 <SprintRun>
			break;
 801683a:	e7c0      	b.n	80167be <selectmenu+0x656>
			SprintRun(&parameter2, true, 100);
 801683c:	2264      	movs	r2, #100	; 0x64
 801683e:	2101      	movs	r1, #1
 8016840:	48ba      	ldr	r0, [pc, #744]	; (8016b2c <selectmenu+0x9c4>)
 8016842:	f7fc fe2d 	bl	80134a0 <SprintRun>
			break;
 8016846:	e7ba      	b.n	80167be <selectmenu+0x656>
}
 8016848:	b009      	add	sp, #36	; 0x24
 801684a:	ecbd 8b02 	vpop	{d8}
 801684e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			print_log();
 8016852:	f000 bdff 	b.w	8017454 <print_log>
			SprintRun(&parameter4, true, 100);
 8016856:	2264      	movs	r2, #100	; 0x64
 8016858:	2101      	movs	r1, #1
 801685a:	48b5      	ldr	r0, [pc, #724]	; (8016b30 <selectmenu+0x9c8>)
 801685c:	f7fc fe20 	bl	80134a0 <SprintRun>
			break;
 8016860:	e7ad      	b.n	80167be <selectmenu+0x656>
			Flag_IRLEDEn = true;
 8016862:	2301      	movs	r3, #1
 8016864:	49b3      	ldr	r1, [pc, #716]	; (8016b34 <selectmenu+0x9cc>)
			Flag_Check_IR_Sen_Mode = true;
 8016866:	4ab4      	ldr	r2, [pc, #720]	; (8016b38 <selectmenu+0x9d0>)
				printf("%4.1f, %f\n", IR_Sen.LS, (float) i / 2.0);
 8016868:	f04f 0800 	mov.w	r8, #0
 801686c:	4cb3      	ldr	r4, [pc, #716]	; (8016b3c <selectmenu+0x9d4>)
			HAL_Delay(100);
 801686e:	2064      	movs	r0, #100	; 0x64
				while (IR_Sen.RF < 600.0)
 8016870:	ed9f 8ab3 	vldr	s16, [pc, #716]	; 8016b40 <selectmenu+0x9d8>
			for (uint8_t i = 1; i <= 30; i++) {
 8016874:	461d      	mov	r5, r3
				Speaker_ON(&htim2);
 8016876:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 8016b48 <selectmenu+0x9e0>
				printf("%4.1f, %f\n", IR_Sen.LS, (float) i / 2.0);
 801687a:	f8df 930c 	ldr.w	r9, [pc, #780]	; 8016b88 <selectmenu+0xa20>
			Flag_IRLEDEn = true;
 801687e:	700b      	strb	r3, [r1, #0]
			Flag_Check_IR_Sen_Mode = true;
 8016880:	7013      	strb	r3, [r2, #0]
			HAL_Delay(100);
 8016882:	f7f2 fadf 	bl	8008e44 <HAL_Delay>
				while (IR_Sen.RF < 600.0)
 8016886:	edd4 7a03 	vldr	s15, [r4, #12]
 801688a:	eef4 7ac8 	vcmpe.f32	s15, s16
 801688e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016892:	d4f8      	bmi.n	8016886 <selectmenu+0x71e>
				Speaker_ON(&htim2);
 8016894:	4650      	mov	r0, sl
 8016896:	f000 fbcb 	bl	8017030 <Speaker_ON>
				Speaker_Herz(&htim2, 587);
 801689a:	f240 214b 	movw	r1, #587	; 0x24b
 801689e:	4650      	mov	r0, sl
 80168a0:	f000 fbdc 	bl	801705c <Speaker_Herz>
				HAL_Delay(70);
 80168a4:	2046      	movs	r0, #70	; 0x46
 80168a6:	f7f2 facd 	bl	8008e44 <HAL_Delay>
				Speaker_Herz(&htim2, 2093);
 80168aa:	f640 012d 	movw	r1, #2093	; 0x82d
 80168ae:	4650      	mov	r0, sl
 80168b0:	f000 fbd4 	bl	801705c <Speaker_Herz>
				HAL_Delay(70);
 80168b4:	2046      	movs	r0, #70	; 0x46
 80168b6:	f7f2 fac5 	bl	8008e44 <HAL_Delay>
				Speaker_OFF(&htim2);
 80168ba:	4650      	mov	r0, sl
 80168bc:	f000 fbe8 	bl	8017090 <Speaker_OFF>
				printf("%4.1f, %f\n", IR_Sen.LS, (float) i / 2.0);
 80168c0:	6860      	ldr	r0, [r4, #4]
 80168c2:	f7f1 fd79 	bl	80083b8 <__aeabi_f2d>
 80168c6:	ee07 5a90 	vmov	s15, r5
 80168ca:	4606      	mov	r6, r0
 80168cc:	460f      	mov	r7, r1
 80168ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
			for (uint8_t i = 1; i <= 30; i++) {
 80168d2:	3501      	adds	r5, #1
 80168d4:	b2ed      	uxtb	r5, r5
				printf("%4.1f, %f\n", IR_Sen.LS, (float) i / 2.0);
 80168d6:	ee17 0a90 	vmov	r0, s15
 80168da:	f7f1 fd6d 	bl	80083b8 <__aeabi_f2d>
 80168de:	4642      	mov	r2, r8
 80168e0:	464b      	mov	r3, r9
 80168e2:	f7f1 fdbd 	bl	8008460 <__aeabi_dmul>
 80168e6:	4632      	mov	r2, r6
 80168e8:	463b      	mov	r3, r7
 80168ea:	e9cd 0100 	strd	r0, r1, [sp]
 80168ee:	4895      	ldr	r0, [pc, #596]	; (8016b44 <selectmenu+0x9dc>)
 80168f0:	f003 fcbe 	bl	801a270 <iprintf>
				HAL_Delay(100);
 80168f4:	2064      	movs	r0, #100	; 0x64
 80168f6:	f7f2 faa5 	bl	8008e44 <HAL_Delay>
			for (uint8_t i = 1; i <= 30; i++) {
 80168fa:	2d1f      	cmp	r5, #31
 80168fc:	d1c3      	bne.n	8016886 <selectmenu+0x71e>
 80168fe:	e4b4      	b.n	801626a <selectmenu+0x102>
			Flag_IRLEDEn = true;
 8016900:	4b8c      	ldr	r3, [pc, #560]	; (8016b34 <selectmenu+0x9cc>)
 8016902:	2201      	movs	r2, #1
			HAL_Delay(100);
 8016904:	2064      	movs	r0, #100	; 0x64
 8016906:	4c8d      	ldr	r4, [pc, #564]	; (8016b3c <selectmenu+0x9d4>)
			Flag_IRLEDEn = true;
 8016908:	701a      	strb	r2, [r3, #0]
			HAL_Delay(100);
 801690a:	f7f2 fa9b 	bl	8008e44 <HAL_Delay>
			while (IR_Sen.RF > 6.0)
 801690e:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 8016912:	ed94 7a03 	vldr	s14, [r4, #12]
 8016916:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801691a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801691e:	dcf8      	bgt.n	8016912 <selectmenu+0x7aa>
			Speaker_ON(&htim2);
 8016920:	4889      	ldr	r0, [pc, #548]	; (8016b48 <selectmenu+0x9e0>)
				log_ideal_vel[i] = 0.0;
 8016922:	2400      	movs	r4, #0
			Speaker_ON(&htim2);
 8016924:	f000 fb84 	bl	8017030 <Speaker_ON>
			Speaker_Herz(&htim2, 587);
 8016928:	f240 214b 	movw	r1, #587	; 0x24b
 801692c:	4886      	ldr	r0, [pc, #536]	; (8016b48 <selectmenu+0x9e0>)
 801692e:	f000 fb95 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 8016932:	2046      	movs	r0, #70	; 0x46
 8016934:	f7f2 fa86 	bl	8008e44 <HAL_Delay>
			Speaker_Herz(&htim2, 2093);
 8016938:	f640 012d 	movw	r1, #2093	; 0x82d
 801693c:	4882      	ldr	r0, [pc, #520]	; (8016b48 <selectmenu+0x9e0>)
 801693e:	f000 fb8d 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 8016942:	2046      	movs	r0, #70	; 0x46
 8016944:	f7f2 fa7e 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8016948:	487f      	ldr	r0, [pc, #508]	; (8016b48 <selectmenu+0x9e0>)
 801694a:	f000 fba1 	bl	8017090 <Speaker_OFF>
 801694e:	4f7f      	ldr	r7, [pc, #508]	; (8016b4c <selectmenu+0x9e4>)
			for (int i = 0; i < LOG_NUM; i++) {
 8016950:	2200      	movs	r2, #0
 8016952:	487f      	ldr	r0, [pc, #508]	; (8016b50 <selectmenu+0x9e8>)
				log_ideal_vel[i] = 0.0;
 8016954:	0093      	lsls	r3, r2, #2
			for (int i = 0; i < LOG_NUM; i++) {
 8016956:	3201      	adds	r2, #1
				log_ideal_vel[i] = 0.0;
 8016958:	18f9      	adds	r1, r7, r3
			for (int i = 0; i < LOG_NUM; i++) {
 801695a:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
				log_real_vel[i] = 0.0;
 801695e:	4403      	add	r3, r0
				log_ideal_vel[i] = 0.0;
 8016960:	600c      	str	r4, [r1, #0]
				log_real_vel[i] = 0.0;
 8016962:	601c      	str	r4, [r3, #0]
			for (int i = 0; i < LOG_NUM; i++) {
 8016964:	d1f6      	bne.n	8016954 <selectmenu+0x7ec>
			gyro_ref = gyro_get_reference();
 8016966:	f7f6 fd5d 	bl	800d424 <gyro_get_reference>
			Flag_encEn = true;
 801696a:	2501      	movs	r5, #1
 801696c:	4a79      	ldr	r2, [pc, #484]	; (8016b54 <selectmenu+0x9ec>)
			Flag_gyroEn = true;
 801696e:	4b7a      	ldr	r3, [pc, #488]	; (8016b58 <selectmenu+0x9f0>)
			gyro_ref = gyro_get_reference();
 8016970:	497a      	ldr	r1, [pc, #488]	; (8016b5c <selectmenu+0x9f4>)
			Flag_logEn = true;
 8016972:	4e7b      	ldr	r6, [pc, #492]	; (8016b60 <selectmenu+0x9f8>)
			gyro_ref = gyro_get_reference();
 8016974:	8008      	strh	r0, [r1, #0]
			Flag_encEn = true;
 8016976:	7015      	strb	r5, [r2, #0]
			Flag_gyroEn = true;
 8016978:	701d      	strb	r5, [r3, #0]
			enable_motor();
 801697a:	f001 fbbf 	bl	80180fc <enable_motor>
			HAL_Delay(100);
 801697e:	2064      	movs	r0, #100	; 0x64
			Flag_logEn = true;
 8016980:	7035      	strb	r5, [r6, #0]
			HAL_Delay(100);
 8016982:	f7f2 fa5f 	bl	8008e44 <HAL_Delay>
			reset_status();
 8016986:	f000 fbb7 	bl	80170f8 <reset_status>
			reset_error();
 801698a:	f000 fbd5 	bl	8017138 <reset_error>
			trapezoid_acccel(1.0, 1.0, 0.09 * 1.0, 7.0, true, false);
 801698e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8016992:	2100      	movs	r1, #0
 8016994:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8016998:	ed9f 1a72 	vldr	s2, [pc, #456]	; 8016b64 <selectmenu+0x9fc>
 801699c:	4628      	mov	r0, r5
 801699e:	eeb0 0a60 	vmov.f32	s0, s1
 80169a2:	f7f5 fc65 	bl	800c270 <trapezoid_acccel>
			edge_break(Left, 1.0, 10.0);
 80169a6:	4628      	mov	r0, r5
 80169a8:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 80169ac:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80169b0:	f002 fdda 	bl	8019568 <edge_break>
			realState.dis = 0.0;
 80169b4:	4b6c      	ldr	r3, [pc, #432]	; (8016b68 <selectmenu+0xa00>)
			idealState.dis = 0.0;
 80169b6:	4a6d      	ldr	r2, [pc, #436]	; (8016b6c <selectmenu+0xa04>)
			trapezoid_acccel(1.0, 0.0, 0.09 * 1.0, 7.0, true, false);
 80169b8:	2100      	movs	r1, #0
 80169ba:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 80169be:	ed9f 1a69 	vldr	s2, [pc, #420]	; 8016b64 <selectmenu+0x9fc>
 80169c2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80169c6:	eddf 0a6a 	vldr	s1, [pc, #424]	; 8016b70 <selectmenu+0xa08>
 80169ca:	4628      	mov	r0, r5
			idealState.dis = 0.0;
 80169cc:	6014      	str	r4, [r2, #0]
			realState.dis = 0.0;
 80169ce:	601c      	str	r4, [r3, #0]
			trapezoid_acccel(1.0, 0.0, 0.09 * 1.0, 7.0, true, false);
 80169d0:	f7f5 fc4e 	bl	800c270 <trapezoid_acccel>
			HAL_Delay(3000);
 80169d4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80169d8:	f7f2 fa34 	bl	8008e44 <HAL_Delay>
			disable_motor();
 80169dc:	f001 fbc8 	bl	8018170 <disable_motor>
			Flag_logEn = false;
 80169e0:	2300      	movs	r3, #0
 80169e2:	7033      	strb	r3, [r6, #0]
			break;
 80169e4:	e441      	b.n	801626a <selectmenu+0x102>
			Flag_IRLEDEn = true;
 80169e6:	4b53      	ldr	r3, [pc, #332]	; (8016b34 <selectmenu+0x9cc>)
 80169e8:	2201      	movs	r2, #1
 80169ea:	4c54      	ldr	r4, [pc, #336]	; (8016b3c <selectmenu+0x9d4>)
				printf("\rLF=%6.3f,LS=%6.3f,RS=%6.3f,RF=%6.3f", IR_Sen.LF,
 80169ec:	f8df a19c 	ldr.w	sl, [pc, #412]	; 8016b8c <selectmenu+0xa24>
			Flag_IRLEDEn = true;
 80169f0:	701a      	strb	r2, [r3, #0]
				printf("\rLF=%6.3f,LS=%6.3f,RS=%6.3f,RF=%6.3f", IR_Sen.LF,
 80169f2:	6820      	ldr	r0, [r4, #0]
						IR_Sen.LS, IR_Sen.RS, IR_Sen.RF);
 80169f4:	6865      	ldr	r5, [r4, #4]
				printf("\rLF=%6.3f,LS=%6.3f,RS=%6.3f,RF=%6.3f", IR_Sen.LF,
 80169f6:	f7f1 fcdf 	bl	80083b8 <__aeabi_f2d>
						IR_Sen.LS, IR_Sen.RS, IR_Sen.RF);
 80169fa:	f8d4 8008 	ldr.w	r8, [r4, #8]
				printf("\rLF=%6.3f,LS=%6.3f,RS=%6.3f,RF=%6.3f", IR_Sen.LF,
 80169fe:	4606      	mov	r6, r0
						IR_Sen.LS, IR_Sen.RS, IR_Sen.RF);
 8016a00:	f8d4 900c 	ldr.w	r9, [r4, #12]
				printf("\rLF=%6.3f,LS=%6.3f,RS=%6.3f,RF=%6.3f", IR_Sen.LF,
 8016a04:	460f      	mov	r7, r1
 8016a06:	4648      	mov	r0, r9
 8016a08:	f7f1 fcd6 	bl	80083b8 <__aeabi_f2d>
 8016a0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016a10:	4640      	mov	r0, r8
 8016a12:	f7f1 fcd1 	bl	80083b8 <__aeabi_f2d>
 8016a16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016a1a:	4628      	mov	r0, r5
 8016a1c:	f7f1 fccc 	bl	80083b8 <__aeabi_f2d>
 8016a20:	4632      	mov	r2, r6
 8016a22:	463b      	mov	r3, r7
 8016a24:	e9cd 0100 	strd	r0, r1, [sp]
 8016a28:	4650      	mov	r0, sl
 8016a2a:	f003 fc21 	bl	801a270 <iprintf>
				HAL_Delay(100);
 8016a2e:	2064      	movs	r0, #100	; 0x64
 8016a30:	f7f2 fa08 	bl	8008e44 <HAL_Delay>
 8016a34:	e7dd      	b.n	80169f2 <selectmenu+0x88a>
			BackUpWallData(Read);
 8016a36:	2000      	movs	r0, #0
 8016a38:	f7f6 f892 	bl	800cb60 <BackUpWallData>
			wall_read_hor[0] = wall_read_hor[0] | 1;
 8016a3c:	4a4d      	ldr	r2, [pc, #308]	; (8016b74 <selectmenu+0xa0c>)
			Speaker_ON(&htim2);
 8016a3e:	4842      	ldr	r0, [pc, #264]	; (8016b48 <selectmenu+0x9e0>)
			wall_read_hor[0] = wall_read_hor[0] | 1;
 8016a40:	8813      	ldrh	r3, [r2, #0]
 8016a42:	b29b      	uxth	r3, r3
 8016a44:	f043 0301 	orr.w	r3, r3, #1
 8016a48:	8013      	strh	r3, [r2, #0]
			Speaker_ON(&htim2);
 8016a4a:	f000 faf1 	bl	8017030 <Speaker_ON>
			Speaker_Herz(&htim2, 587);
 8016a4e:	f240 214b 	movw	r1, #587	; 0x24b
 8016a52:	483d      	ldr	r0, [pc, #244]	; (8016b48 <selectmenu+0x9e0>)
 8016a54:	f000 fb02 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 8016a58:	2046      	movs	r0, #70	; 0x46
 8016a5a:	f7f2 f9f3 	bl	8008e44 <HAL_Delay>
			Speaker_Herz(&htim2, 2093);
 8016a5e:	f640 012d 	movw	r1, #2093	; 0x82d
 8016a62:	4839      	ldr	r0, [pc, #228]	; (8016b48 <selectmenu+0x9e0>)
 8016a64:	f000 fafa 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 8016a68:	2046      	movs	r0, #70	; 0x46
 8016a6a:	f7f2 f9eb 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8016a6e:	4836      	ldr	r0, [pc, #216]	; (8016b48 <selectmenu+0x9e0>)
}
 8016a70:	b009      	add	sp, #36	; 0x24
 8016a72:	ecbd 8b02 	vpop	{d8}
 8016a76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			Speaker_OFF(&htim2);
 8016a7a:	f000 bb09 	b.w	8017090 <Speaker_OFF>
			stepMapRenew(Goal_X, Goal_Y, true, true);
 8016a7e:	4d3e      	ldr	r5, [pc, #248]	; (8016b78 <selectmenu+0xa10>)
 8016a80:	2301      	movs	r3, #1
 8016a82:	4c3e      	ldr	r4, [pc, #248]	; (8016b7c <selectmenu+0xa14>)
 8016a84:	7828      	ldrb	r0, [r5, #0]
 8016a86:	461a      	mov	r2, r3
 8016a88:	7821      	ldrb	r1, [r4, #0]
 8016a8a:	f7fb fb17 	bl	80120bc <stepMapRenew>
			stepMapRenew_DiagMap(Goal_X, Goal_Y, true, true);
 8016a8e:	2301      	movs	r3, #1
 8016a90:	7828      	ldrb	r0, [r5, #0]
 8016a92:	461a      	mov	r2, r3
 8016a94:	7821      	ldrb	r1, [r4, #0]
 8016a96:	f7f9 fbcf 	bl	8010238 <stepMapRenew_DiagMap>
			printMaze(true);
 8016a9a:	2001      	movs	r0, #1
 8016a9c:	f000 fe68 	bl	8017770 <printMaze>
			generatePass(true);
 8016aa0:	2001      	movs	r0, #1
 8016aa2:	f7fc f917 	bl	8012cd4 <generatePass>
}
 8016aa6:	b009      	add	sp, #36	; 0x24
 8016aa8:	ecbd 8b02 	vpop	{d8}
 8016aac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			printPass();
 8016ab0:	f000 bf6a 	b.w	8017988 <printPass>
			Flag_IRLEDEn = true;
 8016ab4:	4b1f      	ldr	r3, [pc, #124]	; (8016b34 <selectmenu+0x9cc>)
 8016ab6:	2201      	movs	r2, #1
			HAL_Delay(100);
 8016ab8:	2064      	movs	r0, #100	; 0x64
 8016aba:	4c20      	ldr	r4, [pc, #128]	; (8016b3c <selectmenu+0x9d4>)
			Flag_IRLEDEn = true;
 8016abc:	701a      	strb	r2, [r3, #0]
			HAL_Delay(100);
 8016abe:	f7f2 f9c1 	bl	8008e44 <HAL_Delay>
			while (IR_Sen.RF > 6.0)
 8016ac2:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 8016ac6:	ed94 7a03 	vldr	s14, [r4, #12]
 8016aca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8016ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ad2:	dcf8      	bgt.n	8016ac6 <selectmenu+0x95e>
			Speaker_ON(&htim2);
 8016ad4:	481c      	ldr	r0, [pc, #112]	; (8016b48 <selectmenu+0x9e0>)
 8016ad6:	f000 faab 	bl	8017030 <Speaker_ON>
			Speaker_Herz(&htim2, 587);
 8016ada:	f240 214b 	movw	r1, #587	; 0x24b
 8016ade:	481a      	ldr	r0, [pc, #104]	; (8016b48 <selectmenu+0x9e0>)
 8016ae0:	f000 fabc 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 8016ae4:	2046      	movs	r0, #70	; 0x46
 8016ae6:	f7f2 f9ad 	bl	8008e44 <HAL_Delay>
			Speaker_Herz(&htim2, 2093);
 8016aea:	f640 012d 	movw	r1, #2093	; 0x82d
 8016aee:	4816      	ldr	r0, [pc, #88]	; (8016b48 <selectmenu+0x9e0>)
 8016af0:	f000 fab4 	bl	801705c <Speaker_Herz>
			HAL_Delay(70);
 8016af4:	2046      	movs	r0, #70	; 0x46
 8016af6:	f7f2 f9a5 	bl	8008e44 <HAL_Delay>
			Speaker_OFF(&htim2);
 8016afa:	4813      	ldr	r0, [pc, #76]	; (8016b48 <selectmenu+0x9e0>)
 8016afc:	f000 fac8 	bl	8017090 <Speaker_OFF>
			enable_suction(100);
 8016b00:	2064      	movs	r0, #100	; 0x64
 8016b02:	f001 fb65 	bl	80181d0 <enable_suction>
			LED(0xFF);
 8016b06:	20ff      	movs	r0, #255	; 0xff
 8016b08:	4d1d      	ldr	r5, [pc, #116]	; (8016b80 <selectmenu+0xa18>)
				printf("%f\n", V_Batt);
 8016b0a:	4c1e      	ldr	r4, [pc, #120]	; (8016b84 <selectmenu+0xa1c>)
			LED(0xFF);
 8016b0c:	f000 fa22 	bl	8016f54 <LED>
				printf("%f\n", V_Batt);
 8016b10:	6828      	ldr	r0, [r5, #0]
 8016b12:	f7f1 fc51 	bl	80083b8 <__aeabi_f2d>
 8016b16:	4602      	mov	r2, r0
 8016b18:	460b      	mov	r3, r1
 8016b1a:	4620      	mov	r0, r4
 8016b1c:	f003 fba8 	bl	801a270 <iprintf>
				HAL_Delay(10);
 8016b20:	200a      	movs	r0, #10
 8016b22:	f7f2 f98f 	bl	8008e44 <HAL_Delay>
 8016b26:	e7f3      	b.n	8016b10 <selectmenu+0x9a8>
 8016b28:	200165b0 	.word	0x200165b0
 8016b2c:	200162e0 	.word	0x200162e0
 8016b30:	2001643c 	.word	0x2001643c
 8016b34:	20013526 	.word	0x20013526
 8016b38:	20002948 	.word	0x20002948
 8016b3c:	20007898 	.word	0x20007898
 8016b40:	44160000 	.word	0x44160000
 8016b44:	0801d478 	.word	0x0801d478
 8016b48:	200156c8 	.word	0x200156c8
 8016b4c:	2000e6ec 	.word	0x2000e6ec
 8016b50:	2000d738 	.word	0x2000d738
 8016b54:	2000a810 	.word	0x2000a810
 8016b58:	200048b8 	.word	0x200048b8
 8016b5c:	200019a4 	.word	0x200019a4
 8016b60:	2000a7dc 	.word	0x2000a7dc
 8016b64:	3db851ec 	.word	0x3db851ec
 8016b68:	200078b0 	.word	0x200078b0
 8016b6c:	2000a7e0 	.word	0x2000a7e0
 8016b70:	00000000 	.word	0x00000000
 8016b74:	20015cb8 	.word	0x20015cb8
 8016b78:	2000e6d9 	.word	0x2000e6d9
 8016b7c:	2000585c 	.word	0x2000585c
 8016b80:	2000a814 	.word	0x2000a814
 8016b84:	0801d3ac 	.word	0x0801d3ac
 8016b88:	3fe00000 	.word	0x3fe00000
 8016b8c:	0801d450 	.word	0x0801d450
					HAL_Delay(100);
 8016b90:	2064      	movs	r0, #100	; 0x64
 8016b92:	f7f2 f957 	bl	8008e44 <HAL_Delay>
					if (fabs(IR_Sen.RF - IR_Ref_single.RF) > 0.3
 8016b96:	4b5a      	ldr	r3, [pc, #360]	; (8016d00 <selectmenu+0xb98>)
 8016b98:	edd4 7a03 	vldr	s15, [r4, #12]
 8016b9c:	ed93 7a03 	vldr	s14, [r3, #12]
 8016ba0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016ba4:	eef0 7ae7 	vabs.f32	s15, s15
 8016ba8:	ee17 0a90 	vmov	r0, s15
 8016bac:	f7f1 fc04 	bl	80083b8 <__aeabi_f2d>
 8016bb0:	a351      	add	r3, pc, #324	; (adr r3, 8016cf8 <selectmenu+0xb90>)
 8016bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bb6:	f7f1 fee3 	bl	8008980 <__aeabi_dcmpgt>
 8016bba:	b990      	cbnz	r0, 8016be2 <selectmenu+0xa7a>
							|| fabs(IR_Sen.LF - IR_Ref_single.LF) > 0.3) {
 8016bbc:	4b50      	ldr	r3, [pc, #320]	; (8016d00 <selectmenu+0xb98>)
 8016bbe:	edd4 7a00 	vldr	s15, [r4]
 8016bc2:	ed93 7a00 	vldr	s14, [r3]
 8016bc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016bca:	eef0 7ae7 	vabs.f32	s15, s15
 8016bce:	ee17 0a90 	vmov	r0, s15
 8016bd2:	f7f1 fbf1 	bl	80083b8 <__aeabi_f2d>
 8016bd6:	a348      	add	r3, pc, #288	; (adr r3, 8016cf8 <selectmenu+0xb90>)
 8016bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bdc:	f7f1 fed0 	bl	8008980 <__aeabi_dcmpgt>
 8016be0:	b108      	cbz	r0, 8016be6 <selectmenu+0xa7e>
						FrontWallControl();
 8016be2:	f7fd fca7 	bl	8014534 <FrontWallControl>
					if (wallExist.Right == true
 8016be6:	4b47      	ldr	r3, [pc, #284]	; (8016d04 <selectmenu+0xb9c>)
 8016be8:	789b      	ldrb	r3, [r3, #2]
 8016bea:	2b01      	cmp	r3, #1
 8016bec:	d02e      	beq.n	8016c4c <selectmenu+0xae4>
					} else if (wallExist.Left == true
 8016bee:	4b45      	ldr	r3, [pc, #276]	; (8016d04 <selectmenu+0xb9c>)
						trapezoid_slalome(900.0, 90.0, 10000.0);
 8016bf0:	ed9f 1a45 	vldr	s2, [pc, #276]	; 8016d08 <selectmenu+0xba0>
					} else if (wallExist.Left == true
 8016bf4:	785b      	ldrb	r3, [r3, #1]
 8016bf6:	2b01      	cmp	r3, #1
 8016bf8:	d10e      	bne.n	8016c18 <selectmenu+0xab0>
							&& fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 8016bfa:	edd4 7a02 	vldr	s15, [r4, #8]
 8016bfe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016c02:	edd4 6a01 	vldr	s13, [r4, #4]
 8016c06:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8016c0a:	eef0 7ae7 	vabs.f32	s15, s15
 8016c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c16:	dc3b      	bgt.n	8016c90 <selectmenu+0xb28>
						trapezoid_slalome(900.0, 180.0, 10000.0);
 8016c18:	eddf 0a3c 	vldr	s1, [pc, #240]	; 8016d0c <selectmenu+0xba4>
 8016c1c:	ed9f 0a3c 	vldr	s0, [pc, #240]	; 8016d10 <selectmenu+0xba8>
 8016c20:	f7f5 fc8e 	bl	800c540 <trapezoid_slalome>
					HAL_Delay(100);
 8016c24:	2064      	movs	r0, #100	; 0x64
 8016c26:	f7f2 f90d 	bl	8008e44 <HAL_Delay>
					trapezoid_acccel(explore_turn_R.Turn_vel,
 8016c2a:	4b3a      	ldr	r3, [pc, #232]	; (8016d14 <selectmenu+0xbac>)
 8016c2c:	2100      	movs	r1, #0
 8016c2e:	2001      	movs	r0, #1
 8016c30:	ed93 0a01 	vldr	s0, [r3, #4]
 8016c34:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8016c38:	edd3 0a01 	vldr	s1, [r3, #4]
 8016c3c:	ed9f 1a36 	vldr	s2, [pc, #216]	; 8016d18 <selectmenu+0xbb0>
 8016c40:	f7f5 fb16 	bl	800c270 <trapezoid_acccel>
					mapRenew(180);
 8016c44:	20b4      	movs	r0, #180	; 0xb4
 8016c46:	f7fb f9dd 	bl	8012004 <mapRenew>
 8016c4a:	e593      	b.n	8016774 <selectmenu+0x60c>
							&& fabs(IR_Sen.RS - IR_Sen.LS) > 0.5) {
 8016c4c:	edd4 7a02 	vldr	s15, [r4, #8]
 8016c50:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016c54:	edd4 6a01 	vldr	s13, [r4, #4]
 8016c58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8016c5c:	eef0 7ae7 	vabs.f32	s15, s15
 8016c60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c68:	ddc1      	ble.n	8016bee <selectmenu+0xa86>
						trapezoid_slalome(900.0, -90.0, 10000.0);
 8016c6a:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8016d08 <selectmenu+0xba0>
 8016c6e:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8016d1c <selectmenu+0xbb4>
 8016c72:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8016d10 <selectmenu+0xba8>
 8016c76:	f7f5 fc63 	bl	800c540 <trapezoid_slalome>
						FrontWallControl();
 8016c7a:	f7fd fc5b 	bl	8014534 <FrontWallControl>
						trapezoid_slalome(900.0, -90.0, 10000.0);
 8016c7e:	ed9f 1a22 	vldr	s2, [pc, #136]	; 8016d08 <selectmenu+0xba0>
 8016c82:	eddf 0a26 	vldr	s1, [pc, #152]	; 8016d1c <selectmenu+0xbb4>
 8016c86:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8016d10 <selectmenu+0xba8>
 8016c8a:	f7f5 fc59 	bl	800c540 <trapezoid_slalome>
 8016c8e:	e7c9      	b.n	8016c24 <selectmenu+0xabc>
						trapezoid_slalome(900.0, 90.0, 10000.0);
 8016c90:	eddf 0a23 	vldr	s1, [pc, #140]	; 8016d20 <selectmenu+0xbb8>
 8016c94:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8016d10 <selectmenu+0xba8>
 8016c98:	f7f5 fc52 	bl	800c540 <trapezoid_slalome>
						FrontWallControl();
 8016c9c:	f7fd fc4a 	bl	8014534 <FrontWallControl>
						trapezoid_slalome(900.0, 90.0, 10000.0);
 8016ca0:	ed9f 1a19 	vldr	s2, [pc, #100]	; 8016d08 <selectmenu+0xba0>
 8016ca4:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8016d20 <selectmenu+0xbb8>
 8016ca8:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8016d10 <selectmenu+0xba8>
 8016cac:	f7f5 fc48 	bl	800c540 <trapezoid_slalome>
 8016cb0:	e7b8      	b.n	8016c24 <selectmenu+0xabc>
					trapezoid_acccel(explore_turn_R.Turn_vel, 0.0, 0.09, 5.0,
 8016cb2:	4b18      	ldr	r3, [pc, #96]	; (8016d14 <selectmenu+0xbac>)
 8016cb4:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8016cb8:	2001      	movs	r0, #1
 8016cba:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8016d18 <selectmenu+0xbb0>
 8016cbe:	ed93 0a01 	vldr	s0, [r3, #4]
 8016cc2:	eddf 0a18 	vldr	s1, [pc, #96]	; 8016d24 <selectmenu+0xbbc>
 8016cc6:	f7f5 fad3 	bl	800c270 <trapezoid_acccel>
					trapezoid_slalome(700.0, 180.0, 10000.0);
 8016cca:	ed9f 1a0f 	vldr	s2, [pc, #60]	; 8016d08 <selectmenu+0xba0>
 8016cce:	eddf 0a0f 	vldr	s1, [pc, #60]	; 8016d0c <selectmenu+0xba4>
 8016cd2:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8016d28 <selectmenu+0xbc0>
 8016cd6:	f7f5 fc33 	bl	800c540 <trapezoid_slalome>
					reset_status();
 8016cda:	f000 fa0d 	bl	80170f8 <reset_status>
					reset_error();
 8016cde:	f000 fa2b 	bl	8017138 <reset_error>
					HAL_Delay(300);
 8016ce2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8016ce6:	f7f2 f8ad 	bl	8008e44 <HAL_Delay>
					mapRenew(180);
 8016cea:	20b4      	movs	r0, #180	; 0xb4
 8016cec:	f7fb f98a 	bl	8012004 <mapRenew>
					BackUpWallData(Write);
 8016cf0:	2001      	movs	r0, #1
 8016cf2:	f7f5 ff35 	bl	800cb60 <BackUpWallData>
 8016cf6:	e54d      	b.n	8016794 <selectmenu+0x62c>
 8016cf8:	33333333 	.word	0x33333333
 8016cfc:	3fd33333 	.word	0x3fd33333
 8016d00:	20000058 	.word	0x20000058
 8016d04:	20008884 	.word	0x20008884
 8016d08:	461c4000 	.word	0x461c4000
 8016d0c:	43340000 	.word	0x43340000
 8016d10:	44610000 	.word	0x44610000
 8016d14:	20016598 	.word	0x20016598
 8016d18:	3db851ec 	.word	0x3db851ec
 8016d1c:	c2b40000 	.word	0xc2b40000
 8016d20:	42b40000 	.word	0x42b40000
 8016d24:	00000000 	.word	0x00000000
 8016d28:	442f0000 	.word	0x442f0000
						wall_ver[i] = half_wall_ver[i];
 8016d2c:	f8ba 3000 	ldrh.w	r3, [sl]
 8016d30:	b29b      	uxth	r3, r3
 8016d32:	f8a9 3000 	strh.w	r3, [r9]
						wall_hor[i] = half_wall_hor[i];
 8016d36:	f8b8 3000 	ldrh.w	r3, [r8]
 8016d3a:	b29b      	uxth	r3, r3
 8016d3c:	803b      	strh	r3, [r7, #0]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016d3e:	8833      	ldrh	r3, [r6, #0]
 8016d40:	b29b      	uxth	r3, r3
 8016d42:	802b      	strh	r3, [r5, #0]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016d44:	4b82      	ldr	r3, [pc, #520]	; (8016f50 <selectmenu+0xde8>)
 8016d46:	881b      	ldrh	r3, [r3, #0]
 8016d48:	b29b      	uxth	r3, r3
 8016d4a:	f8ab 3000 	strh.w	r3, [fp]
						wall_ver[i] = half_wall_ver[i];
 8016d4e:	f8ba 3002 	ldrh.w	r3, [sl, #2]
 8016d52:	b29b      	uxth	r3, r3
 8016d54:	f8a9 3002 	strh.w	r3, [r9, #2]
						wall_hor[i] = half_wall_hor[i];
 8016d58:	f8b8 3002 	ldrh.w	r3, [r8, #2]
 8016d5c:	b29b      	uxth	r3, r3
 8016d5e:	807b      	strh	r3, [r7, #2]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016d60:	8873      	ldrh	r3, [r6, #2]
 8016d62:	b29b      	uxth	r3, r3
 8016d64:	806b      	strh	r3, [r5, #2]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016d66:	4b7a      	ldr	r3, [pc, #488]	; (8016f50 <selectmenu+0xde8>)
 8016d68:	885b      	ldrh	r3, [r3, #2]
 8016d6a:	b29b      	uxth	r3, r3
 8016d6c:	f8ab 3002 	strh.w	r3, [fp, #2]
						wall_ver[i] = half_wall_ver[i];
 8016d70:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 8016d74:	b29b      	uxth	r3, r3
 8016d76:	f8a9 3004 	strh.w	r3, [r9, #4]
						wall_hor[i] = half_wall_hor[i];
 8016d7a:	f8b8 3004 	ldrh.w	r3, [r8, #4]
 8016d7e:	b29b      	uxth	r3, r3
 8016d80:	80bb      	strh	r3, [r7, #4]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016d82:	88b3      	ldrh	r3, [r6, #4]
 8016d84:	b29b      	uxth	r3, r3
 8016d86:	80ab      	strh	r3, [r5, #4]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016d88:	4b71      	ldr	r3, [pc, #452]	; (8016f50 <selectmenu+0xde8>)
 8016d8a:	889b      	ldrh	r3, [r3, #4]
 8016d8c:	b29b      	uxth	r3, r3
 8016d8e:	f8ab 3004 	strh.w	r3, [fp, #4]
						wall_ver[i] = half_wall_ver[i];
 8016d92:	f8ba 3006 	ldrh.w	r3, [sl, #6]
 8016d96:	b29b      	uxth	r3, r3
 8016d98:	f8a9 3006 	strh.w	r3, [r9, #6]
						wall_hor[i] = half_wall_hor[i];
 8016d9c:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8016da0:	b29b      	uxth	r3, r3
 8016da2:	80fb      	strh	r3, [r7, #6]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016da4:	88f3      	ldrh	r3, [r6, #6]
 8016da6:	b29b      	uxth	r3, r3
 8016da8:	80eb      	strh	r3, [r5, #6]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016daa:	4b69      	ldr	r3, [pc, #420]	; (8016f50 <selectmenu+0xde8>)
 8016dac:	88db      	ldrh	r3, [r3, #6]
 8016dae:	b29b      	uxth	r3, r3
 8016db0:	f8ab 3006 	strh.w	r3, [fp, #6]
						wall_ver[i] = half_wall_ver[i];
 8016db4:	f8ba 3008 	ldrh.w	r3, [sl, #8]
 8016db8:	b29b      	uxth	r3, r3
 8016dba:	f8a9 3008 	strh.w	r3, [r9, #8]
						wall_hor[i] = half_wall_hor[i];
 8016dbe:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8016dc2:	b29b      	uxth	r3, r3
 8016dc4:	813b      	strh	r3, [r7, #8]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016dc6:	8933      	ldrh	r3, [r6, #8]
 8016dc8:	b29b      	uxth	r3, r3
 8016dca:	812b      	strh	r3, [r5, #8]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016dcc:	4b60      	ldr	r3, [pc, #384]	; (8016f50 <selectmenu+0xde8>)
 8016dce:	891b      	ldrh	r3, [r3, #8]
 8016dd0:	b29b      	uxth	r3, r3
 8016dd2:	f8ab 3008 	strh.w	r3, [fp, #8]
						wall_ver[i] = half_wall_ver[i];
 8016dd6:	f8ba 300a 	ldrh.w	r3, [sl, #10]
 8016dda:	b29b      	uxth	r3, r3
 8016ddc:	f8a9 300a 	strh.w	r3, [r9, #10]
						wall_hor[i] = half_wall_hor[i];
 8016de0:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8016de4:	b29b      	uxth	r3, r3
 8016de6:	817b      	strh	r3, [r7, #10]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016de8:	8973      	ldrh	r3, [r6, #10]
 8016dea:	b29b      	uxth	r3, r3
 8016dec:	816b      	strh	r3, [r5, #10]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016dee:	4b58      	ldr	r3, [pc, #352]	; (8016f50 <selectmenu+0xde8>)
 8016df0:	895b      	ldrh	r3, [r3, #10]
 8016df2:	b29b      	uxth	r3, r3
 8016df4:	f8ab 300a 	strh.w	r3, [fp, #10]
						wall_ver[i] = half_wall_ver[i];
 8016df8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8016dfc:	b29b      	uxth	r3, r3
 8016dfe:	f8a9 300c 	strh.w	r3, [r9, #12]
						wall_hor[i] = half_wall_hor[i];
 8016e02:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8016e06:	b29b      	uxth	r3, r3
 8016e08:	81bb      	strh	r3, [r7, #12]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016e0a:	89b3      	ldrh	r3, [r6, #12]
 8016e0c:	b29b      	uxth	r3, r3
 8016e0e:	81ab      	strh	r3, [r5, #12]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016e10:	4b4f      	ldr	r3, [pc, #316]	; (8016f50 <selectmenu+0xde8>)
 8016e12:	899b      	ldrh	r3, [r3, #12]
 8016e14:	b29b      	uxth	r3, r3
 8016e16:	f8ab 300c 	strh.w	r3, [fp, #12]
						wall_ver[i] = half_wall_ver[i];
 8016e1a:	f8ba 300e 	ldrh.w	r3, [sl, #14]
 8016e1e:	b29b      	uxth	r3, r3
 8016e20:	f8a9 300e 	strh.w	r3, [r9, #14]
						wall_hor[i] = half_wall_hor[i];
 8016e24:	f8b8 300e 	ldrh.w	r3, [r8, #14]
 8016e28:	b29b      	uxth	r3, r3
 8016e2a:	81fb      	strh	r3, [r7, #14]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016e2c:	89f3      	ldrh	r3, [r6, #14]
 8016e2e:	b29b      	uxth	r3, r3
 8016e30:	81eb      	strh	r3, [r5, #14]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016e32:	4b47      	ldr	r3, [pc, #284]	; (8016f50 <selectmenu+0xde8>)
 8016e34:	89db      	ldrh	r3, [r3, #14]
 8016e36:	b29b      	uxth	r3, r3
 8016e38:	f8ab 300e 	strh.w	r3, [fp, #14]
						wall_ver[i] = half_wall_ver[i];
 8016e3c:	f8ba 3010 	ldrh.w	r3, [sl, #16]
 8016e40:	b29b      	uxth	r3, r3
 8016e42:	f8a9 3010 	strh.w	r3, [r9, #16]
						wall_hor[i] = half_wall_hor[i];
 8016e46:	f8b8 3010 	ldrh.w	r3, [r8, #16]
 8016e4a:	b29b      	uxth	r3, r3
 8016e4c:	823b      	strh	r3, [r7, #16]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016e4e:	8a33      	ldrh	r3, [r6, #16]
 8016e50:	b29b      	uxth	r3, r3
 8016e52:	822b      	strh	r3, [r5, #16]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016e54:	4b3e      	ldr	r3, [pc, #248]	; (8016f50 <selectmenu+0xde8>)
 8016e56:	8a1b      	ldrh	r3, [r3, #16]
 8016e58:	b29b      	uxth	r3, r3
 8016e5a:	f8ab 3010 	strh.w	r3, [fp, #16]
						wall_ver[i] = half_wall_ver[i];
 8016e5e:	f8ba 3012 	ldrh.w	r3, [sl, #18]
 8016e62:	b29b      	uxth	r3, r3
 8016e64:	f8a9 3012 	strh.w	r3, [r9, #18]
						wall_hor[i] = half_wall_hor[i];
 8016e68:	f8b8 3012 	ldrh.w	r3, [r8, #18]
 8016e6c:	b29b      	uxth	r3, r3
 8016e6e:	827b      	strh	r3, [r7, #18]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016e70:	8a73      	ldrh	r3, [r6, #18]
 8016e72:	b29b      	uxth	r3, r3
 8016e74:	826b      	strh	r3, [r5, #18]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016e76:	4b36      	ldr	r3, [pc, #216]	; (8016f50 <selectmenu+0xde8>)
 8016e78:	8a5b      	ldrh	r3, [r3, #18]
 8016e7a:	b29b      	uxth	r3, r3
 8016e7c:	f8ab 3012 	strh.w	r3, [fp, #18]
						wall_ver[i] = half_wall_ver[i];
 8016e80:	f8ba 3014 	ldrh.w	r3, [sl, #20]
 8016e84:	b29b      	uxth	r3, r3
 8016e86:	f8a9 3014 	strh.w	r3, [r9, #20]
						wall_hor[i] = half_wall_hor[i];
 8016e8a:	f8b8 3014 	ldrh.w	r3, [r8, #20]
 8016e8e:	b29b      	uxth	r3, r3
 8016e90:	82bb      	strh	r3, [r7, #20]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016e92:	8ab3      	ldrh	r3, [r6, #20]
 8016e94:	b29b      	uxth	r3, r3
 8016e96:	82ab      	strh	r3, [r5, #20]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016e98:	4b2d      	ldr	r3, [pc, #180]	; (8016f50 <selectmenu+0xde8>)
 8016e9a:	8a9b      	ldrh	r3, [r3, #20]
 8016e9c:	b29b      	uxth	r3, r3
 8016e9e:	f8ab 3014 	strh.w	r3, [fp, #20]
						wall_ver[i] = half_wall_ver[i];
 8016ea2:	f8ba 3016 	ldrh.w	r3, [sl, #22]
 8016ea6:	b29b      	uxth	r3, r3
 8016ea8:	f8a9 3016 	strh.w	r3, [r9, #22]
						wall_hor[i] = half_wall_hor[i];
 8016eac:	f8b8 3016 	ldrh.w	r3, [r8, #22]
 8016eb0:	b29b      	uxth	r3, r3
 8016eb2:	82fb      	strh	r3, [r7, #22]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016eb4:	8af3      	ldrh	r3, [r6, #22]
 8016eb6:	b29b      	uxth	r3, r3
 8016eb8:	82eb      	strh	r3, [r5, #22]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016eba:	4b25      	ldr	r3, [pc, #148]	; (8016f50 <selectmenu+0xde8>)
 8016ebc:	8adb      	ldrh	r3, [r3, #22]
 8016ebe:	b29b      	uxth	r3, r3
 8016ec0:	f8ab 3016 	strh.w	r3, [fp, #22]
						wall_ver[i] = half_wall_ver[i];
 8016ec4:	f8ba 3018 	ldrh.w	r3, [sl, #24]
 8016ec8:	b29b      	uxth	r3, r3
 8016eca:	f8a9 3018 	strh.w	r3, [r9, #24]
						wall_hor[i] = half_wall_hor[i];
 8016ece:	f8b8 3018 	ldrh.w	r3, [r8, #24]
 8016ed2:	b29b      	uxth	r3, r3
 8016ed4:	833b      	strh	r3, [r7, #24]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016ed6:	8b33      	ldrh	r3, [r6, #24]
 8016ed8:	b29b      	uxth	r3, r3
 8016eda:	832b      	strh	r3, [r5, #24]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016edc:	4b1c      	ldr	r3, [pc, #112]	; (8016f50 <selectmenu+0xde8>)
 8016ede:	8b1b      	ldrh	r3, [r3, #24]
 8016ee0:	b29b      	uxth	r3, r3
 8016ee2:	f8ab 3018 	strh.w	r3, [fp, #24]
						wall_ver[i] = half_wall_ver[i];
 8016ee6:	f8ba 301a 	ldrh.w	r3, [sl, #26]
 8016eea:	b29b      	uxth	r3, r3
 8016eec:	f8a9 301a 	strh.w	r3, [r9, #26]
						wall_hor[i] = half_wall_hor[i];
 8016ef0:	f8b8 301a 	ldrh.w	r3, [r8, #26]
 8016ef4:	b29b      	uxth	r3, r3
 8016ef6:	837b      	strh	r3, [r7, #26]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016ef8:	8b73      	ldrh	r3, [r6, #26]
 8016efa:	b29b      	uxth	r3, r3
 8016efc:	836b      	strh	r3, [r5, #26]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016efe:	4b14      	ldr	r3, [pc, #80]	; (8016f50 <selectmenu+0xde8>)
 8016f00:	8b5b      	ldrh	r3, [r3, #26]
 8016f02:	b29b      	uxth	r3, r3
 8016f04:	f8ab 301a 	strh.w	r3, [fp, #26]
						wall_ver[i] = half_wall_ver[i];
 8016f08:	f8ba 301c 	ldrh.w	r3, [sl, #28]
 8016f0c:	b29b      	uxth	r3, r3
 8016f0e:	f8a9 301c 	strh.w	r3, [r9, #28]
						wall_hor[i] = half_wall_hor[i];
 8016f12:	f8b8 301c 	ldrh.w	r3, [r8, #28]
 8016f16:	b29b      	uxth	r3, r3
 8016f18:	83bb      	strh	r3, [r7, #28]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016f1a:	8bb3      	ldrh	r3, [r6, #28]
 8016f1c:	b29b      	uxth	r3, r3
 8016f1e:	83ab      	strh	r3, [r5, #28]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016f20:	4b0b      	ldr	r3, [pc, #44]	; (8016f50 <selectmenu+0xde8>)
 8016f22:	8b9b      	ldrh	r3, [r3, #28]
 8016f24:	b29b      	uxth	r3, r3
 8016f26:	f8ab 301c 	strh.w	r3, [fp, #28]
						wall_ver[i] = half_wall_ver[i];
 8016f2a:	f8ba 301e 	ldrh.w	r3, [sl, #30]
 8016f2e:	b29b      	uxth	r3, r3
 8016f30:	f8a9 301e 	strh.w	r3, [r9, #30]
						wall_hor[i] = half_wall_hor[i];
 8016f34:	f8b8 301e 	ldrh.w	r3, [r8, #30]
 8016f38:	b29b      	uxth	r3, r3
 8016f3a:	83fb      	strh	r3, [r7, #30]
						wall_read_ver[i] = half_wall_read_ver[i];
 8016f3c:	8bf3      	ldrh	r3, [r6, #30]
 8016f3e:	b29b      	uxth	r3, r3
 8016f40:	83eb      	strh	r3, [r5, #30]
						wall_read_hor[i] = half_wall_read_hor[i];
 8016f42:	4b03      	ldr	r3, [pc, #12]	; (8016f50 <selectmenu+0xde8>)
 8016f44:	8bdb      	ldrh	r3, [r3, #30]
 8016f46:	b29b      	uxth	r3, r3
 8016f48:	f8ab 301e 	strh.w	r3, [fp, #30]
 8016f4c:	e41b      	b.n	8016786 <selectmenu+0x61e>
 8016f4e:	bf00      	nop
 8016f50:	20015cd8 	.word	0x20015cd8

08016f54 <LED>:
#include "maze.h"
#include "drive.h"
#include <math.h>
#include <stdlib.h>

void LED(unsigned short _LED) {
 8016f54:	b580      	push	{r7, lr}
 8016f56:	b082      	sub	sp, #8
 8016f58:	af00      	add	r7, sp, #0
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(LED_L1_GPIO_Port, LED_L1_Pin, (_LED & 0x80) >> 7); //LED_L1
 8016f5e:	88fb      	ldrh	r3, [r7, #6]
 8016f60:	11db      	asrs	r3, r3, #7
 8016f62:	b2db      	uxtb	r3, r3
 8016f64:	f003 0301 	and.w	r3, r3, #1
 8016f68:	b2db      	uxtb	r3, r3
 8016f6a:	461a      	mov	r2, r3
 8016f6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016f70:	482c      	ldr	r0, [pc, #176]	; (8017024 <LED+0xd0>)
 8016f72:	f7f2 fec7 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_L2_GPIO_Port, LED_L2_Pin, (_LED & 0x40) >> 6); //LED_L2
 8016f76:	88fb      	ldrh	r3, [r7, #6]
 8016f78:	119b      	asrs	r3, r3, #6
 8016f7a:	b2db      	uxtb	r3, r3
 8016f7c:	f003 0301 	and.w	r3, r3, #1
 8016f80:	b2db      	uxtb	r3, r3
 8016f82:	461a      	mov	r2, r3
 8016f84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8016f88:	4827      	ldr	r0, [pc, #156]	; (8017028 <LED+0xd4>)
 8016f8a:	f7f2 febb 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_L3_GPIO_Port, LED_L3_Pin, (_LED & 0x20) >> 5); //LED_L3
 8016f8e:	88fb      	ldrh	r3, [r7, #6]
 8016f90:	115b      	asrs	r3, r3, #5
 8016f92:	b2db      	uxtb	r3, r3
 8016f94:	f003 0301 	and.w	r3, r3, #1
 8016f98:	b2db      	uxtb	r3, r3
 8016f9a:	461a      	mov	r2, r3
 8016f9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8016fa0:	4821      	ldr	r0, [pc, #132]	; (8017028 <LED+0xd4>)
 8016fa2:	f7f2 feaf 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_L4_GPIO_Port, LED_L4_Pin, (_LED & 0x10) >> 4); //LED_L4
 8016fa6:	88fb      	ldrh	r3, [r7, #6]
 8016fa8:	111b      	asrs	r3, r3, #4
 8016faa:	b2db      	uxtb	r3, r3
 8016fac:	f003 0301 	and.w	r3, r3, #1
 8016fb0:	b2db      	uxtb	r3, r3
 8016fb2:	461a      	mov	r2, r3
 8016fb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8016fb8:	481c      	ldr	r0, [pc, #112]	; (801702c <LED+0xd8>)
 8016fba:	f7f2 fea3 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_R4_GPIO_Port, LED_R4_Pin, (_LED & 0x08) >> 3); //LED_R4
 8016fbe:	88fb      	ldrh	r3, [r7, #6]
 8016fc0:	10db      	asrs	r3, r3, #3
 8016fc2:	b2db      	uxtb	r3, r3
 8016fc4:	f003 0301 	and.w	r3, r3, #1
 8016fc8:	b2db      	uxtb	r3, r3
 8016fca:	461a      	mov	r2, r3
 8016fcc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8016fd0:	4816      	ldr	r0, [pc, #88]	; (801702c <LED+0xd8>)
 8016fd2:	f7f2 fe97 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_R3_GPIO_Port, LED_R3_Pin, (_LED & 0x04) >> 2); //LED_R3
 8016fd6:	88fb      	ldrh	r3, [r7, #6]
 8016fd8:	109b      	asrs	r3, r3, #2
 8016fda:	b2db      	uxtb	r3, r3
 8016fdc:	f003 0301 	and.w	r3, r3, #1
 8016fe0:	b2db      	uxtb	r3, r3
 8016fe2:	461a      	mov	r2, r3
 8016fe4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016fe8:	4810      	ldr	r0, [pc, #64]	; (801702c <LED+0xd8>)
 8016fea:	f7f2 fe8b 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_R2_GPIO_Port, LED_R2_Pin, (_LED & 0x02) >> 1); //LED_R2
 8016fee:	88fb      	ldrh	r3, [r7, #6]
 8016ff0:	105b      	asrs	r3, r3, #1
 8016ff2:	b2db      	uxtb	r3, r3
 8016ff4:	f003 0301 	and.w	r3, r3, #1
 8016ff8:	b2db      	uxtb	r3, r3
 8016ffa:	461a      	mov	r2, r3
 8016ffc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017000:	4809      	ldr	r0, [pc, #36]	; (8017028 <LED+0xd4>)
 8017002:	f7f2 fe7f 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_R1_GPIO_Port, LED_R1_Pin, (_LED & 0x01)); //LED_R1
 8017006:	88fb      	ldrh	r3, [r7, #6]
 8017008:	b2db      	uxtb	r3, r3
 801700a:	f003 0301 	and.w	r3, r3, #1
 801700e:	b2db      	uxtb	r3, r3
 8017010:	461a      	mov	r2, r3
 8017012:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8017016:	4804      	ldr	r0, [pc, #16]	; (8017028 <LED+0xd4>)
 8017018:	f7f2 fe74 	bl	8009d04 <HAL_GPIO_WritePin>
}
 801701c:	bf00      	nop
 801701e:	3708      	adds	r7, #8
 8017020:	46bd      	mov	sp, r7
 8017022:	bd80      	pop	{r7, pc}
 8017024:	40020400 	.word	0x40020400
 8017028:	40020800 	.word	0x40020800
 801702c:	40020000 	.word	0x40020000

08017030 <Speaker_ON>:

void Speaker_ON(TIM_HandleTypeDef *_htim) {
 8017030:	b580      	push	{r7, lr}
 8017032:	b082      	sub	sp, #8
 8017034:	af00      	add	r7, sp, #0
 8017036:	6078      	str	r0, [r7, #4]
	if (HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_4) != HAL_OK) {
 8017038:	210c      	movs	r1, #12
 801703a:	6878      	ldr	r0, [r7, #4]
 801703c:	f7f3 ffa2 	bl	800af84 <HAL_TIM_PWM_Start>
 8017040:	4603      	mov	r3, r0
 8017042:	2b00      	cmp	r3, #0
 8017044:	d003      	beq.n	801704e <Speaker_ON+0x1e>
		Error_Handler();
 8017046:	2120      	movs	r1, #32
 8017048:	4803      	ldr	r0, [pc, #12]	; (8017058 <Speaker_ON+0x28>)
 801704a:	f7f7 f993 	bl	800e374 <_Error_Handler>
	}
}
 801704e:	bf00      	nop
 8017050:	3708      	adds	r7, #8
 8017052:	46bd      	mov	sp, r7
 8017054:	bd80      	pop	{r7, pc}
 8017056:	bf00      	nop
 8017058:	0801d138 	.word	0x0801d138

0801705c <Speaker_Herz>:

void Speaker_Herz(TIM_HandleTypeDef *_htim, unsigned short _Hz) {
 801705c:	b480      	push	{r7}
 801705e:	b083      	sub	sp, #12
 8017060:	af00      	add	r7, sp, #0
 8017062:	6078      	str	r0, [r7, #4]
 8017064:	460b      	mov	r3, r1
 8017066:	807b      	strh	r3, [r7, #2]
	__HAL_TIM_PRESCALER(_htim,1000000/_Hz);
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	887a      	ldrh	r2, [r7, #2]
 801706e:	4907      	ldr	r1, [pc, #28]	; (801708c <Speaker_Herz+0x30>)
 8017070:	fb91 f2f2 	sdiv	r2, r1, r2
 8017074:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SetCompare(_htim,TIM_CHANNEL_4,54);
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	681b      	ldr	r3, [r3, #0]
 801707a:	2236      	movs	r2, #54	; 0x36
 801707c:	641a      	str	r2, [r3, #64]	; 0x40
}
 801707e:	bf00      	nop
 8017080:	370c      	adds	r7, #12
 8017082:	46bd      	mov	sp, r7
 8017084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017088:	4770      	bx	lr
 801708a:	bf00      	nop
 801708c:	000f4240 	.word	0x000f4240

08017090 <Speaker_OFF>:

void Speaker_OFF(TIM_HandleTypeDef *_htim) {
 8017090:	b580      	push	{r7, lr}
 8017092:	b082      	sub	sp, #8
 8017094:	af00      	add	r7, sp, #0
 8017096:	6078      	str	r0, [r7, #4]
	if (HAL_TIM_PWM_Stop(_htim, TIM_CHANNEL_4) != HAL_OK) {
 8017098:	210c      	movs	r1, #12
 801709a:	6878      	ldr	r0, [r7, #4]
 801709c:	f7f3 ff96 	bl	800afcc <HAL_TIM_PWM_Stop>
 80170a0:	4603      	mov	r3, r0
 80170a2:	2b00      	cmp	r3, #0
 80170a4:	d003      	beq.n	80170ae <Speaker_OFF+0x1e>
		Error_Handler();
 80170a6:	212b      	movs	r1, #43	; 0x2b
 80170a8:	4803      	ldr	r0, [pc, #12]	; (80170b8 <Speaker_OFF+0x28>)
 80170aa:	f7f7 f963 	bl	800e374 <_Error_Handler>
	}
}
 80170ae:	bf00      	nop
 80170b0:	3708      	adds	r7, #8
 80170b2:	46bd      	mov	sp, r7
 80170b4:	bd80      	pop	{r7, pc}
 80170b6:	bf00      	nop
 80170b8:	0801d138 	.word	0x0801d138

080170bc <Speaker_Scale>:

void Speaker_Scale(uint16_t _Hz, uint8_t _time) {
 80170bc:	b580      	push	{r7, lr}
 80170be:	b082      	sub	sp, #8
 80170c0:	af00      	add	r7, sp, #0
 80170c2:	4603      	mov	r3, r0
 80170c4:	460a      	mov	r2, r1
 80170c6:	80fb      	strh	r3, [r7, #6]
 80170c8:	4613      	mov	r3, r2
 80170ca:	717b      	strb	r3, [r7, #5]
	Speaker_ON(&htim2);
 80170cc:	4809      	ldr	r0, [pc, #36]	; (80170f4 <Speaker_Scale+0x38>)
 80170ce:	f7ff ffaf 	bl	8017030 <Speaker_ON>
	Speaker_Herz(&htim2, _Hz);
 80170d2:	88fb      	ldrh	r3, [r7, #6]
 80170d4:	4619      	mov	r1, r3
 80170d6:	4807      	ldr	r0, [pc, #28]	; (80170f4 <Speaker_Scale+0x38>)
 80170d8:	f7ff ffc0 	bl	801705c <Speaker_Herz>
	HAL_Delay(_time);
 80170dc:	797b      	ldrb	r3, [r7, #5]
 80170de:	4618      	mov	r0, r3
 80170e0:	f7f1 feb0 	bl	8008e44 <HAL_Delay>
	Speaker_OFF(&htim2);
 80170e4:	4803      	ldr	r0, [pc, #12]	; (80170f4 <Speaker_Scale+0x38>)
 80170e6:	f7ff ffd3 	bl	8017090 <Speaker_OFF>
}
 80170ea:	bf00      	nop
 80170ec:	3708      	adds	r7, #8
 80170ee:	46bd      	mov	sp, r7
 80170f0:	bd80      	pop	{r7, pc}
 80170f2:	bf00      	nop
 80170f4:	200156c8 	.word	0x200156c8

080170f8 <reset_status>:
void reset_status() {
 80170f8:	b4b0      	push	{r4, r5, r7}
 80170fa:	af00      	add	r7, sp, #0
	idealState = RESETState;
 80170fc:	4a0b      	ldr	r2, [pc, #44]	; (801712c <reset_status+0x34>)
 80170fe:	4b0c      	ldr	r3, [pc, #48]	; (8017130 <reset_status+0x38>)
 8017100:	4614      	mov	r4, r2
 8017102:	461d      	mov	r5, r3
 8017104:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017106:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801710a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801710c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8017110:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	realState.deg = 0.0;
 8017114:	4b07      	ldr	r3, [pc, #28]	; (8017134 <reset_status+0x3c>)
 8017116:	f04f 0200 	mov.w	r2, #0
 801711a:	61da      	str	r2, [r3, #28]
	realState.dis = 0.0;
 801711c:	4b05      	ldr	r3, [pc, #20]	; (8017134 <reset_status+0x3c>)
 801711e:	f04f 0200 	mov.w	r2, #0
 8017122:	601a      	str	r2, [r3, #0]
}
 8017124:	bf00      	nop
 8017126:	46bd      	mov	sp, r7
 8017128:	bcb0      	pop	{r4, r5, r7}
 801712a:	4770      	bx	lr
 801712c:	2000a7e0 	.word	0x2000a7e0
 8017130:	0801d368 	.word	0x0801d368
 8017134:	200078b0 	.word	0x200078b0

08017138 <reset_error>:

void reset_error() {
 8017138:	b490      	push	{r4, r7}
 801713a:	af00      	add	r7, sp, #0
	error_vel = RESET_ERROR; //x
 801713c:	4a19      	ldr	r2, [pc, #100]	; (80171a4 <reset_error+0x6c>)
 801713e:	4b1a      	ldr	r3, [pc, #104]	; (80171a8 <reset_error+0x70>)
 8017140:	4614      	mov	r4, r2
 8017142:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017144:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_dis = RESET_ERROR; //u
 8017148:	4a18      	ldr	r2, [pc, #96]	; (80171ac <reset_error+0x74>)
 801714a:	4b17      	ldr	r3, [pc, #92]	; (80171a8 <reset_error+0x70>)
 801714c:	4614      	mov	r4, r2
 801714e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017150:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_ang_vel = RESET_ERROR; //px
 8017154:	4a16      	ldr	r2, [pc, #88]	; (80171b0 <reset_error+0x78>)
 8017156:	4b14      	ldr	r3, [pc, #80]	; (80171a8 <reset_error+0x70>)
 8017158:	4614      	mov	r4, r2
 801715a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801715c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_deg = RESET_ERROR; //px
 8017160:	4a14      	ldr	r2, [pc, #80]	; (80171b4 <reset_error+0x7c>)
 8017162:	4b11      	ldr	r3, [pc, #68]	; (80171a8 <reset_error+0x70>)
 8017164:	4614      	mov	r4, r2
 8017166:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017168:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_wall_S = RESET_ERROR; //
 801716c:	4a12      	ldr	r2, [pc, #72]	; (80171b8 <reset_error+0x80>)
 801716e:	4b0e      	ldr	r3, [pc, #56]	; (80171a8 <reset_error+0x70>)
 8017170:	4614      	mov	r4, r2
 8017172:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017174:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_wall_S_D = RESET_ERROR; //
 8017178:	4a10      	ldr	r2, [pc, #64]	; (80171bc <reset_error+0x84>)
 801717a:	4b0b      	ldr	r3, [pc, #44]	; (80171a8 <reset_error+0x70>)
 801717c:	4614      	mov	r4, r2
 801717e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017180:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_wall_F_R = RESET_ERROR; //
 8017184:	4a0e      	ldr	r2, [pc, #56]	; (80171c0 <reset_error+0x88>)
 8017186:	4b08      	ldr	r3, [pc, #32]	; (80171a8 <reset_error+0x70>)
 8017188:	4614      	mov	r4, r2
 801718a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801718c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_wall_F_L = RESET_ERROR; //
 8017190:	4a0c      	ldr	r2, [pc, #48]	; (80171c4 <reset_error+0x8c>)
 8017192:	4b05      	ldr	r3, [pc, #20]	; (80171a8 <reset_error+0x70>)
 8017194:	4614      	mov	r4, r2
 8017196:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017198:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 801719c:	bf00      	nop
 801719e:	46bd      	mov	sp, r7
 80171a0:	bc90      	pop	{r4, r7}
 80171a2:	4770      	bx	lr
 80171a4:	2000b7d0 	.word	0x2000b7d0
 80171a8:	0801d398 	.word	0x0801d398
 80171ac:	200048a8 	.word	0x200048a8
 80171b0:	2000a818 	.word	0x2000a818
 80171b4:	2000e6dc 	.word	0x2000e6dc
 80171b8:	2000f68c 	.word	0x2000f68c
 80171bc:	200144d8 	.word	0x200144d8
 80171c0:	2000c780 	.word	0x2000c780
 80171c4:	200144c8 	.word	0x200144c8

080171c8 <save_log>:

void save_log() {
 80171c8:	b480      	push	{r7}
 80171ca:	af00      	add	r7, sp, #0
	static int log_poz, log_Hz;
	if (log_ideal_vel[0] == 0.0 && log_real_vel[0] == 0.0) {
 80171cc:	4b81      	ldr	r3, [pc, #516]	; (80173d4 <save_log+0x20c>)
 80171ce:	edd3 7a00 	vldr	s15, [r3]
 80171d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80171d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80171da:	d10a      	bne.n	80171f2 <save_log+0x2a>
 80171dc:	4b7e      	ldr	r3, [pc, #504]	; (80173d8 <save_log+0x210>)
 80171de:	edd3 7a00 	vldr	s15, [r3]
 80171e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80171e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80171ea:	d102      	bne.n	80171f2 <save_log+0x2a>
		log_poz = 0;
 80171ec:	4b7b      	ldr	r3, [pc, #492]	; (80173dc <save_log+0x214>)
 80171ee:	2200      	movs	r2, #0
 80171f0:	601a      	str	r2, [r3, #0]
	}
	if (Flag_logEn && log_poz < LOG_NUM) {
 80171f2:	4b7b      	ldr	r3, [pc, #492]	; (80173e0 <save_log+0x218>)
 80171f4:	781b      	ldrb	r3, [r3, #0]
 80171f6:	b2db      	uxtb	r3, r3
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	f000 80dc 	beq.w	80173b6 <save_log+0x1ee>
 80171fe:	4b77      	ldr	r3, [pc, #476]	; (80173dc <save_log+0x214>)
 8017200:	681b      	ldr	r3, [r3, #0]
 8017202:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017206:	f280 80d6 	bge.w	80173b6 <save_log+0x1ee>
		if (log_Hz == LOG_HZ) {
 801720a:	4b76      	ldr	r3, [pc, #472]	; (80173e4 <save_log+0x21c>)
 801720c:	681b      	ldr	r3, [r3, #0]
 801720e:	2b09      	cmp	r3, #9
 8017210:	f040 80cb 	bne.w	80173aa <save_log+0x1e2>
			log_Hz = 0;
 8017214:	4b73      	ldr	r3, [pc, #460]	; (80173e4 <save_log+0x21c>)
 8017216:	2200      	movs	r2, #0
 8017218:	601a      	str	r2, [r3, #0]
			log_ideal_vel[log_poz] = idealState.vel;
 801721a:	4b70      	ldr	r3, [pc, #448]	; (80173dc <save_log+0x214>)
 801721c:	681b      	ldr	r3, [r3, #0]
 801721e:	4a72      	ldr	r2, [pc, #456]	; (80173e8 <save_log+0x220>)
 8017220:	68d2      	ldr	r2, [r2, #12]
 8017222:	496c      	ldr	r1, [pc, #432]	; (80173d4 <save_log+0x20c>)
 8017224:	009b      	lsls	r3, r3, #2
 8017226:	440b      	add	r3, r1
 8017228:	601a      	str	r2, [r3, #0]
			log_real_vel[log_poz] = realState.vel;
 801722a:	4b6c      	ldr	r3, [pc, #432]	; (80173dc <save_log+0x214>)
 801722c:	681b      	ldr	r3, [r3, #0]
 801722e:	4a6f      	ldr	r2, [pc, #444]	; (80173ec <save_log+0x224>)
 8017230:	68d2      	ldr	r2, [r2, #12]
 8017232:	4969      	ldr	r1, [pc, #420]	; (80173d8 <save_log+0x210>)
 8017234:	009b      	lsls	r3, r3, #2
 8017236:	440b      	add	r3, r1
 8017238:	601a      	str	r2, [r3, #0]
			log_ideal_dis[log_poz] = idealState.dis;
 801723a:	4b68      	ldr	r3, [pc, #416]	; (80173dc <save_log+0x214>)
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	4a6a      	ldr	r2, [pc, #424]	; (80173e8 <save_log+0x220>)
 8017240:	6812      	ldr	r2, [r2, #0]
 8017242:	496b      	ldr	r1, [pc, #428]	; (80173f0 <save_log+0x228>)
 8017244:	009b      	lsls	r3, r3, #2
 8017246:	440b      	add	r3, r1
 8017248:	601a      	str	r2, [r3, #0]
			log_real_dis[log_poz] = realState.dis;
 801724a:	4b64      	ldr	r3, [pc, #400]	; (80173dc <save_log+0x214>)
 801724c:	681b      	ldr	r3, [r3, #0]
 801724e:	4a67      	ldr	r2, [pc, #412]	; (80173ec <save_log+0x224>)
 8017250:	6812      	ldr	r2, [r2, #0]
 8017252:	4968      	ldr	r1, [pc, #416]	; (80173f4 <save_log+0x22c>)
 8017254:	009b      	lsls	r3, r3, #2
 8017256:	440b      	add	r3, r1
 8017258:	601a      	str	r2, [r3, #0]
			log_ideal_avel[log_poz] = idealState.ang_vel;
 801725a:	4b60      	ldr	r3, [pc, #384]	; (80173dc <save_log+0x214>)
 801725c:	681b      	ldr	r3, [r3, #0]
 801725e:	4a62      	ldr	r2, [pc, #392]	; (80173e8 <save_log+0x220>)
 8017260:	6a12      	ldr	r2, [r2, #32]
 8017262:	4965      	ldr	r1, [pc, #404]	; (80173f8 <save_log+0x230>)
 8017264:	009b      	lsls	r3, r3, #2
 8017266:	440b      	add	r3, r1
 8017268:	601a      	str	r2, [r3, #0]
			log_real_avel[log_poz] = realState.ang_vel;
 801726a:	4b5c      	ldr	r3, [pc, #368]	; (80173dc <save_log+0x214>)
 801726c:	681b      	ldr	r3, [r3, #0]
 801726e:	4a5f      	ldr	r2, [pc, #380]	; (80173ec <save_log+0x224>)
 8017270:	6a12      	ldr	r2, [r2, #32]
 8017272:	4962      	ldr	r1, [pc, #392]	; (80173fc <save_log+0x234>)
 8017274:	009b      	lsls	r3, r3, #2
 8017276:	440b      	add	r3, r1
 8017278:	601a      	str	r2, [r3, #0]
			log_ideal_deg[log_poz] = idealState.deg;
 801727a:	4b58      	ldr	r3, [pc, #352]	; (80173dc <save_log+0x214>)
 801727c:	681b      	ldr	r3, [r3, #0]
 801727e:	4a5a      	ldr	r2, [pc, #360]	; (80173e8 <save_log+0x220>)
 8017280:	69d2      	ldr	r2, [r2, #28]
 8017282:	495f      	ldr	r1, [pc, #380]	; (8017400 <save_log+0x238>)
 8017284:	009b      	lsls	r3, r3, #2
 8017286:	440b      	add	r3, r1
 8017288:	601a      	str	r2, [r3, #0]
			log_real_deg[log_poz] = realState.deg;
 801728a:	4b54      	ldr	r3, [pc, #336]	; (80173dc <save_log+0x214>)
 801728c:	681b      	ldr	r3, [r3, #0]
 801728e:	4a57      	ldr	r2, [pc, #348]	; (80173ec <save_log+0x224>)
 8017290:	69d2      	ldr	r2, [r2, #28]
 8017292:	495c      	ldr	r1, [pc, #368]	; (8017404 <save_log+0x23c>)
 8017294:	009b      	lsls	r3, r3, #2
 8017296:	440b      	add	r3, r1
 8017298:	601a      	str	r2, [r3, #0]
			log_Sen_LF[log_poz] = IR_Sen.LF;
 801729a:	4b50      	ldr	r3, [pc, #320]	; (80173dc <save_log+0x214>)
 801729c:	681b      	ldr	r3, [r3, #0]
 801729e:	4a5a      	ldr	r2, [pc, #360]	; (8017408 <save_log+0x240>)
 80172a0:	6812      	ldr	r2, [r2, #0]
 80172a2:	495a      	ldr	r1, [pc, #360]	; (801740c <save_log+0x244>)
 80172a4:	009b      	lsls	r3, r3, #2
 80172a6:	440b      	add	r3, r1
 80172a8:	601a      	str	r2, [r3, #0]
			log_Sen_LS[log_poz] = IR_Sen.LS;
 80172aa:	4b4c      	ldr	r3, [pc, #304]	; (80173dc <save_log+0x214>)
 80172ac:	681b      	ldr	r3, [r3, #0]
 80172ae:	4a56      	ldr	r2, [pc, #344]	; (8017408 <save_log+0x240>)
 80172b0:	6852      	ldr	r2, [r2, #4]
 80172b2:	4957      	ldr	r1, [pc, #348]	; (8017410 <save_log+0x248>)
 80172b4:	009b      	lsls	r3, r3, #2
 80172b6:	440b      	add	r3, r1
 80172b8:	601a      	str	r2, [r3, #0]
			log_Sen_RS[log_poz] = IR_Sen.RS;
 80172ba:	4b48      	ldr	r3, [pc, #288]	; (80173dc <save_log+0x214>)
 80172bc:	681b      	ldr	r3, [r3, #0]
 80172be:	4a52      	ldr	r2, [pc, #328]	; (8017408 <save_log+0x240>)
 80172c0:	6892      	ldr	r2, [r2, #8]
 80172c2:	4954      	ldr	r1, [pc, #336]	; (8017414 <save_log+0x24c>)
 80172c4:	009b      	lsls	r3, r3, #2
 80172c6:	440b      	add	r3, r1
 80172c8:	601a      	str	r2, [r3, #0]
			log_Sen_RF[log_poz] = IR_Sen.RF;
 80172ca:	4b44      	ldr	r3, [pc, #272]	; (80173dc <save_log+0x214>)
 80172cc:	681b      	ldr	r3, [r3, #0]
 80172ce:	4a4e      	ldr	r2, [pc, #312]	; (8017408 <save_log+0x240>)
 80172d0:	68d2      	ldr	r2, [r2, #12]
 80172d2:	4951      	ldr	r1, [pc, #324]	; (8017418 <save_log+0x250>)
 80172d4:	009b      	lsls	r3, r3, #2
 80172d6:	440b      	add	r3, r1
 80172d8:	601a      	str	r2, [r3, #0]
			log_Sen_dLF[log_poz] = IR_Sen_dif_1.LF;
 80172da:	4b40      	ldr	r3, [pc, #256]	; (80173dc <save_log+0x214>)
 80172dc:	681b      	ldr	r3, [r3, #0]
 80172de:	4a4f      	ldr	r2, [pc, #316]	; (801741c <save_log+0x254>)
 80172e0:	6812      	ldr	r2, [r2, #0]
 80172e2:	494f      	ldr	r1, [pc, #316]	; (8017420 <save_log+0x258>)
 80172e4:	009b      	lsls	r3, r3, #2
 80172e6:	440b      	add	r3, r1
 80172e8:	601a      	str	r2, [r3, #0]
			log_Sen_dLS[log_poz] = IR_Sen_dif_1.LS;
 80172ea:	4b3c      	ldr	r3, [pc, #240]	; (80173dc <save_log+0x214>)
 80172ec:	681b      	ldr	r3, [r3, #0]
 80172ee:	4a4b      	ldr	r2, [pc, #300]	; (801741c <save_log+0x254>)
 80172f0:	6852      	ldr	r2, [r2, #4]
 80172f2:	494c      	ldr	r1, [pc, #304]	; (8017424 <save_log+0x25c>)
 80172f4:	009b      	lsls	r3, r3, #2
 80172f6:	440b      	add	r3, r1
 80172f8:	601a      	str	r2, [r3, #0]
			log_Sen_dRS[log_poz] = IR_Sen_dif_1.RS;
 80172fa:	4b38      	ldr	r3, [pc, #224]	; (80173dc <save_log+0x214>)
 80172fc:	681b      	ldr	r3, [r3, #0]
 80172fe:	4a47      	ldr	r2, [pc, #284]	; (801741c <save_log+0x254>)
 8017300:	6892      	ldr	r2, [r2, #8]
 8017302:	4949      	ldr	r1, [pc, #292]	; (8017428 <save_log+0x260>)
 8017304:	009b      	lsls	r3, r3, #2
 8017306:	440b      	add	r3, r1
 8017308:	601a      	str	r2, [r3, #0]
			log_Sen_dRF[log_poz] = IR_Sen_dif_1.RF;
 801730a:	4b34      	ldr	r3, [pc, #208]	; (80173dc <save_log+0x214>)
 801730c:	681b      	ldr	r3, [r3, #0]
 801730e:	4a43      	ldr	r2, [pc, #268]	; (801741c <save_log+0x254>)
 8017310:	68d2      	ldr	r2, [r2, #12]
 8017312:	4946      	ldr	r1, [pc, #280]	; (801742c <save_log+0x264>)
 8017314:	009b      	lsls	r3, r3, #2
 8017316:	440b      	add	r3, r1
 8017318:	601a      	str	r2, [r3, #0]
			log_duty_R[log_poz] = (float) (g_Duty_R / 10);
 801731a:	4b30      	ldr	r3, [pc, #192]	; (80173dc <save_log+0x214>)
 801731c:	681a      	ldr	r2, [r3, #0]
 801731e:	4b44      	ldr	r3, [pc, #272]	; (8017430 <save_log+0x268>)
 8017320:	881b      	ldrh	r3, [r3, #0]
 8017322:	b21b      	sxth	r3, r3
 8017324:	4943      	ldr	r1, [pc, #268]	; (8017434 <save_log+0x26c>)
 8017326:	fb81 0103 	smull	r0, r1, r1, r3
 801732a:	1089      	asrs	r1, r1, #2
 801732c:	17db      	asrs	r3, r3, #31
 801732e:	1acb      	subs	r3, r1, r3
 8017330:	b21b      	sxth	r3, r3
 8017332:	ee07 3a90 	vmov	s15, r3
 8017336:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801733a:	493f      	ldr	r1, [pc, #252]	; (8017438 <save_log+0x270>)
 801733c:	0093      	lsls	r3, r2, #2
 801733e:	440b      	add	r3, r1
 8017340:	edc3 7a00 	vstr	s15, [r3]
			log_duty_L[log_poz] = (float) (g_Duty_L / 10);
 8017344:	4b25      	ldr	r3, [pc, #148]	; (80173dc <save_log+0x214>)
 8017346:	681a      	ldr	r2, [r3, #0]
 8017348:	4b3c      	ldr	r3, [pc, #240]	; (801743c <save_log+0x274>)
 801734a:	881b      	ldrh	r3, [r3, #0]
 801734c:	b21b      	sxth	r3, r3
 801734e:	4939      	ldr	r1, [pc, #228]	; (8017434 <save_log+0x26c>)
 8017350:	fb81 0103 	smull	r0, r1, r1, r3
 8017354:	1089      	asrs	r1, r1, #2
 8017356:	17db      	asrs	r3, r3, #31
 8017358:	1acb      	subs	r3, r1, r3
 801735a:	b21b      	sxth	r3, r3
 801735c:	ee07 3a90 	vmov	s15, r3
 8017360:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017364:	4936      	ldr	r1, [pc, #216]	; (8017440 <save_log+0x278>)
 8017366:	0093      	lsls	r3, r2, #2
 8017368:	440b      	add	r3, r1
 801736a:	edc3 7a00 	vstr	s15, [r3]
			log_VBatt[log_poz] = V_Batt;
 801736e:	4b1b      	ldr	r3, [pc, #108]	; (80173dc <save_log+0x214>)
 8017370:	681b      	ldr	r3, [r3, #0]
 8017372:	4a34      	ldr	r2, [pc, #208]	; (8017444 <save_log+0x27c>)
 8017374:	6812      	ldr	r2, [r2, #0]
 8017376:	4934      	ldr	r1, [pc, #208]	; (8017448 <save_log+0x280>)
 8017378:	009b      	lsls	r3, r3, #2
 801737a:	440b      	add	r3, r1
 801737c:	601a      	str	r2, [r3, #0]
			log_real_vel_R[log_poz] = realState.vel_R;
 801737e:	4b17      	ldr	r3, [pc, #92]	; (80173dc <save_log+0x214>)
 8017380:	681b      	ldr	r3, [r3, #0]
 8017382:	4a1a      	ldr	r2, [pc, #104]	; (80173ec <save_log+0x224>)
 8017384:	6852      	ldr	r2, [r2, #4]
 8017386:	4931      	ldr	r1, [pc, #196]	; (801744c <save_log+0x284>)
 8017388:	009b      	lsls	r3, r3, #2
 801738a:	440b      	add	r3, r1
 801738c:	601a      	str	r2, [r3, #0]
			log_real_vel_L[log_poz] = realState.vel_L;
 801738e:	4b13      	ldr	r3, [pc, #76]	; (80173dc <save_log+0x214>)
 8017390:	681b      	ldr	r3, [r3, #0]
 8017392:	4a16      	ldr	r2, [pc, #88]	; (80173ec <save_log+0x224>)
 8017394:	6892      	ldr	r2, [r2, #8]
 8017396:	492e      	ldr	r1, [pc, #184]	; (8017450 <save_log+0x288>)
 8017398:	009b      	lsls	r3, r3, #2
 801739a:	440b      	add	r3, r1
 801739c:	601a      	str	r2, [r3, #0]
			log_poz++;
 801739e:	4b0f      	ldr	r3, [pc, #60]	; (80173dc <save_log+0x214>)
 80173a0:	681b      	ldr	r3, [r3, #0]
 80173a2:	3301      	adds	r3, #1
 80173a4:	4a0d      	ldr	r2, [pc, #52]	; (80173dc <save_log+0x214>)
 80173a6:	6013      	str	r3, [r2, #0]
		if (log_Hz == LOG_HZ) {
 80173a8:	e00e      	b.n	80173c8 <save_log+0x200>
		} else {
			log_Hz++;
 80173aa:	4b0e      	ldr	r3, [pc, #56]	; (80173e4 <save_log+0x21c>)
 80173ac:	681b      	ldr	r3, [r3, #0]
 80173ae:	3301      	adds	r3, #1
 80173b0:	4a0c      	ldr	r2, [pc, #48]	; (80173e4 <save_log+0x21c>)
 80173b2:	6013      	str	r3, [r2, #0]
		if (log_Hz == LOG_HZ) {
 80173b4:	e008      	b.n	80173c8 <save_log+0x200>
		}
	} else if (Flag_logEn == false) {
 80173b6:	4b0a      	ldr	r3, [pc, #40]	; (80173e0 <save_log+0x218>)
 80173b8:	781b      	ldrb	r3, [r3, #0]
 80173ba:	b2db      	uxtb	r3, r3
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d103      	bne.n	80173c8 <save_log+0x200>
		log_poz = 0;
 80173c0:	4b06      	ldr	r3, [pc, #24]	; (80173dc <save_log+0x214>)
 80173c2:	2200      	movs	r2, #0
 80173c4:	601a      	str	r2, [r3, #0]
	}
}
 80173c6:	e7ff      	b.n	80173c8 <save_log+0x200>
 80173c8:	bf00      	nop
 80173ca:	46bd      	mov	sp, r7
 80173cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173d0:	4770      	bx	lr
 80173d2:	bf00      	nop
 80173d4:	2000e6ec 	.word	0x2000e6ec
 80173d8:	2000d738 	.word	0x2000d738
 80173dc:	20000884 	.word	0x20000884
 80173e0:	2000a7dc 	.word	0x2000a7dc
 80173e4:	20000888 	.word	0x20000888
 80173e8:	2000a7e0 	.word	0x2000a7e0
 80173ec:	200078b0 	.word	0x200078b0
 80173f0:	2000f6a0 	.word	0x2000f6a0
 80173f4:	2000c790 	.word	0x2000c790
 80173f8:	200048bc 	.word	0x200048bc
 80173fc:	200068f8 	.word	0x200068f8
 8017400:	200008d4 	.word	0x200008d4
 8017404:	200144ec 	.word	0x200144ec
 8017408:	20007898 	.word	0x20007898
 801740c:	20008888 	.word	0x20008888
 8017410:	200115e4 	.word	0x200115e4
 8017414:	20005954 	.word	0x20005954
 8017418:	20003908 	.word	0x20003908
 801741c:	2000294c 	.word	0x2000294c
 8017420:	2000b7e0 	.word	0x2000b7e0
 8017424:	20010644 	.word	0x20010644
 8017428:	200078e4 	.word	0x200078e4
 801742c:	200019a8 	.word	0x200019a8
 8017430:	2000b7c8 	.word	0x2000b7c8
 8017434:	66666667 	.word	0x66666667
 8017438:	20002960 	.word	0x20002960
 801743c:	200078ac 	.word	0x200078ac
 8017440:	20013528 	.word	0x20013528
 8017444:	2000a814 	.word	0x2000a814
 8017448:	2000983c 	.word	0x2000983c
 801744c:	20012584 	.word	0x20012584
 8017450:	2000a828 	.word	0x2000a828

08017454 <print_log>:

void print_log() {
 8017454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017458:	b0cd      	sub	sp, #308	; 0x134
 801745a:	af28      	add	r7, sp, #160	; 0xa0
	printf(
 801745c:	48ad      	ldr	r0, [pc, #692]	; (8017714 <print_log+0x2c0>)
 801745e:	f002 ff8f 	bl	801a380 <puts>
			"Num,ideal_vel,real_vel,ideal_dis,real_dis,ideal_ang_vel,real_ang_vel,ideal_deg,real_deg,Duty_R,Duty_L,Sen_LF,Sen_LS,Sen_RS,Sen_RF,Sen_Dif_LF,Sen_Dif_LS,Sen_Dif_RS,Sen_Dif_RF,VBatt,real_vel_R,real_vel_L\n");
	for (int i = 0; i < LOG_NUM; i++) {
 8017462:	2300      	movs	r3, #0
 8017464:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8017468:	e147      	b.n	80176fa <print_log+0x2a6>
		if (log_VBatt[i] == 0.0) {
 801746a:	4aab      	ldr	r2, [pc, #684]	; (8017718 <print_log+0x2c4>)
 801746c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017470:	009b      	lsls	r3, r3, #2
 8017472:	4413      	add	r3, r2
 8017474:	edd3 7a00 	vldr	s15, [r3]
 8017478:	eef5 7a40 	vcmp.f32	s15, #0.0
 801747c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017480:	f000 8142 	beq.w	8017708 <print_log+0x2b4>
			break;
		}
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
				i, log_ideal_vel[i], log_real_vel[i], log_ideal_dis[i],
 8017484:	4aa5      	ldr	r2, [pc, #660]	; (801771c <print_log+0x2c8>)
 8017486:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801748a:	009b      	lsls	r3, r3, #2
 801748c:	4413      	add	r3, r2
 801748e:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017490:	4618      	mov	r0, r3
 8017492:	f7f0 ff91 	bl	80083b8 <__aeabi_f2d>
 8017496:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
				i, log_ideal_vel[i], log_real_vel[i], log_ideal_dis[i],
 801749a:	4aa1      	ldr	r2, [pc, #644]	; (8017720 <print_log+0x2cc>)
 801749c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80174a0:	009b      	lsls	r3, r3, #2
 80174a2:	4413      	add	r3, r2
 80174a4:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80174a6:	4618      	mov	r0, r3
 80174a8:	f7f0 ff86 	bl	80083b8 <__aeabi_f2d>
 80174ac:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
				i, log_ideal_vel[i], log_real_vel[i], log_ideal_dis[i],
 80174b0:	4a9c      	ldr	r2, [pc, #624]	; (8017724 <print_log+0x2d0>)
 80174b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80174b6:	009b      	lsls	r3, r3, #2
 80174b8:	4413      	add	r3, r2
 80174ba:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80174bc:	4618      	mov	r0, r3
 80174be:	f7f0 ff7b 	bl	80083b8 <__aeabi_f2d>
 80174c2:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
				log_real_dis[i], log_ideal_avel[i], log_real_avel[i],
 80174c6:	4a98      	ldr	r2, [pc, #608]	; (8017728 <print_log+0x2d4>)
 80174c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80174cc:	009b      	lsls	r3, r3, #2
 80174ce:	4413      	add	r3, r2
 80174d0:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80174d2:	4618      	mov	r0, r3
 80174d4:	f7f0 ff70 	bl	80083b8 <__aeabi_f2d>
 80174d8:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				log_real_dis[i], log_ideal_avel[i], log_real_avel[i],
 80174dc:	4a93      	ldr	r2, [pc, #588]	; (801772c <print_log+0x2d8>)
 80174de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80174e2:	009b      	lsls	r3, r3, #2
 80174e4:	4413      	add	r3, r2
 80174e6:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80174e8:	4618      	mov	r0, r3
 80174ea:	f7f0 ff65 	bl	80083b8 <__aeabi_f2d>
 80174ee:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				log_real_dis[i], log_ideal_avel[i], log_real_avel[i],
 80174f2:	4a8f      	ldr	r2, [pc, #572]	; (8017730 <print_log+0x2dc>)
 80174f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80174f8:	009b      	lsls	r3, r3, #2
 80174fa:	4413      	add	r3, r2
 80174fc:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80174fe:	4618      	mov	r0, r3
 8017500:	f7f0 ff5a 	bl	80083b8 <__aeabi_f2d>
 8017504:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				log_ideal_deg[i], log_real_deg[i], log_duty_R[i], log_duty_L[i],
 8017508:	4a8a      	ldr	r2, [pc, #552]	; (8017734 <print_log+0x2e0>)
 801750a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801750e:	009b      	lsls	r3, r3, #2
 8017510:	4413      	add	r3, r2
 8017512:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017514:	4618      	mov	r0, r3
 8017516:	f7f0 ff4f 	bl	80083b8 <__aeabi_f2d>
 801751a:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
				log_ideal_deg[i], log_real_deg[i], log_duty_R[i], log_duty_L[i],
 801751e:	4a86      	ldr	r2, [pc, #536]	; (8017738 <print_log+0x2e4>)
 8017520:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017524:	009b      	lsls	r3, r3, #2
 8017526:	4413      	add	r3, r2
 8017528:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 801752a:	4618      	mov	r0, r3
 801752c:	f7f0 ff44 	bl	80083b8 <__aeabi_f2d>
 8017530:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
				log_ideal_deg[i], log_real_deg[i], log_duty_R[i], log_duty_L[i],
 8017534:	4a81      	ldr	r2, [pc, #516]	; (801773c <print_log+0x2e8>)
 8017536:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801753a:	009b      	lsls	r3, r3, #2
 801753c:	4413      	add	r3, r2
 801753e:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017540:	4618      	mov	r0, r3
 8017542:	f7f0 ff39 	bl	80083b8 <__aeabi_f2d>
 8017546:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
				log_ideal_deg[i], log_real_deg[i], log_duty_R[i], log_duty_L[i],
 801754a:	4a7d      	ldr	r2, [pc, #500]	; (8017740 <print_log+0x2ec>)
 801754c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017550:	009b      	lsls	r3, r3, #2
 8017552:	4413      	add	r3, r2
 8017554:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017556:	4618      	mov	r0, r3
 8017558:	f7f0 ff2e 	bl	80083b8 <__aeabi_f2d>
 801755c:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
				log_Sen_LF[i], log_Sen_LS[i], log_Sen_RS[i], log_Sen_RF[i],
 8017560:	4a78      	ldr	r2, [pc, #480]	; (8017744 <print_log+0x2f0>)
 8017562:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017566:	009b      	lsls	r3, r3, #2
 8017568:	4413      	add	r3, r2
 801756a:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 801756c:	4618      	mov	r0, r3
 801756e:	f7f0 ff23 	bl	80083b8 <__aeabi_f2d>
 8017572:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
				log_Sen_LF[i], log_Sen_LS[i], log_Sen_RS[i], log_Sen_RF[i],
 8017576:	4a74      	ldr	r2, [pc, #464]	; (8017748 <print_log+0x2f4>)
 8017578:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801757c:	009b      	lsls	r3, r3, #2
 801757e:	4413      	add	r3, r2
 8017580:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017582:	4618      	mov	r0, r3
 8017584:	f7f0 ff18 	bl	80083b8 <__aeabi_f2d>
 8017588:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				log_Sen_LF[i], log_Sen_LS[i], log_Sen_RS[i], log_Sen_RF[i],
 801758c:	4a6f      	ldr	r2, [pc, #444]	; (801774c <print_log+0x2f8>)
 801758e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017592:	009b      	lsls	r3, r3, #2
 8017594:	4413      	add	r3, r2
 8017596:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017598:	4618      	mov	r0, r3
 801759a:	f7f0 ff0d 	bl	80083b8 <__aeabi_f2d>
 801759e:	e9c7 0108 	strd	r0, r1, [r7, #32]
				log_Sen_LF[i], log_Sen_LS[i], log_Sen_RS[i], log_Sen_RF[i],
 80175a2:	4a6b      	ldr	r2, [pc, #428]	; (8017750 <print_log+0x2fc>)
 80175a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80175a8:	009b      	lsls	r3, r3, #2
 80175aa:	4413      	add	r3, r2
 80175ac:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80175ae:	4618      	mov	r0, r3
 80175b0:	f7f0 ff02 	bl	80083b8 <__aeabi_f2d>
 80175b4:	e9c7 0106 	strd	r0, r1, [r7, #24]
				log_Sen_dLF[i], log_Sen_dLS[i], log_Sen_dRS[i], log_Sen_dRF[i],
 80175b8:	4a66      	ldr	r2, [pc, #408]	; (8017754 <print_log+0x300>)
 80175ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80175be:	009b      	lsls	r3, r3, #2
 80175c0:	4413      	add	r3, r2
 80175c2:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80175c4:	4618      	mov	r0, r3
 80175c6:	f7f0 fef7 	bl	80083b8 <__aeabi_f2d>
 80175ca:	e9c7 0104 	strd	r0, r1, [r7, #16]
				log_Sen_dLF[i], log_Sen_dLS[i], log_Sen_dRS[i], log_Sen_dRF[i],
 80175ce:	4a62      	ldr	r2, [pc, #392]	; (8017758 <print_log+0x304>)
 80175d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80175d4:	009b      	lsls	r3, r3, #2
 80175d6:	4413      	add	r3, r2
 80175d8:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80175da:	4618      	mov	r0, r3
 80175dc:	f7f0 feec 	bl	80083b8 <__aeabi_f2d>
 80175e0:	e9c7 0102 	strd	r0, r1, [r7, #8]
				log_Sen_dLF[i], log_Sen_dLS[i], log_Sen_dRS[i], log_Sen_dRF[i],
 80175e4:	4a5d      	ldr	r2, [pc, #372]	; (801775c <print_log+0x308>)
 80175e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80175ea:	009b      	lsls	r3, r3, #2
 80175ec:	4413      	add	r3, r2
 80175ee:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 80175f0:	4618      	mov	r0, r3
 80175f2:	f7f0 fee1 	bl	80083b8 <__aeabi_f2d>
 80175f6:	e9c7 0100 	strd	r0, r1, [r7]
				log_Sen_dLF[i], log_Sen_dLS[i], log_Sen_dRS[i], log_Sen_dRF[i],
 80175fa:	4a59      	ldr	r2, [pc, #356]	; (8017760 <print_log+0x30c>)
 80175fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017600:	009b      	lsls	r3, r3, #2
 8017602:	4413      	add	r3, r2
 8017604:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017606:	4618      	mov	r0, r3
 8017608:	f7f0 fed6 	bl	80083b8 <__aeabi_f2d>
 801760c:	4682      	mov	sl, r0
 801760e:	468b      	mov	fp, r1
				log_VBatt[i], log_real_vel_R[i], log_real_vel_L[i]);
 8017610:	4a41      	ldr	r2, [pc, #260]	; (8017718 <print_log+0x2c4>)
 8017612:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017616:	009b      	lsls	r3, r3, #2
 8017618:	4413      	add	r3, r2
 801761a:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 801761c:	4618      	mov	r0, r3
 801761e:	f7f0 fecb 	bl	80083b8 <__aeabi_f2d>
 8017622:	4680      	mov	r8, r0
 8017624:	4689      	mov	r9, r1
				log_VBatt[i], log_real_vel_R[i], log_real_vel_L[i]);
 8017626:	4a4f      	ldr	r2, [pc, #316]	; (8017764 <print_log+0x310>)
 8017628:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801762c:	009b      	lsls	r3, r3, #2
 801762e:	4413      	add	r3, r2
 8017630:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017632:	4618      	mov	r0, r3
 8017634:	f7f0 fec0 	bl	80083b8 <__aeabi_f2d>
 8017638:	4605      	mov	r5, r0
 801763a:	460e      	mov	r6, r1
				log_VBatt[i], log_real_vel_R[i], log_real_vel_L[i]);
 801763c:	4a4a      	ldr	r2, [pc, #296]	; (8017768 <print_log+0x314>)
 801763e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8017642:	009b      	lsls	r3, r3, #2
 8017644:	4413      	add	r3, r2
 8017646:	681b      	ldr	r3, [r3, #0]
		printf("%d,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f\n",
 8017648:	4618      	mov	r0, r3
 801764a:	f7f0 feb5 	bl	80083b8 <__aeabi_f2d>
 801764e:	4603      	mov	r3, r0
 8017650:	460c      	mov	r4, r1
 8017652:	e9cd 3426 	strd	r3, r4, [sp, #152]	; 0x98
 8017656:	e9cd 5624 	strd	r5, r6, [sp, #144]	; 0x90
 801765a:	e9cd 8922 	strd	r8, r9, [sp, #136]	; 0x88
 801765e:	e9cd ab20 	strd	sl, fp, [sp, #128]	; 0x80
 8017662:	ed97 7b00 	vldr	d7, [r7]
 8017666:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 801766a:	ed97 7b02 	vldr	d7, [r7, #8]
 801766e:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 8017672:	ed97 7b04 	vldr	d7, [r7, #16]
 8017676:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 801767a:	ed97 7b06 	vldr	d7, [r7, #24]
 801767e:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 8017682:	ed97 7b08 	vldr	d7, [r7, #32]
 8017686:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 801768a:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 801768e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8017692:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8017696:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 801769a:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 801769e:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80176a2:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80176a6:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80176aa:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 80176ae:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80176b2:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 80176b6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80176ba:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 80176be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80176c2:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 80176c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80176ca:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80176ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 80176d2:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80176d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80176da:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 80176de:	ed8d 7b00 	vstr	d7, [sp]
 80176e2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80176e6:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80176ea:	4820      	ldr	r0, [pc, #128]	; (801776c <print_log+0x318>)
 80176ec:	f002 fdc0 	bl	801a270 <iprintf>
	for (int i = 0; i < LOG_NUM; i++) {
 80176f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80176f4:	3301      	adds	r3, #1
 80176f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80176fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80176fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017702:	f6ff aeb2 	blt.w	801746a <print_log+0x16>
		//HAL_Delay(1);
	}
}
 8017706:	e000      	b.n	801770a <print_log+0x2b6>
			break;
 8017708:	bf00      	nop
}
 801770a:	bf00      	nop
 801770c:	3794      	adds	r7, #148	; 0x94
 801770e:	46bd      	mov	sp, r7
 8017710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017714:	0801d148 	.word	0x0801d148
 8017718:	2000983c 	.word	0x2000983c
 801771c:	2000e6ec 	.word	0x2000e6ec
 8017720:	2000d738 	.word	0x2000d738
 8017724:	2000f6a0 	.word	0x2000f6a0
 8017728:	2000c790 	.word	0x2000c790
 801772c:	200048bc 	.word	0x200048bc
 8017730:	200068f8 	.word	0x200068f8
 8017734:	200008d4 	.word	0x200008d4
 8017738:	200144ec 	.word	0x200144ec
 801773c:	20002960 	.word	0x20002960
 8017740:	20013528 	.word	0x20013528
 8017744:	20008888 	.word	0x20008888
 8017748:	200115e4 	.word	0x200115e4
 801774c:	20005954 	.word	0x20005954
 8017750:	20003908 	.word	0x20003908
 8017754:	2000b7e0 	.word	0x2000b7e0
 8017758:	20010644 	.word	0x20010644
 801775c:	200078e4 	.word	0x200078e4
 8017760:	200019a8 	.word	0x200019a8
 8017764:	20012584 	.word	0x20012584
 8017768:	2000a828 	.word	0x2000a828
 801776c:	0801d214 	.word	0x0801d214

08017770 <printMaze>:
void printMaze(uint8_t _isReadWall) { //}bvp
 8017770:	b580      	push	{r7, lr}
 8017772:	b088      	sub	sp, #32
 8017774:	af00      	add	r7, sp, #0
 8017776:	4603      	mov	r3, r0
 8017778:	71fb      	strb	r3, [r7, #7]
//_isReadWall : 
	printf(" \n");
 801777a:	4873      	ldr	r0, [pc, #460]	; (8017948 <printMaze+0x1d8>)
 801777c:	f002 fe00 	bl	801a380 <puts>
//x=15\
	for (int y = 15; y > -1; y--) { //\
 8017780:	230f      	movs	r3, #15
 8017782:	61fb      	str	r3, [r7, #28]
 8017784:	e008      	b.n	8017798 <printMaze+0x28>
		printf("\033[31m");
 8017786:	4871      	ldr	r0, [pc, #452]	; (801794c <printMaze+0x1dc>)
 8017788:	f002 fd72 	bl	801a270 <iprintf>
		printf("+-----");
 801778c:	4870      	ldr	r0, [pc, #448]	; (8017950 <printMaze+0x1e0>)
 801778e:	f002 fd6f 	bl	801a270 <iprintf>
	for (int y = 15; y > -1; y--) { //\
 8017792:	69fb      	ldr	r3, [r7, #28]
 8017794:	3b01      	subs	r3, #1
 8017796:	61fb      	str	r3, [r7, #28]
 8017798:	69fb      	ldr	r3, [r7, #28]
 801779a:	2b00      	cmp	r3, #0
 801779c:	daf3      	bge.n	8017786 <printMaze+0x16>
	}
	printf("+\n");
 801779e:	486d      	ldr	r0, [pc, #436]	; (8017954 <printMaze+0x1e4>)
 80177a0:	f002 fdee 	bl	801a380 <puts>
	for (int y = 15; y > -1; y--) { //y
 80177a4:	230f      	movs	r3, #15
 80177a6:	61bb      	str	r3, [r7, #24]
 80177a8:	e0c5      	b.n	8017936 <printMaze+0x1c6>
		printf("\033[31m");
 80177aa:	4868      	ldr	r0, [pc, #416]	; (801794c <printMaze+0x1dc>)
 80177ac:	f002 fd60 	bl	801a270 <iprintf>
		printf("|");
 80177b0:	207c      	movs	r0, #124	; 0x7c
 80177b2:	f002 fd75 	bl	801a2a0 <putchar>
		for (int x = 0; x < 15; x++) { //c`
 80177b6:	2300      	movs	r3, #0
 80177b8:	617b      	str	r3, [r7, #20]
 80177ba:	e041      	b.n	8017840 <printMaze+0xd0>
			if ((wall_ver[y] & 1 << x)
 80177bc:	4a66      	ldr	r2, [pc, #408]	; (8017958 <printMaze+0x1e8>)
 80177be:	69bb      	ldr	r3, [r7, #24]
 80177c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80177c4:	b29b      	uxth	r3, r3
 80177c6:	461a      	mov	r2, r3
 80177c8:	697b      	ldr	r3, [r7, #20]
 80177ca:	fa42 f303 	asr.w	r3, r2, r3
 80177ce:	f003 0301 	and.w	r3, r3, #1
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	d10f      	bne.n	80177f6 <printMaze+0x86>
					|| (_isReadWall && !(wall_read_ver[y] & 1 << x))) {
 80177d6:	79fb      	ldrb	r3, [r7, #7]
 80177d8:	2b00      	cmp	r3, #0
 80177da:	d013      	beq.n	8017804 <printMaze+0x94>
 80177dc:	4a5f      	ldr	r2, [pc, #380]	; (801795c <printMaze+0x1ec>)
 80177de:	69bb      	ldr	r3, [r7, #24]
 80177e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80177e4:	b29b      	uxth	r3, r3
 80177e6:	461a      	mov	r2, r3
 80177e8:	697b      	ldr	r3, [r7, #20]
 80177ea:	fa42 f303 	asr.w	r3, r2, r3
 80177ee:	f003 0301 	and.w	r3, r3, #1
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d106      	bne.n	8017804 <printMaze+0x94>
				printf("\033[31m");
 80177f6:	4855      	ldr	r0, [pc, #340]	; (801794c <printMaze+0x1dc>)
 80177f8:	f002 fd3a 	bl	801a270 <iprintf>
				printf("     |");
 80177fc:	4858      	ldr	r0, [pc, #352]	; (8017960 <printMaze+0x1f0>)
 80177fe:	f002 fd37 	bl	801a270 <iprintf>
 8017802:	e01a      	b.n	801783a <printMaze+0xca>
			} else {
				if (Flag_cellfound[x][y]) {
 8017804:	4a57      	ldr	r2, [pc, #348]	; (8017964 <printMaze+0x1f4>)
 8017806:	697b      	ldr	r3, [r7, #20]
 8017808:	011b      	lsls	r3, r3, #4
 801780a:	441a      	add	r2, r3
 801780c:	69bb      	ldr	r3, [r7, #24]
 801780e:	4413      	add	r3, r2
 8017810:	781b      	ldrb	r3, [r3, #0]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d003      	beq.n	801781e <printMaze+0xae>
					printf("\033[32m");
 8017816:	4854      	ldr	r0, [pc, #336]	; (8017968 <printMaze+0x1f8>)
 8017818:	f002 fd2a 	bl	801a270 <iprintf>
 801781c:	e002      	b.n	8017824 <printMaze+0xb4>
				} else {
					printf("\033[37m");
 801781e:	4853      	ldr	r0, [pc, #332]	; (801796c <printMaze+0x1fc>)
 8017820:	f002 fd26 	bl	801a270 <iprintf>
				}
				printf(" %5d", DiagStepMap_ver[x][y]);
 8017824:	4952      	ldr	r1, [pc, #328]	; (8017970 <printMaze+0x200>)
 8017826:	697b      	ldr	r3, [r7, #20]
 8017828:	011a      	lsls	r2, r3, #4
 801782a:	69bb      	ldr	r3, [r7, #24]
 801782c:	4413      	add	r3, r2
 801782e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017832:	4619      	mov	r1, r3
 8017834:	484f      	ldr	r0, [pc, #316]	; (8017974 <printMaze+0x204>)
 8017836:	f002 fd1b 	bl	801a270 <iprintf>
		for (int x = 0; x < 15; x++) { //c`
 801783a:	697b      	ldr	r3, [r7, #20]
 801783c:	3301      	adds	r3, #1
 801783e:	617b      	str	r3, [r7, #20]
 8017840:	697b      	ldr	r3, [r7, #20]
 8017842:	2b0e      	cmp	r3, #14
 8017844:	ddba      	ble.n	80177bc <printMaze+0x4c>
			}
		}
		printf("\033[31m");
 8017846:	4841      	ldr	r0, [pc, #260]	; (801794c <printMaze+0x1dc>)
 8017848:	f002 fd12 	bl	801a270 <iprintf>
		printf("     |\n");
 801784c:	4844      	ldr	r0, [pc, #272]	; (8017960 <printMaze+0x1f0>)
 801784e:	f002 fd97 	bl	801a380 <puts>
		if (y == 0) {
 8017852:	69bb      	ldr	r3, [r7, #24]
 8017854:	2b00      	cmp	r3, #0
 8017856:	d10c      	bne.n	8017872 <printMaze+0x102>
			for (int x = 0; x < 16; x++) { //`
 8017858:	2300      	movs	r3, #0
 801785a:	613b      	str	r3, [r7, #16]
 801785c:	e005      	b.n	801786a <printMaze+0xfa>
				printf("+-----");
 801785e:	483c      	ldr	r0, [pc, #240]	; (8017950 <printMaze+0x1e0>)
 8017860:	f002 fd06 	bl	801a270 <iprintf>
			for (int x = 0; x < 16; x++) { //`
 8017864:	693b      	ldr	r3, [r7, #16]
 8017866:	3301      	adds	r3, #1
 8017868:	613b      	str	r3, [r7, #16]
 801786a:	693b      	ldr	r3, [r7, #16]
 801786c:	2b0f      	cmp	r3, #15
 801786e:	ddf6      	ble.n	801785e <printMaze+0xee>
 8017870:	e055      	b.n	801791e <printMaze+0x1ae>
			}
		} else {
			for (int x = 0; x < 16; x++) { //`
 8017872:	2300      	movs	r3, #0
 8017874:	60fb      	str	r3, [r7, #12]
 8017876:	e04f      	b.n	8017918 <printMaze+0x1a8>
				if (((wall_hor[x] & 1 << (y - 1))
 8017878:	4a3f      	ldr	r2, [pc, #252]	; (8017978 <printMaze+0x208>)
 801787a:	68fb      	ldr	r3, [r7, #12]
 801787c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017880:	b29b      	uxth	r3, r3
 8017882:	461a      	mov	r2, r3
 8017884:	69bb      	ldr	r3, [r7, #24]
 8017886:	3b01      	subs	r3, #1
 8017888:	fa42 f303 	asr.w	r3, r2, r3
 801788c:	f003 0301 	and.w	r3, r3, #1
 8017890:	2b00      	cmp	r3, #0
 8017892:	d110      	bne.n	80178b6 <printMaze+0x146>
						|| (_isReadWall && !(wall_read_hor[x] & 1 << (y - 1))))
 8017894:	79fb      	ldrb	r3, [r7, #7]
 8017896:	2b00      	cmp	r3, #0
 8017898:	d017      	beq.n	80178ca <printMaze+0x15a>
 801789a:	4a38      	ldr	r2, [pc, #224]	; (801797c <printMaze+0x20c>)
 801789c:	68fb      	ldr	r3, [r7, #12]
 801789e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80178a2:	b29b      	uxth	r3, r3
 80178a4:	461a      	mov	r2, r3
 80178a6:	69bb      	ldr	r3, [r7, #24]
 80178a8:	3b01      	subs	r3, #1
 80178aa:	fa42 f303 	asr.w	r3, r2, r3
 80178ae:	f003 0301 	and.w	r3, r3, #1
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d109      	bne.n	80178ca <printMaze+0x15a>
						&& (y != 0)) {
 80178b6:	69bb      	ldr	r3, [r7, #24]
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d006      	beq.n	80178ca <printMaze+0x15a>
					printf("\033[31m");
 80178bc:	4823      	ldr	r0, [pc, #140]	; (801794c <printMaze+0x1dc>)
 80178be:	f002 fcd7 	bl	801a270 <iprintf>
					printf("+-----");
 80178c2:	4823      	ldr	r0, [pc, #140]	; (8017950 <printMaze+0x1e0>)
 80178c4:	f002 fcd4 	bl	801a270 <iprintf>
 80178c8:	e023      	b.n	8017912 <printMaze+0x1a2>
				} else {
					printf("\033[31m");
 80178ca:	4820      	ldr	r0, [pc, #128]	; (801794c <printMaze+0x1dc>)
 80178cc:	f002 fcd0 	bl	801a270 <iprintf>
					printf("+");
 80178d0:	202b      	movs	r0, #43	; 0x2b
 80178d2:	f002 fce5 	bl	801a2a0 <putchar>
					if (Flag_cellfound[x][y]) {
 80178d6:	4a23      	ldr	r2, [pc, #140]	; (8017964 <printMaze+0x1f4>)
 80178d8:	68fb      	ldr	r3, [r7, #12]
 80178da:	011b      	lsls	r3, r3, #4
 80178dc:	441a      	add	r2, r3
 80178de:	69bb      	ldr	r3, [r7, #24]
 80178e0:	4413      	add	r3, r2
 80178e2:	781b      	ldrb	r3, [r3, #0]
 80178e4:	2b00      	cmp	r3, #0
 80178e6:	d003      	beq.n	80178f0 <printMaze+0x180>
						printf("\033[32m");
 80178e8:	481f      	ldr	r0, [pc, #124]	; (8017968 <printMaze+0x1f8>)
 80178ea:	f002 fcc1 	bl	801a270 <iprintf>
 80178ee:	e002      	b.n	80178f6 <printMaze+0x186>
					} else {
						printf("\033[37m");
 80178f0:	481e      	ldr	r0, [pc, #120]	; (801796c <printMaze+0x1fc>)
 80178f2:	f002 fcbd 	bl	801a270 <iprintf>
					}
					printf("%5d", DiagStepMap_hor[x][y - 1]);
 80178f6:	69bb      	ldr	r3, [r7, #24]
 80178f8:	1e59      	subs	r1, r3, #1
 80178fa:	4821      	ldr	r0, [pc, #132]	; (8017980 <printMaze+0x210>)
 80178fc:	68fa      	ldr	r2, [r7, #12]
 80178fe:	4613      	mov	r3, r2
 8017900:	011b      	lsls	r3, r3, #4
 8017902:	1a9b      	subs	r3, r3, r2
 8017904:	440b      	add	r3, r1
 8017906:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 801790a:	4619      	mov	r1, r3
 801790c:	481d      	ldr	r0, [pc, #116]	; (8017984 <printMaze+0x214>)
 801790e:	f002 fcaf 	bl	801a270 <iprintf>
			for (int x = 0; x < 16; x++) { //`
 8017912:	68fb      	ldr	r3, [r7, #12]
 8017914:	3301      	adds	r3, #1
 8017916:	60fb      	str	r3, [r7, #12]
 8017918:	68fb      	ldr	r3, [r7, #12]
 801791a:	2b0f      	cmp	r3, #15
 801791c:	ddac      	ble.n	8017878 <printMaze+0x108>
				}
			}
		}
		printf("\033[31m");
 801791e:	480b      	ldr	r0, [pc, #44]	; (801794c <printMaze+0x1dc>)
 8017920:	f002 fca6 	bl	801a270 <iprintf>
		printf("+\n");
 8017924:	480b      	ldr	r0, [pc, #44]	; (8017954 <printMaze+0x1e4>)
 8017926:	f002 fd2b 	bl	801a380 <puts>
		printf("\033[37m");
 801792a:	4810      	ldr	r0, [pc, #64]	; (801796c <printMaze+0x1fc>)
 801792c:	f002 fca0 	bl	801a270 <iprintf>
	for (int y = 15; y > -1; y--) { //y
 8017930:	69bb      	ldr	r3, [r7, #24]
 8017932:	3b01      	subs	r3, #1
 8017934:	61bb      	str	r3, [r7, #24]
 8017936:	69bb      	ldr	r3, [r7, #24]
 8017938:	2b00      	cmp	r3, #0
 801793a:	f6bf af36 	bge.w	80177aa <printMaze+0x3a>
	}
}
 801793e:	bf00      	nop
 8017940:	3720      	adds	r7, #32
 8017942:	46bd      	mov	sp, r7
 8017944:	bd80      	pop	{r7, pc}
 8017946:	bf00      	nop
 8017948:	0801d258 	.word	0x0801d258
 801794c:	0801d25c 	.word	0x0801d25c
 8017950:	0801d264 	.word	0x0801d264
 8017954:	0801d26c 	.word	0x0801d26c
 8017958:	20015f4c 	.word	0x20015f4c
 801795c:	20015cf8 	.word	0x20015cf8
 8017960:	0801d270 	.word	0x0801d270
 8017964:	20015748 	.word	0x20015748
 8017968:	0801d278 	.word	0x0801d278
 801796c:	0801d280 	.word	0x0801d280
 8017970:	20015d4c 	.word	0x20015d4c
 8017974:	0801d288 	.word	0x0801d288
 8017978:	20015d18 	.word	0x20015d18
 801797c:	20015cb8 	.word	0x20015cb8
 8017980:	20015f6c 	.word	0x20015f6c
 8017984:	0801d290 	.word	0x0801d290

08017988 <printPass>:

void printPass() {
 8017988:	b580      	push	{r7, lr}
 801798a:	b082      	sub	sp, #8
 801798c:	af00      	add	r7, sp, #0
	int j;
	for (int i = 0; pass[i] != End; i++) {
 801798e:	2300      	movs	r3, #0
 8017990:	603b      	str	r3, [r7, #0]
 8017992:	e0ab      	b.n	8017aec <printPass+0x164>
		switch (pass[i]) {
 8017994:	4a5d      	ldr	r2, [pc, #372]	; (8017b0c <printPass+0x184>)
 8017996:	683b      	ldr	r3, [r7, #0]
 8017998:	4413      	add	r3, r2
 801799a:	f993 3000 	ldrsb.w	r3, [r3]
 801799e:	3304      	adds	r3, #4
 80179a0:	2b15      	cmp	r3, #21
 80179a2:	f200 809d 	bhi.w	8017ae0 <printPass+0x158>
 80179a6:	a201      	add	r2, pc, #4	; (adr r2, 80179ac <printPass+0x24>)
 80179a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80179ac:	08017a0d 	.word	0x08017a0d
 80179b0:	08017a3f 	.word	0x08017a3f
 80179b4:	08017a71 	.word	0x08017a71
 80179b8:	08017a79 	.word	0x08017a79
 80179bc:	08017a05 	.word	0x08017a05
 80179c0:	08017a81 	.word	0x08017a81
 80179c4:	08017a89 	.word	0x08017a89
 80179c8:	08017a91 	.word	0x08017a91
 80179cc:	08017a99 	.word	0x08017a99
 80179d0:	08017ae1 	.word	0x08017ae1
 80179d4:	08017ae1 	.word	0x08017ae1
 80179d8:	08017ae1 	.word	0x08017ae1
 80179dc:	08017ae1 	.word	0x08017ae1
 80179e0:	08017ae1 	.word	0x08017ae1
 80179e4:	08017ac1 	.word	0x08017ac1
 80179e8:	08017ac9 	.word	0x08017ac9
 80179ec:	08017aa1 	.word	0x08017aa1
 80179f0:	08017aa9 	.word	0x08017aa9
 80179f4:	08017ad1 	.word	0x08017ad1
 80179f8:	08017ad9 	.word	0x08017ad9
 80179fc:	08017ab1 	.word	0x08017ab1
 8017a00:	08017ab9 	.word	0x08017ab9
		case End:
			printf("end");
 8017a04:	4842      	ldr	r0, [pc, #264]	; (8017b10 <printPass+0x188>)
 8017a06:	f002 fc33 	bl	801a270 <iprintf>
			break;
 8017a0a:	e069      	b.n	8017ae0 <printPass+0x158>
		case Straight:
			j = 1;
 8017a0c:	2301      	movs	r3, #1
 8017a0e:	607b      	str	r3, [r7, #4]
			while (1) {
				if (pass[i + j] != Straight) {
 8017a10:	683a      	ldr	r2, [r7, #0]
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	4413      	add	r3, r2
 8017a16:	4a3d      	ldr	r2, [pc, #244]	; (8017b0c <printPass+0x184>)
 8017a18:	56d3      	ldrsb	r3, [r2, r3]
 8017a1a:	f113 0f04 	cmn.w	r3, #4
 8017a1e:	d103      	bne.n	8017a28 <printPass+0xa0>
					break;
				}
				j++;
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	3301      	adds	r3, #1
 8017a24:	607b      	str	r3, [r7, #4]
				if (pass[i + j] != Straight) {
 8017a26:	e7f3      	b.n	8017a10 <printPass+0x88>
					break;
 8017a28:	bf00      	nop
			}
			printf("straight x %d", j);
 8017a2a:	6879      	ldr	r1, [r7, #4]
 8017a2c:	4839      	ldr	r0, [pc, #228]	; (8017b14 <printPass+0x18c>)
 8017a2e:	f002 fc1f 	bl	801a270 <iprintf>
			i += j - 1;
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	3b01      	subs	r3, #1
 8017a36:	683a      	ldr	r2, [r7, #0]
 8017a38:	4413      	add	r3, r2
 8017a3a:	603b      	str	r3, [r7, #0]
			break;
 8017a3c:	e050      	b.n	8017ae0 <printPass+0x158>
		case Straight_D:
			j = 1;
 8017a3e:	2301      	movs	r3, #1
 8017a40:	607b      	str	r3, [r7, #4]
			while (1) {
				if (pass[i + j] != Straight_D) {
 8017a42:	683a      	ldr	r2, [r7, #0]
 8017a44:	687b      	ldr	r3, [r7, #4]
 8017a46:	4413      	add	r3, r2
 8017a48:	4a30      	ldr	r2, [pc, #192]	; (8017b0c <printPass+0x184>)
 8017a4a:	56d3      	ldrsb	r3, [r2, r3]
 8017a4c:	f113 0f03 	cmn.w	r3, #3
 8017a50:	d103      	bne.n	8017a5a <printPass+0xd2>
					break;
				}
				j++;
 8017a52:	687b      	ldr	r3, [r7, #4]
 8017a54:	3301      	adds	r3, #1
 8017a56:	607b      	str	r3, [r7, #4]
				if (pass[i + j] != Straight_D) {
 8017a58:	e7f3      	b.n	8017a42 <printPass+0xba>
					break;
 8017a5a:	bf00      	nop
			}
			printf("diag_straight x %d", j);
 8017a5c:	6879      	ldr	r1, [r7, #4]
 8017a5e:	482e      	ldr	r0, [pc, #184]	; (8017b18 <printPass+0x190>)
 8017a60:	f002 fc06 	bl	801a270 <iprintf>
			i += j - 1;
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	3b01      	subs	r3, #1
 8017a68:	683a      	ldr	r2, [r7, #0]
 8017a6a:	4413      	add	r3, r2
 8017a6c:	603b      	str	r3, [r7, #0]
			break;
 8017a6e:	e037      	b.n	8017ae0 <printPass+0x158>
		case TurnR_90_D:
			printf("90d_R");
 8017a70:	482a      	ldr	r0, [pc, #168]	; (8017b1c <printPass+0x194>)
 8017a72:	f002 fbfd 	bl	801a270 <iprintf>
			break;
 8017a76:	e033      	b.n	8017ae0 <printPass+0x158>
		case TurnL_90_D:
			printf("90d_L");
 8017a78:	4829      	ldr	r0, [pc, #164]	; (8017b20 <printPass+0x198>)
 8017a7a:	f002 fbf9 	bl	801a270 <iprintf>
			break;
 8017a7e:	e02f      	b.n	8017ae0 <printPass+0x158>
		case TurnR_90:
			printf("90_R");
 8017a80:	4828      	ldr	r0, [pc, #160]	; (8017b24 <printPass+0x19c>)
 8017a82:	f002 fbf5 	bl	801a270 <iprintf>
			break;
 8017a86:	e02b      	b.n	8017ae0 <printPass+0x158>
		case TurnL_90:
			printf("90_L");
 8017a88:	4827      	ldr	r0, [pc, #156]	; (8017b28 <printPass+0x1a0>)
 8017a8a:	f002 fbf1 	bl	801a270 <iprintf>
			break;
 8017a8e:	e027      	b.n	8017ae0 <printPass+0x158>
		case TurnR_180:
			printf("180_R");
 8017a90:	4826      	ldr	r0, [pc, #152]	; (8017b2c <printPass+0x1a4>)
 8017a92:	f002 fbed 	bl	801a270 <iprintf>
			break;
 8017a96:	e023      	b.n	8017ae0 <printPass+0x158>
		case TurnL_180:
			printf("180_L");
 8017a98:	4825      	ldr	r0, [pc, #148]	; (8017b30 <printPass+0x1a8>)
 8017a9a:	f002 fbe9 	bl	801a270 <iprintf>
			break;
 8017a9e:	e01f      	b.n	8017ae0 <printPass+0x158>
		case TurnR_135_I:
			printf("135_IN_R");
 8017aa0:	4824      	ldr	r0, [pc, #144]	; (8017b34 <printPass+0x1ac>)
 8017aa2:	f002 fbe5 	bl	801a270 <iprintf>
			break;
 8017aa6:	e01b      	b.n	8017ae0 <printPass+0x158>
		case TurnL_135_I:
			printf("135_IN_L");
 8017aa8:	4823      	ldr	r0, [pc, #140]	; (8017b38 <printPass+0x1b0>)
 8017aaa:	f002 fbe1 	bl	801a270 <iprintf>
			break;
 8017aae:	e017      	b.n	8017ae0 <printPass+0x158>
		case TurnR_135_O:
			printf("135_OUT_R");
 8017ab0:	4822      	ldr	r0, [pc, #136]	; (8017b3c <printPass+0x1b4>)
 8017ab2:	f002 fbdd 	bl	801a270 <iprintf>
			break;
 8017ab6:	e013      	b.n	8017ae0 <printPass+0x158>
		case TurnL_135_O:
			printf("135_OUT_L");
 8017ab8:	4821      	ldr	r0, [pc, #132]	; (8017b40 <printPass+0x1b8>)
 8017aba:	f002 fbd9 	bl	801a270 <iprintf>
			break;
 8017abe:	e00f      	b.n	8017ae0 <printPass+0x158>
		case TurnR_45_I:
			printf("45_IN_R");
 8017ac0:	4820      	ldr	r0, [pc, #128]	; (8017b44 <printPass+0x1bc>)
 8017ac2:	f002 fbd5 	bl	801a270 <iprintf>
			break;
 8017ac6:	e00b      	b.n	8017ae0 <printPass+0x158>
		case TurnL_45_I:
			printf("45_IN_L");
 8017ac8:	481f      	ldr	r0, [pc, #124]	; (8017b48 <printPass+0x1c0>)
 8017aca:	f002 fbd1 	bl	801a270 <iprintf>
			break;
 8017ace:	e007      	b.n	8017ae0 <printPass+0x158>
		case TurnR_45_O:
			printf("45_OUT_R");
 8017ad0:	481e      	ldr	r0, [pc, #120]	; (8017b4c <printPass+0x1c4>)
 8017ad2:	f002 fbcd 	bl	801a270 <iprintf>
			break;
 8017ad6:	e003      	b.n	8017ae0 <printPass+0x158>
		case TurnL_45_O:
			printf("45_OUT_L");
 8017ad8:	481d      	ldr	r0, [pc, #116]	; (8017b50 <printPass+0x1c8>)
 8017ada:	f002 fbc9 	bl	801a270 <iprintf>
			break;
 8017ade:	bf00      	nop
		}
		printf("\n");
 8017ae0:	200a      	movs	r0, #10
 8017ae2:	f002 fbdd 	bl	801a2a0 <putchar>
	for (int i = 0; pass[i] != End; i++) {
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	3301      	adds	r3, #1
 8017aea:	603b      	str	r3, [r7, #0]
 8017aec:	4a07      	ldr	r2, [pc, #28]	; (8017b0c <printPass+0x184>)
 8017aee:	683b      	ldr	r3, [r7, #0]
 8017af0:	4413      	add	r3, r2
 8017af2:	f993 3000 	ldrsb.w	r3, [r3]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	f47f af4c 	bne.w	8017994 <printPass+0xc>
	}
	printf("end \n");
 8017afc:	4815      	ldr	r0, [pc, #84]	; (8017b54 <printPass+0x1cc>)
 8017afe:	f002 fc3f 	bl	801a380 <puts>
}
 8017b02:	bf00      	nop
 8017b04:	3708      	adds	r7, #8
 8017b06:	46bd      	mov	sp, r7
 8017b08:	bd80      	pop	{r7, pc}
 8017b0a:	bf00      	nop
 8017b0c:	20015a48 	.word	0x20015a48
 8017b10:	0801d294 	.word	0x0801d294
 8017b14:	0801d298 	.word	0x0801d298
 8017b18:	0801d2a8 	.word	0x0801d2a8
 8017b1c:	0801d2bc 	.word	0x0801d2bc
 8017b20:	0801d2c4 	.word	0x0801d2c4
 8017b24:	0801d2cc 	.word	0x0801d2cc
 8017b28:	0801d2d4 	.word	0x0801d2d4
 8017b2c:	0801d2dc 	.word	0x0801d2dc
 8017b30:	0801d2e4 	.word	0x0801d2e4
 8017b34:	0801d2ec 	.word	0x0801d2ec
 8017b38:	0801d2f8 	.word	0x0801d2f8
 8017b3c:	0801d304 	.word	0x0801d304
 8017b40:	0801d310 	.word	0x0801d310
 8017b44:	0801d31c 	.word	0x0801d31c
 8017b48:	0801d324 	.word	0x0801d324
 8017b4c:	0801d32c 	.word	0x0801d32c
 8017b50:	0801d338 	.word	0x0801d338
 8017b54:	0801d344 	.word	0x0801d344

08017b58 <TestTurn>:

void TestTurn(enum turn_type_test _turn, enum turndir_slalome _dir,
		const struct TurnParameter * const _parameter, uint8_t _isSuction) {
 8017b58:	b5b0      	push	{r4, r5, r7, lr}
 8017b5a:	b082      	sub	sp, #8
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	603a      	str	r2, [r7, #0]
 8017b60:	461a      	mov	r2, r3
 8017b62:	4603      	mov	r3, r0
 8017b64:	71fb      	strb	r3, [r7, #7]
 8017b66:	460b      	mov	r3, r1
 8017b68:	71bb      	strb	r3, [r7, #6]
 8017b6a:	4613      	mov	r3, r2
 8017b6c:	717b      	strb	r3, [r7, #5]
	if (_isSuction > 0) {
 8017b6e:	797b      	ldrb	r3, [r7, #5]
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d003      	beq.n	8017b7c <TestTurn+0x24>
		enable_suction(_isSuction);
 8017b74:	797b      	ldrb	r3, [r7, #5]
 8017b76:	4618      	mov	r0, r3
 8017b78:	f000 fb2a 	bl	80181d0 <enable_suction>
	}
	Flag_diagMode = false;
 8017b7c:	4bd4      	ldr	r3, [pc, #848]	; (8017ed0 <TestTurn+0x378>)
 8017b7e:	2200      	movs	r2, #0
 8017b80:	701a      	strb	r2, [r3, #0]
	/*Zbg*/
	idealState = RESETState;
 8017b82:	4ad4      	ldr	r2, [pc, #848]	; (8017ed4 <TestTurn+0x37c>)
 8017b84:	4bd4      	ldr	r3, [pc, #848]	; (8017ed8 <TestTurn+0x380>)
 8017b86:	4614      	mov	r4, r2
 8017b88:	461d      	mov	r5, r3
 8017b8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017b8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017b90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017b92:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8017b96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/*Zbg*/
	reset_error();
 8017b9a:	f7ff facd 	bl	8017138 <reset_error>
	Flag_logEn = true;
 8017b9e:	4bcf      	ldr	r3, [pc, #828]	; (8017edc <TestTurn+0x384>)
 8017ba0:	2201      	movs	r2, #1
 8017ba2:	701a      	strb	r2, [r3, #0]
	switch (_turn) {
 8017ba4:	79fb      	ldrb	r3, [r7, #7]
 8017ba6:	2b0c      	cmp	r3, #12
 8017ba8:	f200 820d 	bhi.w	8017fc6 <TestTurn+0x46e>
 8017bac:	a201      	add	r2, pc, #4	; (adr r2, 8017bb4 <TestTurn+0x5c>)
 8017bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017bb2:	bf00      	nop
 8017bb4:	08017be9 	.word	0x08017be9
 8017bb8:	08017c3d 	.word	0x08017c3d
 8017bbc:	08017fc7 	.word	0x08017fc7
 8017bc0:	08017ca3 	.word	0x08017ca3
 8017bc4:	08017fc7 	.word	0x08017fc7
 8017bc8:	08017d09 	.word	0x08017d09
 8017bcc:	08017fc7 	.word	0x08017fc7
 8017bd0:	08017d6f 	.word	0x08017d6f
 8017bd4:	08017ded 	.word	0x08017ded
 8017bd8:	08017fc7 	.word	0x08017fc7
 8017bdc:	08017e53 	.word	0x08017e53
 8017be0:	08017efd 	.word	0x08017efd
 8017be4:	08017f6f 	.word	0x08017f6f
	case Turn90s:
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel, 0.09 * 1.0,
 8017be8:	683b      	ldr	r3, [r7, #0]
 8017bea:	edd3 7a01 	vldr	s15, [r3, #4]
 8017bee:	683b      	ldr	r3, [r7, #0]
 8017bf0:	ed93 7a01 	vldr	s14, [r3, #4]
 8017bf4:	2100      	movs	r1, #0
 8017bf6:	2001      	movs	r0, #1
 8017bf8:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017bfc:	ed9f 1ab8 	vldr	s2, [pc, #736]	; 8017ee0 <TestTurn+0x388>
 8017c00:	eef0 0a47 	vmov.f32	s1, s14
 8017c04:	eeb0 0a67 	vmov.f32	s0, s15
 8017c08:	f7f4 fb32 	bl	800c270 <trapezoid_acccel>
				7.0, true, false);
//		for (int i = 0; i < 10; i++) {
		turn90_s(_dir);
 8017c0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017c10:	4618      	mov	r0, r3
 8017c12:	f7fb faa9 	bl	8013168 <turn90_s>
		//	}
		Flag_degConEn = true;
 8017c16:	4bb3      	ldr	r3, [pc, #716]	; (8017ee4 <TestTurn+0x38c>)
 8017c18:	2201      	movs	r2, #1
 8017c1a:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.09 * 1.0, 7.0,
 8017c1c:	683b      	ldr	r3, [r7, #0]
 8017c1e:	edd3 7a01 	vldr	s15, [r3, #4]
 8017c22:	2100      	movs	r1, #0
 8017c24:	2000      	movs	r0, #0
 8017c26:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017c2a:	ed9f 1aad 	vldr	s2, [pc, #692]	; 8017ee0 <TestTurn+0x388>
 8017c2e:	eddf 0aae 	vldr	s1, [pc, #696]	; 8017ee8 <TestTurn+0x390>
 8017c32:	eeb0 0a67 	vmov.f32	s0, s15
 8017c36:	f7f4 fb1b 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017c3a:	e1c4      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn90:
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel, 0.09 * 4.0,
 8017c3c:	683b      	ldr	r3, [r7, #0]
 8017c3e:	edd3 7a01 	vldr	s15, [r3, #4]
 8017c42:	683b      	ldr	r3, [r7, #0]
 8017c44:	ed93 7a01 	vldr	s14, [r3, #4]
 8017c48:	2100      	movs	r1, #0
 8017c4a:	2001      	movs	r0, #1
 8017c4c:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017c50:	ed9f 1aa6 	vldr	s2, [pc, #664]	; 8017eec <TestTurn+0x394>
 8017c54:	eef0 0a47 	vmov.f32	s1, s14
 8017c58:	eeb0 0a67 	vmov.f32	s0, s15
 8017c5c:	f7f4 fb08 	bl	800c270 <trapezoid_acccel>
				7.0,
				true, false);
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 7.0, true, false);
 8017c60:	683b      	ldr	r3, [r7, #0]
 8017c62:	edd3 7a00 	vldr	s15, [r3]
 8017c66:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017c6a:	2300      	movs	r3, #0
 8017c6c:	2201      	movs	r2, #1
 8017c6e:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8017c72:	6839      	ldr	r1, [r7, #0]
 8017c74:	eeb0 0a67 	vmov.f32	s0, s15
 8017c78:	f7fc fa6e 	bl	8014158 <sprint_turn>
		Flag_degConEn = true;
 8017c7c:	4b99      	ldr	r3, [pc, #612]	; (8017ee4 <TestTurn+0x38c>)
 8017c7e:	2201      	movs	r2, #1
 8017c80:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.09 * 4.0, 7.0,
 8017c82:	683b      	ldr	r3, [r7, #0]
 8017c84:	edd3 7a01 	vldr	s15, [r3, #4]
 8017c88:	2100      	movs	r1, #0
 8017c8a:	2000      	movs	r0, #0
 8017c8c:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017c90:	ed9f 1a96 	vldr	s2, [pc, #600]	; 8017eec <TestTurn+0x394>
 8017c94:	eddf 0a94 	vldr	s1, [pc, #592]	; 8017ee8 <TestTurn+0x390>
 8017c98:	eeb0 0a67 	vmov.f32	s0, s15
 8017c9c:	f7f4 fae8 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017ca0:	e191      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn180:
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel, 0.09 * 4.0,
 8017ca2:	683b      	ldr	r3, [r7, #0]
 8017ca4:	edd3 7a01 	vldr	s15, [r3, #4]
 8017ca8:	683b      	ldr	r3, [r7, #0]
 8017caa:	ed93 7a01 	vldr	s14, [r3, #4]
 8017cae:	2100      	movs	r1, #0
 8017cb0:	2001      	movs	r0, #1
 8017cb2:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017cb6:	ed9f 1a8d 	vldr	s2, [pc, #564]	; 8017eec <TestTurn+0x394>
 8017cba:	eef0 0a47 	vmov.f32	s1, s14
 8017cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8017cc2:	f7f4 fad5 	bl	800c270 <trapezoid_acccel>
				10,
				true, false);
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 7.0, true, false);
 8017cc6:	683b      	ldr	r3, [r7, #0]
 8017cc8:	edd3 7a00 	vldr	s15, [r3]
 8017ccc:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017cd0:	2300      	movs	r3, #0
 8017cd2:	2201      	movs	r2, #1
 8017cd4:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8017cd8:	6839      	ldr	r1, [r7, #0]
 8017cda:	eeb0 0a67 	vmov.f32	s0, s15
 8017cde:	f7fc fa3b 	bl	8014158 <sprint_turn>
		Flag_degConEn = true;
 8017ce2:	4b80      	ldr	r3, [pc, #512]	; (8017ee4 <TestTurn+0x38c>)
 8017ce4:	2201      	movs	r2, #1
 8017ce6:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.09 * 4.0, 10,
 8017ce8:	683b      	ldr	r3, [r7, #0]
 8017cea:	edd3 7a01 	vldr	s15, [r3, #4]
 8017cee:	2100      	movs	r1, #0
 8017cf0:	2000      	movs	r0, #0
 8017cf2:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017cf6:	ed9f 1a7d 	vldr	s2, [pc, #500]	; 8017eec <TestTurn+0x394>
 8017cfa:	eddf 0a7b 	vldr	s1, [pc, #492]	; 8017ee8 <TestTurn+0x390>
 8017cfe:	eeb0 0a67 	vmov.f32	s0, s15
 8017d02:	f7f4 fab5 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017d06:	e15e      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn45_I:
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel, 0.09 * 3.0,
 8017d08:	683b      	ldr	r3, [r7, #0]
 8017d0a:	edd3 7a01 	vldr	s15, [r3, #4]
 8017d0e:	683b      	ldr	r3, [r7, #0]
 8017d10:	ed93 7a01 	vldr	s14, [r3, #4]
 8017d14:	2100      	movs	r1, #0
 8017d16:	2001      	movs	r0, #1
 8017d18:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017d1c:	ed9f 1a74 	vldr	s2, [pc, #464]	; 8017ef0 <TestTurn+0x398>
 8017d20:	eef0 0a47 	vmov.f32	s1, s14
 8017d24:	eeb0 0a67 	vmov.f32	s0, s15
 8017d28:	f7f4 faa2 	bl	800c270 <trapezoid_acccel>
				7.0,
				true, false);
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 7.0, true, true);
 8017d2c:	683b      	ldr	r3, [r7, #0]
 8017d2e:	edd3 7a00 	vldr	s15, [r3]
 8017d32:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017d36:	2301      	movs	r3, #1
 8017d38:	2201      	movs	r2, #1
 8017d3a:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8017d3e:	6839      	ldr	r1, [r7, #0]
 8017d40:	eeb0 0a67 	vmov.f32	s0, s15
 8017d44:	f7fc fa08 	bl	8014158 <sprint_turn>
		Flag_degConEn = true;
 8017d48:	4b66      	ldr	r3, [pc, #408]	; (8017ee4 <TestTurn+0x38c>)
 8017d4a:	2201      	movs	r2, #1
 8017d4c:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.127 * 2.0, 7.0,
 8017d4e:	683b      	ldr	r3, [r7, #0]
 8017d50:	edd3 7a01 	vldr	s15, [r3, #4]
 8017d54:	2100      	movs	r1, #0
 8017d56:	2000      	movs	r0, #0
 8017d58:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017d5c:	ed9f 1a65 	vldr	s2, [pc, #404]	; 8017ef4 <TestTurn+0x39c>
 8017d60:	eddf 0a61 	vldr	s1, [pc, #388]	; 8017ee8 <TestTurn+0x390>
 8017d64:	eeb0 0a67 	vmov.f32	s0, s15
 8017d68:	f7f4 fa82 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017d6c:	e12b      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn45_O:
		Flag_diagMode = true;
 8017d6e:	4b58      	ldr	r3, [pc, #352]	; (8017ed0 <TestTurn+0x378>)
 8017d70:	2201      	movs	r2, #1
 8017d72:	701a      	strb	r2, [r3, #0]
		Flag_degConEn = true;
 8017d74:	4b5b      	ldr	r3, [pc, #364]	; (8017ee4 <TestTurn+0x38c>)
 8017d76:	2201      	movs	r2, #1
 8017d78:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel,
 8017d7a:	683b      	ldr	r3, [r7, #0]
 8017d7c:	edd3 7a01 	vldr	s15, [r3, #4]
 8017d80:	683b      	ldr	r3, [r7, #0]
 8017d82:	ed93 7a01 	vldr	s14, [r3, #4]
 8017d86:	2100      	movs	r1, #0
 8017d88:	2000      	movs	r0, #0
 8017d8a:	eef1 1a0c 	vmov.f32	s3, #28	; 0x40e00000  7.0
 8017d8e:	ed9f 1a59 	vldr	s2, [pc, #356]	; 8017ef4 <TestTurn+0x39c>
 8017d92:	eef0 0a47 	vmov.f32	s1, s14
 8017d96:	eeb0 0a67 	vmov.f32	s0, s15
 8017d9a:	f7f4 fa69 	bl	800c270 <trapezoid_acccel>
				0.127 * 2.0, 7.0, false,
				false);
		Flag_degConEn = false;
 8017d9e:	4b51      	ldr	r3, [pc, #324]	; (8017ee4 <TestTurn+0x38c>)
 8017da0:	2200      	movs	r2, #0
 8017da2:	701a      	strb	r2, [r3, #0]
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 7.0, true, true);
 8017da4:	683b      	ldr	r3, [r7, #0]
 8017da6:	edd3 7a00 	vldr	s15, [r3]
 8017daa:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017dae:	2301      	movs	r3, #1
 8017db0:	2201      	movs	r2, #1
 8017db2:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8017db6:	6839      	ldr	r1, [r7, #0]
 8017db8:	eeb0 0a67 	vmov.f32	s0, s15
 8017dbc:	f7fc f9cc 	bl	8014158 <sprint_turn>
		Flag_diagMode = false;
 8017dc0:	4b43      	ldr	r3, [pc, #268]	; (8017ed0 <TestTurn+0x378>)
 8017dc2:	2200      	movs	r2, #0
 8017dc4:	701a      	strb	r2, [r3, #0]
		Flag_degConEn = true;
 8017dc6:	4b47      	ldr	r3, [pc, #284]	; (8017ee4 <TestTurn+0x38c>)
 8017dc8:	2201      	movs	r2, #1
 8017dca:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.09 * 2.0, 10,
 8017dcc:	683b      	ldr	r3, [r7, #0]
 8017dce:	edd3 7a01 	vldr	s15, [r3, #4]
 8017dd2:	2100      	movs	r1, #0
 8017dd4:	2000      	movs	r0, #0
 8017dd6:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017dda:	ed9f 1a47 	vldr	s2, [pc, #284]	; 8017ef8 <TestTurn+0x3a0>
 8017dde:	eddf 0a42 	vldr	s1, [pc, #264]	; 8017ee8 <TestTurn+0x390>
 8017de2:	eeb0 0a67 	vmov.f32	s0, s15
 8017de6:	f7f4 fa43 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017dea:	e0ec      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn135_I:
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel, 0.09 * 4.0,
 8017dec:	683b      	ldr	r3, [r7, #0]
 8017dee:	edd3 7a01 	vldr	s15, [r3, #4]
 8017df2:	683b      	ldr	r3, [r7, #0]
 8017df4:	ed93 7a01 	vldr	s14, [r3, #4]
 8017df8:	2100      	movs	r1, #0
 8017dfa:	2001      	movs	r0, #1
 8017dfc:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017e00:	ed9f 1a3a 	vldr	s2, [pc, #232]	; 8017eec <TestTurn+0x394>
 8017e04:	eef0 0a47 	vmov.f32	s1, s14
 8017e08:	eeb0 0a67 	vmov.f32	s0, s15
 8017e0c:	f7f4 fa30 	bl	800c270 <trapezoid_acccel>
				10,
				true, false);
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 7.0, true, true);
 8017e10:	683b      	ldr	r3, [r7, #0]
 8017e12:	edd3 7a00 	vldr	s15, [r3]
 8017e16:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017e1a:	2301      	movs	r3, #1
 8017e1c:	2201      	movs	r2, #1
 8017e1e:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8017e22:	6839      	ldr	r1, [r7, #0]
 8017e24:	eeb0 0a67 	vmov.f32	s0, s15
 8017e28:	f7fc f996 	bl	8014158 <sprint_turn>
		Flag_degConEn = true;
 8017e2c:	4b2d      	ldr	r3, [pc, #180]	; (8017ee4 <TestTurn+0x38c>)
 8017e2e:	2201      	movs	r2, #1
 8017e30:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.127 * 2.0, 10,
 8017e32:	683b      	ldr	r3, [r7, #0]
 8017e34:	edd3 7a01 	vldr	s15, [r3, #4]
 8017e38:	2100      	movs	r1, #0
 8017e3a:	2000      	movs	r0, #0
 8017e3c:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017e40:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 8017ef4 <TestTurn+0x39c>
 8017e44:	eddf 0a28 	vldr	s1, [pc, #160]	; 8017ee8 <TestTurn+0x390>
 8017e48:	eeb0 0a67 	vmov.f32	s0, s15
 8017e4c:	f7f4 fa10 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017e50:	e0b9      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn135_O:
		Flag_diagMode = true;
 8017e52:	4b1f      	ldr	r3, [pc, #124]	; (8017ed0 <TestTurn+0x378>)
 8017e54:	2201      	movs	r2, #1
 8017e56:	701a      	strb	r2, [r3, #0]
		Flag_degConEn = true;
 8017e58:	4b22      	ldr	r3, [pc, #136]	; (8017ee4 <TestTurn+0x38c>)
 8017e5a:	2201      	movs	r2, #1
 8017e5c:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel,
 8017e5e:	683b      	ldr	r3, [r7, #0]
 8017e60:	edd3 7a01 	vldr	s15, [r3, #4]
 8017e64:	683b      	ldr	r3, [r7, #0]
 8017e66:	ed93 7a01 	vldr	s14, [r3, #4]
 8017e6a:	2100      	movs	r1, #0
 8017e6c:	2000      	movs	r0, #0
 8017e6e:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017e72:	ed9f 1a20 	vldr	s2, [pc, #128]	; 8017ef4 <TestTurn+0x39c>
 8017e76:	eef0 0a47 	vmov.f32	s1, s14
 8017e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8017e7e:	f7f4 f9f7 	bl	800c270 <trapezoid_acccel>
				0.127 * 2.0, 10, false,
				false);
		Flag_degConEn = false;
 8017e82:	4b18      	ldr	r3, [pc, #96]	; (8017ee4 <TestTurn+0x38c>)
 8017e84:	2200      	movs	r2, #0
 8017e86:	701a      	strb	r2, [r3, #0]
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 10, true, false);
 8017e88:	683b      	ldr	r3, [r7, #0]
 8017e8a:	edd3 7a00 	vldr	s15, [r3]
 8017e8e:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017e92:	2300      	movs	r3, #0
 8017e94:	2201      	movs	r2, #1
 8017e96:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8017e9a:	6839      	ldr	r1, [r7, #0]
 8017e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8017ea0:	f7fc f95a 	bl	8014158 <sprint_turn>
		Flag_diagMode = false;
 8017ea4:	4b0a      	ldr	r3, [pc, #40]	; (8017ed0 <TestTurn+0x378>)
 8017ea6:	2200      	movs	r2, #0
 8017ea8:	701a      	strb	r2, [r3, #0]
		Flag_degConEn = true;
 8017eaa:	4b0e      	ldr	r3, [pc, #56]	; (8017ee4 <TestTurn+0x38c>)
 8017eac:	2201      	movs	r2, #1
 8017eae:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.09 * 2.0, 10,
 8017eb0:	683b      	ldr	r3, [r7, #0]
 8017eb2:	edd3 7a01 	vldr	s15, [r3, #4]
 8017eb6:	2100      	movs	r1, #0
 8017eb8:	2000      	movs	r0, #0
 8017eba:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017ebe:	ed9f 1a0e 	vldr	s2, [pc, #56]	; 8017ef8 <TestTurn+0x3a0>
 8017ec2:	eddf 0a09 	vldr	s1, [pc, #36]	; 8017ee8 <TestTurn+0x390>
 8017ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8017eca:	f7f4 f9d1 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017ece:	e07a      	b.n	8017fc6 <TestTurn+0x46e>
 8017ed0:	20002949 	.word	0x20002949
 8017ed4:	2000a7e0 	.word	0x2000a7e0
 8017ed8:	0801d368 	.word	0x0801d368
 8017edc:	2000a7dc 	.word	0x2000a7dc
 8017ee0:	3db851ec 	.word	0x3db851ec
 8017ee4:	200068f4 	.word	0x200068f4
 8017ee8:	00000000 	.word	0x00000000
 8017eec:	3eb851ec 	.word	0x3eb851ec
 8017ef0:	3e8a3d71 	.word	0x3e8a3d71
 8017ef4:	3e820c4a 	.word	0x3e820c4a
 8017ef8:	3e3851ec 	.word	0x3e3851ec
	case Turn90_D:
		Flag_diagMode = true;
 8017efc:	4b41      	ldr	r3, [pc, #260]	; (8018004 <TestTurn+0x4ac>)
 8017efe:	2201      	movs	r2, #1
 8017f00:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel,
 8017f02:	683b      	ldr	r3, [r7, #0]
 8017f04:	edd3 7a01 	vldr	s15, [r3, #4]
 8017f08:	683b      	ldr	r3, [r7, #0]
 8017f0a:	ed93 7a01 	vldr	s14, [r3, #4]
 8017f0e:	2100      	movs	r1, #0
 8017f10:	2000      	movs	r0, #0
 8017f12:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017f16:	ed9f 1a3c 	vldr	s2, [pc, #240]	; 8018008 <TestTurn+0x4b0>
 8017f1a:	eef0 0a47 	vmov.f32	s1, s14
 8017f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8017f22:	f7f4 f9a5 	bl	800c270 <trapezoid_acccel>
				0.127 * 2.0, 10, false,
				false);
		sprint_turn(_parameter->Turn_deg, _dir, _parameter, 10, true, true);
 8017f26:	683b      	ldr	r3, [r7, #0]
 8017f28:	edd3 7a00 	vldr	s15, [r3]
 8017f2c:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8017f30:	2301      	movs	r3, #1
 8017f32:	2201      	movs	r2, #1
 8017f34:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 8017f38:	6839      	ldr	r1, [r7, #0]
 8017f3a:	eeb0 0a67 	vmov.f32	s0, s15
 8017f3e:	f7fc f90b 	bl	8014158 <sprint_turn>
		Flag_diagMode = false;
 8017f42:	4b30      	ldr	r3, [pc, #192]	; (8018004 <TestTurn+0x4ac>)
 8017f44:	2200      	movs	r2, #0
 8017f46:	701a      	strb	r2, [r3, #0]
		Flag_degConEn = true;
 8017f48:	4b30      	ldr	r3, [pc, #192]	; (801800c <TestTurn+0x4b4>)
 8017f4a:	2201      	movs	r2, #1
 8017f4c:	701a      	strb	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.127 * 2.0, 10,
 8017f4e:	683b      	ldr	r3, [r7, #0]
 8017f50:	edd3 7a01 	vldr	s15, [r3, #4]
 8017f54:	2100      	movs	r1, #0
 8017f56:	2000      	movs	r0, #0
 8017f58:	eef2 1a04 	vmov.f32	s3, #36	; 0x41200000  10.0
 8017f5c:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 8018008 <TestTurn+0x4b0>
 8017f60:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8018010 <TestTurn+0x4b8>
 8017f64:	eeb0 0a67 	vmov.f32	s0, s15
 8017f68:	f7f4 f982 	bl	800c270 <trapezoid_acccel>
		false, false);
		break;
 8017f6c:	e02b      	b.n	8017fc6 <TestTurn+0x46e>
	case Turn_U:
		trapezoid_acccel(_parameter->Turn_vel, _parameter->Turn_vel, 0.09 * 2.0,
 8017f6e:	683b      	ldr	r3, [r7, #0]
 8017f70:	edd3 7a01 	vldr	s15, [r3, #4]
 8017f74:	683b      	ldr	r3, [r7, #0]
 8017f76:	ed93 7a01 	vldr	s14, [r3, #4]
 8017f7a:	2100      	movs	r1, #0
 8017f7c:	2001      	movs	r0, #1
 8017f7e:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8017f82:	ed9f 1a24 	vldr	s2, [pc, #144]	; 8018014 <TestTurn+0x4bc>
 8017f86:	eef0 0a47 	vmov.f32	s1, s14
 8017f8a:	eeb0 0a67 	vmov.f32	s0, s15
 8017f8e:	f7f4 f96f 	bl	800c270 <trapezoid_acccel>
				5.0,
				true, false);
		turnU();
 8017f92:	f7fc f941 	bl	8014218 <turnU>
		idealState.dis = 0.0;
 8017f96:	4b20      	ldr	r3, [pc, #128]	; (8018018 <TestTurn+0x4c0>)
 8017f98:	f04f 0200 	mov.w	r2, #0
 8017f9c:	601a      	str	r2, [r3, #0]
		realState.dis = 0.0;
 8017f9e:	4b1f      	ldr	r3, [pc, #124]	; (801801c <TestTurn+0x4c4>)
 8017fa0:	f04f 0200 	mov.w	r2, #0
 8017fa4:	601a      	str	r2, [r3, #0]
		trapezoid_acccel(_parameter->Turn_vel, 0.0, 0.09 * 2.0, 5.0,
 8017fa6:	683b      	ldr	r3, [r7, #0]
 8017fa8:	edd3 7a01 	vldr	s15, [r3, #4]
 8017fac:	2100      	movs	r1, #0
 8017fae:	2001      	movs	r0, #1
 8017fb0:	eef1 1a04 	vmov.f32	s3, #20	; 0x40a00000  5.0
 8017fb4:	ed9f 1a17 	vldr	s2, [pc, #92]	; 8018014 <TestTurn+0x4bc>
 8017fb8:	eddf 0a15 	vldr	s1, [pc, #84]	; 8018010 <TestTurn+0x4b8>
 8017fbc:	eeb0 0a67 	vmov.f32	s0, s15
 8017fc0:	f7f4 f956 	bl	800c270 <trapezoid_acccel>
		true, false);
		break;
 8017fc4:	bf00      	nop
	}
	Flag_degConEn = false;
 8017fc6:	4b11      	ldr	r3, [pc, #68]	; (801800c <TestTurn+0x4b4>)
 8017fc8:	2200      	movs	r2, #0
 8017fca:	701a      	strb	r2, [r3, #0]
	Flag_diagMode = false;
 8017fcc:	4b0d      	ldr	r3, [pc, #52]	; (8018004 <TestTurn+0x4ac>)
 8017fce:	2200      	movs	r2, #0
 8017fd0:	701a      	strb	r2, [r3, #0]
	idealState.acc = 0;
 8017fd2:	4b11      	ldr	r3, [pc, #68]	; (8018018 <TestTurn+0x4c0>)
 8017fd4:	f04f 0200 	mov.w	r2, #0
 8017fd8:	611a      	str	r2, [r3, #16]
	idealState.vel = 0;
 8017fda:	4b0f      	ldr	r3, [pc, #60]	; (8018018 <TestTurn+0x4c0>)
 8017fdc:	f04f 0200 	mov.w	r2, #0
 8017fe0:	60da      	str	r2, [r3, #12]
	HAL_Delay(100);
 8017fe2:	2064      	movs	r0, #100	; 0x64
 8017fe4:	f7f0 ff2e 	bl	8008e44 <HAL_Delay>
	if (_isSuction) {
 8017fe8:	797b      	ldrb	r3, [r7, #5]
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d001      	beq.n	8017ff2 <TestTurn+0x49a>
		disable_suction();
 8017fee:	f000 f91f 	bl	8018230 <disable_suction>
	}
	Flag_logEn = false;
 8017ff2:	4b0b      	ldr	r3, [pc, #44]	; (8018020 <TestTurn+0x4c8>)
 8017ff4:	2200      	movs	r2, #0
 8017ff6:	701a      	strb	r2, [r3, #0]
	disable_motor();
 8017ff8:	f000 f8ba 	bl	8018170 <disable_motor>
}
 8017ffc:	bf00      	nop
 8017ffe:	3708      	adds	r7, #8
 8018000:	46bd      	mov	sp, r7
 8018002:	bdb0      	pop	{r4, r5, r7, pc}
 8018004:	20002949 	.word	0x20002949
 8018008:	3e820c4a 	.word	0x3e820c4a
 801800c:	200068f4 	.word	0x200068f4
 8018010:	00000000 	.word	0x00000000
 8018014:	3e3851ec 	.word	0x3e3851ec
 8018018:	2000a7e0 	.word	0x2000a7e0
 801801c:	200078b0 	.word	0x200078b0
 8018020:	2000a7dc 	.word	0x2000a7dc

08018024 <set_motor_duty>:
#include "global.h"
#include "const.h"
#include <math.h>
#include <stdlib.h>

void set_motor_duty(int16_t _duty_R, int16_t _duty_L) {
 8018024:	b538      	push	{r3, r4, r5, lr}
	/*E[^[*/
	if (_duty_R == 0) {
 8018026:	1e05      	subs	r5, r0, #0
void set_motor_duty(int16_t _duty_R, int16_t _duty_L) {
 8018028:	460c      	mov	r4, r1
	if (_duty_R == 0) {
 801802a:	d036      	beq.n	801809a <set_motor_duty+0x76>
		HAL_GPIO_WritePin(MOT_R_PH_1_GPIO_Port, MOT_R_PH_1_Pin, 1); //
		HAL_GPIO_WritePin(MOT_R_PH_2_GPIO_Port, MOT_R_PH_2_Pin, 1); //
	} else if (_duty_R > 0) {
 801802c:	dd4f      	ble.n	80180ce <set_motor_duty+0xaa>
		HAL_GPIO_WritePin(MOT_R_PH_1_GPIO_Port, MOT_R_PH_1_Pin, 1); //
 801802e:	2201      	movs	r2, #1
 8018030:	2140      	movs	r1, #64	; 0x40
 8018032:	482e      	ldr	r0, [pc, #184]	; (80180ec <set_motor_duty+0xc8>)
 8018034:	f7f1 fe66 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_R_PH_2_GPIO_Port, MOT_R_PH_2_Pin, 0); //
 8018038:	2200      	movs	r2, #0
 801803a:	2180      	movs	r1, #128	; 0x80
 801803c:	482b      	ldr	r0, [pc, #172]	; (80180ec <set_motor_duty+0xc8>)
 801803e:	f7f1 fe61 	bl	8009d04 <HAL_GPIO_WritePin>
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2,abs(_duty_R));
 8018042:	4b2b      	ldr	r3, [pc, #172]	; (80180f0 <set_motor_duty+0xcc>)
 8018044:	681b      	ldr	r3, [r3, #0]
 8018046:	639d      	str	r5, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(MOT_R_PH_2_GPIO_Port, MOT_R_PH_2_Pin, 1); //
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2,abs(_duty_R));
	}

	/*[^[*/
	if (_duty_L == 0) {
 8018048:	2c00      	cmp	r4, #0
 801804a:	d035      	beq.n	80180b8 <set_motor_duty+0x94>
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 1); //
		HAL_GPIO_WritePin(MOT_L_PH_2_GPIO_Port, MOT_L_PH_2_Pin, 1); //
	} else if (_duty_L > 0) {
 801804c:	dd16      	ble.n	801807c <set_motor_duty+0x58>
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 1); //
 801804e:	2201      	movs	r2, #1
 8018050:	4828      	ldr	r0, [pc, #160]	; (80180f4 <set_motor_duty+0xd0>)
 8018052:	4611      	mov	r1, r2
 8018054:	f7f1 fe56 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_L_PH_2_GPIO_Port, MOT_L_PH_2_Pin, 0); //
 8018058:	2200      	movs	r2, #0
 801805a:	2104      	movs	r1, #4
 801805c:	4825      	ldr	r0, [pc, #148]	; (80180f4 <set_motor_duty+0xd0>)
 801805e:	f7f1 fe51 	bl	8009d04 <HAL_GPIO_WritePin>
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,abs(_duty_L));
 8018062:	4b25      	ldr	r3, [pc, #148]	; (80180f8 <set_motor_duty+0xd4>)
 8018064:	681b      	ldr	r3, [r3, #0]
 8018066:	639c      	str	r4, [r3, #56]	; 0x38
	} else {
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 0); //
		HAL_GPIO_WritePin(MOT_L_PH_2_GPIO_Port, MOT_L_PH_2_Pin, 1); //
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,abs(_duty_L));
	}
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8018068:	2104      	movs	r1, #4
 801806a:	4821      	ldr	r0, [pc, #132]	; (80180f0 <set_motor_duty+0xcc>)
 801806c:	f7f2 ff8a 	bl	800af84 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8018070:	2104      	movs	r1, #4
 8018072:	4821      	ldr	r0, [pc, #132]	; (80180f8 <set_motor_duty+0xd4>)
}
 8018074:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8018078:	f7f3 b96a 	b.w	800b350 <HAL_TIMEx_PWMN_Start>
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 0); //
 801807c:	2200      	movs	r2, #0
 801807e:	2101      	movs	r1, #1
 8018080:	481c      	ldr	r0, [pc, #112]	; (80180f4 <set_motor_duty+0xd0>)
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,abs(_duty_L));
 8018082:	4264      	negs	r4, r4
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 0); //
 8018084:	f7f1 fe3e 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_L_PH_2_GPIO_Port, MOT_L_PH_2_Pin, 1); //
 8018088:	2201      	movs	r2, #1
 801808a:	2104      	movs	r1, #4
 801808c:	4819      	ldr	r0, [pc, #100]	; (80180f4 <set_motor_duty+0xd0>)
 801808e:	f7f1 fe39 	bl	8009d04 <HAL_GPIO_WritePin>
		__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_2,abs(_duty_L));
 8018092:	4b19      	ldr	r3, [pc, #100]	; (80180f8 <set_motor_duty+0xd4>)
 8018094:	681b      	ldr	r3, [r3, #0]
 8018096:	639c      	str	r4, [r3, #56]	; 0x38
 8018098:	e7e6      	b.n	8018068 <set_motor_duty+0x44>
		HAL_GPIO_WritePin(MOT_R_PH_1_GPIO_Port, MOT_R_PH_1_Pin, 1); //
 801809a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 801809e:	2201      	movs	r2, #1
 80180a0:	2140      	movs	r1, #64	; 0x40
 80180a2:	f500 3001 	add.w	r0, r0, #132096	; 0x20400
 80180a6:	f7f1 fe2d 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_R_PH_2_GPIO_Port, MOT_R_PH_2_Pin, 1); //
 80180aa:	2201      	movs	r2, #1
 80180ac:	2180      	movs	r1, #128	; 0x80
 80180ae:	480f      	ldr	r0, [pc, #60]	; (80180ec <set_motor_duty+0xc8>)
 80180b0:	f7f1 fe28 	bl	8009d04 <HAL_GPIO_WritePin>
	if (_duty_L == 0) {
 80180b4:	2c00      	cmp	r4, #0
 80180b6:	d1c9      	bne.n	801804c <set_motor_duty+0x28>
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 1); //
 80180b8:	2201      	movs	r2, #1
 80180ba:	480e      	ldr	r0, [pc, #56]	; (80180f4 <set_motor_duty+0xd0>)
 80180bc:	4611      	mov	r1, r2
 80180be:	f7f1 fe21 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_L_PH_2_GPIO_Port, MOT_L_PH_2_Pin, 1); //
 80180c2:	2201      	movs	r2, #1
 80180c4:	2104      	movs	r1, #4
 80180c6:	480b      	ldr	r0, [pc, #44]	; (80180f4 <set_motor_duty+0xd0>)
 80180c8:	f7f1 fe1c 	bl	8009d04 <HAL_GPIO_WritePin>
 80180cc:	e7cc      	b.n	8018068 <set_motor_duty+0x44>
		HAL_GPIO_WritePin(MOT_R_PH_1_GPIO_Port, MOT_R_PH_1_Pin, 0); //
 80180ce:	2200      	movs	r2, #0
 80180d0:	2140      	movs	r1, #64	; 0x40
 80180d2:	4806      	ldr	r0, [pc, #24]	; (80180ec <set_motor_duty+0xc8>)
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2,abs(_duty_R));
 80180d4:	426d      	negs	r5, r5
		HAL_GPIO_WritePin(MOT_R_PH_1_GPIO_Port, MOT_R_PH_1_Pin, 0); //
 80180d6:	f7f1 fe15 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_R_PH_2_GPIO_Port, MOT_R_PH_2_Pin, 1); //
 80180da:	2201      	movs	r2, #1
 80180dc:	2180      	movs	r1, #128	; 0x80
 80180de:	4803      	ldr	r0, [pc, #12]	; (80180ec <set_motor_duty+0xc8>)
 80180e0:	f7f1 fe10 	bl	8009d04 <HAL_GPIO_WritePin>
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_2,abs(_duty_R));
 80180e4:	4b02      	ldr	r3, [pc, #8]	; (80180f0 <set_motor_duty+0xcc>)
 80180e6:	681b      	ldr	r3, [r3, #0]
 80180e8:	639d      	str	r5, [r3, #56]	; 0x38
 80180ea:	e7ad      	b.n	8018048 <set_motor_duty+0x24>
 80180ec:	40020400 	.word	0x40020400
 80180f0:	2001548c 	.word	0x2001548c
 80180f4:	40020800 	.word	0x40020800
 80180f8:	20015624 	.word	0x20015624

080180fc <enable_motor>:

void enable_motor() {
 80180fc:	b570      	push	{r4, r5, r6, lr}
	Flag_MotorEn = true;
 80180fe:	2401      	movs	r4, #1
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 1); //
 8018100:	4e16      	ldr	r6, [pc, #88]	; (801815c <enable_motor+0x60>)
	Flag_MotorEn = true;
 8018102:	4b17      	ldr	r3, [pc, #92]	; (8018160 <enable_motor+0x64>)
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 1); //
 8018104:	f44f 7180 	mov.w	r1, #256	; 0x100
	HAL_GPIO_WritePin(MOT_L_STB_GPIO_Port, MOT_L_STB_Pin, 1); //
 8018108:	4d16      	ldr	r5, [pc, #88]	; (8018164 <enable_motor+0x68>)
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 1); //
 801810a:	4622      	mov	r2, r4
 801810c:	4630      	mov	r0, r6
	Flag_MotorEn = true;
 801810e:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 1); //
 8018110:	f7f1 fdf8 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOT_L_STB_GPIO_Port, MOT_L_STB_Pin, 1); //
 8018114:	4622      	mov	r2, r4
 8018116:	4628      	mov	r0, r5
 8018118:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801811c:	f7f1 fdf2 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_R_PH_1_GPIO_Port, MOT_R_PH_1_Pin, 1); //
 8018120:	4622      	mov	r2, r4
 8018122:	4630      	mov	r0, r6
 8018124:	2140      	movs	r1, #64	; 0x40
 8018126:	f7f1 fded 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_R_PH_2_GPIO_Port, MOT_R_PH_2_Pin, 1); //
 801812a:	4622      	mov	r2, r4
 801812c:	4630      	mov	r0, r6
 801812e:	2180      	movs	r1, #128	; 0x80
 8018130:	f7f1 fde8 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_L_PH_1_GPIO_Port, MOT_L_PH_1_Pin, 1); //
 8018134:	4622      	mov	r2, r4
 8018136:	4621      	mov	r1, r4
 8018138:	4628      	mov	r0, r5
 801813a:	f7f1 fde3 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_L_PH_2_GPIO_Port, MOT_L_PH_2_Pin, 1); //
 801813e:	4622      	mov	r2, r4
 8018140:	4628      	mov	r0, r5
 8018142:	2104      	movs	r1, #4
 8018144:	f7f1 fdde 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8018148:	2104      	movs	r1, #4
 801814a:	4807      	ldr	r0, [pc, #28]	; (8018168 <enable_motor+0x6c>)
 801814c:	f7f2 ff1a 	bl	800af84 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8018150:	2104      	movs	r1, #4
 8018152:	4806      	ldr	r0, [pc, #24]	; (801816c <enable_motor+0x70>)
	set_motor_duty(0, 0);
}
 8018154:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8018158:	f7f3 b8fa 	b.w	800b350 <HAL_TIMEx_PWMN_Start>
 801815c:	40020400 	.word	0x40020400
 8018160:	200068f5 	.word	0x200068f5
 8018164:	40020800 	.word	0x40020800
 8018168:	2001548c 	.word	0x2001548c
 801816c:	20015624 	.word	0x20015624

08018170 <disable_motor>:

void disable_motor() {
 8018170:	b510      	push	{r4, lr}
	Flag_MotorEn = false;
 8018172:	2400      	movs	r4, #0
 8018174:	4b0b      	ldr	r3, [pc, #44]	; (80181a4 <disable_motor+0x34>)
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 0); //
 8018176:	f44f 7180 	mov.w	r1, #256	; 0x100
 801817a:	480b      	ldr	r0, [pc, #44]	; (80181a8 <disable_motor+0x38>)
 801817c:	4622      	mov	r2, r4
	Flag_MotorEn = false;
 801817e:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 0); //
 8018180:	f7f1 fdc0 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOT_L_STB_GPIO_Port, MOT_L_STB_Pin, 0); //
 8018184:	4622      	mov	r2, r4
 8018186:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801818a:	4808      	ldr	r0, [pc, #32]	; (80181ac <disable_motor+0x3c>)
 801818c:	f7f1 fdba 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8018190:	2104      	movs	r1, #4
 8018192:	4807      	ldr	r0, [pc, #28]	; (80181b0 <disable_motor+0x40>)
 8018194:	f7f2 ff1a 	bl	800afcc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8018198:	2104      	movs	r1, #4
 801819a:	4806      	ldr	r0, [pc, #24]	; (80181b4 <disable_motor+0x44>)
}
 801819c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80181a0:	f7f3 b8ee 	b.w	800b380 <HAL_TIMEx_PWMN_Stop>
 80181a4:	200068f5 	.word	0x200068f5
 80181a8:	40020400 	.word	0x40020400
 80181ac:	40020800 	.word	0x40020800
 80181b0:	2001548c 	.word	0x2001548c
 80181b4:	20015624 	.word	0x20015624

080181b8 <setup_suction>:

void setup_suction() {
	suction_ONtime = 10;
 80181b8:	4903      	ldr	r1, [pc, #12]	; (80181c8 <setup_suction+0x10>)
 80181ba:	200a      	movs	r0, #10
	suction_OFFtime = 190;
 80181bc:	4b03      	ldr	r3, [pc, #12]	; (80181cc <setup_suction+0x14>)
 80181be:	22be      	movs	r2, #190	; 0xbe
	suction_ONtime = 10;
 80181c0:	7008      	strb	r0, [r1, #0]
	suction_OFFtime = 190;
 80181c2:	701a      	strb	r2, [r3, #0]
 80181c4:	4770      	bx	lr
 80181c6:	bf00      	nop
 80181c8:	2000f69c 	.word	0x2000f69c
 80181cc:	20013525 	.word	0x20013525

080181d0 <enable_suction>:
}

void enable_suction(uint8_t _duty) {
 80181d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Flag_FanStateEn = true;
	//Flag_FanAccel = true;
	for (uint8_t i = 1; i <= _duty / 10; i++) {
 80181d2:	4d12      	ldr	r5, [pc, #72]	; (801821c <enable_suction+0x4c>)
	Flag_FanStateEn = true;
 80181d4:	2401      	movs	r4, #1
 80181d6:	4b12      	ldr	r3, [pc, #72]	; (8018220 <enable_suction+0x50>)
	for (uint8_t i = 1; i <= _duty / 10; i++) {
 80181d8:	fba5 2500 	umull	r2, r5, r5, r0
	Flag_FanStateEn = true;
 80181dc:	701c      	strb	r4, [r3, #0]
	for (uint8_t i = 1; i <= _duty / 10; i++) {
 80181de:	08ed      	lsrs	r5, r5, #3
 80181e0:	d010      	beq.n	8018204 <enable_suction+0x34>
 80181e2:	4f10      	ldr	r7, [pc, #64]	; (8018224 <enable_suction+0x54>)
 80181e4:	4e10      	ldr	r6, [pc, #64]	; (8018228 <enable_suction+0x58>)
 80181e6:	f104 020a 	add.w	r2, r4, #10
 80181ea:	f1c4 03be 	rsb	r3, r4, #190	; 0xbe
 80181ee:	3401      	adds	r4, #1
		suction_ONtime = 10 + i;
		suction_OFFtime = 190 - i;
		HAL_Delay(100);
 80181f0:	2064      	movs	r0, #100	; 0x64
 80181f2:	b2d2      	uxtb	r2, r2
 80181f4:	b2db      	uxtb	r3, r3
	for (uint8_t i = 1; i <= _duty / 10; i++) {
 80181f6:	b2e4      	uxtb	r4, r4
		suction_ONtime = 10 + i;
 80181f8:	703a      	strb	r2, [r7, #0]
		suction_OFFtime = 190 - i;
 80181fa:	7033      	strb	r3, [r6, #0]
		HAL_Delay(100);
 80181fc:	f7f0 fe22 	bl	8008e44 <HAL_Delay>
	for (uint8_t i = 1; i <= _duty / 10; i++) {
 8018200:	42ac      	cmp	r4, r5
 8018202:	d9f0      	bls.n	80181e6 <enable_suction+0x16>
	}
	HAL_Delay(500);
 8018204:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8018208:	f7f0 fe1c 	bl	8008e44 <HAL_Delay>
	reset_error();
 801820c:	f7fe ff94 	bl	8017138 <reset_error>
	reset_status();
 8018210:	f7fe ff72 	bl	80170f8 <reset_status>
	Flag_FanAccel = false;
 8018214:	4b05      	ldr	r3, [pc, #20]	; (801822c <enable_suction+0x5c>)
 8018216:	2200      	movs	r2, #0
 8018218:	701a      	strb	r2, [r3, #0]

}
 801821a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801821c:	cccccccd 	.word	0xcccccccd
 8018220:	200008d0 	.word	0x200008d0
 8018224:	2000f69c 	.word	0x2000f69c
 8018228:	20013525 	.word	0x20013525
 801822c:	200144e8 	.word	0x200144e8

08018230 <disable_suction>:

void disable_suction() {
 8018230:	b538      	push	{r3, r4, r5, lr}
	Flag_FanStateEn = false;
 8018232:	2400      	movs	r4, #0
	Flag_MotorEn = false;
 8018234:	4b11      	ldr	r3, [pc, #68]	; (801827c <disable_suction+0x4c>)
	Flag_FanStateEn = false;
 8018236:	4d12      	ldr	r5, [pc, #72]	; (8018280 <disable_suction+0x50>)
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 0); //
 8018238:	f44f 7180 	mov.w	r1, #256	; 0x100
 801823c:	4622      	mov	r2, r4
 801823e:	4811      	ldr	r0, [pc, #68]	; (8018284 <disable_suction+0x54>)
	Flag_FanStateEn = false;
 8018240:	702c      	strb	r4, [r5, #0]
	Flag_MotorEn = false;
 8018242:	701c      	strb	r4, [r3, #0]
	HAL_GPIO_WritePin(MOT_R_STB_GPIO_Port, MOT_R_STB_Pin, 0); //
 8018244:	f7f1 fd5e 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOT_L_STB_GPIO_Port, MOT_L_STB_Pin, 0); //
 8018248:	4622      	mov	r2, r4
 801824a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801824e:	480e      	ldr	r0, [pc, #56]	; (8018288 <disable_suction+0x58>)
//	for (uint8_t i = 1; suction_ONtime > 10; i++) {
//		suction_ONtime -= i;
//		suction_OFFtime += i;
//		HAL_Delay(100);
//	}
	suction_ONtime = 10;
 8018250:	240a      	movs	r4, #10
	HAL_GPIO_WritePin(MOT_L_STB_GPIO_Port, MOT_L_STB_Pin, 0); //
 8018252:	f7f1 fd57 	bl	8009d04 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8018256:	2104      	movs	r1, #4
 8018258:	480c      	ldr	r0, [pc, #48]	; (801828c <disable_suction+0x5c>)
 801825a:	f7f2 feb7 	bl	800afcc <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 801825e:	2104      	movs	r1, #4
 8018260:	480b      	ldr	r0, [pc, #44]	; (8018290 <disable_suction+0x60>)
 8018262:	f7f3 f88d 	bl	800b380 <HAL_TIMEx_PWMN_Stop>
	suction_OFFtime = 190;
 8018266:	4b0b      	ldr	r3, [pc, #44]	; (8018294 <disable_suction+0x64>)
	suction_ONtime = 10;
 8018268:	490b      	ldr	r1, [pc, #44]	; (8018298 <disable_suction+0x68>)
	suction_OFFtime = 190;
 801826a:	22be      	movs	r2, #190	; 0xbe
	HAL_Delay(500);
 801826c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	suction_ONtime = 10;
 8018270:	700c      	strb	r4, [r1, #0]
	suction_OFFtime = 190;
 8018272:	701a      	strb	r2, [r3, #0]
	//Flag_degConEn = false;

}
 8018274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(500);
 8018278:	f7f0 bde4 	b.w	8008e44 <HAL_Delay>
 801827c:	200068f5 	.word	0x200068f5
 8018280:	200008d0 	.word	0x200008d0
 8018284:	40020400 	.word	0x40020400
 8018288:	40020800 	.word	0x40020800
 801828c:	2001548c 	.word	0x2001548c
 8018290:	20015624 	.word	0x20015624
 8018294:	20013525 	.word	0x20013525
 8018298:	2000f69c 	.word	0x2000f69c
 801829c:	00000000 	.word	0x00000000

080182a0 <drive_motor>:

void drive_motor() {
 80182a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			Torque_R, Torque_L; //vogN(mNm)

	/*E[^[*/
	rpm_R = realState.vel_R / WHEEL_DIA_R / M_PI * 4.0 * 60.0; //](/min) = ^C(m/s)/^Ca(m)*2/*M*60
	Volt_R = 0.0;//rpm_R / 8950.0; //tNd(V) = ]*tNd(rpm/V)
	Torque_R = (idealState.acc * MASS
 80182a4:	4ea0      	ldr	r6, [pc, #640]	; (8018528 <drive_motor+0x288>)
	rpm_R = realState.vel_R / WHEEL_DIA_R / M_PI * 4.0 * 60.0; //](/min) = ^C(m/s)/^Ca(m)*2/*M*60
 80182a6:	f8df a2bc 	ldr.w	sl, [pc, #700]	; 8018564 <drive_motor+0x2c4>
			+ idealState.ang_acc / 180.0 * M_PI * TREAD / 2.0 * MOMENT_R)
			* WHEEL_DIA_R / 4.0 * 1000.0; //vgN(mNm) = d(kg)*x(m/s/s)*^Ca(m)/M/[^[*1000

	Volt_R += Torque_R / 1.07 * 0.355; //vd(V) = vgN(mNm)/gN(mNm/A)*[qR()

	duty_R = (int16_t) (((Volt_R) / V_Batt * 1000.0
 80182aa:	4fa0      	ldr	r7, [pc, #640]	; (801852c <drive_motor+0x28c>)
	rpm_R = realState.vel_R / WHEEL_DIA_R / M_PI * 4.0 * 60.0; //](/min) = ^C(m/s)/^Ca(m)*2/*M*60
 80182ac:	f8da 3004 	ldr.w	r3, [sl, #4]
	Torque_R = (idealState.acc * MASS
 80182b0:	6930      	ldr	r0, [r6, #16]
			+ idealState.ang_acc / 180.0 * M_PI * TREAD / 2.0 * MOMENT_R)
 80182b2:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
void drive_motor() {
 80182b6:	ed2d 8b04 	vpush	{d8-d9}
	Torque_R = (idealState.acc * MASS
 80182ba:	f7f0 f87d 	bl	80083b8 <__aeabi_f2d>
	duty_R = (int16_t) (((Volt_R) / V_Batt * 1000.0
 80182be:	ed97 8a00 	vldr	s16, [r7]
	Torque_R = (idealState.acc * MASS
 80182c2:	a391      	add	r3, pc, #580	; (adr r3, 8018508 <drive_motor+0x268>)
 80182c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182c8:	f7f0 f8ca 	bl	8008460 <__aeabi_dmul>
 80182cc:	4604      	mov	r4, r0
 80182ce:	460d      	mov	r5, r1
			+ idealState.ang_acc / 180.0 * M_PI * TREAD / 2.0 * MOMENT_R)
 80182d0:	4640      	mov	r0, r8
 80182d2:	f7f0 f871 	bl	80083b8 <__aeabi_f2d>
 80182d6:	a38e      	add	r3, pc, #568	; (adr r3, 8018510 <drive_motor+0x270>)
 80182d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182dc:	f7f0 f8c0 	bl	8008460 <__aeabi_dmul>
 80182e0:	4602      	mov	r2, r0
 80182e2:	460b      	mov	r3, r1
 80182e4:	4620      	mov	r0, r4
 80182e6:	4629      	mov	r1, r5
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
					+ error_vel.D * gain_vel.D)
					+ (error_ang_vel.P * gain_ang_vel.P
							+ error_ang_vel.I * gain_ang_vel.I
							+ error_ang_vel.D * gain_ang_vel.D))
					* (Flag_wallConEn_F == true ? 0.0 : 1.0)
 80182e8:	4c91      	ldr	r4, [pc, #580]	; (8018530 <drive_motor+0x290>)
			+ idealState.ang_acc / 180.0 * M_PI * TREAD / 2.0 * MOMENT_R)
 80182ea:	f7ef ff07 	bl	80080fc <__adddf3>
			* WHEEL_DIA_R / 4.0 * 1000.0; //vgN(mNm) = d(kg)*x(m/s/s)*^Ca(m)/M/[^[*1000
 80182ee:	a38a      	add	r3, pc, #552	; (adr r3, 8018518 <drive_motor+0x278>)
 80182f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182f4:	f7f0 f8b4 	bl	8008460 <__aeabi_dmul>
	Torque_R = (idealState.acc * MASS
 80182f8:	f7f0 fb8a 	bl	8008a10 <__aeabi_d2f>
	Volt_R += Torque_R / 1.07 * 0.355; //vd(V) = vgN(mNm)/gN(mNm/A)*[qR()
 80182fc:	f7f0 f85c 	bl	80083b8 <__aeabi_f2d>
 8018300:	a387      	add	r3, pc, #540	; (adr r3, 8018520 <drive_motor+0x280>)
 8018302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018306:	f7f0 f8ab 	bl	8008460 <__aeabi_dmul>
 801830a:	f7f0 fb81 	bl	8008a10 <__aeabi_d2f>
	duty_R = (int16_t) (((Volt_R) / V_Batt * 1000.0
 801830e:	ee07 0a10 	vmov	s14, r0
 8018312:	eec7 7a08 	vdiv.f32	s15, s14, s16
 8018316:	ee17 0a90 	vmov	r0, s15
 801831a:	f7f0 f84d 	bl	80083b8 <__aeabi_f2d>
 801831e:	2200      	movs	r2, #0
 8018320:	4b84      	ldr	r3, [pc, #528]	; (8018534 <drive_motor+0x294>)
 8018322:	f7f0 f89d 	bl	8008460 <__aeabi_dmul>
							+ error_ang_vel.I * gain_ang_vel.I
 8018326:	4b84      	ldr	r3, [pc, #528]	; (8018538 <drive_motor+0x298>)
							+ error_ang_vel.D * gain_ang_vel.D))
 8018328:	4a84      	ldr	r2, [pc, #528]	; (801853c <drive_motor+0x29c>)
	duty_R = (int16_t) (((Volt_R) / V_Batt * 1000.0
 801832a:	4680      	mov	r8, r0
 801832c:	4689      	mov	r9, r1
					+ error_vel.D * gain_vel.D)
 801832e:	4884      	ldr	r0, [pc, #528]	; (8018540 <drive_motor+0x2a0>)
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 8018330:	4984      	ldr	r1, [pc, #528]	; (8018544 <drive_motor+0x2a4>)
							+ error_ang_vel.I * gain_ang_vel.I
 8018332:	edd3 7a01 	vldr	s15, [r3, #4]
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 8018336:	ed91 7a01 	vldr	s14, [r1, #4]
 801833a:	edd0 8a01 	vldr	s17, [r0, #4]
							+ error_ang_vel.I * gain_ang_vel.I
 801833e:	ed92 8a01 	vldr	s16, [r2, #4]
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 8018342:	ee68 8a87 	vmul.f32	s17, s17, s14
 8018346:	ed90 6a00 	vldr	s12, [r0]
							+ error_ang_vel.I * gain_ang_vel.I
 801834a:	ee28 8a27 	vmul.f32	s16, s16, s15
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 801834e:	edd1 6a00 	vldr	s13, [r1]
							+ error_ang_vel.I * gain_ang_vel.I
 8018352:	edd3 7a00 	vldr	s15, [r3]
 8018356:	ed92 7a00 	vldr	s14, [r2]
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 801835a:	eee6 8a26 	vfma.f32	s17, s12, s13
					+ error_vel.D * gain_vel.D)
 801835e:	ed90 6a02 	vldr	s12, [r0, #8]
							+ error_ang_vel.I * gain_ang_vel.I
 8018362:	eea7 8a27 	vfma.f32	s16, s14, s15
							+ error_ang_vel.D * gain_ang_vel.D))
 8018366:	edd3 7a02 	vldr	s15, [r3, #8]
					* (Flag_wallConEn_F == true ? 0.0 : 1.0)
 801836a:	7823      	ldrb	r3, [r4, #0]
					+ error_vel.D * gain_vel.D)
 801836c:	edd1 6a02 	vldr	s13, [r1, #8]
							+ error_ang_vel.D * gain_ang_vel.D))
 8018370:	ed92 7a02 	vldr	s14, [r2, #8]
					* (Flag_wallConEn_F == true ? 0.0 : 1.0)
 8018374:	2b01      	cmp	r3, #1
					+ error_vel.D * gain_vel.D)
 8018376:	eee6 8a26 	vfma.f32	s17, s12, s13
							+ error_ang_vel.D * gain_ang_vel.D))
 801837a:	eea7 8a27 	vfma.f32	s16, s14, s15
					* (Flag_wallConEn_F == true ? 0.0 : 1.0)
 801837e:	f000 80a6 	beq.w	80184ce <drive_motor+0x22e>
					+ (error_ang_vel.P * gain_ang_vel.P
 8018382:	ee78 7a88 	vadd.f32	s15, s17, s16
 8018386:	ee17 0a90 	vmov	r0, s15
 801838a:	f7f0 f815 	bl	80083b8 <__aeabi_f2d>
 801838e:	4602      	mov	r2, r0
 8018390:	460b      	mov	r3, r1
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 8018392:	4640      	mov	r0, r8
 8018394:	4649      	mov	r1, r9
 8018396:	f7ef feb1 	bl	80080fc <__adddf3>
 801839a:	4689      	mov	r9, r1
			+ (error_wall_F_R.P * gain_wall_F_R.P
					+ error_wall_F_R.D * gain_wall_F_R.D)
					* (Flag_wallConEn_F == true ? 1.0 : 0.0))); //of[eB[(%) = vd(V)/dd(V)
 801839c:	7821      	ldrb	r1, [r4, #0]
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 801839e:	4680      	mov	r8, r0
			+ (error_wall_F_R.P * gain_wall_F_R.P
 80183a0:	4a69      	ldr	r2, [pc, #420]	; (8018548 <drive_motor+0x2a8>)
 80183a2:	4b6a      	ldr	r3, [pc, #424]	; (801854c <drive_motor+0x2ac>)
					* (Flag_wallConEn_F == true ? 1.0 : 0.0))); //of[eB[(%) = vd(V)/dd(V)
 80183a4:	2901      	cmp	r1, #1
			+ (error_wall_F_R.P * gain_wall_F_R.P
 80183a6:	edd2 7a00 	vldr	s15, [r2]
					+ error_wall_F_R.D * gain_wall_F_R.D)
 80183aa:	edd2 6a02 	vldr	s13, [r2, #8]
			+ (error_wall_F_R.P * gain_wall_F_R.P
 80183ae:	ed93 6a00 	vldr	s12, [r3]
					+ error_wall_F_R.D * gain_wall_F_R.D)
 80183b2:	ed93 7a02 	vldr	s14, [r3, #8]
					* (Flag_wallConEn_F == true ? 1.0 : 0.0))); //of[eB[(%) = vd(V)/dd(V)
 80183b6:	f000 809b 	beq.w	80184f0 <drive_motor+0x250>
 80183ba:	2200      	movs	r2, #0
 80183bc:	2300      	movs	r3, #0
			+ (error_wall_F_R.P * gain_wall_F_R.P
 80183be:	4640      	mov	r0, r8
 80183c0:	4649      	mov	r1, r9
 80183c2:	f7ef fe9b 	bl	80080fc <__adddf3>
	duty_R = (int16_t) (((Volt_R) / V_Batt * 1000.0
 80183c6:	f7f0 fafb 	bl	80089c0 <__aeabi_d2iz>
 80183ca:	4a61      	ldr	r2, [pc, #388]	; (8018550 <drive_motor+0x2b0>)
 80183cc:	b205      	sxth	r5, r0
	} else if (duty_R < -999) {
		duty_R = -999;
	}

	/*[^[*/
	rpm_L = realState.vel_L / WHEEL_DIA_L / M_PI * 4.0 * 60.0; //](/min) = ^C(m/s)/^Ca(m)*2/*M*60
 80183ce:	f8da 3008 	ldr.w	r3, [sl, #8]
 80183d2:	f240 33e7 	movw	r3, #999	; 0x3e7
	Volt_L = 0.0; //rpm_L / 8950.0; 	//tNd(V) = ]*tNd(rpm/V)
	Torque_L = (idealState.acc * MASS
 80183d6:	6930      	ldr	r0, [r6, #16]
 80183d8:	4295      	cmp	r5, r2
			- idealState.ang_acc / 180.0 * M_PI * TREAD / 2.0 * MOMENT_L)
 80183da:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
			* WHEEL_DIA_L / 4.0 * 1000.0; //vgN(mNm) = d(kg)*x(m/s/s)*^Ca(m)/M/[^[*1000

	Volt_L += Torque_L / 1.07 * 0.355; //vd(V) = vgN(mNm)/gN(mNm/A)*[qR()

	duty_L = (int16_t) (((Volt_L) / V_Batt * 1000.0
 80183de:	ed97 9a00 	vldr	s18, [r7]
 80183e2:	bfb8      	it	lt
 80183e4:	4615      	movlt	r5, r2
 80183e6:	429d      	cmp	r5, r3
 80183e8:	bfa8      	it	ge
 80183ea:	461d      	movge	r5, r3
	Torque_L = (idealState.acc * MASS
 80183ec:	f7ef ffe4 	bl	80083b8 <__aeabi_f2d>
 80183f0:	a345      	add	r3, pc, #276	; (adr r3, 8018508 <drive_motor+0x268>)
 80183f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183f6:	f7f0 f833 	bl	8008460 <__aeabi_dmul>
 80183fa:	4606      	mov	r6, r0
 80183fc:	460f      	mov	r7, r1
			- idealState.ang_acc / 180.0 * M_PI * TREAD / 2.0 * MOMENT_L)
 80183fe:	4640      	mov	r0, r8
 8018400:	f7ef ffda 	bl	80083b8 <__aeabi_f2d>
 8018404:	a342      	add	r3, pc, #264	; (adr r3, 8018510 <drive_motor+0x270>)
 8018406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801840a:	f7f0 f829 	bl	8008460 <__aeabi_dmul>
 801840e:	4602      	mov	r2, r0
 8018410:	460b      	mov	r3, r1
 8018412:	4630      	mov	r0, r6
 8018414:	4639      	mov	r1, r7
 8018416:	f7ef fe6f 	bl	80080f8 <__aeabi_dsub>
			* WHEEL_DIA_L / 4.0 * 1000.0; //vgN(mNm) = d(kg)*x(m/s/s)*^Ca(m)/M/[^[*1000
 801841a:	a33f      	add	r3, pc, #252	; (adr r3, 8018518 <drive_motor+0x278>)
 801841c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018420:	f7f0 f81e 	bl	8008460 <__aeabi_dmul>
	Torque_L = (idealState.acc * MASS
 8018424:	f7f0 faf4 	bl	8008a10 <__aeabi_d2f>
	Volt_L += Torque_L / 1.07 * 0.355; //vd(V) = vgN(mNm)/gN(mNm/A)*[qR()
 8018428:	f7ef ffc6 	bl	80083b8 <__aeabi_f2d>
 801842c:	a33c      	add	r3, pc, #240	; (adr r3, 8018520 <drive_motor+0x280>)
 801842e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018432:	f7f0 f815 	bl	8008460 <__aeabi_dmul>
 8018436:	f7f0 faeb 	bl	8008a10 <__aeabi_d2f>
	duty_L = (int16_t) (((Volt_L) / V_Batt * 1000.0
 801843a:	ee07 0a10 	vmov	s14, r0
 801843e:	eec7 7a09 	vdiv.f32	s15, s14, s18
 8018442:	ee17 0a90 	vmov	r0, s15
 8018446:	f7ef ffb7 	bl	80083b8 <__aeabi_f2d>
 801844a:	4b3a      	ldr	r3, [pc, #232]	; (8018534 <drive_motor+0x294>)
 801844c:	2200      	movs	r2, #0
 801844e:	f7f0 f807 	bl	8008460 <__aeabi_dmul>
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
					+ error_vel.D * gain_vel.D)
					- (error_ang_vel.P * gain_ang_vel.P
							+ error_ang_vel.I * gain_ang_vel.I
							+ error_ang_vel.D * gain_ang_vel.D))
					* (Flag_wallConEn_F == true ? 0.0 : 1.0)
 8018452:	7823      	ldrb	r3, [r4, #0]
	duty_L = (int16_t) (((Volt_L) / V_Batt * 1000.0
 8018454:	4606      	mov	r6, r0
 8018456:	460f      	mov	r7, r1
					* (Flag_wallConEn_F == true ? 0.0 : 1.0)
 8018458:	2b01      	cmp	r3, #1
 801845a:	d046      	beq.n	80184ea <drive_motor+0x24a>
					- (error_ang_vel.P * gain_ang_vel.P
 801845c:	ee78 7ac8 	vsub.f32	s15, s17, s16
 8018460:	ee17 0a90 	vmov	r0, s15
 8018464:	f7ef ffa8 	bl	80083b8 <__aeabi_f2d>
 8018468:	4602      	mov	r2, r0
 801846a:	460b      	mov	r3, r1
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 801846c:	4630      	mov	r0, r6
 801846e:	4639      	mov	r1, r7
 8018470:	f7ef fe44 	bl	80080fc <__adddf3>
 8018474:	460f      	mov	r7, r1
			+ (error_wall_F_L.P * gain_wall_F_L.P
					+ error_wall_F_L.D * gain_wall_F_L.D)
					* (Flag_wallConEn_F == true ? 1.0 : 0.0))); //of[eB[(%) = vd(V)/dd(V)*500
 8018476:	7821      	ldrb	r1, [r4, #0]
			+ ((error_vel.P * gain_vel.P + error_vel.I * gain_vel.I
 8018478:	4606      	mov	r6, r0
			+ (error_wall_F_L.P * gain_wall_F_L.P
 801847a:	4a36      	ldr	r2, [pc, #216]	; (8018554 <drive_motor+0x2b4>)
 801847c:	4b36      	ldr	r3, [pc, #216]	; (8018558 <drive_motor+0x2b8>)
					* (Flag_wallConEn_F == true ? 1.0 : 0.0))); //of[eB[(%) = vd(V)/dd(V)*500
 801847e:	2901      	cmp	r1, #1
			+ (error_wall_F_L.P * gain_wall_F_L.P
 8018480:	edd2 7a00 	vldr	s15, [r2]
					+ error_wall_F_L.D * gain_wall_F_L.D)
 8018484:	edd2 6a02 	vldr	s13, [r2, #8]
			+ (error_wall_F_L.P * gain_wall_F_L.P
 8018488:	ed93 6a00 	vldr	s12, [r3]
					+ error_wall_F_L.D * gain_wall_F_L.D)
 801848c:	ed93 7a02 	vldr	s14, [r3, #8]
					* (Flag_wallConEn_F == true ? 1.0 : 0.0))); //of[eB[(%) = vd(V)/dd(V)*500
 8018490:	d020      	beq.n	80184d4 <drive_motor+0x234>
 8018492:	2200      	movs	r2, #0
 8018494:	2300      	movs	r3, #0
			+ (error_wall_F_L.P * gain_wall_F_L.P
 8018496:	4630      	mov	r0, r6
 8018498:	4639      	mov	r1, r7
 801849a:	f7ef fe2f 	bl	80080fc <__adddf3>
	duty_L = (int16_t) (((Volt_L) / V_Batt * 1000.0
 801849e:	f7f0 fa8f 	bl	80089c0 <__aeabi_d2iz>
 80184a2:	4a2b      	ldr	r2, [pc, #172]	; (8018550 <drive_motor+0x2b0>)
 80184a4:	b204      	sxth	r4, r0
 80184a6:	f240 33e7 	movw	r3, #999	; 0x3e7
		duty_L = 999;
	} else if (duty_L < -999) {
		duty_L = -999;
	}

	set_motor_duty(duty_R, duty_L);
 80184aa:	4628      	mov	r0, r5
 80184ac:	4294      	cmp	r4, r2
 80184ae:	bfb8      	it	lt
 80184b0:	4614      	movlt	r4, r2
 80184b2:	429c      	cmp	r4, r3
 80184b4:	bfa8      	it	ge
 80184b6:	461c      	movge	r4, r3
 80184b8:	4621      	mov	r1, r4
 80184ba:	f7ff fdb3 	bl	8018024 <set_motor_duty>
	g_Duty_R = duty_R;
 80184be:	4a27      	ldr	r2, [pc, #156]	; (801855c <drive_motor+0x2bc>)
	g_Duty_L = duty_L;
 80184c0:	4b27      	ldr	r3, [pc, #156]	; (8018560 <drive_motor+0x2c0>)
	g_Duty_R = duty_R;
 80184c2:	8015      	strh	r5, [r2, #0]
	g_Duty_L = duty_L;
 80184c4:	801c      	strh	r4, [r3, #0]

}
 80184c6:	ecbd 8b04 	vpop	{d8-d9}
 80184ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184ce:	2200      	movs	r2, #0
 80184d0:	2300      	movs	r3, #0
 80184d2:	e75e      	b.n	8018392 <drive_motor+0xf2>
			+ (error_wall_F_L.P * gain_wall_F_L.P
 80184d4:	ee67 7a86 	vmul.f32	s15, s15, s12
					+ error_wall_F_L.D * gain_wall_F_L.D)
 80184d8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80184dc:	ee17 0a90 	vmov	r0, s15
 80184e0:	f7ef ff6a 	bl	80083b8 <__aeabi_f2d>
 80184e4:	4602      	mov	r2, r0
 80184e6:	460b      	mov	r3, r1
 80184e8:	e7d5      	b.n	8018496 <drive_motor+0x1f6>
 80184ea:	2200      	movs	r2, #0
 80184ec:	2300      	movs	r3, #0
 80184ee:	e7bd      	b.n	801846c <drive_motor+0x1cc>
			+ (error_wall_F_R.P * gain_wall_F_R.P
 80184f0:	ee67 7a86 	vmul.f32	s15, s15, s12
					+ error_wall_F_R.D * gain_wall_F_R.D)
 80184f4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80184f8:	ee17 0a90 	vmov	r0, s15
 80184fc:	f7ef ff5c 	bl	80083b8 <__aeabi_f2d>
 8018500:	4602      	mov	r2, r0
 8018502:	460b      	mov	r3, r1
 8018504:	e75b      	b.n	80183be <drive_motor+0x11e>
 8018506:	bf00      	nop
 8018508:	70a3d70a 	.word	0x70a3d70a
 801850c:	3fb70a3d 	.word	0x3fb70a3d
 8018510:	47547f6a 	.word	0x47547f6a
 8018514:	3f0cd301 	.word	0x3f0cd301
 8018518:	99999999 	.word	0x99999999
 801851c:	40171999 	.word	0x40171999
 8018520:	2647c694 	.word	0x2647c694
 8018524:	3fd53bd0 	.word	0x3fd53bd0
 8018528:	2000a7e0 	.word	0x2000a7e0
 801852c:	2000a814 	.word	0x2000a814
 8018530:	20010640 	.word	0x20010640
 8018534:	408f4000 	.word	0x408f4000
 8018538:	20000080 	.word	0x20000080
 801853c:	2000a818 	.word	0x2000a818
 8018540:	2000b7d0 	.word	0x2000b7d0
 8018544:	20000098 	.word	0x20000098
 8018548:	2000c780 	.word	0x2000c780
 801854c:	200000b0 	.word	0x200000b0
 8018550:	fffffc19 	.word	0xfffffc19
 8018554:	200144c8 	.word	0x200144c8
 8018558:	200000a4 	.word	0x200000a4
 801855c:	2000b7c8 	.word	0x2000b7c8
 8018560:	200078ac 	.word	0x200078ac
 8018564:	200078b0 	.word	0x200078b0

08018568 <set_parameter>:

struct parameter parameter3;

struct parameter parameter4;

void set_parameter() {
 8018568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	parameter1.straight_acc = 14.0;
	parameter1.straight_vel = 3.5;
 801856c:	4bdd      	ldr	r3, [pc, #884]	; (80188e4 <set_parameter+0x37c>)
	parameter1.turn135_O_L = v13d135_O_L;
	parameter1.turn90_D_R = v12d90_D_R;
	parameter1.turn90_D_L = v12d90_D_L;

	parameter2.straight_acc = 14.0;
	parameter2.straight_vel = 4.0;
 801856e:	f04f 4981 	mov.w	r9, #1082130432	; 0x40800000
	parameter1.straight_acc = 14.0;
 8018572:	4cdd      	ldr	r4, [pc, #884]	; (80188e8 <set_parameter+0x380>)
	parameter1.turn90_R = v15d90_R;
 8018574:	f8df c3a4 	ldr.w	ip, [pc, #932]	; 801891c <set_parameter+0x3b4>
	parameter1.straight_vel = 3.5;
 8018578:	6063      	str	r3, [r4, #4]
	parameter1.turn90_R = v15d90_R;
 801857a:	f104 050c 	add.w	r5, r4, #12
	parameter1.straight_vel_D = 3.5;
 801857e:	60a3      	str	r3, [r4, #8]
	parameter1.turn90_L = v15d90_L;
 8018580:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8018584:	f8df e398 	ldr.w	lr, [pc, #920]	; 8018920 <set_parameter+0x3b8>
	parameter1.turn180_R = v13d180_R;
 8018588:	f104 073c 	add.w	r7, r4, #60	; 0x3c
	parameter1.straight_acc = 14.0;
 801858c:	f8df a394 	ldr.w	sl, [pc, #916]	; 8018924 <set_parameter+0x3bc>
	parameter2.straight_vel_D = 4.0;
	parameter2.turn90_R = v17d90_R;
 8018590:	f8df 8394 	ldr.w	r8, [pc, #916]	; 8018928 <set_parameter+0x3c0>
	parameter1.straight_acc = 14.0;
 8018594:	f8c4 a000 	str.w	sl, [r4]
	parameter2.turn135_O_R = v15d135_O_R;
	parameter2.turn135_O_L = v15d135_O_L;
	parameter2.turn90_D_R = v14d90_D_R;
	parameter2.turn90_D_L = v14d90_D_L;

	parameter3.straight_acc = 15.0;
 8018598:	f8df b390 	ldr.w	fp, [pc, #912]	; 801892c <set_parameter+0x3c4>
	parameter1.turn90_R = v15d90_R;
 801859c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80185a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80185a2:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter1.turn180_R = v13d180_R;
 80185a6:	f8df c388 	ldr.w	ip, [pc, #904]	; 8018930 <set_parameter+0x3c8>
	parameter1.turn90_R = v15d90_R;
 80185aa:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter1.turn90_L = v15d90_L;
 80185ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80185b2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80185b4:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter1.turn180_L = v13d180_L;
 80185b8:	f8df e378 	ldr.w	lr, [pc, #888]	; 8018934 <set_parameter+0x3cc>
 80185bc:	f104 0554 	add.w	r5, r4, #84	; 0x54
	parameter1.turn90_L = v15d90_L;
 80185c0:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter1.turn180_R = v13d180_R;
 80185c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80185c8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80185ca:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter1.turn45_I_R = v13d45_I_R;
 80185ce:	f8df c368 	ldr.w	ip, [pc, #872]	; 8018938 <set_parameter+0x3d0>
 80185d2:	f104 066c 	add.w	r6, r4, #108	; 0x6c
	parameter1.turn180_R = v13d180_R;
 80185d6:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter1.turn180_L = v13d180_L;
 80185da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80185de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80185e0:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter1.turn45_I_L = v13d45_I_L;
 80185e4:	f8df e354 	ldr.w	lr, [pc, #852]	; 801893c <set_parameter+0x3d4>
 80185e8:	f104 0784 	add.w	r7, r4, #132	; 0x84
	parameter1.turn180_L = v13d180_L;
 80185ec:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter1.turn45_I_R = v13d45_I_R;
 80185f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80185f4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80185f6:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter1.turn135_I_R = v13d135_I_R;
 80185fa:	f8df c344 	ldr.w	ip, [pc, #836]	; 8018940 <set_parameter+0x3d8>
 80185fe:	f104 059c 	add.w	r5, r4, #156	; 0x9c
	parameter1.turn45_I_R = v13d45_I_R;
 8018602:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter1.turn45_I_L = v13d45_I_L;
 8018606:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801860a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801860c:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter1.turn135_I_L = v13d135_I_L;
 8018610:	f8df e330 	ldr.w	lr, [pc, #816]	; 8018944 <set_parameter+0x3dc>
 8018614:	f104 06b4 	add.w	r6, r4, #180	; 0xb4
	parameter1.turn45_I_L = v13d45_I_L;
 8018618:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter1.turn135_I_R = v13d135_I_R;
 801861c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018620:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018622:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter1.turn45_O_R = v15d45_O_R;
 8018626:	f8df c320 	ldr.w	ip, [pc, #800]	; 8018948 <set_parameter+0x3e0>
 801862a:	f104 07cc 	add.w	r7, r4, #204	; 0xcc
	parameter1.turn135_I_R = v13d135_I_R;
 801862e:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter1.turn135_I_L = v13d135_I_L;
 8018632:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018636:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018638:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter1.turn45_O_L = v15d45_O_L;
 801863c:	f8df e30c 	ldr.w	lr, [pc, #780]	; 801894c <set_parameter+0x3e4>
 8018640:	f104 05e4 	add.w	r5, r4, #228	; 0xe4
	parameter1.turn135_I_L = v13d135_I_L;
 8018644:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter1.turn45_O_R = v15d45_O_R;
 8018648:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801864c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801864e:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter1.turn135_O_R = v13d135_O_R;
 8018652:	f8df c2fc 	ldr.w	ip, [pc, #764]	; 8018950 <set_parameter+0x3e8>
 8018656:	f104 06fc 	add.w	r6, r4, #252	; 0xfc
	parameter1.turn45_O_R = v15d45_O_R;
 801865a:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter1.turn45_O_L = v15d45_O_L;
 801865e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018662:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018664:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter1.turn135_O_L = v13d135_O_L;
 8018668:	f8df e2e8 	ldr.w	lr, [pc, #744]	; 8018954 <set_parameter+0x3ec>
 801866c:	f504 778a 	add.w	r7, r4, #276	; 0x114
	parameter1.turn45_O_L = v15d45_O_L;
 8018670:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter1.turn135_O_R = v13d135_O_R;
 8018674:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018678:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801867a:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter1.turn90_D_R = v12d90_D_R;
 801867e:	f504 7596 	add.w	r5, r4, #300	; 0x12c
	parameter1.turn90_D_L = v12d90_D_L;
 8018682:	f504 74a2 	add.w	r4, r4, #324	; 0x144
	parameter1.turn135_O_R = v13d135_O_R;
 8018686:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter1.turn135_O_L = v13d135_O_L;
 801868a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	parameter1.turn90_D_R = v12d90_D_R;
 801868e:	4e97      	ldr	r6, [pc, #604]	; (80188ec <set_parameter+0x384>)
	parameter1.turn135_O_L = v13d135_O_L;
 8018690:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018692:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter2.turn90_L = v17d90_L;
 8018696:	f8df e2c0 	ldr.w	lr, [pc, #704]	; 8018958 <set_parameter+0x3f0>
	parameter1.turn135_O_L = v13d135_O_L;
 801869a:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter1.turn90_D_R = v12d90_D_R;
 801869e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	parameter1.turn90_D_L = v12d90_D_L;
 80186a0:	4f93      	ldr	r7, [pc, #588]	; (80188f0 <set_parameter+0x388>)
	parameter1.turn90_D_R = v12d90_D_R;
 80186a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80186a4:	e896 0003 	ldmia.w	r6, {r0, r1}
 80186a8:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter1.turn90_D_L = v12d90_D_L;
 80186ac:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
	parameter2.straight_acc = 14.0;
 80186ae:	4d91      	ldr	r5, [pc, #580]	; (80188f4 <set_parameter+0x38c>)
	parameter1.turn90_D_L = v12d90_D_L;
 80186b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80186b2:	e897 0003 	ldmia.w	r7, {r0, r1}
	parameter2.turn90_R = v17d90_R;
 80186b6:	f105 0c0c 	add.w	ip, r5, #12
	parameter2.turn90_L = v17d90_L;
 80186ba:	f105 0624 	add.w	r6, r5, #36	; 0x24
	parameter2.straight_vel = 4.0;
 80186be:	f8c5 9004 	str.w	r9, [r5, #4]
	parameter2.turn180_R = v15d180_R;
 80186c2:	f105 073c 	add.w	r7, r5, #60	; 0x3c
	parameter2.straight_vel_D = 4.0;
 80186c6:	f8c5 9008 	str.w	r9, [r5, #8]
	parameter2.straight_acc = 14.0;
 80186ca:	f8c5 a000 	str.w	sl, [r5]
	parameter3.turn135_O_R = v16d135_O_R;
	parameter3.turn135_O_L = v16d135_O_L;
	parameter3.turn90_D_R = v15d90_D_R;
	parameter3.turn90_D_L = v15d90_D_L;

	parameter4.straight_acc = 17.0;
 80186ce:	f8df 928c 	ldr.w	r9, [pc, #652]	; 801895c <set_parameter+0x3f4>
	parameter1.turn90_D_L = v12d90_D_L;
 80186d2:	e884 0003 	stmia.w	r4, {r0, r1}
	parameter2.turn90_R = v17d90_R;
 80186d6:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 80186da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80186de:	e898 0003 	ldmia.w	r8, {r0, r1}
	parameter2.turn180_L = v15d180_L;
 80186e2:	f105 0454 	add.w	r4, r5, #84	; 0x54
	parameter4.straight_vel = 4.5;
 80186e6:	f8df 8278 	ldr.w	r8, [pc, #632]	; 8018960 <set_parameter+0x3f8>
	parameter2.turn90_R = v17d90_R;
 80186ea:	e88c 0003 	stmia.w	ip, {r0, r1}
	parameter2.turn90_L = v17d90_L;
 80186ee:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	parameter2.turn180_R = v15d180_R;
 80186f2:	f8df c270 	ldr.w	ip, [pc, #624]	; 8018964 <set_parameter+0x3fc>
	parameter2.turn90_L = v17d90_L;
 80186f6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80186f8:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter2.turn180_L = v15d180_L;
 80186fc:	f8df e268 	ldr.w	lr, [pc, #616]	; 8018968 <set_parameter+0x400>
	parameter2.turn90_L = v17d90_L;
 8018700:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter2.turn180_R = v15d180_R;
 8018704:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018708:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801870a:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter2.turn45_I_R = v15d45_I_R;
 801870e:	f8df c25c 	ldr.w	ip, [pc, #604]	; 801896c <set_parameter+0x404>
 8018712:	f105 066c 	add.w	r6, r5, #108	; 0x6c
	parameter2.turn180_R = v15d180_R;
 8018716:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter2.turn180_L = v15d180_L;
 801871a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801871e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018720:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter2.turn45_I_L = v15d45_I_L;
 8018724:	f8df e248 	ldr.w	lr, [pc, #584]	; 8018970 <set_parameter+0x408>
 8018728:	f105 0784 	add.w	r7, r5, #132	; 0x84
	parameter2.turn180_L = v15d180_L;
 801872c:	e884 0003 	stmia.w	r4, {r0, r1}
	parameter2.turn45_I_R = v15d45_I_R;
 8018730:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018734:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018736:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter2.turn135_I_R = v15d135_I_R;
 801873a:	f8df c238 	ldr.w	ip, [pc, #568]	; 8018974 <set_parameter+0x40c>
 801873e:	f105 049c 	add.w	r4, r5, #156	; 0x9c
	parameter2.turn45_I_R = v15d45_I_R;
 8018742:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter2.turn45_I_L = v15d45_I_L;
 8018746:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801874a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801874c:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter2.turn135_I_L = v15d135_I_L;
 8018750:	f8df e224 	ldr.w	lr, [pc, #548]	; 8018978 <set_parameter+0x410>
 8018754:	f105 06b4 	add.w	r6, r5, #180	; 0xb4
	parameter2.turn45_I_L = v15d45_I_L;
 8018758:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter2.turn135_I_R = v15d135_I_R;
 801875c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018760:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018762:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter2.turn45_O_R = v17d45_O_R;
 8018766:	f8df c214 	ldr.w	ip, [pc, #532]	; 801897c <set_parameter+0x414>
 801876a:	f105 07cc 	add.w	r7, r5, #204	; 0xcc
	parameter2.turn135_I_R = v15d135_I_R;
 801876e:	e884 0003 	stmia.w	r4, {r0, r1}
	parameter2.turn135_I_L = v15d135_I_L;
 8018772:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018776:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018778:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter2.turn45_O_L = v17d45_O_L;
 801877c:	f8df e200 	ldr.w	lr, [pc, #512]	; 8018980 <set_parameter+0x418>
 8018780:	f105 04e4 	add.w	r4, r5, #228	; 0xe4
	parameter2.turn135_I_L = v15d135_I_L;
 8018784:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter2.turn45_O_R = v17d45_O_R;
 8018788:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801878c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801878e:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter2.turn135_O_R = v15d135_O_R;
 8018792:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 8018984 <set_parameter+0x41c>
 8018796:	f105 06fc 	add.w	r6, r5, #252	; 0xfc
	parameter2.turn45_O_R = v17d45_O_R;
 801879a:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter2.turn45_O_L = v17d45_O_L;
 801879e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80187a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80187a4:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter2.turn135_O_L = v15d135_O_L;
 80187a8:	f8df e1dc 	ldr.w	lr, [pc, #476]	; 8018988 <set_parameter+0x420>
 80187ac:	f505 778a 	add.w	r7, r5, #276	; 0x114
	parameter2.turn45_O_L = v17d45_O_L;
 80187b0:	e884 0003 	stmia.w	r4, {r0, r1}
	parameter2.turn135_O_R = v15d135_O_R;
 80187b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80187b8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80187ba:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter2.turn90_D_R = v14d90_D_R;
 80187be:	f505 7496 	add.w	r4, r5, #300	; 0x12c
	parameter2.turn90_D_L = v14d90_D_L;
 80187c2:	f505 75a2 	add.w	r5, r5, #324	; 0x144
	parameter3.turn90_R = v18d90_R;
 80187c6:	f8df c1c4 	ldr.w	ip, [pc, #452]	; 801898c <set_parameter+0x424>
	parameter2.turn135_O_R = v15d135_O_R;
 80187ca:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter2.turn135_O_L = v15d135_O_L;
 80187ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	parameter2.turn90_D_R = v14d90_D_R;
 80187d2:	4e49      	ldr	r6, [pc, #292]	; (80188f8 <set_parameter+0x390>)
	parameter2.turn135_O_L = v15d135_O_L;
 80187d4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80187d6:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn90_L = v18d90_L;
 80187da:	f8df e1b4 	ldr.w	lr, [pc, #436]	; 8018990 <set_parameter+0x428>
	parameter2.turn135_O_L = v15d135_O_L;
 80187de:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter2.turn90_D_R = v14d90_D_R;
 80187e2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	parameter2.turn90_D_L = v14d90_D_L;
 80187e4:	4f45      	ldr	r7, [pc, #276]	; (80188fc <set_parameter+0x394>)
	parameter2.turn90_D_R = v14d90_D_R;
 80187e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80187e8:	e896 0003 	ldmia.w	r6, {r0, r1}
 80187ec:	e884 0003 	stmia.w	r4, {r0, r1}
	parameter2.turn90_D_L = v14d90_D_L;
 80187f0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
	parameter3.straight_acc = 15.0;
 80187f2:	4c43      	ldr	r4, [pc, #268]	; (8018900 <set_parameter+0x398>)
	parameter2.turn90_D_L = v14d90_D_L;
 80187f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80187f6:	e897 0003 	ldmia.w	r7, {r0, r1}
	parameter3.turn90_R = v18d90_R;
 80187fa:	f104 060c 	add.w	r6, r4, #12
	parameter3.straight_acc = 15.0;
 80187fe:	f8c4 b000 	str.w	fp, [r4]
	parameter3.turn90_L = v18d90_L;
 8018802:	f104 0724 	add.w	r7, r4, #36	; 0x24
	parameter2.turn90_D_L = v14d90_D_L;
 8018806:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter3.turn90_R = v18d90_R;
 801880a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801880e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
	parameter3.straight_vel = 4.3;
 8018810:	4b3c      	ldr	r3, [pc, #240]	; (8018904 <set_parameter+0x39c>)
	parameter3.turn180_R = v17d180_R;
 8018812:	f104 053c 	add.w	r5, r4, #60	; 0x3c
	parameter3.turn90_R = v18d90_R;
 8018816:	e89c 0003 	ldmia.w	ip, {r0, r1}
	parameter3.straight_vel = 4.3;
 801881a:	6063      	str	r3, [r4, #4]
	parameter3.turn90_D_R = v15d90_D_R;
 801881c:	f504 7c96 	add.w	ip, r4, #300	; 0x12c
	parameter3.straight_vel_D = 4.3;
 8018820:	60a3      	str	r3, [r4, #8]
	parameter3.turn90_R = v18d90_R;
 8018822:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter3.turn90_L = v18d90_L;
 8018826:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
	parameter3.turn180_R = v17d180_R;
 801882a:	4e37      	ldr	r6, [pc, #220]	; (8018908 <set_parameter+0x3a0>)
	parameter3.turn90_L = v18d90_L;
 801882c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801882e:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn180_L = v17d180_L;
 8018832:	f8df e160 	ldr.w	lr, [pc, #352]	; 8018994 <set_parameter+0x42c>
	parameter3.turn90_L = v18d90_L;
 8018836:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter3.turn180_R = v17d180_R;
 801883a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801883c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801883e:	e896 0003 	ldmia.w	r6, {r0, r1}
	parameter3.turn180_L = v17d180_L;
 8018842:	f104 0754 	add.w	r7, r4, #84	; 0x54
	parameter3.turn45_I_R = v16d45_I_R;
 8018846:	4e31      	ldr	r6, [pc, #196]	; (801890c <set_parameter+0x3a4>)
	parameter3.turn180_R = v17d180_R;
 8018848:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter3.turn180_L = v17d180_L;
 801884c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018850:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018852:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn45_I_R = v16d45_I_R;
 8018856:	f104 056c 	add.w	r5, r4, #108	; 0x6c
	parameter3.turn45_I_L = v16d45_I_L;
 801885a:	f8df e13c 	ldr.w	lr, [pc, #316]	; 8018998 <set_parameter+0x430>
	parameter3.turn180_L = v17d180_L;
 801885e:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter3.turn45_I_R = v16d45_I_R;
 8018862:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8018864:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018866:	e896 0003 	ldmia.w	r6, {r0, r1}
	parameter3.turn45_I_L = v16d45_I_L;
 801886a:	f104 0784 	add.w	r7, r4, #132	; 0x84
	parameter3.turn135_I_R = v16d135_I_R;
 801886e:	4e28      	ldr	r6, [pc, #160]	; (8018910 <set_parameter+0x3a8>)
	parameter3.turn45_I_R = v16d45_I_R;
 8018870:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter3.turn45_I_L = v16d45_I_L;
 8018874:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018878:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801887a:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn135_I_R = v16d135_I_R;
 801887e:	f104 059c 	add.w	r5, r4, #156	; 0x9c
	parameter3.turn135_I_L = v16d135_I_L;
 8018882:	f8df e118 	ldr.w	lr, [pc, #280]	; 801899c <set_parameter+0x434>
	parameter3.turn45_I_L = v16d45_I_L;
 8018886:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter3.turn135_I_R = v16d135_I_R;
 801888a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801888c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801888e:	e896 0003 	ldmia.w	r6, {r0, r1}
	parameter3.turn135_I_L = v16d135_I_L;
 8018892:	f104 07b4 	add.w	r7, r4, #180	; 0xb4
	parameter3.turn45_O_R = v18d45_O_R;
 8018896:	4e1f      	ldr	r6, [pc, #124]	; (8018914 <set_parameter+0x3ac>)
	parameter3.turn135_I_R = v16d135_I_R;
 8018898:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter3.turn135_I_L = v16d135_I_L;
 801889c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80188a0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80188a2:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn45_O_R = v18d45_O_R;
 80188a6:	f104 05cc 	add.w	r5, r4, #204	; 0xcc
	parameter3.turn45_O_L = v18d45_O_L;
 80188aa:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 80189a0 <set_parameter+0x438>
	parameter3.turn135_I_L = v16d135_I_L;
 80188ae:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter3.turn45_O_R = v18d45_O_R;
 80188b2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80188b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80188b6:	e896 0003 	ldmia.w	r6, {r0, r1}
	parameter3.turn45_O_L = v18d45_O_L;
 80188ba:	f104 07e4 	add.w	r7, r4, #228	; 0xe4
	parameter3.turn135_O_R = v16d135_O_R;
 80188be:	4e16      	ldr	r6, [pc, #88]	; (8018918 <set_parameter+0x3b0>)
	parameter3.turn45_O_R = v18d45_O_R;
 80188c0:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter3.turn45_O_L = v18d45_O_L;
 80188c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80188c8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80188ca:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn135_O_R = v16d135_O_R;
 80188ce:	f104 05fc 	add.w	r5, r4, #252	; 0xfc
	parameter3.turn135_O_L = v16d135_O_L;
 80188d2:	f8df e0d0 	ldr.w	lr, [pc, #208]	; 80189a4 <set_parameter+0x43c>
	parameter3.turn45_O_L = v18d45_O_L;
 80188d6:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter3.turn135_O_R = v16d135_O_R;
 80188da:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80188dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80188de:	e896 0003 	ldmia.w	r6, {r0, r1}
 80188e2:	e061      	b.n	80189a8 <set_parameter+0x440>
 80188e4:	40600000 	.word	0x40600000
 80188e8:	200165b0 	.word	0x200165b0
 80188ec:	2000011c 	.word	0x2000011c
 80188f0:	20000104 	.word	0x20000104
 80188f4:	200162e0 	.word	0x200162e0
 80188f8:	20000224 	.word	0x20000224
 80188fc:	2000020c 	.word	0x2000020c
 8018900:	20016184 	.word	0x20016184
 8018904:	4089999a 	.word	0x4089999a
 8018908:	200004c4 	.word	0x200004c4
 801890c:	20000404 	.word	0x20000404
 8018910:	200003a4 	.word	0x200003a4
 8018914:	200005b4 	.word	0x200005b4
 8018918:	200003d4 	.word	0x200003d4
 801891c:	20000374 	.word	0x20000374
 8018920:	2000035c 	.word	0x2000035c
 8018924:	41600000 	.word	0x41600000
 8018928:	20000554 	.word	0x20000554
 801892c:	41700000 	.word	0x41700000
 8018930:	200001ac 	.word	0x200001ac
 8018934:	20000194 	.word	0x20000194
 8018938:	200001dc 	.word	0x200001dc
 801893c:	200001c4 	.word	0x200001c4
 8018940:	2000014c 	.word	0x2000014c
 8018944:	20000134 	.word	0x20000134
 8018948:	20000314 	.word	0x20000314
 801894c:	200002fc 	.word	0x200002fc
 8018950:	2000017c 	.word	0x2000017c
 8018954:	20000164 	.word	0x20000164
 8018958:	2000053c 	.word	0x2000053c
 801895c:	41880000 	.word	0x41880000
 8018960:	40900000 	.word	0x40900000
 8018964:	200002b4 	.word	0x200002b4
 8018968:	2000029c 	.word	0x2000029c
 801896c:	200002e4 	.word	0x200002e4
 8018970:	200002cc 	.word	0x200002cc
 8018974:	20000254 	.word	0x20000254
 8018978:	2000023c 	.word	0x2000023c
 801897c:	20000524 	.word	0x20000524
 8018980:	2000050c 	.word	0x2000050c
 8018984:	20000284 	.word	0x20000284
 8018988:	2000026c 	.word	0x2000026c
 801898c:	200005e4 	.word	0x200005e4
 8018990:	200005cc 	.word	0x200005cc
 8018994:	200004ac 	.word	0x200004ac
 8018998:	200003ec 	.word	0x200003ec
 801899c:	2000038c 	.word	0x2000038c
 80189a0:	2000059c 	.word	0x2000059c
 80189a4:	200003bc 	.word	0x200003bc
	parameter3.turn135_O_L = v16d135_O_L;
 80189a8:	f504 778a 	add.w	r7, r4, #276	; 0x114
	parameter3.turn90_D_R = v15d90_D_R;
 80189ac:	4e5b      	ldr	r6, [pc, #364]	; (8018b1c <set_parameter+0x5b4>)
	parameter3.turn135_O_R = v16d135_O_R;
 80189ae:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter3.turn135_O_L = v16d135_O_L;
 80189b2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80189b6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80189b8:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter3.turn90_D_L = v15d90_D_L;
 80189bc:	f504 75a2 	add.w	r5, r4, #324	; 0x144
	parameter4.straight_acc = 17.0;
 80189c0:	4c57      	ldr	r4, [pc, #348]	; (8018b20 <set_parameter+0x5b8>)
	parameter3.turn135_O_L = v16d135_O_L;
 80189c2:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter3.turn90_D_R = v15d90_D_R;
 80189c6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	parameter3.turn90_D_L = v15d90_D_L;
 80189c8:	4f56      	ldr	r7, [pc, #344]	; (8018b24 <set_parameter+0x5bc>)
	parameter4.straight_vel_D = 4.5;
	parameter4.turn90_R = v20d90_R;
	parameter4.turn90_L = v20d90_L;
 80189ca:	f104 0e24 	add.w	lr, r4, #36	; 0x24
	parameter4.straight_vel = 4.5;
 80189ce:	f8c4 8004 	str.w	r8, [r4, #4]
	parameter4.straight_vel_D = 4.5;
 80189d2:	f8c4 8008 	str.w	r8, [r4, #8]
	parameter4.turn90_R = v20d90_R;
 80189d6:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8018b3c <set_parameter+0x5d4>
	parameter4.straight_acc = 17.0;
 80189da:	f8c4 9000 	str.w	r9, [r4]
	parameter3.turn90_D_R = v15d90_D_R;
 80189de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80189e2:	e896 0003 	ldmia.w	r6, {r0, r1}
	parameter4.turn90_R = v20d90_R;
 80189e6:	f104 060c 	add.w	r6, r4, #12
	parameter3.turn90_D_R = v15d90_D_R;
 80189ea:	e88c 0003 	stmia.w	ip, {r0, r1}
	parameter3.turn90_D_L = v15d90_D_L;
 80189ee:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80189f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80189f2:	e897 0003 	ldmia.w	r7, {r0, r1}
	parameter4.turn180_R = v18d180_R;
 80189f6:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c
	parameter4.turn180_L = v18d180_L;
 80189fa:	f104 0754 	add.w	r7, r4, #84	; 0x54
	parameter3.turn90_D_L = v15d90_D_L;
 80189fe:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter4.turn90_R = v20d90_R;
 8018a02:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
	parameter4.turn90_L = v20d90_L;
 8018a06:	4d48      	ldr	r5, [pc, #288]	; (8018b28 <set_parameter+0x5c0>)
	parameter4.turn90_R = v20d90_R;
 8018a08:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018a0a:	e898 0003 	ldmia.w	r8, {r0, r1}
	parameter4.turn180_R = v18d180_R;
 8018a0e:	f8df 8130 	ldr.w	r8, [pc, #304]	; 8018b40 <set_parameter+0x5d8>
	parameter4.turn90_R = v20d90_R;
 8018a12:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter4.turn90_L = v20d90_L;
 8018a16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a18:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018a1c:	e895 0003 	ldmia.w	r5, {r0, r1}
	parameter4.turn45_I_R = v17d45_I_R;
 8018a20:	f104 066c 	add.w	r6, r4, #108	; 0x6c
	parameter4.turn45_I_L = v17d45_I_L;
 8018a24:	f104 0584 	add.w	r5, r4, #132	; 0x84
	parameter4.turn90_L = v20d90_L;
 8018a28:	e88e 0003 	stmia.w	lr, {r0, r1}
	parameter4.turn180_R = v18d180_R;
 8018a2c:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
	parameter4.turn180_L = v18d180_L;
 8018a30:	f8df e110 	ldr.w	lr, [pc, #272]	; 8018b44 <set_parameter+0x5dc>
	parameter4.turn180_R = v18d180_R;
 8018a34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a38:	e898 0003 	ldmia.w	r8, {r0, r1}
	parameter4.turn45_I_R = v17d45_I_R;
 8018a3c:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8018b48 <set_parameter+0x5e0>
	parameter4.turn180_R = v18d180_R;
 8018a40:	e88c 0003 	stmia.w	ip, {r0, r1}
	parameter4.turn180_L = v18d180_L;
 8018a44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018a48:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018a4a:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter4.turn45_I_L = v17d45_I_L;
 8018a4e:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 8018b4c <set_parameter+0x5e4>
	parameter4.turn135_I_R = v17d135_I_R;
 8018a52:	f104 0c9c 	add.w	ip, r4, #156	; 0x9c
	parameter4.turn180_L = v18d180_L;
 8018a56:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter4.turn45_I_R = v17d45_I_R;
 8018a5a:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8018a5e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018a60:	e898 0003 	ldmia.w	r8, {r0, r1}
	parameter4.turn135_I_R = v17d135_I_R;
 8018a64:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8018b50 <set_parameter+0x5e8>
	parameter4.turn135_I_L = v17d135_I_L;
 8018a68:	f104 07b4 	add.w	r7, r4, #180	; 0xb4
	parameter4.turn45_I_R = v17d45_I_R;
 8018a6c:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter4.turn45_I_L = v17d45_I_L;
 8018a70:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018a74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018a76:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter4.turn135_I_L = v17d135_I_L;
 8018a7a:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 8018b54 <set_parameter+0x5ec>
	parameter4.turn45_O_R = v19d45_O_R;
 8018a7e:	f104 06cc 	add.w	r6, r4, #204	; 0xcc
	parameter4.turn45_I_L = v17d45_I_L;
 8018a82:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter4.turn135_I_R = v17d135_I_R;
 8018a86:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8018a8a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a8e:	e898 0003 	ldmia.w	r8, {r0, r1}
	parameter4.turn45_O_R = v19d45_O_R;
 8018a92:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8018b58 <set_parameter+0x5f0>
	parameter4.turn45_O_L = v19d45_O_L;
 8018a96:	f104 05e4 	add.w	r5, r4, #228	; 0xe4
	parameter4.turn135_I_R = v17d135_I_R;
 8018a9a:	e88c 0003 	stmia.w	ip, {r0, r1}
	parameter4.turn135_I_L = v17d135_I_L;
 8018a9e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8018aa2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018aa4:	e89e 0003 	ldmia.w	lr, {r0, r1}
	parameter4.turn135_O_R = v17d135_O_R;
 8018aa8:	f104 0cfc 	add.w	ip, r4, #252	; 0xfc
	parameter4.turn135_O_L = v17d135_O_L;
 8018aac:	f504 7e8a 	add.w	lr, r4, #276	; 0x114
	parameter4.turn135_I_L = v17d135_I_L;
 8018ab0:	e887 0003 	stmia.w	r7, {r0, r1}
	parameter4.turn45_O_R = v19d45_O_R;
 8018ab4:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
	parameter4.turn45_O_L = v19d45_O_L;
 8018ab8:	4f1c      	ldr	r7, [pc, #112]	; (8018b2c <set_parameter+0x5c4>)
	parameter4.turn45_O_R = v19d45_O_R;
 8018aba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018abc:	e898 0003 	ldmia.w	r8, {r0, r1}
	parameter4.turn135_O_R = v17d135_O_R;
 8018ac0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8018b5c <set_parameter+0x5f4>
	parameter4.turn45_O_R = v19d45_O_R;
 8018ac4:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter4.turn45_O_L = v19d45_O_L;
 8018ac8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018aca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018acc:	e897 0003 	ldmia.w	r7, {r0, r1}
	parameter4.turn90_D_R = v16d90_D_R;
 8018ad0:	4f17      	ldr	r7, [pc, #92]	; (8018b30 <set_parameter+0x5c8>)
 8018ad2:	f504 7696 	add.w	r6, r4, #300	; 0x12c
	parameter4.turn90_D_L = v16d90_D_L;
 8018ad6:	f504 74a2 	add.w	r4, r4, #324	; 0x144
	parameter4.turn45_O_L = v19d45_O_L;
 8018ada:	e885 0003 	stmia.w	r5, {r0, r1}
	parameter4.turn135_O_R = v17d135_O_R;
 8018ade:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
	parameter4.turn135_O_L = v17d135_O_L;
 8018ae2:	4d14      	ldr	r5, [pc, #80]	; (8018b34 <set_parameter+0x5cc>)
	parameter4.turn135_O_R = v17d135_O_R;
 8018ae4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018ae8:	e898 0003 	ldmia.w	r8, {r0, r1}
 8018aec:	e88c 0003 	stmia.w	ip, {r0, r1}
	parameter4.turn135_O_L = v17d135_O_L;
 8018af0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018af2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8018af6:	e895 0003 	ldmia.w	r5, {r0, r1}
	parameter4.turn90_D_L = v16d90_D_L;
 8018afa:	4d0f      	ldr	r5, [pc, #60]	; (8018b38 <set_parameter+0x5d0>)
	parameter4.turn135_O_L = v17d135_O_L;
 8018afc:	e88e 0003 	stmia.w	lr, {r0, r1}
	parameter4.turn90_D_R = v16d90_D_R;
 8018b00:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018b02:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018b04:	e897 0003 	ldmia.w	r7, {r0, r1}
 8018b08:	e886 0003 	stmia.w	r6, {r0, r1}
	parameter4.turn90_D_L = v16d90_D_L;
 8018b0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018b10:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018b14:	e884 0003 	stmia.w	r4, {r0, r1}
 8018b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b1c:	20000344 	.word	0x20000344
 8018b20:	2001643c 	.word	0x2001643c
 8018b24:	2000032c 	.word	0x2000032c
 8018b28:	2000062c 	.word	0x2000062c
 8018b2c:	200005fc 	.word	0x200005fc
 8018b30:	20000434 	.word	0x20000434
 8018b34:	2000047c 	.word	0x2000047c
 8018b38:	2000041c 	.word	0x2000041c
 8018b3c:	20000644 	.word	0x20000644
 8018b40:	20000584 	.word	0x20000584
 8018b44:	2000056c 	.word	0x2000056c
 8018b48:	200004f4 	.word	0x200004f4
 8018b4c:	200004dc 	.word	0x200004dc
 8018b50:	20000464 	.word	0x20000464
 8018b54:	2000044c 	.word	0x2000044c
 8018b58:	20000614 	.word	0x20000614
 8018b5c:	20000494 	.word	0x20000494

08018b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8018b60:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8018b62:	2003      	movs	r0, #3
 8018b64:	f7f0 fbbc 	bl	80092e0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8018b68:	2200      	movs	r2, #0
 8018b6a:	f06f 000b 	mvn.w	r0, #11
 8018b6e:	4611      	mov	r1, r2
 8018b70:	f7f0 fbca 	bl	8009308 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8018b74:	2200      	movs	r2, #0
 8018b76:	f06f 000a 	mvn.w	r0, #10
 8018b7a:	4611      	mov	r1, r2
 8018b7c:	f7f0 fbc4 	bl	8009308 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8018b80:	2200      	movs	r2, #0
 8018b82:	f06f 0009 	mvn.w	r0, #9
 8018b86:	4611      	mov	r1, r2
 8018b88:	f7f0 fbbe 	bl	8009308 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8018b8c:	2200      	movs	r2, #0
 8018b8e:	f06f 0004 	mvn.w	r0, #4
 8018b92:	4611      	mov	r1, r2
 8018b94:	f7f0 fbb8 	bl	8009308 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8018b98:	2200      	movs	r2, #0
 8018b9a:	f06f 0003 	mvn.w	r0, #3
 8018b9e:	4611      	mov	r1, r2
 8018ba0:	f7f0 fbb2 	bl	8009308 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8018ba4:	2200      	movs	r2, #0
 8018ba6:	f06f 0001 	mvn.w	r0, #1
 8018baa:	4611      	mov	r1, r2
 8018bac:	f7f0 fbac 	bl	8009308 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8018bb0:	2200      	movs	r2, #0
 8018bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8018bb6:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8018bb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8018bbc:	f7f0 bba4 	b.w	8009308 <HAL_NVIC_SetPriority>

08018bc0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8018bc0:	4b2b      	ldr	r3, [pc, #172]	; (8018c70 <HAL_ADC_MspInit+0xb0>)
 8018bc2:	6802      	ldr	r2, [r0, #0]
 8018bc4:	429a      	cmp	r2, r3
 8018bc6:	d000      	beq.n	8018bca <HAL_ADC_MspInit+0xa>
 8018bc8:	4770      	bx	lr
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8018bca:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8018bce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018bd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
{
 8018bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8018bd8:	645a      	str	r2, [r3, #68]	; 0x44
{
 8018bda:	b086      	sub	sp, #24
    __HAL_RCC_ADC1_CLK_ENABLE();
 8018bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    PA1     ------> ADC1_IN1
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = WIDESEN_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018bde:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8018be0:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = WIDESEN_R_Pin;
 8018be2:	f04f 0802 	mov.w	r8, #2
    __HAL_RCC_ADC1_CLK_ENABLE();
 8018be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
    HAL_GPIO_Init(WIDESEN_R_GPIO_Port, &GPIO_InitStruct);
 8018bea:	a901      	add	r1, sp, #4
 8018bec:	4604      	mov	r4, r0
 8018bee:	4821      	ldr	r0, [pc, #132]	; (8018c74 <HAL_ADC_MspInit+0xb4>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8018bf0:	9300      	str	r3, [sp, #0]
 8018bf2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8018bf4:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pin = WIDESEN_R_Pin;
 8018bf6:	f8cd 8004 	str.w	r8, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018bfa:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(WIDESEN_R_GPIO_Port, &GPIO_InitStruct);
 8018bfc:	f7f0 ff6e 	bl	8009adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WIDESEN_L_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(WIDESEN_L_GPIO_Port, &GPIO_InitStruct);
 8018c00:	a901      	add	r1, sp, #4
 8018c02:	481d      	ldr	r0, [pc, #116]	; (8018c78 <HAL_ADC_MspInit+0xb8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(BATT_ADC_GPIO_Port, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8018c04:	4d1d      	ldr	r5, [pc, #116]	; (8018c7c <HAL_ADC_MspInit+0xbc>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8018c06:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pin = WIDESEN_L_Pin;
 8018c08:	f8cd 8004 	str.w	r8, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018c0c:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(WIDESEN_L_GPIO_Port, &GPIO_InitStruct);
 8018c0e:	f7f0 ff65 	bl	8009adc <HAL_GPIO_Init>
    HAL_GPIO_Init(BATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8018c12:	a901      	add	r1, sp, #4
 8018c14:	481a      	ldr	r0, [pc, #104]	; (8018c80 <HAL_ADC_MspInit+0xc0>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8018c16:	9702      	str	r7, [sp, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8018c18:	f44f 6700 	mov.w	r7, #2048	; 0x800
    GPIO_InitStruct.Pin = BATT_ADC_Pin;
 8018c1c:	f8cd 8004 	str.w	r8, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018c20:	9603      	str	r6, [sp, #12]
    HAL_GPIO_Init(BATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8018c22:	f7f0 ff5b 	bl	8009adc <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8018c26:	f8df c060 	ldr.w	ip, [pc, #96]	; 8018c88 <HAL_ADC_MspInit+0xc8>
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8018c2a:	f44f 6e80 	mov.w	lr, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8018c2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8018c32:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8018c36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8018c3a:	4628      	mov	r0, r5
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8018c3c:	606e      	str	r6, [r5, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8018c3e:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8018c40:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8018c42:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_adc1.Instance = DMA2_Stream0;
 8018c44:	f8c5 c000 	str.w	ip, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8018c48:	f8c5 e010 	str.w	lr, [r5, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8018c4c:	616f      	str	r7, [r5, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8018c4e:	61a9      	str	r1, [r5, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8018c50:	61ea      	str	r2, [r5, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8018c52:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8018c54:	f7f0 fbc8 	bl	80093e8 <HAL_DMA_Init>
 8018c58:	b920      	cbnz	r0, 8018c64 <HAL_ADC_MspInit+0xa4>
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8018c5a:	63a5      	str	r5, [r4, #56]	; 0x38
 8018c5c:	63ac      	str	r4, [r5, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8018c5e:	b006      	add	sp, #24
 8018c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      _Error_Handler(__FILE__, __LINE__);
 8018c64:	217e      	movs	r1, #126	; 0x7e
 8018c66:	4807      	ldr	r0, [pc, #28]	; (8018c84 <HAL_ADC_MspInit+0xc4>)
 8018c68:	f7f5 fb84 	bl	800e374 <_Error_Handler>
 8018c6c:	e7f5      	b.n	8018c5a <HAL_ADC_MspInit+0x9a>
 8018c6e:	bf00      	nop
 8018c70:	40012000 	.word	0x40012000
 8018c74:	40020800 	.word	0x40020800
 8018c78:	40020000 	.word	0x40020000
 8018c7c:	20015584 	.word	0x20015584
 8018c80:	40020400 	.word	0x40020400
 8018c84:	0801d484 	.word	0x0801d484
 8018c88:	40026410 	.word	0x40026410

08018c8c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8018c8c:	6802      	ldr	r2, [r0, #0]
 8018c8e:	4b11      	ldr	r3, [pc, #68]	; (8018cd4 <HAL_SPI_MspInit+0x48>)
 8018c90:	429a      	cmp	r2, r3
 8018c92:	d000      	beq.n	8018c96 <HAL_SPI_MspInit+0xa>
 8018c94:	4770      	bx	lr
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8018c96:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018c9a:	480f      	ldr	r0, [pc, #60]	; (8018cd8 <HAL_SPI_MspInit+0x4c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8018c9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018c9e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
{
 8018ca2:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8018ca4:	645a      	str	r2, [r3, #68]	; 0x44
{
 8018ca6:	b087      	sub	sp, #28
    __HAL_RCC_SPI1_CLK_ENABLE();
 8018ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8018caa:	f04f 0ee0 	mov.w	lr, #224	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018cae:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018cb0:	2600      	movs	r6, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8018cb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018cb6:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8018cb8:	2405      	movs	r4, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018cba:	a901      	add	r1, sp, #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8018cbc:	9300      	str	r3, [sp, #0]
 8018cbe:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8018cc0:	f8cd e004 	str.w	lr, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018cc4:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018cc6:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018cc8:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8018cca:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018ccc:	f7f0 ff06 	bl	8009adc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8018cd0:	b007      	add	sp, #28
 8018cd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018cd4:	40013000 	.word	0x40013000
 8018cd8:	40020000 	.word	0x40020000

08018cdc <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM1)
 8018cdc:	6803      	ldr	r3, [r0, #0]
{
 8018cde:	b084      	sub	sp, #16
  if(htim_pwm->Instance==TIM1)
 8018ce0:	4a17      	ldr	r2, [pc, #92]	; (8018d40 <HAL_TIM_PWM_MspInit+0x64>)
 8018ce2:	4293      	cmp	r3, r2
 8018ce4:	d013      	beq.n	8018d0e <HAL_TIM_PWM_MspInit+0x32>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_pwm->Instance==TIM2)
 8018ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8018cea:	d01c      	beq.n	8018d26 <HAL_TIM_PWM_MspInit+0x4a>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_pwm->Instance==TIM8)
 8018cec:	4a15      	ldr	r2, [pc, #84]	; (8018d44 <HAL_TIM_PWM_MspInit+0x68>)
 8018cee:	4293      	cmp	r3, r2
 8018cf0:	d001      	beq.n	8018cf6 <HAL_TIM_PWM_MspInit+0x1a>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8018cf2:	b004      	add	sp, #16
 8018cf4:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 8018cf6:	4b14      	ldr	r3, [pc, #80]	; (8018d48 <HAL_TIM_PWM_MspInit+0x6c>)
 8018cf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018cfa:	f042 0202 	orr.w	r2, r2, #2
 8018cfe:	645a      	str	r2, [r3, #68]	; 0x44
 8018d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018d02:	f003 0302 	and.w	r3, r3, #2
 8018d06:	9303      	str	r3, [sp, #12]
 8018d08:	9b03      	ldr	r3, [sp, #12]
}
 8018d0a:	b004      	add	sp, #16
 8018d0c:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8018d0e:	4b0e      	ldr	r3, [pc, #56]	; (8018d48 <HAL_TIM_PWM_MspInit+0x6c>)
 8018d10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018d12:	f042 0201 	orr.w	r2, r2, #1
 8018d16:	645a      	str	r2, [r3, #68]	; 0x44
 8018d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018d1a:	f003 0301 	and.w	r3, r3, #1
 8018d1e:	9301      	str	r3, [sp, #4]
 8018d20:	9b01      	ldr	r3, [sp, #4]
}
 8018d22:	b004      	add	sp, #16
 8018d24:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8018d26:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8018d2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8018d2c:	f042 0201 	orr.w	r2, r2, #1
 8018d30:	641a      	str	r2, [r3, #64]	; 0x40
 8018d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018d34:	f003 0301 	and.w	r3, r3, #1
 8018d38:	9302      	str	r3, [sp, #8]
 8018d3a:	9b02      	ldr	r3, [sp, #8]
 8018d3c:	e7d9      	b.n	8018cf2 <HAL_TIM_PWM_MspInit+0x16>
 8018d3e:	bf00      	nop
 8018d40:	40010000 	.word	0x40010000
 8018d44:	40010400 	.word	0x40010400
 8018d48:	40023800 	.word	0x40023800

08018d4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM6)
 8018d4c:	6803      	ldr	r3, [r0, #0]
 8018d4e:	4a18      	ldr	r2, [pc, #96]	; (8018db0 <HAL_TIM_Base_MspInit+0x64>)
 8018d50:	4293      	cmp	r3, r2
{
 8018d52:	b510      	push	{r4, lr}
 8018d54:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM6)
 8018d56:	d017      	beq.n	8018d88 <HAL_TIM_Base_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8018d58:	4a16      	ldr	r2, [pc, #88]	; (8018db4 <HAL_TIM_Base_MspInit+0x68>)
 8018d5a:	4293      	cmp	r3, r2
 8018d5c:	d001      	beq.n	8018d62 <HAL_TIM_Base_MspInit+0x16>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8018d5e:	b002      	add	sp, #8
 8018d60:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8018d62:	4b15      	ldr	r3, [pc, #84]	; (8018db8 <HAL_TIM_Base_MspInit+0x6c>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8018d64:	2200      	movs	r2, #0
 8018d66:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8018d68:	6c1c      	ldr	r4, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8018d6a:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8018d6c:	f044 0420 	orr.w	r4, r4, #32
 8018d70:	641c      	str	r4, [r3, #64]	; 0x40
 8018d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018d74:	f003 0320 	and.w	r3, r3, #32
 8018d78:	9301      	str	r3, [sp, #4]
 8018d7a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8018d7c:	f7f0 fac4 	bl	8009308 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8018d80:	2037      	movs	r0, #55	; 0x37
 8018d82:	f7f0 fafb 	bl	800937c <HAL_NVIC_EnableIRQ>
}
 8018d86:	e7ea      	b.n	8018d5e <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8018d88:	4b0b      	ldr	r3, [pc, #44]	; (8018db8 <HAL_TIM_Base_MspInit+0x6c>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8018d8a:	2200      	movs	r2, #0
 8018d8c:	2101      	movs	r1, #1
 8018d8e:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8018d90:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8018d92:	f044 0410 	orr.w	r4, r4, #16
 8018d96:	641c      	str	r4, [r3, #64]	; 0x40
 8018d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018d9a:	f003 0310 	and.w	r3, r3, #16
 8018d9e:	9300      	str	r3, [sp, #0]
 8018da0:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8018da2:	f7f0 fab1 	bl	8009308 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8018da6:	2036      	movs	r0, #54	; 0x36
 8018da8:	f7f0 fae8 	bl	800937c <HAL_NVIC_EnableIRQ>
 8018dac:	e7d7      	b.n	8018d5e <HAL_TIM_Base_MspInit+0x12>
 8018dae:	bf00      	nop
 8018db0:	40001000 	.word	0x40001000
 8018db4:	40001400 	.word	0x40001400
 8018db8:	40023800 	.word	0x40023800

08018dbc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8018dbc:	6803      	ldr	r3, [r0, #0]
 8018dbe:	4a18      	ldr	r2, [pc, #96]	; (8018e20 <HAL_TIM_MspPostInit+0x64>)
 8018dc0:	4293      	cmp	r3, r2
{
 8018dc2:	b530      	push	{r4, r5, lr}
 8018dc4:	b087      	sub	sp, #28
  if(htim->Instance==TIM1)
 8018dc6:	d016      	beq.n	8018df6 <HAL_TIM_MspPostInit+0x3a>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 8018dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8018dcc:	d020      	beq.n	8018e10 <HAL_TIM_MspPostInit+0x54>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM8)
 8018dce:	4a15      	ldr	r2, [pc, #84]	; (8018e24 <HAL_TIM_MspPostInit+0x68>)
 8018dd0:	4293      	cmp	r3, r2
 8018dd2:	d001      	beq.n	8018dd8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8018dd4:	b007      	add	sp, #28
 8018dd6:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = MOT_R_PWM_Pin;
 8018dd8:	2580      	movs	r5, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018dda:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018ddc:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8018dde:	2203      	movs	r2, #3
    HAL_GPIO_Init(MOT_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8018de0:	a901      	add	r1, sp, #4
 8018de2:	4811      	ldr	r0, [pc, #68]	; (8018e28 <HAL_TIM_MspPostInit+0x6c>)
    GPIO_InitStruct.Pin = MOT_R_PWM_Pin;
 8018de4:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018de6:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018de8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8018dea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8018dec:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(MOT_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8018dee:	f7f0 fe75 	bl	8009adc <HAL_GPIO_Init>
}
 8018df2:	b007      	add	sp, #28
 8018df4:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = MOT_L_PWM_Pin;
 8018df6:	2201      	movs	r2, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018df8:	2300      	movs	r3, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018dfa:	2402      	movs	r4, #2
    HAL_GPIO_Init(MOT_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8018dfc:	a901      	add	r1, sp, #4
 8018dfe:	480b      	ldr	r0, [pc, #44]	; (8018e2c <HAL_TIM_MspPostInit+0x70>)
    GPIO_InitStruct.Pin = MOT_L_PWM_Pin;
 8018e00:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8018e02:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018e04:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018e06:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8018e08:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(MOT_L_PWM_GPIO_Port, &GPIO_InitStruct);
 8018e0a:	f7f0 fe67 	bl	8009adc <HAL_GPIO_Init>
 8018e0e:	e7e1      	b.n	8018dd4 <HAL_TIM_MspPostInit+0x18>
    GPIO_InitStruct.Pin = SPK_Pin;
 8018e10:	f44f 6500 	mov.w	r5, #2048	; 0x800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018e14:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018e16:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8018e18:	2201      	movs	r2, #1
    HAL_GPIO_Init(SPK_GPIO_Port, &GPIO_InitStruct);
 8018e1a:	a901      	add	r1, sp, #4
 8018e1c:	4803      	ldr	r0, [pc, #12]	; (8018e2c <HAL_TIM_MspPostInit+0x70>)
 8018e1e:	e7e1      	b.n	8018de4 <HAL_TIM_MspPostInit+0x28>
 8018e20:	40010000 	.word	0x40010000
 8018e24:	40010400 	.word	0x40010400
 8018e28:	40020800 	.word	0x40020800
 8018e2c:	40020400 	.word	0x40020400

08018e30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8018e30:	6802      	ldr	r2, [r0, #0]
 8018e32:	4b11      	ldr	r3, [pc, #68]	; (8018e78 <HAL_UART_MspInit+0x48>)
 8018e34:	429a      	cmp	r2, r3
 8018e36:	d000      	beq.n	8018e3a <HAL_UART_MspInit+0xa>
 8018e38:	4770      	bx	lr
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8018e3a:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018e3e:	480f      	ldr	r0, [pc, #60]	; (8018e7c <HAL_UART_MspInit+0x4c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8018e40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018e42:	f042 0210 	orr.w	r2, r2, #16
{
 8018e46:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_RCC_USART1_CLK_ENABLE();
 8018e48:	645a      	str	r2, [r3, #68]	; 0x44
{
 8018e4a:	b087      	sub	sp, #28
    __HAL_RCC_USART1_CLK_ENABLE();
 8018e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8018e4e:	f44f 6ec0 	mov.w	lr, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018e52:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018e54:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8018e56:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018e5a:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8018e5c:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018e5e:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8018e60:	9300      	str	r3, [sp, #0]
 8018e62:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8018e64:	f8cd e004 	str.w	lr, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018e68:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018e6a:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018e6c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8018e6e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018e70:	f7f0 fe34 	bl	8009adc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8018e74:	b007      	add	sp, #28
 8018e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018e78:	40011000 	.word	0x40011000
 8018e7c:	40020000 	.word	0x40020000

08018e80 <NMI_Handler>:
 8018e80:	4770      	bx	lr
 8018e82:	bf00      	nop

08018e84 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8018e84:	e7fe      	b.n	8018e84 <HardFault_Handler>
 8018e86:	bf00      	nop

08018e88 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8018e88:	e7fe      	b.n	8018e88 <MemManage_Handler>
 8018e8a:	bf00      	nop

08018e8c <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8018e8c:	e7fe      	b.n	8018e8c <BusFault_Handler>
 8018e8e:	bf00      	nop

08018e90 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8018e90:	e7fe      	b.n	8018e90 <UsageFault_Handler>
 8018e92:	bf00      	nop

08018e94 <SVC_Handler>:
 8018e94:	4770      	bx	lr
 8018e96:	bf00      	nop

08018e98 <DebugMon_Handler>:
 8018e98:	4770      	bx	lr
 8018e9a:	bf00      	nop

08018e9c <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8018e9c:	4770      	bx	lr
 8018e9e:	bf00      	nop

08018ea0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8018ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8018ea2:	f7ef ffbd 	bl	8008e20 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8018ea6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8018eaa:	f7f0 ba99 	b.w	80093e0 <HAL_SYSTICK_IRQHandler>
 8018eae:	bf00      	nop

08018eb0 <TIM6_DAC_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
*/
void TIM6_DAC_IRQHandler(void)
{
 8018eb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	interrupt_TIM6();
 8018eb2:	f7f4 fb65 	bl	800d580 <interrupt_TIM6>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8018eb6:	4802      	ldr	r0, [pc, #8]	; (8018ec0 <TIM6_DAC_IRQHandler+0x10>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8018eb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8018ebc:	f7f2 b8ca 	b.w	800b054 <HAL_TIM_IRQHandler>
 8018ec0:	200155e4 	.word	0x200155e4

08018ec4 <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8018ec4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */
	interrupt_TIM7();
 8018ec6:	f7f4 fce3 	bl	800d890 <interrupt_TIM7>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8018eca:	4802      	ldr	r0, [pc, #8]	; (8018ed4 <TIM7_IRQHandler+0x10>)
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8018ecc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim7);
 8018ed0:	f7f2 b8c0 	b.w	800b054 <HAL_TIM_IRQHandler>
 8018ed4:	20015708 	.word	0x20015708

08018ed8 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8018ed8:	4801      	ldr	r0, [pc, #4]	; (8018ee0 <DMA2_Stream0_IRQHandler+0x8>)
 8018eda:	f7f0 bb67 	b.w	80095ac <HAL_DMA_IRQHandler>
 8018ede:	bf00      	nop
 8018ee0:	20015584 	.word	0x20015584

08018ee4 <_write>:
	while (1) {
	} /* Make sure we hang here */
}


int _write(int file, char *ptr, int len) {
 8018ee4:	b570      	push	{r4, r5, r6, lr}
	int todo;

	for (todo = 0; todo < len; todo++) {
 8018ee6:	1e16      	subs	r6, r2, #0
 8018ee8:	dd07      	ble.n	8018efa <_write+0x16>
 8018eea:	460c      	mov	r4, r1
 8018eec:	198d      	adds	r5, r1, r6
		__io_putchar(*ptr++);
 8018eee:	f814 0b01 	ldrb.w	r0, [r4], #1
 8018ef2:	f7f4 fcfb 	bl	800d8ec <__io_putchar>
	for (todo = 0; todo < len; todo++) {
 8018ef6:	42ac      	cmp	r4, r5
 8018ef8:	d1f9      	bne.n	8018eee <_write+0xa>
	}

	/* Implement your write code here, this is used by puts and printf for example */
	return len;
}
 8018efa:	4630      	mov	r0, r6
 8018efc:	bd70      	pop	{r4, r5, r6, pc}
 8018efe:	bf00      	nop

08018f00 <_sbrk>:
caddr_t _sbrk(int incr) {
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8018f00:	4a09      	ldr	r2, [pc, #36]	; (8018f28 <_sbrk+0x28>)
caddr_t _sbrk(int incr) {
 8018f02:	4603      	mov	r3, r0
	if (heap_end == 0)
 8018f04:	6810      	ldr	r0, [r2, #0]
 8018f06:	b158      	cbz	r0, 8018f20 <_sbrk+0x20>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr) {
 8018f08:	4403      	add	r3, r0
 8018f0a:	4669      	mov	r1, sp
 8018f0c:	428b      	cmp	r3, r1
 8018f0e:	d801      	bhi.n	8018f14 <_sbrk+0x14>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8018f10:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8018f12:	4770      	bx	lr
		errno = ENOMEM;
 8018f14:	4b05      	ldr	r3, [pc, #20]	; (8018f2c <_sbrk+0x2c>)
 8018f16:	220c      	movs	r2, #12
		return (caddr_t) -1;
 8018f18:	f04f 30ff 	mov.w	r0, #4294967295
		errno = ENOMEM;
 8018f1c:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8018f1e:	4770      	bx	lr
		heap_end = &end;
 8018f20:	4903      	ldr	r1, [pc, #12]	; (8018f30 <_sbrk+0x30>)
 8018f22:	4608      	mov	r0, r1
 8018f24:	6011      	str	r1, [r2, #0]
 8018f26:	e7ef      	b.n	8018f08 <_sbrk+0x8>
 8018f28:	2000088c 	.word	0x2000088c
 8018f2c:	2001670c 	.word	0x2001670c
 8018f30:	20016710 	.word	0x20016710

08018f34 <_close>:

int _close(int file) {
	return -1;
}
 8018f34:	f04f 30ff 	mov.w	r0, #4294967295
 8018f38:	4770      	bx	lr
 8018f3a:	bf00      	nop

08018f3c <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8018f3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8018f40:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8018f42:	604b      	str	r3, [r1, #4]
}
 8018f44:	4770      	bx	lr
 8018f46:	bf00      	nop

08018f48 <_isatty>:

int _isatty(int file) {
	return 1;
}
 8018f48:	2001      	movs	r0, #1
 8018f4a:	4770      	bx	lr

08018f4c <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8018f4c:	2000      	movs	r0, #0
 8018f4e:	4770      	bx	lr

08018f50 <_read>:

int _read(int file, char *ptr, int len) {
	return 0;
}
 8018f50:	2000      	movs	r0, #0
 8018f52:	4770      	bx	lr

08018f54 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8018f54:	4a0f      	ldr	r2, [pc, #60]	; (8018f94 <SystemInit+0x40>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8018f56:	4b10      	ldr	r3, [pc, #64]	; (8018f98 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8018f58:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8018f5c:	490f      	ldr	r1, [pc, #60]	; (8018f9c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8018f5e:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
{
 8018f62:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8018f64:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  RCC->CFGR = 0x00000000;
 8018f68:	2400      	movs	r4, #0
  RCC->CR |= (uint32_t)0x00000001;
 8018f6a:	6818      	ldr	r0, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8018f6c:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
  RCC->PLLCFGR = 0x24003010;
 8018f70:	4e0b      	ldr	r6, [pc, #44]	; (8018fa0 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 8018f72:	f040 0001 	orr.w	r0, r0, #1
 8018f76:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 8018f78:	609c      	str	r4, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8018f7a:	6818      	ldr	r0, [r3, #0]
 8018f7c:	4001      	ands	r1, r0
 8018f7e:	6019      	str	r1, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8018f80:	605e      	str	r6, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8018f82:	6819      	ldr	r1, [r3, #0]
 8018f84:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8018f88:	6019      	str	r1, [r3, #0]
  RCC->CIR = 0x00000000;
 8018f8a:	60dc      	str	r4, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8018f8c:	6095      	str	r5, [r2, #8]
#endif
}
 8018f8e:	bc70      	pop	{r4, r5, r6}
 8018f90:	4770      	bx	lr
 8018f92:	bf00      	nop
 8018f94:	e000ed00 	.word	0xe000ed00
 8018f98:	40023800 	.word	0x40023800
 8018f9c:	fef6ffff 	.word	0xfef6ffff
 8018fa0:	24003010 	.word	0x24003010

08018fa4 <wall_exist>:
#include "global.h"
#include "const.h"
#include <math.h>

void wall_exist() {
	if (IR_Sen.RS < IR_Det.RS) {      //EL
 8018fa4:	4a13      	ldr	r2, [pc, #76]	; (8018ff4 <wall_exist+0x50>)
 8018fa6:	4b14      	ldr	r3, [pc, #80]	; (8018ff8 <wall_exist+0x54>)
 8018fa8:	ed92 7a02 	vldr	s14, [r2, #8]
 8018fac:	edd3 7a02 	vldr	s15, [r3, #8]
		wallExist.Right = true;
	} else {
		wallExist.Right = false;
	}
	if (IR_Sen.LS < IR_Det.LS) {      //L
 8018fb0:	ed92 6a01 	vldr	s12, [r2, #4]
	if (IR_Sen.RS < IR_Det.RS) {      //EL
 8018fb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
	if (IR_Sen.LS < IR_Det.LS) {      //L
 8018fb8:	edd3 6a01 	vldr	s13, [r3, #4]
		wallExist.Left = true;
	} else {
		wallExist.Left = false;
	}
	if (IR_Sen.RF < IR_Det.RF /*|| IR_Sen.LF > IR_Det.LF*/) {      //OL
 8018fbc:	ed92 7a03 	vldr	s14, [r2, #12]
 8018fc0:	edd3 7a03 	vldr	s15, [r3, #12]
	if (IR_Sen.RS < IR_Det.RS) {      //EL
 8018fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018fc8:	4b0c      	ldr	r3, [pc, #48]	; (8018ffc <wall_exist+0x58>)
	if (IR_Sen.LS < IR_Det.LS) {      //L
 8018fca:	eeb4 6ae6 	vcmpe.f32	s12, s13
	if (IR_Sen.RS < IR_Det.RS) {      //EL
 8018fce:	bf4c      	ite	mi
 8018fd0:	2201      	movmi	r2, #1
 8018fd2:	2200      	movpl	r2, #0
	if (IR_Sen.LS < IR_Det.LS) {      //L
 8018fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if (IR_Sen.RF < IR_Det.RF /*|| IR_Sen.LF > IR_Det.LF*/) {      //OL
 8018fd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
	if (IR_Sen.RS < IR_Det.RS) {      //EL
 8018fdc:	709a      	strb	r2, [r3, #2]
	if (IR_Sen.LS < IR_Det.LS) {      //L
 8018fde:	bf4c      	ite	mi
 8018fe0:	2201      	movmi	r2, #1
 8018fe2:	2200      	movpl	r2, #0
	if (IR_Sen.RF < IR_Det.RF /*|| IR_Sen.LF > IR_Det.LF*/) {      //OL
 8018fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if (IR_Sen.LS < IR_Det.LS) {      //L
 8018fe8:	705a      	strb	r2, [r3, #1]
	if (IR_Sen.RF < IR_Det.RF /*|| IR_Sen.LF > IR_Det.LF*/) {      //OL
 8018fea:	bf4c      	ite	mi
 8018fec:	2201      	movmi	r2, #1
 8018fee:	2200      	movpl	r2, #0
 8018ff0:	701a      	strb	r2, [r3, #0]
 8018ff2:	4770      	bx	lr
 8018ff4:	20007898 	.word	0x20007898
 8018ff8:	20000030 	.word	0x20000030
 8018ffc:	20008884 	.word	0x20008884

08019000 <get_wallsensor_data2>:
			+ ex_IR_Sen_dif_1[0].RS * 0.9);
	IR_Sen_dif_1.LS = (((float) IR_Sen.LS
			- (float) ex_IR_Sen[EX_IR_SEN_NUM - 1].LS) * 0.1
			+ ex_IR_Sen_dif_1[0].LS * 0.9);
}
void get_wallsensor_data2() {
 8019000:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	static uint8_t IRLED_phase;
	static __IRSensors IR_Sen_buffer;
	for (uint8_t i = 0; i < EX_IR_SEN_NUM - 1; i++) {
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019004:	4bd6      	ldr	r3, [pc, #856]	; (8019360 <get_wallsensor_data2+0x360>)
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019006:	4cd7      	ldr	r4, [pc, #860]	; (8019364 <get_wallsensor_data2+0x364>)
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019008:	461e      	mov	r6, r3
 801900a:	461d      	mov	r5, r3
 801900c:	f103 0e14 	add.w	lr, r3, #20
 8019010:	f103 0928 	add.w	r9, r3, #40	; 0x28
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019014:	f104 0c10 	add.w	ip, r4, #16
 8019018:	f104 0820 	add.w	r8, r4, #32
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 801901c:	f105 0b28 	add.w	fp, r5, #40	; 0x28
 8019020:	f105 0a3c 	add.w	sl, r5, #60	; 0x3c
 8019024:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void get_wallsensor_data2() {
 8019026:	ed2d 8b02 	vpush	{d8}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 801902a:	f856 7b04 	ldr.w	r7, [r6], #4
 801902e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019032:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8019036:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 801903a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801903c:	f8ce 7000 	str.w	r7, [lr]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019040:	f104 0e30 	add.w	lr, r4, #48	; 0x30
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019044:	f105 0650 	add.w	r6, r5, #80	; 0x50
 8019048:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 801904c:	f8c9 7000 	str.w	r7, [r9]
 8019050:	f105 0964 	add.w	r9, r5, #100	; 0x64
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019054:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8019058:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 801905c:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 8019060:	f105 0b3c 	add.w	fp, r5, #60	; 0x3c
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019064:	f104 0c40 	add.w	ip, r4, #64	; 0x40
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019068:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801906c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8019070:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019074:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 8019078:	f8ca 7000 	str.w	r7, [sl]
 801907c:	f105 0850 	add.w	r8, r5, #80	; 0x50
 8019080:	f105 0a64 	add.w	sl, r5, #100	; 0x64
 8019084:	f105 0bf0 	add.w	fp, r5, #240	; 0xf0
 8019088:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801908a:	6037      	str	r7, [r6, #0]
 801908c:	f105 0678 	add.w	r6, r5, #120	; 0x78
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019090:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8019094:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019098:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801909c:	f104 0e50 	add.w	lr, r4, #80	; 0x50
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190a0:	f105 088c 	add.w	r8, r5, #140	; 0x8c
 80190a4:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80190a8:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80190ac:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190b0:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 80190b4:	f8c9 7000 	str.w	r7, [r9]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80190b8:	f104 0c60 	add.w	ip, r4, #96	; 0x60
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190bc:	f105 0978 	add.w	r9, r5, #120	; 0x78
 80190c0:	f105 0a8c 	add.w	sl, r5, #140	; 0x8c
 80190c4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80190c6:	6037      	str	r7, [r6, #0]
 80190c8:	f105 06a0 	add.w	r6, r5, #160	; 0xa0
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80190cc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80190d0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190d4:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80190d8:	f104 0e70 	add.w	lr, r4, #112	; 0x70
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190dc:	f105 09b4 	add.w	r9, r5, #180	; 0xb4
 80190e0:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80190e4:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80190e8:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190ec:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 80190f0:	f8c8 7000 	str.w	r7, [r8]
 80190f4:	f105 0ca0 	add.w	ip, r5, #160	; 0xa0
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80190f8:	f104 0880 	add.w	r8, r4, #128	; 0x80
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80190fc:	f105 0ab4 	add.w	sl, r5, #180	; 0xb4
 8019100:	c60f      	stmia	r6!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019102:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8019106:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 801910a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801910e:	f104 0c90 	add.w	ip, r4, #144	; 0x90
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019112:	6037      	str	r7, [r6, #0]
 8019114:	f105 06c8 	add.w	r6, r5, #200	; 0xc8
 8019118:	f105 0edc 	add.w	lr, r5, #220	; 0xdc
 801911c:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019120:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8019124:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019128:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 801912c:	f8c9 7000 	str.w	r7, [r9]
 8019130:	f105 08c8 	add.w	r8, r5, #200	; 0xc8
 8019134:	f105 0af0 	add.w	sl, r5, #240	; 0xf0
 8019138:	f505 7982 	add.w	r9, r5, #260	; 0x104
 801913c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801913e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019142:	6037      	str	r7, [r6, #0]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019144:	f104 06a0 	add.w	r6, r4, #160	; 0xa0
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019148:	f105 0cdc 	add.w	ip, r5, #220	; 0xdc
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801914c:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019150:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019154:	f104 08b0 	add.w	r8, r4, #176	; 0xb0
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019158:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801915c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8019160:	e888 000f 	stmia.w	r8, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019164:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019168:	f8ce 7000 	str.w	r7, [lr]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801916c:	f104 0cc0 	add.w	ip, r4, #192	; 0xc0
 8019170:	f104 06d0 	add.w	r6, r4, #208	; 0xd0
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019174:	f505 7e8c 	add.w	lr, r5, #280	; 0x118
 8019178:	e8aa 000f 	stmia.w	sl!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 801917c:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8019180:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019184:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 8019188:	f8ca 7000 	str.w	r7, [sl]
 801918c:	f505 7a82 	add.w	sl, r5, #260	; 0x104
	}
	ex_IR_Sen[0].LF = IR_Sen.LF;
 8019190:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8019380 <get_wallsensor_data2+0x380>
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 8019194:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 8019198:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 801919c:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80191a0:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 80191a4:	f8c9 7000 	str.w	r7, [r9]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80191a8:	f104 0ce0 	add.w	ip, r4, #224	; 0xe0
	ex_IR_Sen[0].LS = IR_Sen.LS;
	ex_IR_Sen[0].RS = IR_Sen.RS;
	ex_IR_Sen[0].RF = IR_Sen.RF;

	ex_IR_Sen_dif_1[0].RS = IR_Sen_dif_1.RS;
 80191ac:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8019384 <get_wallsensor_data2+0x384>
	ex_IR_Sen_dif_1[0].LS = IR_Sen_dif_1.LS;

	switch (IRLED_phase) {
 80191b0:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 8019388 <get_wallsensor_data2+0x388>
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80191b4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
	ex_IR_Sen[0].LF = IR_Sen.LF;
 80191b8:	f8d8 3000 	ldr.w	r3, [r8]
		ex_IR_Sen[i + 1] = ex_IR_Sen[i];
 80191bc:	f8ce 7000 	str.w	r7, [lr]
	ex_IR_Sen[0].LF = IR_Sen.LF;
 80191c0:	602b      	str	r3, [r5, #0]
	ex_IR_Sen[0].LS = IR_Sen.LS;
 80191c2:	f8d8 3004 	ldr.w	r3, [r8, #4]
	switch (IRLED_phase) {
 80191c6:	f89a 7000 	ldrb.w	r7, [sl]
	ex_IR_Sen[0].LS = IR_Sen.LS;
 80191ca:	606b      	str	r3, [r5, #4]
	ex_IR_Sen[0].RS = IR_Sen.RS;
 80191cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
	switch (IRLED_phase) {
 80191d0:	2f01      	cmp	r7, #1
	ex_IR_Sen[0].RS = IR_Sen.RS;
 80191d2:	60ab      	str	r3, [r5, #8]
	ex_IR_Sen[0].RF = IR_Sen.RF;
 80191d4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80191d8:	60eb      	str	r3, [r5, #12]
	ex_IR_Sen_dif_1[0].RS = IR_Sen_dif_1.RS;
 80191da:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80191de:	60a3      	str	r3, [r4, #8]
	ex_IR_Sen_dif_1[0].LS = IR_Sen_dif_1.LS;
 80191e0:	f8d9 e004 	ldr.w	lr, [r9, #4]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80191e4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
	ex_IR_Sen_dif_1[0].LS = IR_Sen_dif_1.LS;
 80191e8:	f8c4 e004 	str.w	lr, [r4, #4]
		ex_IR_Sen_dif_1[i + 1] = ex_IR_Sen_dif_1[i];
 80191ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	switch (IRLED_phase) {
 80191f0:	f000 80fe 	beq.w	80193f0 <get_wallsensor_data2+0x3f0>
 80191f4:	f0c0 80ca 	bcc.w	801938c <get_wallsensor_data2+0x38c>
 80191f8:	2f02      	cmp	r7, #2
 80191fa:	d15b      	bne.n	80192b4 <get_wallsensor_data2+0x2b4>
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 0); //LED_RSLF
		HAL_GPIO_WritePin(IRLED_RFLS_GPIO_Port, IRLED_RFLS_Pin, 1); //LED_RFLS
		IRLED_phase = 2;
		break;
	case 2: //LSRF
		if (Flag_Check_IR_Sen_Mode == true) {
 80191fc:	4b5a      	ldr	r3, [pc, #360]	; (8019368 <get_wallsensor_data2+0x368>)
			IR_Sen_buffer.RF < IR_Sen_raw.RSw ?
 80191fe:	4e5b      	ldr	r6, [pc, #364]	; (801936c <get_wallsensor_data2+0x36c>)
		if (Flag_Check_IR_Sen_Mode == true) {
 8019200:	781b      	ldrb	r3, [r3, #0]
			IR_Sen_buffer.RF < IR_Sen_raw.RSw ?
 8019202:	4f5b      	ldr	r7, [pc, #364]	; (8019370 <get_wallsensor_data2+0x370>)
 8019204:	ed96 7a03 	vldr	s14, [r6, #12]
		if (Flag_Check_IR_Sen_Mode == true) {
 8019208:	2b01      	cmp	r3, #1
			IR_Sen_buffer.RF < IR_Sen_raw.RSw ?
 801920a:	8a3b      	ldrh	r3, [r7, #16]
 801920c:	b21b      	sxth	r3, r3
 801920e:	ee07 3a90 	vmov	s15, r3
 8019212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					IR_Sen.RF = IR_Sen_raw.RSw - IR_Sen_buffer.RF : 0;
 8019216:	eeb4 7ae7 	vcmpe.f32	s14, s15
		if (Flag_Check_IR_Sen_Mode == true) {
 801921a:	f000 816e 	beq.w	80194fa <get_wallsensor_data2+0x4fa>
					IR_Sen.LS = IR_Sen_raw.LSw - IR_Sen_buffer.LS : 0;
		} else {
			IR_Sen_buffer.RF < IR_Sen_raw.RSw ?
					IR_Sen.RF = -IR_Coefficient.RF
							* logf(IR_Sen_raw.RSw - IR_Sen_buffer.RF)
							+ IR_Segment.RF :
 801921e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019222:	d515      	bpl.n	8019250 <get_wallsensor_data2+0x250>
					IR_Sen.RF = -IR_Coefficient.RF
 8019224:	4b53      	ldr	r3, [pc, #332]	; (8019374 <get_wallsensor_data2+0x374>)
 8019226:	ed93 8a03 	vldr	s16, [r3, #12]
							* logf(IR_Sen_raw.RSw - IR_Sen_buffer.RF)
 801922a:	8a3b      	ldrh	r3, [r7, #16]
 801922c:	ed96 0a03 	vldr	s0, [r6, #12]
 8019230:	b21b      	sxth	r3, r3
 8019232:	ee07 3a90 	vmov	s15, r3
 8019236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801923a:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801923e:	f003 f861 	bl	801c304 <logf>
							+ IR_Segment.RF :
 8019242:	4b4d      	ldr	r3, [pc, #308]	; (8019378 <get_wallsensor_data2+0x378>)
 8019244:	edd3 7a03 	vldr	s15, [r3, #12]
 8019248:	eee8 7a40 	vfms.f32	s15, s16, s0
					IR_Sen.RF = -IR_Coefficient.RF
 801924c:	edc8 7a03 	vstr	s15, [r8, #12]
					0;
			IR_Sen_buffer.LS < IR_Sen_raw.LSw ?
 8019250:	ed96 7a01 	vldr	s14, [r6, #4]
 8019254:	8a7b      	ldrh	r3, [r7, #18]
 8019256:	b21b      	sxth	r3, r3
 8019258:	ee07 3a90 	vmov	s15, r3
 801925c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					IR_Sen.LS = -IR_Coefficient.LS
							* logf(IR_Sen_raw.LSw - IR_Sen_buffer.LS)
							+ IR_Segment.LS :
 8019260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8019264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019268:	d515      	bpl.n	8019296 <get_wallsensor_data2+0x296>
					IR_Sen.LS = -IR_Coefficient.LS
 801926a:	4b42      	ldr	r3, [pc, #264]	; (8019374 <get_wallsensor_data2+0x374>)
 801926c:	ed93 8a01 	vldr	s16, [r3, #4]
							* logf(IR_Sen_raw.LSw - IR_Sen_buffer.LS)
 8019270:	8a7b      	ldrh	r3, [r7, #18]
 8019272:	ed96 0a01 	vldr	s0, [r6, #4]
 8019276:	b21b      	sxth	r3, r3
 8019278:	ee07 3a90 	vmov	s15, r3
 801927c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019280:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8019284:	f003 f83e 	bl	801c304 <logf>
							+ IR_Segment.LS :
 8019288:	4b3b      	ldr	r3, [pc, #236]	; (8019378 <get_wallsensor_data2+0x378>)
 801928a:	edd3 7a01 	vldr	s15, [r3, #4]
 801928e:	eee8 7a40 	vfms.f32	s15, s16, s0
					IR_Sen.LS = -IR_Coefficient.LS
 8019292:	edc8 7a01 	vstr	s15, [r8, #4]
					0;
		}
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 0); //LED_RSLF
 8019296:	2200      	movs	r2, #0
 8019298:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801929c:	4837      	ldr	r0, [pc, #220]	; (801937c <get_wallsensor_data2+0x37c>)
 801929e:	f7f0 fd31 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IRLED_RFLS_GPIO_Port, IRLED_RFLS_Pin, 0); //LED_RFLS
 80192a2:	2200      	movs	r2, #0
 80192a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80192a8:	4834      	ldr	r0, [pc, #208]	; (801937c <get_wallsensor_data2+0x37c>)
 80192aa:	f7f0 fd2b 	bl	8009d04 <HAL_GPIO_WritePin>
		IRLED_phase = 0;
 80192ae:	2300      	movs	r3, #0
 80192b0:	f88a 3000 	strb.w	r3, [sl]
	}

	IR_Sen_dif_1.RS = ((IR_Sen.RS - ex_IR_Sen[EX_IR_SEN_NUM - 1].RS) * 0.1
 80192b4:	ed98 7a02 	vldr	s14, [r8, #8]
 80192b8:	edd5 7a48 	vldr	s15, [r5, #288]	; 0x120
			+ ex_IR_Sen_dif_1[0].RS * 0.9);
 80192bc:	f8d4 a008 	ldr.w	sl, [r4, #8]
	IR_Sen_dif_1.RS = ((IR_Sen.RS - ex_IR_Sen[EX_IR_SEN_NUM - 1].RS) * 0.1
 80192c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80192c4:	ee17 0a90 	vmov	r0, s15
 80192c8:	f7ef f876 	bl	80083b8 <__aeabi_f2d>
 80192cc:	a320      	add	r3, pc, #128	; (adr r3, 8019350 <get_wallsensor_data2+0x350>)
 80192ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192d2:	f7ef f8c5 	bl	8008460 <__aeabi_dmul>
 80192d6:	4606      	mov	r6, r0
 80192d8:	460f      	mov	r7, r1
			+ ex_IR_Sen_dif_1[0].RS * 0.9);
 80192da:	4650      	mov	r0, sl
 80192dc:	f7ef f86c 	bl	80083b8 <__aeabi_f2d>
 80192e0:	a31d      	add	r3, pc, #116	; (adr r3, 8019358 <get_wallsensor_data2+0x358>)
 80192e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192e6:	f7ef f8bb 	bl	8008460 <__aeabi_dmul>
 80192ea:	4602      	mov	r2, r0
 80192ec:	460b      	mov	r3, r1
 80192ee:	4630      	mov	r0, r6
 80192f0:	4639      	mov	r1, r7
 80192f2:	f7ee ff03 	bl	80080fc <__adddf3>
 80192f6:	f7ef fb8b 	bl	8008a10 <__aeabi_d2f>
	IR_Sen_dif_1.RS = ((IR_Sen.RS - ex_IR_Sen[EX_IR_SEN_NUM - 1].RS) * 0.1
 80192fa:	f8c9 0008 	str.w	r0, [r9, #8]
	IR_Sen_dif_1.LS = ((IR_Sen.LS - ex_IR_Sen[EX_IR_SEN_NUM - 1].LS) * 0.1
 80192fe:	ed98 7a01 	vldr	s14, [r8, #4]
 8019302:	edd5 7a47 	vldr	s15, [r5, #284]	; 0x11c
			+ ex_IR_Sen_dif_1[0].LS * 0.9);
 8019306:	6866      	ldr	r6, [r4, #4]
	IR_Sen_dif_1.LS = ((IR_Sen.LS - ex_IR_Sen[EX_IR_SEN_NUM - 1].LS) * 0.1
 8019308:	ee77 7a67 	vsub.f32	s15, s14, s15
 801930c:	ee17 0a90 	vmov	r0, s15
 8019310:	f7ef f852 	bl	80083b8 <__aeabi_f2d>
 8019314:	a30e      	add	r3, pc, #56	; (adr r3, 8019350 <get_wallsensor_data2+0x350>)
 8019316:	e9d3 2300 	ldrd	r2, r3, [r3]
 801931a:	f7ef f8a1 	bl	8008460 <__aeabi_dmul>
 801931e:	4604      	mov	r4, r0
 8019320:	460d      	mov	r5, r1
			+ ex_IR_Sen_dif_1[0].LS * 0.9);
 8019322:	4630      	mov	r0, r6
 8019324:	f7ef f848 	bl	80083b8 <__aeabi_f2d>
 8019328:	a30b      	add	r3, pc, #44	; (adr r3, 8019358 <get_wallsensor_data2+0x358>)
 801932a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801932e:	f7ef f897 	bl	8008460 <__aeabi_dmul>
 8019332:	4602      	mov	r2, r0
 8019334:	460b      	mov	r3, r1
 8019336:	4620      	mov	r0, r4
 8019338:	4629      	mov	r1, r5
 801933a:	f7ee fedf 	bl	80080fc <__adddf3>
 801933e:	f7ef fb67 	bl	8008a10 <__aeabi_d2f>
	IR_Sen_dif_1.LS = ((IR_Sen.LS - ex_IR_Sen[EX_IR_SEN_NUM - 1].LS) * 0.1
 8019342:	f8c9 0004 	str.w	r0, [r9, #4]
}
 8019346:	ecbd 8b02 	vpop	{d8}
 801934a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801934e:	bf00      	nop
 8019350:	9999999a 	.word	0x9999999a
 8019354:	3fb99999 	.word	0x3fb99999
 8019358:	cccccccd 	.word	0xcccccccd
 801935c:	3feccccc 	.word	0x3feccccc
 8019360:	20001878 	.word	0x20001878
 8019364:	20005860 	.word	0x20005860
 8019368:	20002948 	.word	0x20002948
 801936c:	20000894 	.word	0x20000894
 8019370:	20009828 	.word	0x20009828
 8019374:	20000008 	.word	0x20000008
 8019378:	2000006c 	.word	0x2000006c
 801937c:	40020400 	.word	0x40020400
 8019380:	20007898 	.word	0x20007898
 8019384:	2000294c 	.word	0x2000294c
 8019388:	20000890 	.word	0x20000890
		IR_Sen_buffer.RS = IR_Sen_raw.RSw;
 801938c:	4f70      	ldr	r7, [pc, #448]	; (8019550 <get_wallsensor_data2+0x550>)
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 1); //LED_RSLF
 801938e:	2201      	movs	r2, #1
		IR_Sen_buffer.RS = IR_Sen_raw.RSw;
 8019390:	4e70      	ldr	r6, [pc, #448]	; (8019554 <get_wallsensor_data2+0x554>)
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 1); //LED_RSLF
 8019392:	f44f 4180 	mov.w	r1, #16384	; 0x4000
		IR_Sen_buffer.RS = IR_Sen_raw.RSw;
 8019396:	8a3b      	ldrh	r3, [r7, #16]
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 1); //LED_RSLF
 8019398:	486f      	ldr	r0, [pc, #444]	; (8019558 <get_wallsensor_data2+0x558>)
		IR_Sen_buffer.RS = IR_Sen_raw.RSw;
 801939a:	b21b      	sxth	r3, r3
 801939c:	ee07 3a90 	vmov	s15, r3
 80193a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193a4:	edc6 7a02 	vstr	s15, [r6, #8]
		IR_Sen_buffer.LF = IR_Sen_raw.LSw;
 80193a8:	8a7b      	ldrh	r3, [r7, #18]
 80193aa:	b21b      	sxth	r3, r3
 80193ac:	ee07 3a90 	vmov	s15, r3
 80193b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193b4:	edc6 7a00 	vstr	s15, [r6]
		IR_Sen_buffer.RF = IR_Sen_raw.RSw;
 80193b8:	8a3b      	ldrh	r3, [r7, #16]
 80193ba:	b21b      	sxth	r3, r3
 80193bc:	ee07 3a90 	vmov	s15, r3
 80193c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193c4:	edc6 7a03 	vstr	s15, [r6, #12]
		IR_Sen_buffer.LS = IR_Sen_raw.LSw;
 80193c8:	8a7b      	ldrh	r3, [r7, #18]
 80193ca:	b21b      	sxth	r3, r3
 80193cc:	ee07 3a90 	vmov	s15, r3
 80193d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80193d4:	edc6 7a01 	vstr	s15, [r6, #4]
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 1); //LED_RSLF
 80193d8:	f7f0 fc94 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IRLED_RFLS_GPIO_Port, IRLED_RFLS_Pin, 0); //LED_RFLS
 80193dc:	2200      	movs	r2, #0
 80193de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80193e2:	485d      	ldr	r0, [pc, #372]	; (8019558 <get_wallsensor_data2+0x558>)
 80193e4:	f7f0 fc8e 	bl	8009d04 <HAL_GPIO_WritePin>
		IRLED_phase = 1;
 80193e8:	2301      	movs	r3, #1
 80193ea:	f88a 3000 	strb.w	r3, [sl]
		break;
 80193ee:	e761      	b.n	80192b4 <get_wallsensor_data2+0x2b4>
		if (Flag_Check_IR_Sen_Mode == true) {
 80193f0:	4b5a      	ldr	r3, [pc, #360]	; (801955c <get_wallsensor_data2+0x55c>)
			IR_Sen_buffer.RS < IR_Sen_raw.RSw ?
 80193f2:	4e58      	ldr	r6, [pc, #352]	; (8019554 <get_wallsensor_data2+0x554>)
		if (Flag_Check_IR_Sen_Mode == true) {
 80193f4:	781b      	ldrb	r3, [r3, #0]
			IR_Sen_buffer.RS < IR_Sen_raw.RSw ?
 80193f6:	4f56      	ldr	r7, [pc, #344]	; (8019550 <get_wallsensor_data2+0x550>)
 80193f8:	ed96 7a02 	vldr	s14, [r6, #8]
		if (Flag_Check_IR_Sen_Mode == true) {
 80193fc:	2b01      	cmp	r3, #1
			IR_Sen_buffer.RS < IR_Sen_raw.RSw ?
 80193fe:	8a3b      	ldrh	r3, [r7, #16]
 8019400:	b21b      	sxth	r3, r3
 8019402:	ee07 3a90 	vmov	s15, r3
 8019406:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					IR_Sen.RS = IR_Sen_raw.RSw - IR_Sen_buffer.RS : 0;
 801940a:	eeb4 7ae7 	vcmpe.f32	s14, s15
		if (Flag_Check_IR_Sen_Mode == true) {
 801940e:	d04b      	beq.n	80194a8 <get_wallsensor_data2+0x4a8>
							+ IR_Segment.RS :
 8019410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019414:	d515      	bpl.n	8019442 <get_wallsensor_data2+0x442>
					IR_Sen.RS = -IR_Coefficient.RS
 8019416:	4b52      	ldr	r3, [pc, #328]	; (8019560 <get_wallsensor_data2+0x560>)
 8019418:	ed93 8a02 	vldr	s16, [r3, #8]
							* logf(IR_Sen_raw.RSw - IR_Sen_buffer.RS)
 801941c:	8a3b      	ldrh	r3, [r7, #16]
 801941e:	ed96 0a02 	vldr	s0, [r6, #8]
 8019422:	b21b      	sxth	r3, r3
 8019424:	ee07 3a90 	vmov	s15, r3
 8019428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801942c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8019430:	f002 ff68 	bl	801c304 <logf>
							+ IR_Segment.RS :
 8019434:	4b4b      	ldr	r3, [pc, #300]	; (8019564 <get_wallsensor_data2+0x564>)
 8019436:	edd3 7a02 	vldr	s15, [r3, #8]
 801943a:	eee8 7a40 	vfms.f32	s15, s16, s0
					IR_Sen.RS = -IR_Coefficient.RS
 801943e:	edc8 7a02 	vstr	s15, [r8, #8]
			IR_Sen_buffer.LF < IR_Sen_raw.LSw ?
 8019442:	ed96 7a00 	vldr	s14, [r6]
 8019446:	8a7b      	ldrh	r3, [r7, #18]
 8019448:	b21b      	sxth	r3, r3
 801944a:	ee07 3a90 	vmov	s15, r3
 801944e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
							+ IR_Segment.LF :
 8019452:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8019456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801945a:	d515      	bpl.n	8019488 <get_wallsensor_data2+0x488>
					IR_Sen.LF = -IR_Coefficient.LF
 801945c:	4b40      	ldr	r3, [pc, #256]	; (8019560 <get_wallsensor_data2+0x560>)
 801945e:	ed93 8a00 	vldr	s16, [r3]
							* logf(IR_Sen_raw.LSw - IR_Sen_buffer.LF)
 8019462:	8a7b      	ldrh	r3, [r7, #18]
 8019464:	ed96 0a00 	vldr	s0, [r6]
 8019468:	b21b      	sxth	r3, r3
 801946a:	ee07 3a90 	vmov	s15, r3
 801946e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019472:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8019476:	f002 ff45 	bl	801c304 <logf>
							+ IR_Segment.LF :
 801947a:	4b3a      	ldr	r3, [pc, #232]	; (8019564 <get_wallsensor_data2+0x564>)
 801947c:	edd3 7a00 	vldr	s15, [r3]
 8019480:	eee8 7a40 	vfms.f32	s15, s16, s0
					IR_Sen.LF = -IR_Coefficient.LF
 8019484:	edc8 7a00 	vstr	s15, [r8]
		HAL_GPIO_WritePin(IRLED_RSLF_GPIO_Port, IRLED_RSLF_Pin, 0); //LED_RSLF
 8019488:	2200      	movs	r2, #0
 801948a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801948e:	4832      	ldr	r0, [pc, #200]	; (8019558 <get_wallsensor_data2+0x558>)
 8019490:	f7f0 fc38 	bl	8009d04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IRLED_RFLS_GPIO_Port, IRLED_RFLS_Pin, 1); //LED_RFLS
 8019494:	2201      	movs	r2, #1
 8019496:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801949a:	482f      	ldr	r0, [pc, #188]	; (8019558 <get_wallsensor_data2+0x558>)
 801949c:	f7f0 fc32 	bl	8009d04 <HAL_GPIO_WritePin>
		IRLED_phase = 2;
 80194a0:	2302      	movs	r3, #2
 80194a2:	f88a 3000 	strb.w	r3, [sl]
		break;
 80194a6:	e705      	b.n	80192b4 <get_wallsensor_data2+0x2b4>
					IR_Sen.RS = IR_Sen_raw.RSw - IR_Sen_buffer.RS : 0;
 80194a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194ac:	d50b      	bpl.n	80194c6 <get_wallsensor_data2+0x4c6>
 80194ae:	8a3b      	ldrh	r3, [r7, #16]
 80194b0:	ed96 7a02 	vldr	s14, [r6, #8]
 80194b4:	b21b      	sxth	r3, r3
 80194b6:	ee07 3a90 	vmov	s15, r3
 80194ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80194be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80194c2:	edc8 7a02 	vstr	s15, [r8, #8]
			IR_Sen_buffer.LF < IR_Sen_raw.LSw ?
 80194c6:	ed96 7a00 	vldr	s14, [r6]
 80194ca:	8a7b      	ldrh	r3, [r7, #18]
 80194cc:	b21b      	sxth	r3, r3
 80194ce:	ee07 3a90 	vmov	s15, r3
 80194d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					IR_Sen.LF = IR_Sen_raw.LSw - IR_Sen_buffer.LF : 0;
 80194d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80194da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194de:	d5d3      	bpl.n	8019488 <get_wallsensor_data2+0x488>
 80194e0:	8a7b      	ldrh	r3, [r7, #18]
 80194e2:	ed96 7a00 	vldr	s14, [r6]
 80194e6:	b21b      	sxth	r3, r3
 80194e8:	ee07 3a90 	vmov	s15, r3
 80194ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80194f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80194f4:	edc8 7a00 	vstr	s15, [r8]
 80194f8:	e7c6      	b.n	8019488 <get_wallsensor_data2+0x488>
					IR_Sen.RF = IR_Sen_raw.RSw - IR_Sen_buffer.RF : 0;
 80194fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194fe:	d50b      	bpl.n	8019518 <get_wallsensor_data2+0x518>
 8019500:	8a3b      	ldrh	r3, [r7, #16]
 8019502:	ed96 7a03 	vldr	s14, [r6, #12]
 8019506:	b21b      	sxth	r3, r3
 8019508:	ee07 3a90 	vmov	s15, r3
 801950c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019510:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019514:	edc8 7a03 	vstr	s15, [r8, #12]
			IR_Sen_buffer.LS < IR_Sen_raw.LSw ?
 8019518:	ed96 7a01 	vldr	s14, [r6, #4]
 801951c:	8a7b      	ldrh	r3, [r7, #18]
 801951e:	b21b      	sxth	r3, r3
 8019520:	ee07 3a90 	vmov	s15, r3
 8019524:	eef8 7ae7 	vcvt.f32.s32	s15, s15
					IR_Sen.LS = IR_Sen_raw.LSw - IR_Sen_buffer.LS : 0;
 8019528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801952c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019530:	f57f aeb1 	bpl.w	8019296 <get_wallsensor_data2+0x296>
 8019534:	8a7b      	ldrh	r3, [r7, #18]
 8019536:	ed96 7a01 	vldr	s14, [r6, #4]
 801953a:	b21b      	sxth	r3, r3
 801953c:	ee07 3a90 	vmov	s15, r3
 8019540:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019544:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019548:	edc8 7a01 	vstr	s15, [r8, #4]
 801954c:	e6a3      	b.n	8019296 <get_wallsensor_data2+0x296>
 801954e:	bf00      	nop
 8019550:	20009828 	.word	0x20009828
 8019554:	20000894 	.word	0x20000894
 8019558:	40020400 	.word	0x40020400
 801955c:	20002948 	.word	0x20002948
 8019560:	20000008 	.word	0x20000008
 8019564:	2000006c 	.word	0x2000006c

08019568 <edge_break>:

void edge_break(int8_t _dir, float _target_vel, float _acc) {
 8019568:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	float Edge_Thr_DOWN_R;
	float Edge_Thr_UP_L;
	float Edge_Thr_DOWN_L;
	float Edge_Thr_Exist_R;
	float Edge_Thr_Exist_L;
	if (Flag_diagMode == false) {
 801956c:	4e96      	ldr	r6, [pc, #600]	; (80197c8 <edge_break+0x260>)
 801956e:	7833      	ldrb	r3, [r6, #0]
void edge_break(int8_t _dir, float _target_vel, float _acc) {
 8019570:	ed2d 8b04 	vpush	{d8-d9}
 8019574:	eeb0 8a40 	vmov.f32	s16, s0
	if (Flag_diagMode == false) {
 8019578:	2b00      	cmp	r3, #0
 801957a:	d15f      	bne.n	801963c <edge_break+0xd4>
		Edge_Thr_Exist_R = 6.0;
 801957c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
		Edge_Thr_Exist_L = 6.0;
		Edge_Thr_UP_R = 0.1;
		Edge_Thr_DOWN_R = -0.05;
 8019580:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80197cc <edge_break+0x264>
	if (Flag_diagMode == false) {
 8019584:	f04f 0800 	mov.w	r8, #0
 8019588:	f8df 9268 	ldr.w	r9, [pc, #616]	; 80197f4 <edge_break+0x28c>
		Edge_Thr_UP_R = 0.1;
		Edge_Thr_DOWN_R = -0.04;
		Edge_Thr_UP_L = 0.1;
		Edge_Thr_DOWN_L = -0.04;
	}
	if (idealState.vel < _target_vel) {
 801958c:	4c90      	ldr	r4, [pc, #576]	; (80197d0 <edge_break+0x268>)
	} else {
		idealState.acc = -_acc;
	}

	if (_dir == Right) { //E
		if (IR_Sen.RS < IR_Det.RS) {
 801958e:	4f91      	ldr	r7, [pc, #580]	; (80197d4 <edge_break+0x26c>)
	if (idealState.vel < _target_vel) {
 8019590:	edd4 7a03 	vldr	s15, [r4, #12]
		if (IR_Sen.RS < IR_Det.RS) {
 8019594:	4b90      	ldr	r3, [pc, #576]	; (80197d8 <edge_break+0x270>)
	if (idealState.vel < _target_vel) {
 8019596:	eef4 7ac8 	vcmpe.f32	s15, s16
 801959a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		idealState.acc = -_acc;
 801959e:	bf58      	it	pl
 80195a0:	eef1 0a60 	vnegpl.f32	s1, s1
	if (_dir == Right) { //E
 80195a4:	3001      	adds	r0, #1
		idealState.acc = -_acc;
 80195a6:	edc4 0a04 	vstr	s1, [r4, #16]
	if (_dir == Right) { //E
 80195aa:	f000 80ca 	beq.w	8019742 <edge_break+0x1da>
					break;
				}
			}
		}
	} else { //
		if (IR_Sen.LS < IR_Det.LS) {
 80195ae:	ed97 6a01 	vldr	s12, [r7, #4]
 80195b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80195b6:	4d89      	ldr	r5, [pc, #548]	; (80197dc <edge_break+0x274>)
 80195b8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80195bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195c0:	d545      	bpl.n	801964e <edge_break+0xe6>
					idealState.vel = _target_vel;
					idealState.acc = 0.0;
				}
				if ((IR_Sen_dif_1.LS > Edge_Thr_UP_L
				&& IR_Sen.LS > Edge_Thr_Exist_L
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 80195c2:	eeb2 6a06 	vmov.f32	s12, #38	; 0x41300000  11.0
					idealState.acc = 0.0;
 80195c6:	2100      	movs	r1, #0
				if ((IR_Sen_dif_1.LS > Edge_Thr_UP_L
 80195c8:	4a85      	ldr	r2, [pc, #532]	; (80197e0 <edge_break+0x278>)
 80195ca:	ed9f 7a86 	vldr	s14, [pc, #536]	; 80197e4 <edge_break+0x27c>
			while (!Flag_failSafeEn) {
 80195ce:	782b      	ldrb	r3, [r5, #0]
 80195d0:	bb63      	cbnz	r3, 801962c <edge_break+0xc4>
				if (idealState.acc > 0.0 ?
 80195d2:	edd4 7a04 	vldr	s15, [r4, #16]
 80195d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						idealState.vel > _target_vel :
 80195da:	edd4 7a03 	vldr	s15, [r4, #12]
				if (idealState.acc > 0.0 ?
 80195de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195e2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80195e6:	f340 80a0 	ble.w	801972a <edge_break+0x1c2>
 80195ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80195ee:	bf4c      	ite	mi
 80195f0:	2301      	movmi	r3, #1
 80195f2:	2300      	movpl	r3, #0
 80195f4:	b113      	cbz	r3, 80195fc <edge_break+0x94>
					idealState.vel = _target_vel;
 80195f6:	ed84 8a03 	vstr	s16, [r4, #12]
					idealState.acc = 0.0;
 80195fa:	6121      	str	r1, [r4, #16]
				if ((IR_Sen_dif_1.LS > Edge_Thr_UP_L
 80195fc:	edd2 7a01 	vldr	s15, [r2, #4]
 8019600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8019604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019608:	dd06      	ble.n	8019618 <edge_break+0xb0>
				&& IR_Sen.LS > Edge_Thr_Exist_L
 801960a:	edd7 7a01 	vldr	s15, [r7, #4]
 801960e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8019612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019616:	d409      	bmi.n	801962c <edge_break+0xc4>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 8019618:	7833      	ldrb	r3, [r6, #0]
 801961a:	2b00      	cmp	r3, #0
 801961c:	d1d7      	bne.n	80195ce <edge_break+0x66>
 801961e:	edd7 7a03 	vldr	s15, [r7, #12]
 8019622:	eef4 7ac6 	vcmpe.f32	s15, s12
 8019626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801962a:	d5d0      	bpl.n	80195ce <edge_break+0x66>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
					break;
				}
			}
		}
		idealState.dis = 0.0;
 801962c:	2300      	movs	r3, #0
		realState.dis = 0.0;
 801962e:	4a6e      	ldr	r2, [pc, #440]	; (80197e8 <edge_break+0x280>)
		idealState.dis = 0.0;
 8019630:	6023      	str	r3, [r4, #0]
		realState.dis = 0.0;
 8019632:	6013      	str	r3, [r2, #0]
	}
}
 8019634:	ecbd 8b04 	vpop	{d8-d9}
 8019638:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801963c:	f04f 0800 	mov.w	r8, #0
 8019640:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 80197f8 <edge_break+0x290>
		Edge_Thr_Exist_R = 0.0;
 8019644:	eddf 6a69 	vldr	s13, [pc, #420]	; 80197ec <edge_break+0x284>
		Edge_Thr_DOWN_R = -0.04;
 8019648:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80197f0 <edge_break+0x288>
 801964c:	e79e      	b.n	801958c <edge_break+0x24>
				|| (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 801964e:	eef2 6a06 	vmov.f32	s13, #38	; 0x41300000  11.0
					idealState.acc = 0.0;
 8019652:	2100      	movs	r1, #0
				if ((IR_Sen_dif_1.LS < Edge_Thr_DOWN_L) //&& IR_Sen.LS < 8.5)
 8019654:	4a62      	ldr	r2, [pc, #392]	; (80197e0 <edge_break+0x278>)
			while (!Flag_failSafeEn) {
 8019656:	782b      	ldrb	r3, [r5, #0]
 8019658:	bb23      	cbnz	r3, 80196a4 <edge_break+0x13c>
				if (idealState.acc > 0.0 ?
 801965a:	edd4 7a04 	vldr	s15, [r4, #16]
 801965e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						idealState.vel > _target_vel :
 8019662:	edd4 7a03 	vldr	s15, [r4, #12]
				if (idealState.acc > 0.0 ?
 8019666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801966a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801966e:	dd62      	ble.n	8019736 <edge_break+0x1ce>
 8019670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019674:	bf4c      	ite	mi
 8019676:	2301      	movmi	r3, #1
 8019678:	2300      	movpl	r3, #0
 801967a:	b113      	cbz	r3, 8019682 <edge_break+0x11a>
					idealState.vel = _target_vel;
 801967c:	ed84 8a03 	vstr	s16, [r4, #12]
					idealState.acc = 0.0;
 8019680:	6121      	str	r1, [r4, #16]
				if ((IR_Sen_dif_1.LS < Edge_Thr_DOWN_L) //&& IR_Sen.LS < 8.5)
 8019682:	edd2 7a01 	vldr	s15, [r2, #4]
 8019686:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801968a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801968e:	dc09      	bgt.n	80196a4 <edge_break+0x13c>
				|| (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 8019690:	7833      	ldrb	r3, [r6, #0]
 8019692:	2b00      	cmp	r3, #0
 8019694:	d1df      	bne.n	8019656 <edge_break+0xee>
 8019696:	edd7 7a03 	vldr	s15, [r7, #12]
 801969a:	eef4 7ae6 	vcmpe.f32	s15, s13
 801969e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196a2:	d5d8      	bpl.n	8019656 <edge_break+0xee>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 80196a4:	eeb2 9a06 	vmov.f32	s18, #38	; 0x41300000  11.0
					idealState.acc = 0.0;
 80196a8:	f04f 0b00 	mov.w	fp, #0
				if ((IR_Sen_dif_1.LS > Edge_Thr_UP_L
 80196ac:	f8df a130 	ldr.w	sl, [pc, #304]	; 80197e0 <edge_break+0x278>
 80196b0:	eddf 8a4c 	vldr	s17, [pc, #304]	; 80197e4 <edge_break+0x27c>
			while (!Flag_failSafeEn) {
 80196b4:	782b      	ldrb	r3, [r5, #0]
 80196b6:	2b00      	cmp	r3, #0
 80196b8:	d1b8      	bne.n	801962c <edge_break+0xc4>
				if (idealState.acc > 0.0 ?
 80196ba:	edd4 7a04 	vldr	s15, [r4, #16]
 80196be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						idealState.vel > _target_vel :
 80196c2:	edd4 7a03 	vldr	s15, [r4, #12]
				if (idealState.acc > 0.0 ?
 80196c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196ca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80196ce:	dd26      	ble.n	801971e <edge_break+0x1b6>
 80196d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196d4:	bf4c      	ite	mi
 80196d6:	2301      	movmi	r3, #1
 80196d8:	2300      	movpl	r3, #0
 80196da:	b11b      	cbz	r3, 80196e4 <edge_break+0x17c>
					idealState.vel = _target_vel;
 80196dc:	ed84 8a03 	vstr	s16, [r4, #12]
					idealState.acc = 0.0;
 80196e0:	f8c4 b010 	str.w	fp, [r4, #16]
				if ((IR_Sen_dif_1.LS > Edge_Thr_UP_L
 80196e4:	edda 7a01 	vldr	s15, [sl, #4]
 80196e8:	eef4 7ae8 	vcmpe.f32	s15, s17
 80196ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80196f0:	dd0a      	ble.n	8019708 <edge_break+0x1a0>
				&& IR_Sen.LS > Edge_Thr_Exist_L - 1.0
 80196f2:	6878      	ldr	r0, [r7, #4]
 80196f4:	f7ee fe60 	bl	80083b8 <__aeabi_f2d>
 80196f8:	4602      	mov	r2, r0
 80196fa:	460b      	mov	r3, r1
 80196fc:	4640      	mov	r0, r8
 80196fe:	4649      	mov	r1, r9
 8019700:	f7ef f920 	bl	8008944 <__aeabi_dcmplt>
 8019704:	2800      	cmp	r0, #0
 8019706:	d191      	bne.n	801962c <edge_break+0xc4>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 8019708:	7833      	ldrb	r3, [r6, #0]
 801970a:	2b00      	cmp	r3, #0
 801970c:	d1d2      	bne.n	80196b4 <edge_break+0x14c>
 801970e:	edd7 7a03 	vldr	s15, [r7, #12]
 8019712:	eef4 7ac9 	vcmpe.f32	s15, s18
 8019716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801971a:	d5cb      	bpl.n	80196b4 <edge_break+0x14c>
 801971c:	e786      	b.n	801962c <edge_break+0xc4>
				if (idealState.acc > 0.0 ?
 801971e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019722:	bfcc      	ite	gt
 8019724:	2301      	movgt	r3, #1
 8019726:	2300      	movle	r3, #0
 8019728:	e7d7      	b.n	80196da <edge_break+0x172>
				if (idealState.acc > 0.0 ?
 801972a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801972e:	bfcc      	ite	gt
 8019730:	2301      	movgt	r3, #1
 8019732:	2300      	movle	r3, #0
 8019734:	e75e      	b.n	80195f4 <edge_break+0x8c>
				if (idealState.acc > 0.0 ?
 8019736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801973a:	bfcc      	ite	gt
 801973c:	2301      	movgt	r3, #1
 801973e:	2300      	movle	r3, #0
 8019740:	e79b      	b.n	801967a <edge_break+0x112>
		if (IR_Sen.RS < IR_Det.RS) {
 8019742:	ed97 6a02 	vldr	s12, [r7, #8]
 8019746:	edd3 7a02 	vldr	s15, [r3, #8]
 801974a:	4d24      	ldr	r5, [pc, #144]	; (80197dc <edge_break+0x274>)
 801974c:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8019750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019754:	d552      	bpl.n	80197fc <edge_break+0x294>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 8019756:	eeb2 6a06 	vmov.f32	s12, #38	; 0x41300000  11.0
					idealState.acc = 0.0;
 801975a:	2100      	movs	r1, #0
				if ((IR_Sen_dif_1.RS > Edge_Thr_UP_R
 801975c:	4a20      	ldr	r2, [pc, #128]	; (80197e0 <edge_break+0x278>)
 801975e:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80197e4 <edge_break+0x27c>
			while (!Flag_failSafeEn) {
 8019762:	782b      	ldrb	r3, [r5, #0]
 8019764:	2b00      	cmp	r3, #0
 8019766:	f47f af65 	bne.w	8019634 <edge_break+0xcc>
				if (idealState.acc > 0.0 ?
 801976a:	edd4 7a04 	vldr	s15, [r4, #16]
 801976e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						idealState.vel > _target_vel :
 8019772:	edd4 7a03 	vldr	s15, [r4, #12]
				if (idealState.acc > 0.0 ?
 8019776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801977a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801977e:	f340 80ad 	ble.w	80198dc <edge_break+0x374>
 8019782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019786:	bf4c      	ite	mi
 8019788:	2301      	movmi	r3, #1
 801978a:	2300      	movpl	r3, #0
 801978c:	b113      	cbz	r3, 8019794 <edge_break+0x22c>
					idealState.vel = _target_vel;
 801978e:	ed84 8a03 	vstr	s16, [r4, #12]
					idealState.acc = 0.0;
 8019792:	6121      	str	r1, [r4, #16]
				if ((IR_Sen_dif_1.RS > Edge_Thr_UP_R
 8019794:	edd2 7a02 	vldr	s15, [r2, #8]
 8019798:	eef4 7ac7 	vcmpe.f32	s15, s14
 801979c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197a0:	dd07      	ble.n	80197b2 <edge_break+0x24a>
				&& IR_Sen.RS > Edge_Thr_Exist_R
 80197a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80197a6:	eef4 6ae7 	vcmpe.f32	s13, s15
 80197aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197ae:	f53f af41 	bmi.w	8019634 <edge_break+0xcc>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 80197b2:	7833      	ldrb	r3, [r6, #0]
 80197b4:	2b00      	cmp	r3, #0
 80197b6:	d1d4      	bne.n	8019762 <edge_break+0x1fa>
 80197b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80197bc:	eef4 7ac6 	vcmpe.f32	s15, s12
 80197c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197c4:	d5cd      	bpl.n	8019762 <edge_break+0x1fa>
 80197c6:	e735      	b.n	8019634 <edge_break+0xcc>
 80197c8:	20002949 	.word	0x20002949
 80197cc:	bd4ccccd 	.word	0xbd4ccccd
 80197d0:	2000a7e0 	.word	0x2000a7e0
 80197d4:	20007898 	.word	0x20007898
 80197d8:	20000030 	.word	0x20000030
 80197dc:	20013524 	.word	0x20013524
 80197e0:	2000294c 	.word	0x2000294c
 80197e4:	3dcccccd 	.word	0x3dcccccd
 80197e8:	200078b0 	.word	0x200078b0
 80197ec:	00000000 	.word	0x00000000
 80197f0:	bd23d70a 	.word	0xbd23d70a
 80197f4:	40140000 	.word	0x40140000
 80197f8:	bff00000 	.word	0xbff00000
				|| (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 80197fc:	eef2 6a06 	vmov.f32	s13, #38	; 0x41300000  11.0
					idealState.acc = 0.0;
 8019800:	2100      	movs	r1, #0
				if ((IR_Sen_dif_1.RS < Edge_Thr_DOWN_R) //&& IR_Sen.RS < 8.5)
 8019802:	4a3c      	ldr	r2, [pc, #240]	; (80198f4 <edge_break+0x38c>)
			while (!Flag_failSafeEn) {
 8019804:	782b      	ldrb	r3, [r5, #0]
 8019806:	bb23      	cbnz	r3, 8019852 <edge_break+0x2ea>
				if (idealState.acc > 0.0 ?
 8019808:	edd4 7a04 	vldr	s15, [r4, #16]
 801980c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						idealState.vel > _target_vel :
 8019810:	edd4 7a03 	vldr	s15, [r4, #12]
				if (idealState.acc > 0.0 ?
 8019814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019818:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801981c:	dd64      	ble.n	80198e8 <edge_break+0x380>
 801981e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019822:	bf4c      	ite	mi
 8019824:	2301      	movmi	r3, #1
 8019826:	2300      	movpl	r3, #0
 8019828:	b113      	cbz	r3, 8019830 <edge_break+0x2c8>
					idealState.vel = _target_vel;
 801982a:	ed84 8a03 	vstr	s16, [r4, #12]
					idealState.acc = 0.0;
 801982e:	6121      	str	r1, [r4, #16]
				if ((IR_Sen_dif_1.RS < Edge_Thr_DOWN_R) //&& IR_Sen.RS < 8.5)
 8019830:	edd2 7a02 	vldr	s15, [r2, #8]
 8019834:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8019838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801983c:	dc09      	bgt.n	8019852 <edge_break+0x2ea>
				|| (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 801983e:	7833      	ldrb	r3, [r6, #0]
 8019840:	2b00      	cmp	r3, #0
 8019842:	d1df      	bne.n	8019804 <edge_break+0x29c>
 8019844:	edd7 7a03 	vldr	s15, [r7, #12]
 8019848:	eef4 7ae6 	vcmpe.f32	s15, s13
 801984c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019850:	d5d8      	bpl.n	8019804 <edge_break+0x29c>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 8019852:	eeb2 9a06 	vmov.f32	s18, #38	; 0x41300000  11.0
					idealState.acc = 0.0;
 8019856:	f04f 0b00 	mov.w	fp, #0
				if ((IR_Sen_dif_1.RS > Edge_Thr_UP_R
 801985a:	f8df a098 	ldr.w	sl, [pc, #152]	; 80198f4 <edge_break+0x38c>
 801985e:	eddf 8a26 	vldr	s17, [pc, #152]	; 80198f8 <edge_break+0x390>
			while (!Flag_failSafeEn) {
 8019862:	782b      	ldrb	r3, [r5, #0]
 8019864:	2b00      	cmp	r3, #0
 8019866:	f47f aee5 	bne.w	8019634 <edge_break+0xcc>
				if (idealState.acc > 0.0 ?
 801986a:	edd4 7a04 	vldr	s15, [r4, #16]
 801986e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
						idealState.vel > _target_vel :
 8019872:	edd4 7a03 	vldr	s15, [r4, #12]
				if (idealState.acc > 0.0 ?
 8019876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801987a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801987e:	dd27      	ble.n	80198d0 <edge_break+0x368>
 8019880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019884:	bf4c      	ite	mi
 8019886:	2301      	movmi	r3, #1
 8019888:	2300      	movpl	r3, #0
 801988a:	b11b      	cbz	r3, 8019894 <edge_break+0x32c>
					idealState.vel = _target_vel;
 801988c:	ed84 8a03 	vstr	s16, [r4, #12]
					idealState.acc = 0.0;
 8019890:	f8c4 b010 	str.w	fp, [r4, #16]
				if ((IR_Sen_dif_1.RS > Edge_Thr_UP_R
 8019894:	edda 7a02 	vldr	s15, [sl, #8]
 8019898:	eef4 7ae8 	vcmpe.f32	s15, s17
 801989c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198a0:	dd0b      	ble.n	80198ba <edge_break+0x352>
				&& IR_Sen.RS > Edge_Thr_Exist_R - 1.0
 80198a2:	68b8      	ldr	r0, [r7, #8]
 80198a4:	f7ee fd88 	bl	80083b8 <__aeabi_f2d>
 80198a8:	4602      	mov	r2, r0
 80198aa:	460b      	mov	r3, r1
 80198ac:	4640      	mov	r0, r8
 80198ae:	4649      	mov	r1, r9
 80198b0:	f7ef f848 	bl	8008944 <__aeabi_dcmplt>
 80198b4:	2800      	cmp	r0, #0
 80198b6:	f47f aebd 	bne.w	8019634 <edge_break+0xcc>
				) || (Flag_diagMode == false && IR_Sen.RF < 11.0)) {
 80198ba:	7833      	ldrb	r3, [r6, #0]
 80198bc:	2b00      	cmp	r3, #0
 80198be:	d1d0      	bne.n	8019862 <edge_break+0x2fa>
 80198c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80198c4:	eef4 7ac9 	vcmpe.f32	s15, s18
 80198c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198cc:	d5c9      	bpl.n	8019862 <edge_break+0x2fa>
 80198ce:	e6b1      	b.n	8019634 <edge_break+0xcc>
				if (idealState.acc > 0.0 ?
 80198d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198d4:	bfcc      	ite	gt
 80198d6:	2301      	movgt	r3, #1
 80198d8:	2300      	movle	r3, #0
 80198da:	e7d6      	b.n	801988a <edge_break+0x322>
				if (idealState.acc > 0.0 ?
 80198dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198e0:	bfcc      	ite	gt
 80198e2:	2301      	movgt	r3, #1
 80198e4:	2300      	movle	r3, #0
 80198e6:	e751      	b.n	801978c <edge_break+0x224>
				if (idealState.acc > 0.0 ?
 80198e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198ec:	bfcc      	ite	gt
 80198ee:	2301      	movgt	r3, #1
 80198f0:	2300      	movle	r3, #0
 80198f2:	e799      	b.n	8019828 <edge_break+0x2c0>
 80198f4:	2000294c 	.word	0x2000294c
 80198f8:	3dcccccd 	.word	0x3dcccccd

080198fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80198fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8019934 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8019900:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8019902:	e003      	b.n	801990c <LoopCopyDataInit>

08019904 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8019904:	4b0c      	ldr	r3, [pc, #48]	; (8019938 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8019906:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8019908:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801990a:	3104      	adds	r1, #4

0801990c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 801990c:	480b      	ldr	r0, [pc, #44]	; (801993c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801990e:	4b0c      	ldr	r3, [pc, #48]	; (8019940 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8019910:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8019912:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8019914:	d3f6      	bcc.n	8019904 <CopyDataInit>
  ldr  r2, =_sbss
 8019916:	4a0b      	ldr	r2, [pc, #44]	; (8019944 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8019918:	e002      	b.n	8019920 <LoopFillZerobss>

0801991a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801991a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 801991c:	f842 3b04 	str.w	r3, [r2], #4

08019920 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8019920:	4b09      	ldr	r3, [pc, #36]	; (8019948 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8019922:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8019924:	d3f9      	bcc.n	801991a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8019926:	f7ff fb15 	bl	8018f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801992a:	f000 f811 	bl	8019950 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801992e:	f7f4 f853 	bl	800d9d8 <main>
  bx  lr    
 8019932:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8019934:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8019938:	0801d7c0 	.word	0x0801d7c0
  ldr  r0, =_sdata
 801993c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8019940:	20000834 	.word	0x20000834
  ldr  r2, =_sbss
 8019944:	20000834 	.word	0x20000834
  ldr  r3, = _ebss
 8019948:	20016710 	.word	0x20016710

0801994c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801994c:	e7fe      	b.n	801994c <ADC_IRQHandler>
	...

08019950 <__libc_init_array>:
 8019950:	b570      	push	{r4, r5, r6, lr}
 8019952:	4e0d      	ldr	r6, [pc, #52]	; (8019988 <__libc_init_array+0x38>)
 8019954:	4c0d      	ldr	r4, [pc, #52]	; (801998c <__libc_init_array+0x3c>)
 8019956:	1ba4      	subs	r4, r4, r6
 8019958:	10a4      	asrs	r4, r4, #2
 801995a:	2500      	movs	r5, #0
 801995c:	42a5      	cmp	r5, r4
 801995e:	d109      	bne.n	8019974 <__libc_init_array+0x24>
 8019960:	4e0b      	ldr	r6, [pc, #44]	; (8019990 <__libc_init_array+0x40>)
 8019962:	4c0c      	ldr	r4, [pc, #48]	; (8019994 <__libc_init_array+0x44>)
 8019964:	f003 fbda 	bl	801d11c <_init>
 8019968:	1ba4      	subs	r4, r4, r6
 801996a:	10a4      	asrs	r4, r4, #2
 801996c:	2500      	movs	r5, #0
 801996e:	42a5      	cmp	r5, r4
 8019970:	d105      	bne.n	801997e <__libc_init_array+0x2e>
 8019972:	bd70      	pop	{r4, r5, r6, pc}
 8019974:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019978:	4798      	blx	r3
 801997a:	3501      	adds	r5, #1
 801997c:	e7ee      	b.n	801995c <__libc_init_array+0xc>
 801997e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8019982:	4798      	blx	r3
 8019984:	3501      	adds	r5, #1
 8019986:	e7f2      	b.n	801996e <__libc_init_array+0x1e>
 8019988:	0801d7b8 	.word	0x0801d7b8
 801998c:	0801d7b8 	.word	0x0801d7b8
 8019990:	0801d7b8 	.word	0x0801d7b8
 8019994:	0801d7bc 	.word	0x0801d7bc

08019998 <__cvt>:
 8019998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801999c:	ec55 4b10 	vmov	r4, r5, d0
 80199a0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80199a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80199a6:	2d00      	cmp	r5, #0
 80199a8:	460e      	mov	r6, r1
 80199aa:	4691      	mov	r9, r2
 80199ac:	4619      	mov	r1, r3
 80199ae:	bfb8      	it	lt
 80199b0:	4622      	movlt	r2, r4
 80199b2:	462b      	mov	r3, r5
 80199b4:	f027 0720 	bic.w	r7, r7, #32
 80199b8:	bfbb      	ittet	lt
 80199ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80199be:	461d      	movlt	r5, r3
 80199c0:	2300      	movge	r3, #0
 80199c2:	232d      	movlt	r3, #45	; 0x2d
 80199c4:	bfb8      	it	lt
 80199c6:	4614      	movlt	r4, r2
 80199c8:	2f46      	cmp	r7, #70	; 0x46
 80199ca:	700b      	strb	r3, [r1, #0]
 80199cc:	d004      	beq.n	80199d8 <__cvt+0x40>
 80199ce:	2f45      	cmp	r7, #69	; 0x45
 80199d0:	d100      	bne.n	80199d4 <__cvt+0x3c>
 80199d2:	3601      	adds	r6, #1
 80199d4:	2102      	movs	r1, #2
 80199d6:	e000      	b.n	80199da <__cvt+0x42>
 80199d8:	2103      	movs	r1, #3
 80199da:	ab03      	add	r3, sp, #12
 80199dc:	9301      	str	r3, [sp, #4]
 80199de:	ab02      	add	r3, sp, #8
 80199e0:	9300      	str	r3, [sp, #0]
 80199e2:	4632      	mov	r2, r6
 80199e4:	4653      	mov	r3, sl
 80199e6:	ec45 4b10 	vmov	d0, r4, r5
 80199ea:	f000 fed5 	bl	801a798 <_dtoa_r>
 80199ee:	2f47      	cmp	r7, #71	; 0x47
 80199f0:	4680      	mov	r8, r0
 80199f2:	d102      	bne.n	80199fa <__cvt+0x62>
 80199f4:	f019 0f01 	tst.w	r9, #1
 80199f8:	d026      	beq.n	8019a48 <__cvt+0xb0>
 80199fa:	2f46      	cmp	r7, #70	; 0x46
 80199fc:	eb08 0906 	add.w	r9, r8, r6
 8019a00:	d111      	bne.n	8019a26 <__cvt+0x8e>
 8019a02:	f898 3000 	ldrb.w	r3, [r8]
 8019a06:	2b30      	cmp	r3, #48	; 0x30
 8019a08:	d10a      	bne.n	8019a20 <__cvt+0x88>
 8019a0a:	2200      	movs	r2, #0
 8019a0c:	2300      	movs	r3, #0
 8019a0e:	4620      	mov	r0, r4
 8019a10:	4629      	mov	r1, r5
 8019a12:	f7ee ff8d 	bl	8008930 <__aeabi_dcmpeq>
 8019a16:	b918      	cbnz	r0, 8019a20 <__cvt+0x88>
 8019a18:	f1c6 0601 	rsb	r6, r6, #1
 8019a1c:	f8ca 6000 	str.w	r6, [sl]
 8019a20:	f8da 3000 	ldr.w	r3, [sl]
 8019a24:	4499      	add	r9, r3
 8019a26:	2200      	movs	r2, #0
 8019a28:	2300      	movs	r3, #0
 8019a2a:	4620      	mov	r0, r4
 8019a2c:	4629      	mov	r1, r5
 8019a2e:	f7ee ff7f 	bl	8008930 <__aeabi_dcmpeq>
 8019a32:	b938      	cbnz	r0, 8019a44 <__cvt+0xac>
 8019a34:	2230      	movs	r2, #48	; 0x30
 8019a36:	9b03      	ldr	r3, [sp, #12]
 8019a38:	4599      	cmp	r9, r3
 8019a3a:	d905      	bls.n	8019a48 <__cvt+0xb0>
 8019a3c:	1c59      	adds	r1, r3, #1
 8019a3e:	9103      	str	r1, [sp, #12]
 8019a40:	701a      	strb	r2, [r3, #0]
 8019a42:	e7f8      	b.n	8019a36 <__cvt+0x9e>
 8019a44:	f8cd 900c 	str.w	r9, [sp, #12]
 8019a48:	9b03      	ldr	r3, [sp, #12]
 8019a4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019a4c:	eba3 0308 	sub.w	r3, r3, r8
 8019a50:	4640      	mov	r0, r8
 8019a52:	6013      	str	r3, [r2, #0]
 8019a54:	b004      	add	sp, #16
 8019a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08019a5a <__exponent>:
 8019a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019a5c:	4603      	mov	r3, r0
 8019a5e:	2900      	cmp	r1, #0
 8019a60:	bfb8      	it	lt
 8019a62:	4249      	neglt	r1, r1
 8019a64:	f803 2b02 	strb.w	r2, [r3], #2
 8019a68:	bfb4      	ite	lt
 8019a6a:	222d      	movlt	r2, #45	; 0x2d
 8019a6c:	222b      	movge	r2, #43	; 0x2b
 8019a6e:	2909      	cmp	r1, #9
 8019a70:	7042      	strb	r2, [r0, #1]
 8019a72:	dd20      	ble.n	8019ab6 <__exponent+0x5c>
 8019a74:	f10d 0207 	add.w	r2, sp, #7
 8019a78:	4617      	mov	r7, r2
 8019a7a:	260a      	movs	r6, #10
 8019a7c:	fb91 f5f6 	sdiv	r5, r1, r6
 8019a80:	fb06 1115 	mls	r1, r6, r5, r1
 8019a84:	3130      	adds	r1, #48	; 0x30
 8019a86:	2d09      	cmp	r5, #9
 8019a88:	f802 1c01 	strb.w	r1, [r2, #-1]
 8019a8c:	f102 34ff 	add.w	r4, r2, #4294967295
 8019a90:	4629      	mov	r1, r5
 8019a92:	dc09      	bgt.n	8019aa8 <__exponent+0x4e>
 8019a94:	3130      	adds	r1, #48	; 0x30
 8019a96:	3a02      	subs	r2, #2
 8019a98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019a9c:	42ba      	cmp	r2, r7
 8019a9e:	461c      	mov	r4, r3
 8019aa0:	d304      	bcc.n	8019aac <__exponent+0x52>
 8019aa2:	1a20      	subs	r0, r4, r0
 8019aa4:	b003      	add	sp, #12
 8019aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019aa8:	4622      	mov	r2, r4
 8019aaa:	e7e7      	b.n	8019a7c <__exponent+0x22>
 8019aac:	f812 1b01 	ldrb.w	r1, [r2], #1
 8019ab0:	f803 1b01 	strb.w	r1, [r3], #1
 8019ab4:	e7f2      	b.n	8019a9c <__exponent+0x42>
 8019ab6:	2230      	movs	r2, #48	; 0x30
 8019ab8:	461c      	mov	r4, r3
 8019aba:	4411      	add	r1, r2
 8019abc:	f804 2b02 	strb.w	r2, [r4], #2
 8019ac0:	7059      	strb	r1, [r3, #1]
 8019ac2:	e7ee      	b.n	8019aa2 <__exponent+0x48>

08019ac4 <_printf_float>:
 8019ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ac8:	b08d      	sub	sp, #52	; 0x34
 8019aca:	460c      	mov	r4, r1
 8019acc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8019ad0:	4616      	mov	r6, r2
 8019ad2:	461f      	mov	r7, r3
 8019ad4:	4605      	mov	r5, r0
 8019ad6:	f001 fda9 	bl	801b62c <_localeconv_r>
 8019ada:	6803      	ldr	r3, [r0, #0]
 8019adc:	9304      	str	r3, [sp, #16]
 8019ade:	4618      	mov	r0, r3
 8019ae0:	f7ee faae 	bl	8008040 <strlen>
 8019ae4:	2300      	movs	r3, #0
 8019ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8019ae8:	f8d8 3000 	ldr.w	r3, [r8]
 8019aec:	9005      	str	r0, [sp, #20]
 8019aee:	3307      	adds	r3, #7
 8019af0:	f023 0307 	bic.w	r3, r3, #7
 8019af4:	f103 0208 	add.w	r2, r3, #8
 8019af8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8019afc:	f8d4 b000 	ldr.w	fp, [r4]
 8019b00:	f8c8 2000 	str.w	r2, [r8]
 8019b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b08:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8019b0c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8019b10:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8019b14:	9307      	str	r3, [sp, #28]
 8019b16:	f8cd 8018 	str.w	r8, [sp, #24]
 8019b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8019b1e:	4ba5      	ldr	r3, [pc, #660]	; (8019db4 <_printf_float+0x2f0>)
 8019b20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019b24:	f7ee ff36 	bl	8008994 <__aeabi_dcmpun>
 8019b28:	2800      	cmp	r0, #0
 8019b2a:	f040 81fb 	bne.w	8019f24 <_printf_float+0x460>
 8019b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8019b32:	4ba0      	ldr	r3, [pc, #640]	; (8019db4 <_printf_float+0x2f0>)
 8019b34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019b38:	f7ee ff0e 	bl	8008958 <__aeabi_dcmple>
 8019b3c:	2800      	cmp	r0, #0
 8019b3e:	f040 81f1 	bne.w	8019f24 <_printf_float+0x460>
 8019b42:	2200      	movs	r2, #0
 8019b44:	2300      	movs	r3, #0
 8019b46:	4640      	mov	r0, r8
 8019b48:	4649      	mov	r1, r9
 8019b4a:	f7ee fefb 	bl	8008944 <__aeabi_dcmplt>
 8019b4e:	b110      	cbz	r0, 8019b56 <_printf_float+0x92>
 8019b50:	232d      	movs	r3, #45	; 0x2d
 8019b52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019b56:	4b98      	ldr	r3, [pc, #608]	; (8019db8 <_printf_float+0x2f4>)
 8019b58:	4a98      	ldr	r2, [pc, #608]	; (8019dbc <_printf_float+0x2f8>)
 8019b5a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8019b5e:	bf8c      	ite	hi
 8019b60:	4690      	movhi	r8, r2
 8019b62:	4698      	movls	r8, r3
 8019b64:	2303      	movs	r3, #3
 8019b66:	f02b 0204 	bic.w	r2, fp, #4
 8019b6a:	6123      	str	r3, [r4, #16]
 8019b6c:	6022      	str	r2, [r4, #0]
 8019b6e:	f04f 0900 	mov.w	r9, #0
 8019b72:	9700      	str	r7, [sp, #0]
 8019b74:	4633      	mov	r3, r6
 8019b76:	aa0b      	add	r2, sp, #44	; 0x2c
 8019b78:	4621      	mov	r1, r4
 8019b7a:	4628      	mov	r0, r5
 8019b7c:	f000 f9e2 	bl	8019f44 <_printf_common>
 8019b80:	3001      	adds	r0, #1
 8019b82:	f040 8093 	bne.w	8019cac <_printf_float+0x1e8>
 8019b86:	f04f 30ff 	mov.w	r0, #4294967295
 8019b8a:	b00d      	add	sp, #52	; 0x34
 8019b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b90:	6861      	ldr	r1, [r4, #4]
 8019b92:	1c4b      	adds	r3, r1, #1
 8019b94:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8019b98:	d13f      	bne.n	8019c1a <_printf_float+0x156>
 8019b9a:	2306      	movs	r3, #6
 8019b9c:	6063      	str	r3, [r4, #4]
 8019b9e:	2300      	movs	r3, #0
 8019ba0:	9303      	str	r3, [sp, #12]
 8019ba2:	ab0a      	add	r3, sp, #40	; 0x28
 8019ba4:	9302      	str	r3, [sp, #8]
 8019ba6:	ab09      	add	r3, sp, #36	; 0x24
 8019ba8:	9300      	str	r3, [sp, #0]
 8019baa:	ec49 8b10 	vmov	d0, r8, r9
 8019bae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8019bb2:	6022      	str	r2, [r4, #0]
 8019bb4:	f8cd a004 	str.w	sl, [sp, #4]
 8019bb8:	6861      	ldr	r1, [r4, #4]
 8019bba:	4628      	mov	r0, r5
 8019bbc:	f7ff feec 	bl	8019998 <__cvt>
 8019bc0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8019bc4:	2b47      	cmp	r3, #71	; 0x47
 8019bc6:	4680      	mov	r8, r0
 8019bc8:	d109      	bne.n	8019bde <_printf_float+0x11a>
 8019bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019bcc:	1cd8      	adds	r0, r3, #3
 8019bce:	db02      	blt.n	8019bd6 <_printf_float+0x112>
 8019bd0:	6862      	ldr	r2, [r4, #4]
 8019bd2:	4293      	cmp	r3, r2
 8019bd4:	dd57      	ble.n	8019c86 <_printf_float+0x1c2>
 8019bd6:	f1aa 0a02 	sub.w	sl, sl, #2
 8019bda:	fa5f fa8a 	uxtb.w	sl, sl
 8019bde:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8019be2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019be4:	d834      	bhi.n	8019c50 <_printf_float+0x18c>
 8019be6:	3901      	subs	r1, #1
 8019be8:	4652      	mov	r2, sl
 8019bea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8019bee:	9109      	str	r1, [sp, #36]	; 0x24
 8019bf0:	f7ff ff33 	bl	8019a5a <__exponent>
 8019bf4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019bf6:	1883      	adds	r3, r0, r2
 8019bf8:	2a01      	cmp	r2, #1
 8019bfa:	4681      	mov	r9, r0
 8019bfc:	6123      	str	r3, [r4, #16]
 8019bfe:	dc02      	bgt.n	8019c06 <_printf_float+0x142>
 8019c00:	6822      	ldr	r2, [r4, #0]
 8019c02:	07d1      	lsls	r1, r2, #31
 8019c04:	d501      	bpl.n	8019c0a <_printf_float+0x146>
 8019c06:	3301      	adds	r3, #1
 8019c08:	6123      	str	r3, [r4, #16]
 8019c0a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8019c0e:	2b00      	cmp	r3, #0
 8019c10:	d0af      	beq.n	8019b72 <_printf_float+0xae>
 8019c12:	232d      	movs	r3, #45	; 0x2d
 8019c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019c18:	e7ab      	b.n	8019b72 <_printf_float+0xae>
 8019c1a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8019c1e:	d002      	beq.n	8019c26 <_printf_float+0x162>
 8019c20:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8019c24:	d1bb      	bne.n	8019b9e <_printf_float+0xda>
 8019c26:	b189      	cbz	r1, 8019c4c <_printf_float+0x188>
 8019c28:	2300      	movs	r3, #0
 8019c2a:	9303      	str	r3, [sp, #12]
 8019c2c:	ab0a      	add	r3, sp, #40	; 0x28
 8019c2e:	9302      	str	r3, [sp, #8]
 8019c30:	ab09      	add	r3, sp, #36	; 0x24
 8019c32:	9300      	str	r3, [sp, #0]
 8019c34:	ec49 8b10 	vmov	d0, r8, r9
 8019c38:	6022      	str	r2, [r4, #0]
 8019c3a:	f8cd a004 	str.w	sl, [sp, #4]
 8019c3e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8019c42:	4628      	mov	r0, r5
 8019c44:	f7ff fea8 	bl	8019998 <__cvt>
 8019c48:	4680      	mov	r8, r0
 8019c4a:	e7be      	b.n	8019bca <_printf_float+0x106>
 8019c4c:	2301      	movs	r3, #1
 8019c4e:	e7a5      	b.n	8019b9c <_printf_float+0xd8>
 8019c50:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8019c54:	d119      	bne.n	8019c8a <_printf_float+0x1c6>
 8019c56:	2900      	cmp	r1, #0
 8019c58:	6863      	ldr	r3, [r4, #4]
 8019c5a:	dd0c      	ble.n	8019c76 <_printf_float+0x1b2>
 8019c5c:	6121      	str	r1, [r4, #16]
 8019c5e:	b913      	cbnz	r3, 8019c66 <_printf_float+0x1a2>
 8019c60:	6822      	ldr	r2, [r4, #0]
 8019c62:	07d2      	lsls	r2, r2, #31
 8019c64:	d502      	bpl.n	8019c6c <_printf_float+0x1a8>
 8019c66:	3301      	adds	r3, #1
 8019c68:	440b      	add	r3, r1
 8019c6a:	6123      	str	r3, [r4, #16]
 8019c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019c6e:	65a3      	str	r3, [r4, #88]	; 0x58
 8019c70:	f04f 0900 	mov.w	r9, #0
 8019c74:	e7c9      	b.n	8019c0a <_printf_float+0x146>
 8019c76:	b913      	cbnz	r3, 8019c7e <_printf_float+0x1ba>
 8019c78:	6822      	ldr	r2, [r4, #0]
 8019c7a:	07d0      	lsls	r0, r2, #31
 8019c7c:	d501      	bpl.n	8019c82 <_printf_float+0x1be>
 8019c7e:	3302      	adds	r3, #2
 8019c80:	e7f3      	b.n	8019c6a <_printf_float+0x1a6>
 8019c82:	2301      	movs	r3, #1
 8019c84:	e7f1      	b.n	8019c6a <_printf_float+0x1a6>
 8019c86:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8019c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019c8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019c8e:	4293      	cmp	r3, r2
 8019c90:	db05      	blt.n	8019c9e <_printf_float+0x1da>
 8019c92:	6822      	ldr	r2, [r4, #0]
 8019c94:	6123      	str	r3, [r4, #16]
 8019c96:	07d1      	lsls	r1, r2, #31
 8019c98:	d5e8      	bpl.n	8019c6c <_printf_float+0x1a8>
 8019c9a:	3301      	adds	r3, #1
 8019c9c:	e7e5      	b.n	8019c6a <_printf_float+0x1a6>
 8019c9e:	2b00      	cmp	r3, #0
 8019ca0:	bfd4      	ite	le
 8019ca2:	f1c3 0302 	rsble	r3, r3, #2
 8019ca6:	2301      	movgt	r3, #1
 8019ca8:	4413      	add	r3, r2
 8019caa:	e7de      	b.n	8019c6a <_printf_float+0x1a6>
 8019cac:	6823      	ldr	r3, [r4, #0]
 8019cae:	055a      	lsls	r2, r3, #21
 8019cb0:	d407      	bmi.n	8019cc2 <_printf_float+0x1fe>
 8019cb2:	6923      	ldr	r3, [r4, #16]
 8019cb4:	4642      	mov	r2, r8
 8019cb6:	4631      	mov	r1, r6
 8019cb8:	4628      	mov	r0, r5
 8019cba:	47b8      	blx	r7
 8019cbc:	3001      	adds	r0, #1
 8019cbe:	d12b      	bne.n	8019d18 <_printf_float+0x254>
 8019cc0:	e761      	b.n	8019b86 <_printf_float+0xc2>
 8019cc2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8019cc6:	f240 80e2 	bls.w	8019e8e <_printf_float+0x3ca>
 8019cca:	2200      	movs	r2, #0
 8019ccc:	2300      	movs	r3, #0
 8019cce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019cd2:	f7ee fe2d 	bl	8008930 <__aeabi_dcmpeq>
 8019cd6:	2800      	cmp	r0, #0
 8019cd8:	d03c      	beq.n	8019d54 <_printf_float+0x290>
 8019cda:	2301      	movs	r3, #1
 8019cdc:	4a38      	ldr	r2, [pc, #224]	; (8019dc0 <_printf_float+0x2fc>)
 8019cde:	4631      	mov	r1, r6
 8019ce0:	4628      	mov	r0, r5
 8019ce2:	47b8      	blx	r7
 8019ce4:	3001      	adds	r0, #1
 8019ce6:	f43f af4e 	beq.w	8019b86 <_printf_float+0xc2>
 8019cea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019cec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019cee:	429a      	cmp	r2, r3
 8019cf0:	db02      	blt.n	8019cf8 <_printf_float+0x234>
 8019cf2:	6823      	ldr	r3, [r4, #0]
 8019cf4:	07d8      	lsls	r0, r3, #31
 8019cf6:	d50f      	bpl.n	8019d18 <_printf_float+0x254>
 8019cf8:	9b05      	ldr	r3, [sp, #20]
 8019cfa:	9a04      	ldr	r2, [sp, #16]
 8019cfc:	4631      	mov	r1, r6
 8019cfe:	4628      	mov	r0, r5
 8019d00:	47b8      	blx	r7
 8019d02:	3001      	adds	r0, #1
 8019d04:	f43f af3f 	beq.w	8019b86 <_printf_float+0xc2>
 8019d08:	f04f 0800 	mov.w	r8, #0
 8019d0c:	f104 091a 	add.w	r9, r4, #26
 8019d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019d12:	3b01      	subs	r3, #1
 8019d14:	4598      	cmp	r8, r3
 8019d16:	db12      	blt.n	8019d3e <_printf_float+0x27a>
 8019d18:	6823      	ldr	r3, [r4, #0]
 8019d1a:	079b      	lsls	r3, r3, #30
 8019d1c:	d509      	bpl.n	8019d32 <_printf_float+0x26e>
 8019d1e:	f04f 0800 	mov.w	r8, #0
 8019d22:	f104 0919 	add.w	r9, r4, #25
 8019d26:	68e3      	ldr	r3, [r4, #12]
 8019d28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8019d2a:	1a9b      	subs	r3, r3, r2
 8019d2c:	4598      	cmp	r8, r3
 8019d2e:	f2c0 80ee 	blt.w	8019f0e <_printf_float+0x44a>
 8019d32:	68e0      	ldr	r0, [r4, #12]
 8019d34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019d36:	4298      	cmp	r0, r3
 8019d38:	bfb8      	it	lt
 8019d3a:	4618      	movlt	r0, r3
 8019d3c:	e725      	b.n	8019b8a <_printf_float+0xc6>
 8019d3e:	2301      	movs	r3, #1
 8019d40:	464a      	mov	r2, r9
 8019d42:	4631      	mov	r1, r6
 8019d44:	4628      	mov	r0, r5
 8019d46:	47b8      	blx	r7
 8019d48:	3001      	adds	r0, #1
 8019d4a:	f43f af1c 	beq.w	8019b86 <_printf_float+0xc2>
 8019d4e:	f108 0801 	add.w	r8, r8, #1
 8019d52:	e7dd      	b.n	8019d10 <_printf_float+0x24c>
 8019d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	dc34      	bgt.n	8019dc4 <_printf_float+0x300>
 8019d5a:	2301      	movs	r3, #1
 8019d5c:	4a18      	ldr	r2, [pc, #96]	; (8019dc0 <_printf_float+0x2fc>)
 8019d5e:	4631      	mov	r1, r6
 8019d60:	4628      	mov	r0, r5
 8019d62:	47b8      	blx	r7
 8019d64:	3001      	adds	r0, #1
 8019d66:	f43f af0e 	beq.w	8019b86 <_printf_float+0xc2>
 8019d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019d6c:	b923      	cbnz	r3, 8019d78 <_printf_float+0x2b4>
 8019d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019d70:	b913      	cbnz	r3, 8019d78 <_printf_float+0x2b4>
 8019d72:	6823      	ldr	r3, [r4, #0]
 8019d74:	07d9      	lsls	r1, r3, #31
 8019d76:	d5cf      	bpl.n	8019d18 <_printf_float+0x254>
 8019d78:	9b05      	ldr	r3, [sp, #20]
 8019d7a:	9a04      	ldr	r2, [sp, #16]
 8019d7c:	4631      	mov	r1, r6
 8019d7e:	4628      	mov	r0, r5
 8019d80:	47b8      	blx	r7
 8019d82:	3001      	adds	r0, #1
 8019d84:	f43f aeff 	beq.w	8019b86 <_printf_float+0xc2>
 8019d88:	f04f 0900 	mov.w	r9, #0
 8019d8c:	f104 0a1a 	add.w	sl, r4, #26
 8019d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019d92:	425b      	negs	r3, r3
 8019d94:	4599      	cmp	r9, r3
 8019d96:	db01      	blt.n	8019d9c <_printf_float+0x2d8>
 8019d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019d9a:	e78b      	b.n	8019cb4 <_printf_float+0x1f0>
 8019d9c:	2301      	movs	r3, #1
 8019d9e:	4652      	mov	r2, sl
 8019da0:	4631      	mov	r1, r6
 8019da2:	4628      	mov	r0, r5
 8019da4:	47b8      	blx	r7
 8019da6:	3001      	adds	r0, #1
 8019da8:	f43f aeed 	beq.w	8019b86 <_printf_float+0xc2>
 8019dac:	f109 0901 	add.w	r9, r9, #1
 8019db0:	e7ee      	b.n	8019d90 <_printf_float+0x2cc>
 8019db2:	bf00      	nop
 8019db4:	7fefffff 	.word	0x7fefffff
 8019db8:	0801d4bc 	.word	0x0801d4bc
 8019dbc:	0801d4c0 	.word	0x0801d4c0
 8019dc0:	0801d4cc 	.word	0x0801d4cc
 8019dc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019dc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8019dc8:	429a      	cmp	r2, r3
 8019dca:	bfa8      	it	ge
 8019dcc:	461a      	movge	r2, r3
 8019dce:	2a00      	cmp	r2, #0
 8019dd0:	4691      	mov	r9, r2
 8019dd2:	dc38      	bgt.n	8019e46 <_printf_float+0x382>
 8019dd4:	f104 031a 	add.w	r3, r4, #26
 8019dd8:	f04f 0b00 	mov.w	fp, #0
 8019ddc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019de0:	9306      	str	r3, [sp, #24]
 8019de2:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8019de6:	ebaa 0309 	sub.w	r3, sl, r9
 8019dea:	459b      	cmp	fp, r3
 8019dec:	db33      	blt.n	8019e56 <_printf_float+0x392>
 8019dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019df2:	429a      	cmp	r2, r3
 8019df4:	db3a      	blt.n	8019e6c <_printf_float+0x3a8>
 8019df6:	6823      	ldr	r3, [r4, #0]
 8019df8:	07da      	lsls	r2, r3, #31
 8019dfa:	d437      	bmi.n	8019e6c <_printf_float+0x3a8>
 8019dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019dfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019e00:	eba3 020a 	sub.w	r2, r3, sl
 8019e04:	eba3 0901 	sub.w	r9, r3, r1
 8019e08:	4591      	cmp	r9, r2
 8019e0a:	bfa8      	it	ge
 8019e0c:	4691      	movge	r9, r2
 8019e0e:	f1b9 0f00 	cmp.w	r9, #0
 8019e12:	dc33      	bgt.n	8019e7c <_printf_float+0x3b8>
 8019e14:	f04f 0800 	mov.w	r8, #0
 8019e18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019e1c:	f104 0a1a 	add.w	sl, r4, #26
 8019e20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019e24:	1a9b      	subs	r3, r3, r2
 8019e26:	eba3 0309 	sub.w	r3, r3, r9
 8019e2a:	4598      	cmp	r8, r3
 8019e2c:	f6bf af74 	bge.w	8019d18 <_printf_float+0x254>
 8019e30:	2301      	movs	r3, #1
 8019e32:	4652      	mov	r2, sl
 8019e34:	4631      	mov	r1, r6
 8019e36:	4628      	mov	r0, r5
 8019e38:	47b8      	blx	r7
 8019e3a:	3001      	adds	r0, #1
 8019e3c:	f43f aea3 	beq.w	8019b86 <_printf_float+0xc2>
 8019e40:	f108 0801 	add.w	r8, r8, #1
 8019e44:	e7ec      	b.n	8019e20 <_printf_float+0x35c>
 8019e46:	4613      	mov	r3, r2
 8019e48:	4631      	mov	r1, r6
 8019e4a:	4642      	mov	r2, r8
 8019e4c:	4628      	mov	r0, r5
 8019e4e:	47b8      	blx	r7
 8019e50:	3001      	adds	r0, #1
 8019e52:	d1bf      	bne.n	8019dd4 <_printf_float+0x310>
 8019e54:	e697      	b.n	8019b86 <_printf_float+0xc2>
 8019e56:	2301      	movs	r3, #1
 8019e58:	9a06      	ldr	r2, [sp, #24]
 8019e5a:	4631      	mov	r1, r6
 8019e5c:	4628      	mov	r0, r5
 8019e5e:	47b8      	blx	r7
 8019e60:	3001      	adds	r0, #1
 8019e62:	f43f ae90 	beq.w	8019b86 <_printf_float+0xc2>
 8019e66:	f10b 0b01 	add.w	fp, fp, #1
 8019e6a:	e7ba      	b.n	8019de2 <_printf_float+0x31e>
 8019e6c:	9b05      	ldr	r3, [sp, #20]
 8019e6e:	9a04      	ldr	r2, [sp, #16]
 8019e70:	4631      	mov	r1, r6
 8019e72:	4628      	mov	r0, r5
 8019e74:	47b8      	blx	r7
 8019e76:	3001      	adds	r0, #1
 8019e78:	d1c0      	bne.n	8019dfc <_printf_float+0x338>
 8019e7a:	e684      	b.n	8019b86 <_printf_float+0xc2>
 8019e7c:	464b      	mov	r3, r9
 8019e7e:	eb08 020a 	add.w	r2, r8, sl
 8019e82:	4631      	mov	r1, r6
 8019e84:	4628      	mov	r0, r5
 8019e86:	47b8      	blx	r7
 8019e88:	3001      	adds	r0, #1
 8019e8a:	d1c3      	bne.n	8019e14 <_printf_float+0x350>
 8019e8c:	e67b      	b.n	8019b86 <_printf_float+0xc2>
 8019e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019e90:	2a01      	cmp	r2, #1
 8019e92:	dc01      	bgt.n	8019e98 <_printf_float+0x3d4>
 8019e94:	07db      	lsls	r3, r3, #31
 8019e96:	d537      	bpl.n	8019f08 <_printf_float+0x444>
 8019e98:	2301      	movs	r3, #1
 8019e9a:	4642      	mov	r2, r8
 8019e9c:	4631      	mov	r1, r6
 8019e9e:	4628      	mov	r0, r5
 8019ea0:	47b8      	blx	r7
 8019ea2:	3001      	adds	r0, #1
 8019ea4:	f43f ae6f 	beq.w	8019b86 <_printf_float+0xc2>
 8019ea8:	9b05      	ldr	r3, [sp, #20]
 8019eaa:	9a04      	ldr	r2, [sp, #16]
 8019eac:	4631      	mov	r1, r6
 8019eae:	4628      	mov	r0, r5
 8019eb0:	47b8      	blx	r7
 8019eb2:	3001      	adds	r0, #1
 8019eb4:	f43f ae67 	beq.w	8019b86 <_printf_float+0xc2>
 8019eb8:	2200      	movs	r2, #0
 8019eba:	2300      	movs	r3, #0
 8019ebc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019ec0:	f7ee fd36 	bl	8008930 <__aeabi_dcmpeq>
 8019ec4:	b158      	cbz	r0, 8019ede <_printf_float+0x41a>
 8019ec6:	f04f 0800 	mov.w	r8, #0
 8019eca:	f104 0a1a 	add.w	sl, r4, #26
 8019ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019ed0:	3b01      	subs	r3, #1
 8019ed2:	4598      	cmp	r8, r3
 8019ed4:	db0d      	blt.n	8019ef2 <_printf_float+0x42e>
 8019ed6:	464b      	mov	r3, r9
 8019ed8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019edc:	e6eb      	b.n	8019cb6 <_printf_float+0x1f2>
 8019ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019ee0:	f108 0201 	add.w	r2, r8, #1
 8019ee4:	3b01      	subs	r3, #1
 8019ee6:	4631      	mov	r1, r6
 8019ee8:	4628      	mov	r0, r5
 8019eea:	47b8      	blx	r7
 8019eec:	3001      	adds	r0, #1
 8019eee:	d1f2      	bne.n	8019ed6 <_printf_float+0x412>
 8019ef0:	e649      	b.n	8019b86 <_printf_float+0xc2>
 8019ef2:	2301      	movs	r3, #1
 8019ef4:	4652      	mov	r2, sl
 8019ef6:	4631      	mov	r1, r6
 8019ef8:	4628      	mov	r0, r5
 8019efa:	47b8      	blx	r7
 8019efc:	3001      	adds	r0, #1
 8019efe:	f43f ae42 	beq.w	8019b86 <_printf_float+0xc2>
 8019f02:	f108 0801 	add.w	r8, r8, #1
 8019f06:	e7e2      	b.n	8019ece <_printf_float+0x40a>
 8019f08:	2301      	movs	r3, #1
 8019f0a:	4642      	mov	r2, r8
 8019f0c:	e7eb      	b.n	8019ee6 <_printf_float+0x422>
 8019f0e:	2301      	movs	r3, #1
 8019f10:	464a      	mov	r2, r9
 8019f12:	4631      	mov	r1, r6
 8019f14:	4628      	mov	r0, r5
 8019f16:	47b8      	blx	r7
 8019f18:	3001      	adds	r0, #1
 8019f1a:	f43f ae34 	beq.w	8019b86 <_printf_float+0xc2>
 8019f1e:	f108 0801 	add.w	r8, r8, #1
 8019f22:	e700      	b.n	8019d26 <_printf_float+0x262>
 8019f24:	4642      	mov	r2, r8
 8019f26:	464b      	mov	r3, r9
 8019f28:	4640      	mov	r0, r8
 8019f2a:	4649      	mov	r1, r9
 8019f2c:	f7ee fd32 	bl	8008994 <__aeabi_dcmpun>
 8019f30:	2800      	cmp	r0, #0
 8019f32:	f43f ae2d 	beq.w	8019b90 <_printf_float+0xcc>
 8019f36:	4b01      	ldr	r3, [pc, #4]	; (8019f3c <_printf_float+0x478>)
 8019f38:	4a01      	ldr	r2, [pc, #4]	; (8019f40 <_printf_float+0x47c>)
 8019f3a:	e60e      	b.n	8019b5a <_printf_float+0x96>
 8019f3c:	0801d4c4 	.word	0x0801d4c4
 8019f40:	0801d4c8 	.word	0x0801d4c8

08019f44 <_printf_common>:
 8019f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019f48:	4691      	mov	r9, r2
 8019f4a:	461f      	mov	r7, r3
 8019f4c:	688a      	ldr	r2, [r1, #8]
 8019f4e:	690b      	ldr	r3, [r1, #16]
 8019f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019f54:	4293      	cmp	r3, r2
 8019f56:	bfb8      	it	lt
 8019f58:	4613      	movlt	r3, r2
 8019f5a:	f8c9 3000 	str.w	r3, [r9]
 8019f5e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019f62:	4606      	mov	r6, r0
 8019f64:	460c      	mov	r4, r1
 8019f66:	b112      	cbz	r2, 8019f6e <_printf_common+0x2a>
 8019f68:	3301      	adds	r3, #1
 8019f6a:	f8c9 3000 	str.w	r3, [r9]
 8019f6e:	6823      	ldr	r3, [r4, #0]
 8019f70:	0699      	lsls	r1, r3, #26
 8019f72:	bf42      	ittt	mi
 8019f74:	f8d9 3000 	ldrmi.w	r3, [r9]
 8019f78:	3302      	addmi	r3, #2
 8019f7a:	f8c9 3000 	strmi.w	r3, [r9]
 8019f7e:	6825      	ldr	r5, [r4, #0]
 8019f80:	f015 0506 	ands.w	r5, r5, #6
 8019f84:	d107      	bne.n	8019f96 <_printf_common+0x52>
 8019f86:	f104 0a19 	add.w	sl, r4, #25
 8019f8a:	68e3      	ldr	r3, [r4, #12]
 8019f8c:	f8d9 2000 	ldr.w	r2, [r9]
 8019f90:	1a9b      	subs	r3, r3, r2
 8019f92:	429d      	cmp	r5, r3
 8019f94:	db29      	blt.n	8019fea <_printf_common+0xa6>
 8019f96:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8019f9a:	6822      	ldr	r2, [r4, #0]
 8019f9c:	3300      	adds	r3, #0
 8019f9e:	bf18      	it	ne
 8019fa0:	2301      	movne	r3, #1
 8019fa2:	0692      	lsls	r2, r2, #26
 8019fa4:	d42e      	bmi.n	801a004 <_printf_common+0xc0>
 8019fa6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8019faa:	4639      	mov	r1, r7
 8019fac:	4630      	mov	r0, r6
 8019fae:	47c0      	blx	r8
 8019fb0:	3001      	adds	r0, #1
 8019fb2:	d021      	beq.n	8019ff8 <_printf_common+0xb4>
 8019fb4:	6823      	ldr	r3, [r4, #0]
 8019fb6:	68e5      	ldr	r5, [r4, #12]
 8019fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8019fbc:	f003 0306 	and.w	r3, r3, #6
 8019fc0:	2b04      	cmp	r3, #4
 8019fc2:	bf08      	it	eq
 8019fc4:	1aad      	subeq	r5, r5, r2
 8019fc6:	68a3      	ldr	r3, [r4, #8]
 8019fc8:	6922      	ldr	r2, [r4, #16]
 8019fca:	bf0c      	ite	eq
 8019fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019fd0:	2500      	movne	r5, #0
 8019fd2:	4293      	cmp	r3, r2
 8019fd4:	bfc4      	itt	gt
 8019fd6:	1a9b      	subgt	r3, r3, r2
 8019fd8:	18ed      	addgt	r5, r5, r3
 8019fda:	f04f 0900 	mov.w	r9, #0
 8019fde:	341a      	adds	r4, #26
 8019fe0:	454d      	cmp	r5, r9
 8019fe2:	d11b      	bne.n	801a01c <_printf_common+0xd8>
 8019fe4:	2000      	movs	r0, #0
 8019fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019fea:	2301      	movs	r3, #1
 8019fec:	4652      	mov	r2, sl
 8019fee:	4639      	mov	r1, r7
 8019ff0:	4630      	mov	r0, r6
 8019ff2:	47c0      	blx	r8
 8019ff4:	3001      	adds	r0, #1
 8019ff6:	d103      	bne.n	801a000 <_printf_common+0xbc>
 8019ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8019ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a000:	3501      	adds	r5, #1
 801a002:	e7c2      	b.n	8019f8a <_printf_common+0x46>
 801a004:	18e1      	adds	r1, r4, r3
 801a006:	1c5a      	adds	r2, r3, #1
 801a008:	2030      	movs	r0, #48	; 0x30
 801a00a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a00e:	4422      	add	r2, r4
 801a010:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a014:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a018:	3302      	adds	r3, #2
 801a01a:	e7c4      	b.n	8019fa6 <_printf_common+0x62>
 801a01c:	2301      	movs	r3, #1
 801a01e:	4622      	mov	r2, r4
 801a020:	4639      	mov	r1, r7
 801a022:	4630      	mov	r0, r6
 801a024:	47c0      	blx	r8
 801a026:	3001      	adds	r0, #1
 801a028:	d0e6      	beq.n	8019ff8 <_printf_common+0xb4>
 801a02a:	f109 0901 	add.w	r9, r9, #1
 801a02e:	e7d7      	b.n	8019fe0 <_printf_common+0x9c>

0801a030 <_printf_i>:
 801a030:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a034:	4617      	mov	r7, r2
 801a036:	7e0a      	ldrb	r2, [r1, #24]
 801a038:	b085      	sub	sp, #20
 801a03a:	2a6e      	cmp	r2, #110	; 0x6e
 801a03c:	4698      	mov	r8, r3
 801a03e:	4606      	mov	r6, r0
 801a040:	460c      	mov	r4, r1
 801a042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a044:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 801a048:	f000 80bc 	beq.w	801a1c4 <_printf_i+0x194>
 801a04c:	d81a      	bhi.n	801a084 <_printf_i+0x54>
 801a04e:	2a63      	cmp	r2, #99	; 0x63
 801a050:	d02e      	beq.n	801a0b0 <_printf_i+0x80>
 801a052:	d80a      	bhi.n	801a06a <_printf_i+0x3a>
 801a054:	2a00      	cmp	r2, #0
 801a056:	f000 80c8 	beq.w	801a1ea <_printf_i+0x1ba>
 801a05a:	2a58      	cmp	r2, #88	; 0x58
 801a05c:	f000 808a 	beq.w	801a174 <_printf_i+0x144>
 801a060:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a064:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 801a068:	e02a      	b.n	801a0c0 <_printf_i+0x90>
 801a06a:	2a64      	cmp	r2, #100	; 0x64
 801a06c:	d001      	beq.n	801a072 <_printf_i+0x42>
 801a06e:	2a69      	cmp	r2, #105	; 0x69
 801a070:	d1f6      	bne.n	801a060 <_printf_i+0x30>
 801a072:	6821      	ldr	r1, [r4, #0]
 801a074:	681a      	ldr	r2, [r3, #0]
 801a076:	f011 0f80 	tst.w	r1, #128	; 0x80
 801a07a:	d023      	beq.n	801a0c4 <_printf_i+0x94>
 801a07c:	1d11      	adds	r1, r2, #4
 801a07e:	6019      	str	r1, [r3, #0]
 801a080:	6813      	ldr	r3, [r2, #0]
 801a082:	e027      	b.n	801a0d4 <_printf_i+0xa4>
 801a084:	2a73      	cmp	r2, #115	; 0x73
 801a086:	f000 80b4 	beq.w	801a1f2 <_printf_i+0x1c2>
 801a08a:	d808      	bhi.n	801a09e <_printf_i+0x6e>
 801a08c:	2a6f      	cmp	r2, #111	; 0x6f
 801a08e:	d02a      	beq.n	801a0e6 <_printf_i+0xb6>
 801a090:	2a70      	cmp	r2, #112	; 0x70
 801a092:	d1e5      	bne.n	801a060 <_printf_i+0x30>
 801a094:	680a      	ldr	r2, [r1, #0]
 801a096:	f042 0220 	orr.w	r2, r2, #32
 801a09a:	600a      	str	r2, [r1, #0]
 801a09c:	e003      	b.n	801a0a6 <_printf_i+0x76>
 801a09e:	2a75      	cmp	r2, #117	; 0x75
 801a0a0:	d021      	beq.n	801a0e6 <_printf_i+0xb6>
 801a0a2:	2a78      	cmp	r2, #120	; 0x78
 801a0a4:	d1dc      	bne.n	801a060 <_printf_i+0x30>
 801a0a6:	2278      	movs	r2, #120	; 0x78
 801a0a8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 801a0ac:	496e      	ldr	r1, [pc, #440]	; (801a268 <_printf_i+0x238>)
 801a0ae:	e064      	b.n	801a17a <_printf_i+0x14a>
 801a0b0:	681a      	ldr	r2, [r3, #0]
 801a0b2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 801a0b6:	1d11      	adds	r1, r2, #4
 801a0b8:	6019      	str	r1, [r3, #0]
 801a0ba:	6813      	ldr	r3, [r2, #0]
 801a0bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a0c0:	2301      	movs	r3, #1
 801a0c2:	e0a3      	b.n	801a20c <_printf_i+0x1dc>
 801a0c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 801a0c8:	f102 0104 	add.w	r1, r2, #4
 801a0cc:	6019      	str	r1, [r3, #0]
 801a0ce:	d0d7      	beq.n	801a080 <_printf_i+0x50>
 801a0d0:	f9b2 3000 	ldrsh.w	r3, [r2]
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	da03      	bge.n	801a0e0 <_printf_i+0xb0>
 801a0d8:	222d      	movs	r2, #45	; 0x2d
 801a0da:	425b      	negs	r3, r3
 801a0dc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801a0e0:	4962      	ldr	r1, [pc, #392]	; (801a26c <_printf_i+0x23c>)
 801a0e2:	220a      	movs	r2, #10
 801a0e4:	e017      	b.n	801a116 <_printf_i+0xe6>
 801a0e6:	6820      	ldr	r0, [r4, #0]
 801a0e8:	6819      	ldr	r1, [r3, #0]
 801a0ea:	f010 0f80 	tst.w	r0, #128	; 0x80
 801a0ee:	d003      	beq.n	801a0f8 <_printf_i+0xc8>
 801a0f0:	1d08      	adds	r0, r1, #4
 801a0f2:	6018      	str	r0, [r3, #0]
 801a0f4:	680b      	ldr	r3, [r1, #0]
 801a0f6:	e006      	b.n	801a106 <_printf_i+0xd6>
 801a0f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a0fc:	f101 0004 	add.w	r0, r1, #4
 801a100:	6018      	str	r0, [r3, #0]
 801a102:	d0f7      	beq.n	801a0f4 <_printf_i+0xc4>
 801a104:	880b      	ldrh	r3, [r1, #0]
 801a106:	4959      	ldr	r1, [pc, #356]	; (801a26c <_printf_i+0x23c>)
 801a108:	2a6f      	cmp	r2, #111	; 0x6f
 801a10a:	bf14      	ite	ne
 801a10c:	220a      	movne	r2, #10
 801a10e:	2208      	moveq	r2, #8
 801a110:	2000      	movs	r0, #0
 801a112:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 801a116:	6865      	ldr	r5, [r4, #4]
 801a118:	60a5      	str	r5, [r4, #8]
 801a11a:	2d00      	cmp	r5, #0
 801a11c:	f2c0 809c 	blt.w	801a258 <_printf_i+0x228>
 801a120:	6820      	ldr	r0, [r4, #0]
 801a122:	f020 0004 	bic.w	r0, r0, #4
 801a126:	6020      	str	r0, [r4, #0]
 801a128:	2b00      	cmp	r3, #0
 801a12a:	d13f      	bne.n	801a1ac <_printf_i+0x17c>
 801a12c:	2d00      	cmp	r5, #0
 801a12e:	f040 8095 	bne.w	801a25c <_printf_i+0x22c>
 801a132:	4675      	mov	r5, lr
 801a134:	2a08      	cmp	r2, #8
 801a136:	d10b      	bne.n	801a150 <_printf_i+0x120>
 801a138:	6823      	ldr	r3, [r4, #0]
 801a13a:	07da      	lsls	r2, r3, #31
 801a13c:	d508      	bpl.n	801a150 <_printf_i+0x120>
 801a13e:	6923      	ldr	r3, [r4, #16]
 801a140:	6862      	ldr	r2, [r4, #4]
 801a142:	429a      	cmp	r2, r3
 801a144:	bfde      	ittt	le
 801a146:	2330      	movle	r3, #48	; 0x30
 801a148:	f805 3c01 	strble.w	r3, [r5, #-1]
 801a14c:	f105 35ff 	addle.w	r5, r5, #4294967295
 801a150:	ebae 0305 	sub.w	r3, lr, r5
 801a154:	6123      	str	r3, [r4, #16]
 801a156:	f8cd 8000 	str.w	r8, [sp]
 801a15a:	463b      	mov	r3, r7
 801a15c:	aa03      	add	r2, sp, #12
 801a15e:	4621      	mov	r1, r4
 801a160:	4630      	mov	r0, r6
 801a162:	f7ff feef 	bl	8019f44 <_printf_common>
 801a166:	3001      	adds	r0, #1
 801a168:	d155      	bne.n	801a216 <_printf_i+0x1e6>
 801a16a:	f04f 30ff 	mov.w	r0, #4294967295
 801a16e:	b005      	add	sp, #20
 801a170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a174:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 801a178:	493c      	ldr	r1, [pc, #240]	; (801a26c <_printf_i+0x23c>)
 801a17a:	6822      	ldr	r2, [r4, #0]
 801a17c:	6818      	ldr	r0, [r3, #0]
 801a17e:	f012 0f80 	tst.w	r2, #128	; 0x80
 801a182:	f100 0504 	add.w	r5, r0, #4
 801a186:	601d      	str	r5, [r3, #0]
 801a188:	d001      	beq.n	801a18e <_printf_i+0x15e>
 801a18a:	6803      	ldr	r3, [r0, #0]
 801a18c:	e002      	b.n	801a194 <_printf_i+0x164>
 801a18e:	0655      	lsls	r5, r2, #25
 801a190:	d5fb      	bpl.n	801a18a <_printf_i+0x15a>
 801a192:	8803      	ldrh	r3, [r0, #0]
 801a194:	07d0      	lsls	r0, r2, #31
 801a196:	bf44      	itt	mi
 801a198:	f042 0220 	orrmi.w	r2, r2, #32
 801a19c:	6022      	strmi	r2, [r4, #0]
 801a19e:	b91b      	cbnz	r3, 801a1a8 <_printf_i+0x178>
 801a1a0:	6822      	ldr	r2, [r4, #0]
 801a1a2:	f022 0220 	bic.w	r2, r2, #32
 801a1a6:	6022      	str	r2, [r4, #0]
 801a1a8:	2210      	movs	r2, #16
 801a1aa:	e7b1      	b.n	801a110 <_printf_i+0xe0>
 801a1ac:	4675      	mov	r5, lr
 801a1ae:	fbb3 f0f2 	udiv	r0, r3, r2
 801a1b2:	fb02 3310 	mls	r3, r2, r0, r3
 801a1b6:	5ccb      	ldrb	r3, [r1, r3]
 801a1b8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801a1bc:	4603      	mov	r3, r0
 801a1be:	2800      	cmp	r0, #0
 801a1c0:	d1f5      	bne.n	801a1ae <_printf_i+0x17e>
 801a1c2:	e7b7      	b.n	801a134 <_printf_i+0x104>
 801a1c4:	6808      	ldr	r0, [r1, #0]
 801a1c6:	681a      	ldr	r2, [r3, #0]
 801a1c8:	6949      	ldr	r1, [r1, #20]
 801a1ca:	f010 0f80 	tst.w	r0, #128	; 0x80
 801a1ce:	d004      	beq.n	801a1da <_printf_i+0x1aa>
 801a1d0:	1d10      	adds	r0, r2, #4
 801a1d2:	6018      	str	r0, [r3, #0]
 801a1d4:	6813      	ldr	r3, [r2, #0]
 801a1d6:	6019      	str	r1, [r3, #0]
 801a1d8:	e007      	b.n	801a1ea <_printf_i+0x1ba>
 801a1da:	f010 0f40 	tst.w	r0, #64	; 0x40
 801a1de:	f102 0004 	add.w	r0, r2, #4
 801a1e2:	6018      	str	r0, [r3, #0]
 801a1e4:	6813      	ldr	r3, [r2, #0]
 801a1e6:	d0f6      	beq.n	801a1d6 <_printf_i+0x1a6>
 801a1e8:	8019      	strh	r1, [r3, #0]
 801a1ea:	2300      	movs	r3, #0
 801a1ec:	6123      	str	r3, [r4, #16]
 801a1ee:	4675      	mov	r5, lr
 801a1f0:	e7b1      	b.n	801a156 <_printf_i+0x126>
 801a1f2:	681a      	ldr	r2, [r3, #0]
 801a1f4:	1d11      	adds	r1, r2, #4
 801a1f6:	6019      	str	r1, [r3, #0]
 801a1f8:	6815      	ldr	r5, [r2, #0]
 801a1fa:	6862      	ldr	r2, [r4, #4]
 801a1fc:	2100      	movs	r1, #0
 801a1fe:	4628      	mov	r0, r5
 801a200:	f7ed ff26 	bl	8008050 <memchr>
 801a204:	b108      	cbz	r0, 801a20a <_printf_i+0x1da>
 801a206:	1b40      	subs	r0, r0, r5
 801a208:	6060      	str	r0, [r4, #4]
 801a20a:	6863      	ldr	r3, [r4, #4]
 801a20c:	6123      	str	r3, [r4, #16]
 801a20e:	2300      	movs	r3, #0
 801a210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a214:	e79f      	b.n	801a156 <_printf_i+0x126>
 801a216:	6923      	ldr	r3, [r4, #16]
 801a218:	462a      	mov	r2, r5
 801a21a:	4639      	mov	r1, r7
 801a21c:	4630      	mov	r0, r6
 801a21e:	47c0      	blx	r8
 801a220:	3001      	adds	r0, #1
 801a222:	d0a2      	beq.n	801a16a <_printf_i+0x13a>
 801a224:	6823      	ldr	r3, [r4, #0]
 801a226:	079b      	lsls	r3, r3, #30
 801a228:	d507      	bpl.n	801a23a <_printf_i+0x20a>
 801a22a:	2500      	movs	r5, #0
 801a22c:	f104 0919 	add.w	r9, r4, #25
 801a230:	68e3      	ldr	r3, [r4, #12]
 801a232:	9a03      	ldr	r2, [sp, #12]
 801a234:	1a9b      	subs	r3, r3, r2
 801a236:	429d      	cmp	r5, r3
 801a238:	db05      	blt.n	801a246 <_printf_i+0x216>
 801a23a:	68e0      	ldr	r0, [r4, #12]
 801a23c:	9b03      	ldr	r3, [sp, #12]
 801a23e:	4298      	cmp	r0, r3
 801a240:	bfb8      	it	lt
 801a242:	4618      	movlt	r0, r3
 801a244:	e793      	b.n	801a16e <_printf_i+0x13e>
 801a246:	2301      	movs	r3, #1
 801a248:	464a      	mov	r2, r9
 801a24a:	4639      	mov	r1, r7
 801a24c:	4630      	mov	r0, r6
 801a24e:	47c0      	blx	r8
 801a250:	3001      	adds	r0, #1
 801a252:	d08a      	beq.n	801a16a <_printf_i+0x13a>
 801a254:	3501      	adds	r5, #1
 801a256:	e7eb      	b.n	801a230 <_printf_i+0x200>
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d1a7      	bne.n	801a1ac <_printf_i+0x17c>
 801a25c:	780b      	ldrb	r3, [r1, #0]
 801a25e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a262:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801a266:	e765      	b.n	801a134 <_printf_i+0x104>
 801a268:	0801d4df 	.word	0x0801d4df
 801a26c:	0801d4ce 	.word	0x0801d4ce

0801a270 <iprintf>:
 801a270:	b40f      	push	{r0, r1, r2, r3}
 801a272:	4b0a      	ldr	r3, [pc, #40]	; (801a29c <iprintf+0x2c>)
 801a274:	b513      	push	{r0, r1, r4, lr}
 801a276:	681c      	ldr	r4, [r3, #0]
 801a278:	b124      	cbz	r4, 801a284 <iprintf+0x14>
 801a27a:	69a3      	ldr	r3, [r4, #24]
 801a27c:	b913      	cbnz	r3, 801a284 <iprintf+0x14>
 801a27e:	4620      	mov	r0, r4
 801a280:	f001 f94a 	bl	801b518 <__sinit>
 801a284:	ab05      	add	r3, sp, #20
 801a286:	9a04      	ldr	r2, [sp, #16]
 801a288:	68a1      	ldr	r1, [r4, #8]
 801a28a:	9301      	str	r3, [sp, #4]
 801a28c:	4620      	mov	r0, r4
 801a28e:	f001 fe0f 	bl	801beb0 <_vfiprintf_r>
 801a292:	b002      	add	sp, #8
 801a294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a298:	b004      	add	sp, #16
 801a29a:	4770      	bx	lr
 801a29c:	20000660 	.word	0x20000660

0801a2a0 <putchar>:
 801a2a0:	b538      	push	{r3, r4, r5, lr}
 801a2a2:	4b08      	ldr	r3, [pc, #32]	; (801a2c4 <putchar+0x24>)
 801a2a4:	681c      	ldr	r4, [r3, #0]
 801a2a6:	4605      	mov	r5, r0
 801a2a8:	b124      	cbz	r4, 801a2b4 <putchar+0x14>
 801a2aa:	69a3      	ldr	r3, [r4, #24]
 801a2ac:	b913      	cbnz	r3, 801a2b4 <putchar+0x14>
 801a2ae:	4620      	mov	r0, r4
 801a2b0:	f001 f932 	bl	801b518 <__sinit>
 801a2b4:	68a2      	ldr	r2, [r4, #8]
 801a2b6:	4629      	mov	r1, r5
 801a2b8:	4620      	mov	r0, r4
 801a2ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a2be:	f001 bf0d 	b.w	801c0dc <_putc_r>
 801a2c2:	bf00      	nop
 801a2c4:	20000660 	.word	0x20000660

0801a2c8 <_puts_r>:
 801a2c8:	b570      	push	{r4, r5, r6, lr}
 801a2ca:	460e      	mov	r6, r1
 801a2cc:	4605      	mov	r5, r0
 801a2ce:	b118      	cbz	r0, 801a2d8 <_puts_r+0x10>
 801a2d0:	6983      	ldr	r3, [r0, #24]
 801a2d2:	b90b      	cbnz	r3, 801a2d8 <_puts_r+0x10>
 801a2d4:	f001 f920 	bl	801b518 <__sinit>
 801a2d8:	69ab      	ldr	r3, [r5, #24]
 801a2da:	68ac      	ldr	r4, [r5, #8]
 801a2dc:	b913      	cbnz	r3, 801a2e4 <_puts_r+0x1c>
 801a2de:	4628      	mov	r0, r5
 801a2e0:	f001 f91a 	bl	801b518 <__sinit>
 801a2e4:	4b23      	ldr	r3, [pc, #140]	; (801a374 <_puts_r+0xac>)
 801a2e6:	429c      	cmp	r4, r3
 801a2e8:	d117      	bne.n	801a31a <_puts_r+0x52>
 801a2ea:	686c      	ldr	r4, [r5, #4]
 801a2ec:	89a3      	ldrh	r3, [r4, #12]
 801a2ee:	071b      	lsls	r3, r3, #28
 801a2f0:	d51d      	bpl.n	801a32e <_puts_r+0x66>
 801a2f2:	6923      	ldr	r3, [r4, #16]
 801a2f4:	b1db      	cbz	r3, 801a32e <_puts_r+0x66>
 801a2f6:	3e01      	subs	r6, #1
 801a2f8:	68a3      	ldr	r3, [r4, #8]
 801a2fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a2fe:	3b01      	subs	r3, #1
 801a300:	60a3      	str	r3, [r4, #8]
 801a302:	b9e9      	cbnz	r1, 801a340 <_puts_r+0x78>
 801a304:	2b00      	cmp	r3, #0
 801a306:	da2e      	bge.n	801a366 <_puts_r+0x9e>
 801a308:	4622      	mov	r2, r4
 801a30a:	210a      	movs	r1, #10
 801a30c:	4628      	mov	r0, r5
 801a30e:	f000 f8f5 	bl	801a4fc <__swbuf_r>
 801a312:	3001      	adds	r0, #1
 801a314:	d011      	beq.n	801a33a <_puts_r+0x72>
 801a316:	200a      	movs	r0, #10
 801a318:	bd70      	pop	{r4, r5, r6, pc}
 801a31a:	4b17      	ldr	r3, [pc, #92]	; (801a378 <_puts_r+0xb0>)
 801a31c:	429c      	cmp	r4, r3
 801a31e:	d101      	bne.n	801a324 <_puts_r+0x5c>
 801a320:	68ac      	ldr	r4, [r5, #8]
 801a322:	e7e3      	b.n	801a2ec <_puts_r+0x24>
 801a324:	4b15      	ldr	r3, [pc, #84]	; (801a37c <_puts_r+0xb4>)
 801a326:	429c      	cmp	r4, r3
 801a328:	bf08      	it	eq
 801a32a:	68ec      	ldreq	r4, [r5, #12]
 801a32c:	e7de      	b.n	801a2ec <_puts_r+0x24>
 801a32e:	4621      	mov	r1, r4
 801a330:	4628      	mov	r0, r5
 801a332:	f000 f935 	bl	801a5a0 <__swsetup_r>
 801a336:	2800      	cmp	r0, #0
 801a338:	d0dd      	beq.n	801a2f6 <_puts_r+0x2e>
 801a33a:	f04f 30ff 	mov.w	r0, #4294967295
 801a33e:	bd70      	pop	{r4, r5, r6, pc}
 801a340:	2b00      	cmp	r3, #0
 801a342:	da04      	bge.n	801a34e <_puts_r+0x86>
 801a344:	69a2      	ldr	r2, [r4, #24]
 801a346:	4293      	cmp	r3, r2
 801a348:	db06      	blt.n	801a358 <_puts_r+0x90>
 801a34a:	290a      	cmp	r1, #10
 801a34c:	d004      	beq.n	801a358 <_puts_r+0x90>
 801a34e:	6823      	ldr	r3, [r4, #0]
 801a350:	1c5a      	adds	r2, r3, #1
 801a352:	6022      	str	r2, [r4, #0]
 801a354:	7019      	strb	r1, [r3, #0]
 801a356:	e7cf      	b.n	801a2f8 <_puts_r+0x30>
 801a358:	4622      	mov	r2, r4
 801a35a:	4628      	mov	r0, r5
 801a35c:	f000 f8ce 	bl	801a4fc <__swbuf_r>
 801a360:	3001      	adds	r0, #1
 801a362:	d1c9      	bne.n	801a2f8 <_puts_r+0x30>
 801a364:	e7e9      	b.n	801a33a <_puts_r+0x72>
 801a366:	6823      	ldr	r3, [r4, #0]
 801a368:	200a      	movs	r0, #10
 801a36a:	1c5a      	adds	r2, r3, #1
 801a36c:	6022      	str	r2, [r4, #0]
 801a36e:	7018      	strb	r0, [r3, #0]
 801a370:	bd70      	pop	{r4, r5, r6, pc}
 801a372:	bf00      	nop
 801a374:	0801d520 	.word	0x0801d520
 801a378:	0801d540 	.word	0x0801d540
 801a37c:	0801d500 	.word	0x0801d500

0801a380 <puts>:
 801a380:	4b02      	ldr	r3, [pc, #8]	; (801a38c <puts+0xc>)
 801a382:	4601      	mov	r1, r0
 801a384:	6818      	ldr	r0, [r3, #0]
 801a386:	f7ff bf9f 	b.w	801a2c8 <_puts_r>
 801a38a:	bf00      	nop
 801a38c:	20000660 	.word	0x20000660

0801a390 <setbuf>:
 801a390:	2900      	cmp	r1, #0
 801a392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a396:	bf0c      	ite	eq
 801a398:	2202      	moveq	r2, #2
 801a39a:	2200      	movne	r2, #0
 801a39c:	f000 b800 	b.w	801a3a0 <setvbuf>

0801a3a0 <setvbuf>:
 801a3a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a3a4:	461d      	mov	r5, r3
 801a3a6:	4b51      	ldr	r3, [pc, #324]	; (801a4ec <setvbuf+0x14c>)
 801a3a8:	681e      	ldr	r6, [r3, #0]
 801a3aa:	4604      	mov	r4, r0
 801a3ac:	460f      	mov	r7, r1
 801a3ae:	4690      	mov	r8, r2
 801a3b0:	b126      	cbz	r6, 801a3bc <setvbuf+0x1c>
 801a3b2:	69b3      	ldr	r3, [r6, #24]
 801a3b4:	b913      	cbnz	r3, 801a3bc <setvbuf+0x1c>
 801a3b6:	4630      	mov	r0, r6
 801a3b8:	f001 f8ae 	bl	801b518 <__sinit>
 801a3bc:	4b4c      	ldr	r3, [pc, #304]	; (801a4f0 <setvbuf+0x150>)
 801a3be:	429c      	cmp	r4, r3
 801a3c0:	d152      	bne.n	801a468 <setvbuf+0xc8>
 801a3c2:	6874      	ldr	r4, [r6, #4]
 801a3c4:	f1b8 0f02 	cmp.w	r8, #2
 801a3c8:	d006      	beq.n	801a3d8 <setvbuf+0x38>
 801a3ca:	f1b8 0f01 	cmp.w	r8, #1
 801a3ce:	f200 8089 	bhi.w	801a4e4 <setvbuf+0x144>
 801a3d2:	2d00      	cmp	r5, #0
 801a3d4:	f2c0 8086 	blt.w	801a4e4 <setvbuf+0x144>
 801a3d8:	4621      	mov	r1, r4
 801a3da:	4630      	mov	r0, r6
 801a3dc:	f001 f832 	bl	801b444 <_fflush_r>
 801a3e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a3e2:	b141      	cbz	r1, 801a3f6 <setvbuf+0x56>
 801a3e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a3e8:	4299      	cmp	r1, r3
 801a3ea:	d002      	beq.n	801a3f2 <setvbuf+0x52>
 801a3ec:	4630      	mov	r0, r6
 801a3ee:	f001 fc89 	bl	801bd04 <_free_r>
 801a3f2:	2300      	movs	r3, #0
 801a3f4:	6363      	str	r3, [r4, #52]	; 0x34
 801a3f6:	2300      	movs	r3, #0
 801a3f8:	61a3      	str	r3, [r4, #24]
 801a3fa:	6063      	str	r3, [r4, #4]
 801a3fc:	89a3      	ldrh	r3, [r4, #12]
 801a3fe:	061b      	lsls	r3, r3, #24
 801a400:	d503      	bpl.n	801a40a <setvbuf+0x6a>
 801a402:	6921      	ldr	r1, [r4, #16]
 801a404:	4630      	mov	r0, r6
 801a406:	f001 fc7d 	bl	801bd04 <_free_r>
 801a40a:	89a3      	ldrh	r3, [r4, #12]
 801a40c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801a410:	f023 0303 	bic.w	r3, r3, #3
 801a414:	f1b8 0f02 	cmp.w	r8, #2
 801a418:	81a3      	strh	r3, [r4, #12]
 801a41a:	d05d      	beq.n	801a4d8 <setvbuf+0x138>
 801a41c:	ab01      	add	r3, sp, #4
 801a41e:	466a      	mov	r2, sp
 801a420:	4621      	mov	r1, r4
 801a422:	4630      	mov	r0, r6
 801a424:	f001 f910 	bl	801b648 <__swhatbuf_r>
 801a428:	89a3      	ldrh	r3, [r4, #12]
 801a42a:	4318      	orrs	r0, r3
 801a42c:	81a0      	strh	r0, [r4, #12]
 801a42e:	bb2d      	cbnz	r5, 801a47c <setvbuf+0xdc>
 801a430:	9d00      	ldr	r5, [sp, #0]
 801a432:	4628      	mov	r0, r5
 801a434:	f001 f96c 	bl	801b710 <malloc>
 801a438:	4607      	mov	r7, r0
 801a43a:	2800      	cmp	r0, #0
 801a43c:	d14e      	bne.n	801a4dc <setvbuf+0x13c>
 801a43e:	f8dd 9000 	ldr.w	r9, [sp]
 801a442:	45a9      	cmp	r9, r5
 801a444:	d13c      	bne.n	801a4c0 <setvbuf+0x120>
 801a446:	f04f 30ff 	mov.w	r0, #4294967295
 801a44a:	89a3      	ldrh	r3, [r4, #12]
 801a44c:	f043 0302 	orr.w	r3, r3, #2
 801a450:	81a3      	strh	r3, [r4, #12]
 801a452:	2300      	movs	r3, #0
 801a454:	60a3      	str	r3, [r4, #8]
 801a456:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a45a:	6023      	str	r3, [r4, #0]
 801a45c:	6123      	str	r3, [r4, #16]
 801a45e:	2301      	movs	r3, #1
 801a460:	6163      	str	r3, [r4, #20]
 801a462:	b003      	add	sp, #12
 801a464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a468:	4b22      	ldr	r3, [pc, #136]	; (801a4f4 <setvbuf+0x154>)
 801a46a:	429c      	cmp	r4, r3
 801a46c:	d101      	bne.n	801a472 <setvbuf+0xd2>
 801a46e:	68b4      	ldr	r4, [r6, #8]
 801a470:	e7a8      	b.n	801a3c4 <setvbuf+0x24>
 801a472:	4b21      	ldr	r3, [pc, #132]	; (801a4f8 <setvbuf+0x158>)
 801a474:	429c      	cmp	r4, r3
 801a476:	bf08      	it	eq
 801a478:	68f4      	ldreq	r4, [r6, #12]
 801a47a:	e7a3      	b.n	801a3c4 <setvbuf+0x24>
 801a47c:	2f00      	cmp	r7, #0
 801a47e:	d0d8      	beq.n	801a432 <setvbuf+0x92>
 801a480:	69b3      	ldr	r3, [r6, #24]
 801a482:	b913      	cbnz	r3, 801a48a <setvbuf+0xea>
 801a484:	4630      	mov	r0, r6
 801a486:	f001 f847 	bl	801b518 <__sinit>
 801a48a:	f1b8 0f01 	cmp.w	r8, #1
 801a48e:	bf08      	it	eq
 801a490:	89a3      	ldrheq	r3, [r4, #12]
 801a492:	6027      	str	r7, [r4, #0]
 801a494:	bf04      	itt	eq
 801a496:	f043 0301 	orreq.w	r3, r3, #1
 801a49a:	81a3      	strheq	r3, [r4, #12]
 801a49c:	89a3      	ldrh	r3, [r4, #12]
 801a49e:	6127      	str	r7, [r4, #16]
 801a4a0:	f013 0008 	ands.w	r0, r3, #8
 801a4a4:	6165      	str	r5, [r4, #20]
 801a4a6:	d01b      	beq.n	801a4e0 <setvbuf+0x140>
 801a4a8:	f013 0001 	ands.w	r0, r3, #1
 801a4ac:	bf18      	it	ne
 801a4ae:	426d      	negne	r5, r5
 801a4b0:	f04f 0300 	mov.w	r3, #0
 801a4b4:	bf1d      	ittte	ne
 801a4b6:	60a3      	strne	r3, [r4, #8]
 801a4b8:	61a5      	strne	r5, [r4, #24]
 801a4ba:	4618      	movne	r0, r3
 801a4bc:	60a5      	streq	r5, [r4, #8]
 801a4be:	e7d0      	b.n	801a462 <setvbuf+0xc2>
 801a4c0:	4648      	mov	r0, r9
 801a4c2:	f001 f925 	bl	801b710 <malloc>
 801a4c6:	4607      	mov	r7, r0
 801a4c8:	2800      	cmp	r0, #0
 801a4ca:	d0bc      	beq.n	801a446 <setvbuf+0xa6>
 801a4cc:	89a3      	ldrh	r3, [r4, #12]
 801a4ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a4d2:	81a3      	strh	r3, [r4, #12]
 801a4d4:	464d      	mov	r5, r9
 801a4d6:	e7d3      	b.n	801a480 <setvbuf+0xe0>
 801a4d8:	2000      	movs	r0, #0
 801a4da:	e7b6      	b.n	801a44a <setvbuf+0xaa>
 801a4dc:	46a9      	mov	r9, r5
 801a4de:	e7f5      	b.n	801a4cc <setvbuf+0x12c>
 801a4e0:	60a0      	str	r0, [r4, #8]
 801a4e2:	e7be      	b.n	801a462 <setvbuf+0xc2>
 801a4e4:	f04f 30ff 	mov.w	r0, #4294967295
 801a4e8:	e7bb      	b.n	801a462 <setvbuf+0xc2>
 801a4ea:	bf00      	nop
 801a4ec:	20000660 	.word	0x20000660
 801a4f0:	0801d520 	.word	0x0801d520
 801a4f4:	0801d540 	.word	0x0801d540
 801a4f8:	0801d500 	.word	0x0801d500

0801a4fc <__swbuf_r>:
 801a4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4fe:	460e      	mov	r6, r1
 801a500:	4614      	mov	r4, r2
 801a502:	4605      	mov	r5, r0
 801a504:	b118      	cbz	r0, 801a50e <__swbuf_r+0x12>
 801a506:	6983      	ldr	r3, [r0, #24]
 801a508:	b90b      	cbnz	r3, 801a50e <__swbuf_r+0x12>
 801a50a:	f001 f805 	bl	801b518 <__sinit>
 801a50e:	4b21      	ldr	r3, [pc, #132]	; (801a594 <__swbuf_r+0x98>)
 801a510:	429c      	cmp	r4, r3
 801a512:	d12a      	bne.n	801a56a <__swbuf_r+0x6e>
 801a514:	686c      	ldr	r4, [r5, #4]
 801a516:	69a3      	ldr	r3, [r4, #24]
 801a518:	60a3      	str	r3, [r4, #8]
 801a51a:	89a3      	ldrh	r3, [r4, #12]
 801a51c:	071a      	lsls	r2, r3, #28
 801a51e:	d52e      	bpl.n	801a57e <__swbuf_r+0x82>
 801a520:	6923      	ldr	r3, [r4, #16]
 801a522:	b363      	cbz	r3, 801a57e <__swbuf_r+0x82>
 801a524:	6923      	ldr	r3, [r4, #16]
 801a526:	6820      	ldr	r0, [r4, #0]
 801a528:	1ac0      	subs	r0, r0, r3
 801a52a:	6963      	ldr	r3, [r4, #20]
 801a52c:	b2f6      	uxtb	r6, r6
 801a52e:	4298      	cmp	r0, r3
 801a530:	4637      	mov	r7, r6
 801a532:	db04      	blt.n	801a53e <__swbuf_r+0x42>
 801a534:	4621      	mov	r1, r4
 801a536:	4628      	mov	r0, r5
 801a538:	f000 ff84 	bl	801b444 <_fflush_r>
 801a53c:	bb28      	cbnz	r0, 801a58a <__swbuf_r+0x8e>
 801a53e:	68a3      	ldr	r3, [r4, #8]
 801a540:	3b01      	subs	r3, #1
 801a542:	60a3      	str	r3, [r4, #8]
 801a544:	6823      	ldr	r3, [r4, #0]
 801a546:	1c5a      	adds	r2, r3, #1
 801a548:	6022      	str	r2, [r4, #0]
 801a54a:	701e      	strb	r6, [r3, #0]
 801a54c:	6963      	ldr	r3, [r4, #20]
 801a54e:	3001      	adds	r0, #1
 801a550:	4298      	cmp	r0, r3
 801a552:	d004      	beq.n	801a55e <__swbuf_r+0x62>
 801a554:	89a3      	ldrh	r3, [r4, #12]
 801a556:	07db      	lsls	r3, r3, #31
 801a558:	d519      	bpl.n	801a58e <__swbuf_r+0x92>
 801a55a:	2e0a      	cmp	r6, #10
 801a55c:	d117      	bne.n	801a58e <__swbuf_r+0x92>
 801a55e:	4621      	mov	r1, r4
 801a560:	4628      	mov	r0, r5
 801a562:	f000 ff6f 	bl	801b444 <_fflush_r>
 801a566:	b190      	cbz	r0, 801a58e <__swbuf_r+0x92>
 801a568:	e00f      	b.n	801a58a <__swbuf_r+0x8e>
 801a56a:	4b0b      	ldr	r3, [pc, #44]	; (801a598 <__swbuf_r+0x9c>)
 801a56c:	429c      	cmp	r4, r3
 801a56e:	d101      	bne.n	801a574 <__swbuf_r+0x78>
 801a570:	68ac      	ldr	r4, [r5, #8]
 801a572:	e7d0      	b.n	801a516 <__swbuf_r+0x1a>
 801a574:	4b09      	ldr	r3, [pc, #36]	; (801a59c <__swbuf_r+0xa0>)
 801a576:	429c      	cmp	r4, r3
 801a578:	bf08      	it	eq
 801a57a:	68ec      	ldreq	r4, [r5, #12]
 801a57c:	e7cb      	b.n	801a516 <__swbuf_r+0x1a>
 801a57e:	4621      	mov	r1, r4
 801a580:	4628      	mov	r0, r5
 801a582:	f000 f80d 	bl	801a5a0 <__swsetup_r>
 801a586:	2800      	cmp	r0, #0
 801a588:	d0cc      	beq.n	801a524 <__swbuf_r+0x28>
 801a58a:	f04f 37ff 	mov.w	r7, #4294967295
 801a58e:	4638      	mov	r0, r7
 801a590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a592:	bf00      	nop
 801a594:	0801d520 	.word	0x0801d520
 801a598:	0801d540 	.word	0x0801d540
 801a59c:	0801d500 	.word	0x0801d500

0801a5a0 <__swsetup_r>:
 801a5a0:	4b32      	ldr	r3, [pc, #200]	; (801a66c <__swsetup_r+0xcc>)
 801a5a2:	b570      	push	{r4, r5, r6, lr}
 801a5a4:	681d      	ldr	r5, [r3, #0]
 801a5a6:	4606      	mov	r6, r0
 801a5a8:	460c      	mov	r4, r1
 801a5aa:	b125      	cbz	r5, 801a5b6 <__swsetup_r+0x16>
 801a5ac:	69ab      	ldr	r3, [r5, #24]
 801a5ae:	b913      	cbnz	r3, 801a5b6 <__swsetup_r+0x16>
 801a5b0:	4628      	mov	r0, r5
 801a5b2:	f000 ffb1 	bl	801b518 <__sinit>
 801a5b6:	4b2e      	ldr	r3, [pc, #184]	; (801a670 <__swsetup_r+0xd0>)
 801a5b8:	429c      	cmp	r4, r3
 801a5ba:	d10f      	bne.n	801a5dc <__swsetup_r+0x3c>
 801a5bc:	686c      	ldr	r4, [r5, #4]
 801a5be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a5c2:	b29a      	uxth	r2, r3
 801a5c4:	0715      	lsls	r5, r2, #28
 801a5c6:	d42c      	bmi.n	801a622 <__swsetup_r+0x82>
 801a5c8:	06d0      	lsls	r0, r2, #27
 801a5ca:	d411      	bmi.n	801a5f0 <__swsetup_r+0x50>
 801a5cc:	2209      	movs	r2, #9
 801a5ce:	6032      	str	r2, [r6, #0]
 801a5d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a5d4:	81a3      	strh	r3, [r4, #12]
 801a5d6:	f04f 30ff 	mov.w	r0, #4294967295
 801a5da:	bd70      	pop	{r4, r5, r6, pc}
 801a5dc:	4b25      	ldr	r3, [pc, #148]	; (801a674 <__swsetup_r+0xd4>)
 801a5de:	429c      	cmp	r4, r3
 801a5e0:	d101      	bne.n	801a5e6 <__swsetup_r+0x46>
 801a5e2:	68ac      	ldr	r4, [r5, #8]
 801a5e4:	e7eb      	b.n	801a5be <__swsetup_r+0x1e>
 801a5e6:	4b24      	ldr	r3, [pc, #144]	; (801a678 <__swsetup_r+0xd8>)
 801a5e8:	429c      	cmp	r4, r3
 801a5ea:	bf08      	it	eq
 801a5ec:	68ec      	ldreq	r4, [r5, #12]
 801a5ee:	e7e6      	b.n	801a5be <__swsetup_r+0x1e>
 801a5f0:	0751      	lsls	r1, r2, #29
 801a5f2:	d512      	bpl.n	801a61a <__swsetup_r+0x7a>
 801a5f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a5f6:	b141      	cbz	r1, 801a60a <__swsetup_r+0x6a>
 801a5f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a5fc:	4299      	cmp	r1, r3
 801a5fe:	d002      	beq.n	801a606 <__swsetup_r+0x66>
 801a600:	4630      	mov	r0, r6
 801a602:	f001 fb7f 	bl	801bd04 <_free_r>
 801a606:	2300      	movs	r3, #0
 801a608:	6363      	str	r3, [r4, #52]	; 0x34
 801a60a:	89a3      	ldrh	r3, [r4, #12]
 801a60c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a610:	81a3      	strh	r3, [r4, #12]
 801a612:	2300      	movs	r3, #0
 801a614:	6063      	str	r3, [r4, #4]
 801a616:	6923      	ldr	r3, [r4, #16]
 801a618:	6023      	str	r3, [r4, #0]
 801a61a:	89a3      	ldrh	r3, [r4, #12]
 801a61c:	f043 0308 	orr.w	r3, r3, #8
 801a620:	81a3      	strh	r3, [r4, #12]
 801a622:	6923      	ldr	r3, [r4, #16]
 801a624:	b94b      	cbnz	r3, 801a63a <__swsetup_r+0x9a>
 801a626:	89a3      	ldrh	r3, [r4, #12]
 801a628:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a62c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a630:	d003      	beq.n	801a63a <__swsetup_r+0x9a>
 801a632:	4621      	mov	r1, r4
 801a634:	4630      	mov	r0, r6
 801a636:	f001 f82b 	bl	801b690 <__smakebuf_r>
 801a63a:	89a2      	ldrh	r2, [r4, #12]
 801a63c:	f012 0301 	ands.w	r3, r2, #1
 801a640:	d00c      	beq.n	801a65c <__swsetup_r+0xbc>
 801a642:	2300      	movs	r3, #0
 801a644:	60a3      	str	r3, [r4, #8]
 801a646:	6963      	ldr	r3, [r4, #20]
 801a648:	425b      	negs	r3, r3
 801a64a:	61a3      	str	r3, [r4, #24]
 801a64c:	6923      	ldr	r3, [r4, #16]
 801a64e:	b953      	cbnz	r3, 801a666 <__swsetup_r+0xc6>
 801a650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a654:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801a658:	d1ba      	bne.n	801a5d0 <__swsetup_r+0x30>
 801a65a:	bd70      	pop	{r4, r5, r6, pc}
 801a65c:	0792      	lsls	r2, r2, #30
 801a65e:	bf58      	it	pl
 801a660:	6963      	ldrpl	r3, [r4, #20]
 801a662:	60a3      	str	r3, [r4, #8]
 801a664:	e7f2      	b.n	801a64c <__swsetup_r+0xac>
 801a666:	2000      	movs	r0, #0
 801a668:	e7f7      	b.n	801a65a <__swsetup_r+0xba>
 801a66a:	bf00      	nop
 801a66c:	20000660 	.word	0x20000660
 801a670:	0801d520 	.word	0x0801d520
 801a674:	0801d540 	.word	0x0801d540
 801a678:	0801d500 	.word	0x0801d500

0801a67c <quorem>:
 801a67c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a680:	6903      	ldr	r3, [r0, #16]
 801a682:	690c      	ldr	r4, [r1, #16]
 801a684:	429c      	cmp	r4, r3
 801a686:	4680      	mov	r8, r0
 801a688:	f300 8082 	bgt.w	801a790 <quorem+0x114>
 801a68c:	3c01      	subs	r4, #1
 801a68e:	f101 0714 	add.w	r7, r1, #20
 801a692:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801a696:	f100 0614 	add.w	r6, r0, #20
 801a69a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801a69e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801a6a2:	eb06 030e 	add.w	r3, r6, lr
 801a6a6:	3501      	adds	r5, #1
 801a6a8:	eb07 090e 	add.w	r9, r7, lr
 801a6ac:	9301      	str	r3, [sp, #4]
 801a6ae:	fbb0 f5f5 	udiv	r5, r0, r5
 801a6b2:	b395      	cbz	r5, 801a71a <quorem+0x9e>
 801a6b4:	f04f 0a00 	mov.w	sl, #0
 801a6b8:	4638      	mov	r0, r7
 801a6ba:	46b4      	mov	ip, r6
 801a6bc:	46d3      	mov	fp, sl
 801a6be:	f850 2b04 	ldr.w	r2, [r0], #4
 801a6c2:	b293      	uxth	r3, r2
 801a6c4:	fb05 a303 	mla	r3, r5, r3, sl
 801a6c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a6cc:	b29b      	uxth	r3, r3
 801a6ce:	ebab 0303 	sub.w	r3, fp, r3
 801a6d2:	0c12      	lsrs	r2, r2, #16
 801a6d4:	f8bc b000 	ldrh.w	fp, [ip]
 801a6d8:	fb05 a202 	mla	r2, r5, r2, sl
 801a6dc:	fa13 f38b 	uxtah	r3, r3, fp
 801a6e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801a6e4:	fa1f fb82 	uxth.w	fp, r2
 801a6e8:	f8dc 2000 	ldr.w	r2, [ip]
 801a6ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801a6f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a6f4:	b29b      	uxth	r3, r3
 801a6f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a6fa:	4581      	cmp	r9, r0
 801a6fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801a700:	f84c 3b04 	str.w	r3, [ip], #4
 801a704:	d2db      	bcs.n	801a6be <quorem+0x42>
 801a706:	f856 300e 	ldr.w	r3, [r6, lr]
 801a70a:	b933      	cbnz	r3, 801a71a <quorem+0x9e>
 801a70c:	9b01      	ldr	r3, [sp, #4]
 801a70e:	3b04      	subs	r3, #4
 801a710:	429e      	cmp	r6, r3
 801a712:	461a      	mov	r2, r3
 801a714:	d330      	bcc.n	801a778 <quorem+0xfc>
 801a716:	f8c8 4010 	str.w	r4, [r8, #16]
 801a71a:	4640      	mov	r0, r8
 801a71c:	f001 fa1d 	bl	801bb5a <__mcmp>
 801a720:	2800      	cmp	r0, #0
 801a722:	db25      	blt.n	801a770 <quorem+0xf4>
 801a724:	3501      	adds	r5, #1
 801a726:	4630      	mov	r0, r6
 801a728:	f04f 0e00 	mov.w	lr, #0
 801a72c:	f857 2b04 	ldr.w	r2, [r7], #4
 801a730:	f8d0 c000 	ldr.w	ip, [r0]
 801a734:	b293      	uxth	r3, r2
 801a736:	ebae 0303 	sub.w	r3, lr, r3
 801a73a:	0c12      	lsrs	r2, r2, #16
 801a73c:	fa13 f38c 	uxtah	r3, r3, ip
 801a740:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801a744:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a748:	b29b      	uxth	r3, r3
 801a74a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a74e:	45b9      	cmp	r9, r7
 801a750:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801a754:	f840 3b04 	str.w	r3, [r0], #4
 801a758:	d2e8      	bcs.n	801a72c <quorem+0xb0>
 801a75a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801a75e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801a762:	b92a      	cbnz	r2, 801a770 <quorem+0xf4>
 801a764:	3b04      	subs	r3, #4
 801a766:	429e      	cmp	r6, r3
 801a768:	461a      	mov	r2, r3
 801a76a:	d30b      	bcc.n	801a784 <quorem+0x108>
 801a76c:	f8c8 4010 	str.w	r4, [r8, #16]
 801a770:	4628      	mov	r0, r5
 801a772:	b003      	add	sp, #12
 801a774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a778:	6812      	ldr	r2, [r2, #0]
 801a77a:	3b04      	subs	r3, #4
 801a77c:	2a00      	cmp	r2, #0
 801a77e:	d1ca      	bne.n	801a716 <quorem+0x9a>
 801a780:	3c01      	subs	r4, #1
 801a782:	e7c5      	b.n	801a710 <quorem+0x94>
 801a784:	6812      	ldr	r2, [r2, #0]
 801a786:	3b04      	subs	r3, #4
 801a788:	2a00      	cmp	r2, #0
 801a78a:	d1ef      	bne.n	801a76c <quorem+0xf0>
 801a78c:	3c01      	subs	r4, #1
 801a78e:	e7ea      	b.n	801a766 <quorem+0xea>
 801a790:	2000      	movs	r0, #0
 801a792:	e7ee      	b.n	801a772 <quorem+0xf6>
 801a794:	0000      	movs	r0, r0
	...

0801a798 <_dtoa_r>:
 801a798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a79c:	ec57 6b10 	vmov	r6, r7, d0
 801a7a0:	b097      	sub	sp, #92	; 0x5c
 801a7a2:	e9cd 6700 	strd	r6, r7, [sp]
 801a7a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a7a8:	9107      	str	r1, [sp, #28]
 801a7aa:	4604      	mov	r4, r0
 801a7ac:	920a      	str	r2, [sp, #40]	; 0x28
 801a7ae:	930f      	str	r3, [sp, #60]	; 0x3c
 801a7b0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801a7b2:	b93e      	cbnz	r6, 801a7c4 <_dtoa_r+0x2c>
 801a7b4:	2010      	movs	r0, #16
 801a7b6:	f000 ffab 	bl	801b710 <malloc>
 801a7ba:	6260      	str	r0, [r4, #36]	; 0x24
 801a7bc:	6046      	str	r6, [r0, #4]
 801a7be:	6086      	str	r6, [r0, #8]
 801a7c0:	6006      	str	r6, [r0, #0]
 801a7c2:	60c6      	str	r6, [r0, #12]
 801a7c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a7c6:	6819      	ldr	r1, [r3, #0]
 801a7c8:	b151      	cbz	r1, 801a7e0 <_dtoa_r+0x48>
 801a7ca:	685a      	ldr	r2, [r3, #4]
 801a7cc:	604a      	str	r2, [r1, #4]
 801a7ce:	2301      	movs	r3, #1
 801a7d0:	4093      	lsls	r3, r2
 801a7d2:	608b      	str	r3, [r1, #8]
 801a7d4:	4620      	mov	r0, r4
 801a7d6:	f000 ffea 	bl	801b7ae <_Bfree>
 801a7da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a7dc:	2200      	movs	r2, #0
 801a7de:	601a      	str	r2, [r3, #0]
 801a7e0:	9b01      	ldr	r3, [sp, #4]
 801a7e2:	2b00      	cmp	r3, #0
 801a7e4:	bfbf      	itttt	lt
 801a7e6:	2301      	movlt	r3, #1
 801a7e8:	602b      	strlt	r3, [r5, #0]
 801a7ea:	9b01      	ldrlt	r3, [sp, #4]
 801a7ec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a7f0:	bfb2      	itee	lt
 801a7f2:	9301      	strlt	r3, [sp, #4]
 801a7f4:	2300      	movge	r3, #0
 801a7f6:	602b      	strge	r3, [r5, #0]
 801a7f8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a7fc:	4ba8      	ldr	r3, [pc, #672]	; (801aaa0 <_dtoa_r+0x308>)
 801a7fe:	ea33 0308 	bics.w	r3, r3, r8
 801a802:	d11b      	bne.n	801a83c <_dtoa_r+0xa4>
 801a804:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a806:	f242 730f 	movw	r3, #9999	; 0x270f
 801a80a:	6013      	str	r3, [r2, #0]
 801a80c:	9b00      	ldr	r3, [sp, #0]
 801a80e:	b923      	cbnz	r3, 801a81a <_dtoa_r+0x82>
 801a810:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801a814:	2800      	cmp	r0, #0
 801a816:	f000 8578 	beq.w	801b30a <_dtoa_r+0xb72>
 801a81a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a81c:	b953      	cbnz	r3, 801a834 <_dtoa_r+0x9c>
 801a81e:	4ba1      	ldr	r3, [pc, #644]	; (801aaa4 <_dtoa_r+0x30c>)
 801a820:	e021      	b.n	801a866 <_dtoa_r+0xce>
 801a822:	4ba1      	ldr	r3, [pc, #644]	; (801aaa8 <_dtoa_r+0x310>)
 801a824:	9302      	str	r3, [sp, #8]
 801a826:	3308      	adds	r3, #8
 801a828:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a82a:	6013      	str	r3, [r2, #0]
 801a82c:	9802      	ldr	r0, [sp, #8]
 801a82e:	b017      	add	sp, #92	; 0x5c
 801a830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a834:	4b9b      	ldr	r3, [pc, #620]	; (801aaa4 <_dtoa_r+0x30c>)
 801a836:	9302      	str	r3, [sp, #8]
 801a838:	3303      	adds	r3, #3
 801a83a:	e7f5      	b.n	801a828 <_dtoa_r+0x90>
 801a83c:	e9dd 6700 	ldrd	r6, r7, [sp]
 801a840:	2200      	movs	r2, #0
 801a842:	2300      	movs	r3, #0
 801a844:	4630      	mov	r0, r6
 801a846:	4639      	mov	r1, r7
 801a848:	f7ee f872 	bl	8008930 <__aeabi_dcmpeq>
 801a84c:	4681      	mov	r9, r0
 801a84e:	b160      	cbz	r0, 801a86a <_dtoa_r+0xd2>
 801a850:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a852:	2301      	movs	r3, #1
 801a854:	6013      	str	r3, [r2, #0]
 801a856:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a858:	2b00      	cmp	r3, #0
 801a85a:	f000 8553 	beq.w	801b304 <_dtoa_r+0xb6c>
 801a85e:	4b93      	ldr	r3, [pc, #588]	; (801aaac <_dtoa_r+0x314>)
 801a860:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a862:	6013      	str	r3, [r2, #0]
 801a864:	3b01      	subs	r3, #1
 801a866:	9302      	str	r3, [sp, #8]
 801a868:	e7e0      	b.n	801a82c <_dtoa_r+0x94>
 801a86a:	aa14      	add	r2, sp, #80	; 0x50
 801a86c:	a915      	add	r1, sp, #84	; 0x54
 801a86e:	ec47 6b10 	vmov	d0, r6, r7
 801a872:	4620      	mov	r0, r4
 801a874:	f001 f9e9 	bl	801bc4a <__d2b>
 801a878:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801a87c:	4682      	mov	sl, r0
 801a87e:	2d00      	cmp	r5, #0
 801a880:	d07e      	beq.n	801a980 <_dtoa_r+0x1e8>
 801a882:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801a886:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801a88a:	4630      	mov	r0, r6
 801a88c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801a890:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801a894:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 801a898:	2200      	movs	r2, #0
 801a89a:	4b85      	ldr	r3, [pc, #532]	; (801aab0 <_dtoa_r+0x318>)
 801a89c:	f7ed fc2c 	bl	80080f8 <__aeabi_dsub>
 801a8a0:	a379      	add	r3, pc, #484	; (adr r3, 801aa88 <_dtoa_r+0x2f0>)
 801a8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8a6:	f7ed fddb 	bl	8008460 <__aeabi_dmul>
 801a8aa:	a379      	add	r3, pc, #484	; (adr r3, 801aa90 <_dtoa_r+0x2f8>)
 801a8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8b0:	f7ed fc24 	bl	80080fc <__adddf3>
 801a8b4:	4606      	mov	r6, r0
 801a8b6:	4628      	mov	r0, r5
 801a8b8:	460f      	mov	r7, r1
 801a8ba:	f7ed fd6b 	bl	8008394 <__aeabi_i2d>
 801a8be:	a376      	add	r3, pc, #472	; (adr r3, 801aa98 <_dtoa_r+0x300>)
 801a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8c4:	f7ed fdcc 	bl	8008460 <__aeabi_dmul>
 801a8c8:	4602      	mov	r2, r0
 801a8ca:	460b      	mov	r3, r1
 801a8cc:	4630      	mov	r0, r6
 801a8ce:	4639      	mov	r1, r7
 801a8d0:	f7ed fc14 	bl	80080fc <__adddf3>
 801a8d4:	4606      	mov	r6, r0
 801a8d6:	460f      	mov	r7, r1
 801a8d8:	f7ee f872 	bl	80089c0 <__aeabi_d2iz>
 801a8dc:	2200      	movs	r2, #0
 801a8de:	4683      	mov	fp, r0
 801a8e0:	2300      	movs	r3, #0
 801a8e2:	4630      	mov	r0, r6
 801a8e4:	4639      	mov	r1, r7
 801a8e6:	f7ee f82d 	bl	8008944 <__aeabi_dcmplt>
 801a8ea:	b158      	cbz	r0, 801a904 <_dtoa_r+0x16c>
 801a8ec:	4658      	mov	r0, fp
 801a8ee:	f7ed fd51 	bl	8008394 <__aeabi_i2d>
 801a8f2:	4602      	mov	r2, r0
 801a8f4:	460b      	mov	r3, r1
 801a8f6:	4630      	mov	r0, r6
 801a8f8:	4639      	mov	r1, r7
 801a8fa:	f7ee f819 	bl	8008930 <__aeabi_dcmpeq>
 801a8fe:	b908      	cbnz	r0, 801a904 <_dtoa_r+0x16c>
 801a900:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a904:	f1bb 0f16 	cmp.w	fp, #22
 801a908:	d859      	bhi.n	801a9be <_dtoa_r+0x226>
 801a90a:	496a      	ldr	r1, [pc, #424]	; (801aab4 <_dtoa_r+0x31c>)
 801a90c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801a910:	e9dd 2300 	ldrd	r2, r3, [sp]
 801a914:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a918:	f7ee f832 	bl	8008980 <__aeabi_dcmpgt>
 801a91c:	2800      	cmp	r0, #0
 801a91e:	d050      	beq.n	801a9c2 <_dtoa_r+0x22a>
 801a920:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a924:	2300      	movs	r3, #0
 801a926:	930e      	str	r3, [sp, #56]	; 0x38
 801a928:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a92a:	1b5d      	subs	r5, r3, r5
 801a92c:	1e6b      	subs	r3, r5, #1
 801a92e:	9306      	str	r3, [sp, #24]
 801a930:	bf45      	ittet	mi
 801a932:	f1c5 0301 	rsbmi	r3, r5, #1
 801a936:	9305      	strmi	r3, [sp, #20]
 801a938:	2300      	movpl	r3, #0
 801a93a:	2300      	movmi	r3, #0
 801a93c:	bf4c      	ite	mi
 801a93e:	9306      	strmi	r3, [sp, #24]
 801a940:	9305      	strpl	r3, [sp, #20]
 801a942:	f1bb 0f00 	cmp.w	fp, #0
 801a946:	db3e      	blt.n	801a9c6 <_dtoa_r+0x22e>
 801a948:	9b06      	ldr	r3, [sp, #24]
 801a94a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801a94e:	445b      	add	r3, fp
 801a950:	9306      	str	r3, [sp, #24]
 801a952:	2300      	movs	r3, #0
 801a954:	9308      	str	r3, [sp, #32]
 801a956:	9b07      	ldr	r3, [sp, #28]
 801a958:	2b09      	cmp	r3, #9
 801a95a:	f200 80af 	bhi.w	801aabc <_dtoa_r+0x324>
 801a95e:	2b05      	cmp	r3, #5
 801a960:	bfc4      	itt	gt
 801a962:	3b04      	subgt	r3, #4
 801a964:	9307      	strgt	r3, [sp, #28]
 801a966:	9b07      	ldr	r3, [sp, #28]
 801a968:	f1a3 0302 	sub.w	r3, r3, #2
 801a96c:	bfcc      	ite	gt
 801a96e:	2600      	movgt	r6, #0
 801a970:	2601      	movle	r6, #1
 801a972:	2b03      	cmp	r3, #3
 801a974:	f200 80ae 	bhi.w	801aad4 <_dtoa_r+0x33c>
 801a978:	e8df f003 	tbb	[pc, r3]
 801a97c:	772f8482 	.word	0x772f8482
 801a980:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a982:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801a984:	441d      	add	r5, r3
 801a986:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801a98a:	2b20      	cmp	r3, #32
 801a98c:	dd11      	ble.n	801a9b2 <_dtoa_r+0x21a>
 801a98e:	9a00      	ldr	r2, [sp, #0]
 801a990:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801a994:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801a998:	fa22 f000 	lsr.w	r0, r2, r0
 801a99c:	fa08 f303 	lsl.w	r3, r8, r3
 801a9a0:	4318      	orrs	r0, r3
 801a9a2:	f7ed fce7 	bl	8008374 <__aeabi_ui2d>
 801a9a6:	2301      	movs	r3, #1
 801a9a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801a9ac:	3d01      	subs	r5, #1
 801a9ae:	9312      	str	r3, [sp, #72]	; 0x48
 801a9b0:	e772      	b.n	801a898 <_dtoa_r+0x100>
 801a9b2:	f1c3 0020 	rsb	r0, r3, #32
 801a9b6:	9b00      	ldr	r3, [sp, #0]
 801a9b8:	fa03 f000 	lsl.w	r0, r3, r0
 801a9bc:	e7f1      	b.n	801a9a2 <_dtoa_r+0x20a>
 801a9be:	2301      	movs	r3, #1
 801a9c0:	e7b1      	b.n	801a926 <_dtoa_r+0x18e>
 801a9c2:	900e      	str	r0, [sp, #56]	; 0x38
 801a9c4:	e7b0      	b.n	801a928 <_dtoa_r+0x190>
 801a9c6:	9b05      	ldr	r3, [sp, #20]
 801a9c8:	eba3 030b 	sub.w	r3, r3, fp
 801a9cc:	9305      	str	r3, [sp, #20]
 801a9ce:	f1cb 0300 	rsb	r3, fp, #0
 801a9d2:	9308      	str	r3, [sp, #32]
 801a9d4:	2300      	movs	r3, #0
 801a9d6:	930b      	str	r3, [sp, #44]	; 0x2c
 801a9d8:	e7bd      	b.n	801a956 <_dtoa_r+0x1be>
 801a9da:	2301      	movs	r3, #1
 801a9dc:	9309      	str	r3, [sp, #36]	; 0x24
 801a9de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	dd7a      	ble.n	801aada <_dtoa_r+0x342>
 801a9e4:	9304      	str	r3, [sp, #16]
 801a9e6:	9303      	str	r3, [sp, #12]
 801a9e8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801a9ea:	2200      	movs	r2, #0
 801a9ec:	606a      	str	r2, [r5, #4]
 801a9ee:	2104      	movs	r1, #4
 801a9f0:	f101 0214 	add.w	r2, r1, #20
 801a9f4:	429a      	cmp	r2, r3
 801a9f6:	d975      	bls.n	801aae4 <_dtoa_r+0x34c>
 801a9f8:	6869      	ldr	r1, [r5, #4]
 801a9fa:	4620      	mov	r0, r4
 801a9fc:	f000 fea3 	bl	801b746 <_Balloc>
 801aa00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801aa02:	6028      	str	r0, [r5, #0]
 801aa04:	681b      	ldr	r3, [r3, #0]
 801aa06:	9302      	str	r3, [sp, #8]
 801aa08:	9b03      	ldr	r3, [sp, #12]
 801aa0a:	2b0e      	cmp	r3, #14
 801aa0c:	f200 80e5 	bhi.w	801abda <_dtoa_r+0x442>
 801aa10:	2e00      	cmp	r6, #0
 801aa12:	f000 80e2 	beq.w	801abda <_dtoa_r+0x442>
 801aa16:	ed9d 7b00 	vldr	d7, [sp]
 801aa1a:	f1bb 0f00 	cmp.w	fp, #0
 801aa1e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801aa22:	dd74      	ble.n	801ab0e <_dtoa_r+0x376>
 801aa24:	4a23      	ldr	r2, [pc, #140]	; (801aab4 <_dtoa_r+0x31c>)
 801aa26:	f00b 030f 	and.w	r3, fp, #15
 801aa2a:	ea4f 162b 	mov.w	r6, fp, asr #4
 801aa2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801aa32:	06f0      	lsls	r0, r6, #27
 801aa34:	e9d3 8900 	ldrd	r8, r9, [r3]
 801aa38:	d559      	bpl.n	801aaee <_dtoa_r+0x356>
 801aa3a:	4b1f      	ldr	r3, [pc, #124]	; (801aab8 <_dtoa_r+0x320>)
 801aa3c:	ec51 0b17 	vmov	r0, r1, d7
 801aa40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801aa44:	f7ed fe36 	bl	80086b4 <__aeabi_ddiv>
 801aa48:	e9cd 0100 	strd	r0, r1, [sp]
 801aa4c:	f006 060f 	and.w	r6, r6, #15
 801aa50:	2503      	movs	r5, #3
 801aa52:	4f19      	ldr	r7, [pc, #100]	; (801aab8 <_dtoa_r+0x320>)
 801aa54:	2e00      	cmp	r6, #0
 801aa56:	d14c      	bne.n	801aaf2 <_dtoa_r+0x35a>
 801aa58:	4642      	mov	r2, r8
 801aa5a:	464b      	mov	r3, r9
 801aa5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801aa60:	f7ed fe28 	bl	80086b4 <__aeabi_ddiv>
 801aa64:	e9cd 0100 	strd	r0, r1, [sp]
 801aa68:	e06a      	b.n	801ab40 <_dtoa_r+0x3a8>
 801aa6a:	2301      	movs	r3, #1
 801aa6c:	9309      	str	r3, [sp, #36]	; 0x24
 801aa6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801aa70:	445b      	add	r3, fp
 801aa72:	9304      	str	r3, [sp, #16]
 801aa74:	3301      	adds	r3, #1
 801aa76:	2b01      	cmp	r3, #1
 801aa78:	9303      	str	r3, [sp, #12]
 801aa7a:	bfb8      	it	lt
 801aa7c:	2301      	movlt	r3, #1
 801aa7e:	e7b3      	b.n	801a9e8 <_dtoa_r+0x250>
 801aa80:	2300      	movs	r3, #0
 801aa82:	e7ab      	b.n	801a9dc <_dtoa_r+0x244>
 801aa84:	2300      	movs	r3, #0
 801aa86:	e7f1      	b.n	801aa6c <_dtoa_r+0x2d4>
 801aa88:	636f4361 	.word	0x636f4361
 801aa8c:	3fd287a7 	.word	0x3fd287a7
 801aa90:	8b60c8b3 	.word	0x8b60c8b3
 801aa94:	3fc68a28 	.word	0x3fc68a28
 801aa98:	509f79fb 	.word	0x509f79fb
 801aa9c:	3fd34413 	.word	0x3fd34413
 801aaa0:	7ff00000 	.word	0x7ff00000
 801aaa4:	0801d4f9 	.word	0x0801d4f9
 801aaa8:	0801d4f0 	.word	0x0801d4f0
 801aaac:	0801d4cd 	.word	0x0801d4cd
 801aab0:	3ff80000 	.word	0x3ff80000
 801aab4:	0801d588 	.word	0x0801d588
 801aab8:	0801d560 	.word	0x0801d560
 801aabc:	2601      	movs	r6, #1
 801aabe:	2300      	movs	r3, #0
 801aac0:	9307      	str	r3, [sp, #28]
 801aac2:	9609      	str	r6, [sp, #36]	; 0x24
 801aac4:	f04f 33ff 	mov.w	r3, #4294967295
 801aac8:	9304      	str	r3, [sp, #16]
 801aaca:	9303      	str	r3, [sp, #12]
 801aacc:	2200      	movs	r2, #0
 801aace:	2312      	movs	r3, #18
 801aad0:	920a      	str	r2, [sp, #40]	; 0x28
 801aad2:	e789      	b.n	801a9e8 <_dtoa_r+0x250>
 801aad4:	2301      	movs	r3, #1
 801aad6:	9309      	str	r3, [sp, #36]	; 0x24
 801aad8:	e7f4      	b.n	801aac4 <_dtoa_r+0x32c>
 801aada:	2301      	movs	r3, #1
 801aadc:	9304      	str	r3, [sp, #16]
 801aade:	9303      	str	r3, [sp, #12]
 801aae0:	461a      	mov	r2, r3
 801aae2:	e7f5      	b.n	801aad0 <_dtoa_r+0x338>
 801aae4:	686a      	ldr	r2, [r5, #4]
 801aae6:	3201      	adds	r2, #1
 801aae8:	606a      	str	r2, [r5, #4]
 801aaea:	0049      	lsls	r1, r1, #1
 801aaec:	e780      	b.n	801a9f0 <_dtoa_r+0x258>
 801aaee:	2502      	movs	r5, #2
 801aaf0:	e7af      	b.n	801aa52 <_dtoa_r+0x2ba>
 801aaf2:	07f1      	lsls	r1, r6, #31
 801aaf4:	d508      	bpl.n	801ab08 <_dtoa_r+0x370>
 801aaf6:	4640      	mov	r0, r8
 801aaf8:	4649      	mov	r1, r9
 801aafa:	e9d7 2300 	ldrd	r2, r3, [r7]
 801aafe:	f7ed fcaf 	bl	8008460 <__aeabi_dmul>
 801ab02:	3501      	adds	r5, #1
 801ab04:	4680      	mov	r8, r0
 801ab06:	4689      	mov	r9, r1
 801ab08:	1076      	asrs	r6, r6, #1
 801ab0a:	3708      	adds	r7, #8
 801ab0c:	e7a2      	b.n	801aa54 <_dtoa_r+0x2bc>
 801ab0e:	f000 809d 	beq.w	801ac4c <_dtoa_r+0x4b4>
 801ab12:	f1cb 0600 	rsb	r6, fp, #0
 801ab16:	4b9f      	ldr	r3, [pc, #636]	; (801ad94 <_dtoa_r+0x5fc>)
 801ab18:	4f9f      	ldr	r7, [pc, #636]	; (801ad98 <_dtoa_r+0x600>)
 801ab1a:	f006 020f 	and.w	r2, r6, #15
 801ab1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ab22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801ab2a:	f7ed fc99 	bl	8008460 <__aeabi_dmul>
 801ab2e:	e9cd 0100 	strd	r0, r1, [sp]
 801ab32:	1136      	asrs	r6, r6, #4
 801ab34:	2300      	movs	r3, #0
 801ab36:	2502      	movs	r5, #2
 801ab38:	2e00      	cmp	r6, #0
 801ab3a:	d17c      	bne.n	801ac36 <_dtoa_r+0x49e>
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	d191      	bne.n	801aa64 <_dtoa_r+0x2cc>
 801ab40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	f000 8084 	beq.w	801ac50 <_dtoa_r+0x4b8>
 801ab48:	e9dd 8900 	ldrd	r8, r9, [sp]
 801ab4c:	2200      	movs	r2, #0
 801ab4e:	4b93      	ldr	r3, [pc, #588]	; (801ad9c <_dtoa_r+0x604>)
 801ab50:	4640      	mov	r0, r8
 801ab52:	4649      	mov	r1, r9
 801ab54:	f7ed fef6 	bl	8008944 <__aeabi_dcmplt>
 801ab58:	2800      	cmp	r0, #0
 801ab5a:	d079      	beq.n	801ac50 <_dtoa_r+0x4b8>
 801ab5c:	9b03      	ldr	r3, [sp, #12]
 801ab5e:	2b00      	cmp	r3, #0
 801ab60:	d076      	beq.n	801ac50 <_dtoa_r+0x4b8>
 801ab62:	9b04      	ldr	r3, [sp, #16]
 801ab64:	2b00      	cmp	r3, #0
 801ab66:	dd34      	ble.n	801abd2 <_dtoa_r+0x43a>
 801ab68:	2200      	movs	r2, #0
 801ab6a:	4b8d      	ldr	r3, [pc, #564]	; (801ada0 <_dtoa_r+0x608>)
 801ab6c:	4640      	mov	r0, r8
 801ab6e:	4649      	mov	r1, r9
 801ab70:	f7ed fc76 	bl	8008460 <__aeabi_dmul>
 801ab74:	e9cd 0100 	strd	r0, r1, [sp]
 801ab78:	9e04      	ldr	r6, [sp, #16]
 801ab7a:	f10b 37ff 	add.w	r7, fp, #4294967295
 801ab7e:	3501      	adds	r5, #1
 801ab80:	4628      	mov	r0, r5
 801ab82:	f7ed fc07 	bl	8008394 <__aeabi_i2d>
 801ab86:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ab8a:	f7ed fc69 	bl	8008460 <__aeabi_dmul>
 801ab8e:	2200      	movs	r2, #0
 801ab90:	4b84      	ldr	r3, [pc, #528]	; (801ada4 <_dtoa_r+0x60c>)
 801ab92:	f7ed fab3 	bl	80080fc <__adddf3>
 801ab96:	4680      	mov	r8, r0
 801ab98:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801ab9c:	2e00      	cmp	r6, #0
 801ab9e:	d15a      	bne.n	801ac56 <_dtoa_r+0x4be>
 801aba0:	2200      	movs	r2, #0
 801aba2:	4b81      	ldr	r3, [pc, #516]	; (801ada8 <_dtoa_r+0x610>)
 801aba4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801aba8:	f7ed faa6 	bl	80080f8 <__aeabi_dsub>
 801abac:	4642      	mov	r2, r8
 801abae:	464b      	mov	r3, r9
 801abb0:	e9cd 0100 	strd	r0, r1, [sp]
 801abb4:	f7ed fee4 	bl	8008980 <__aeabi_dcmpgt>
 801abb8:	2800      	cmp	r0, #0
 801abba:	f040 829b 	bne.w	801b0f4 <_dtoa_r+0x95c>
 801abbe:	4642      	mov	r2, r8
 801abc0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801abc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801abc8:	f7ed febc 	bl	8008944 <__aeabi_dcmplt>
 801abcc:	2800      	cmp	r0, #0
 801abce:	f040 828f 	bne.w	801b0f0 <_dtoa_r+0x958>
 801abd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801abd6:	e9cd 2300 	strd	r2, r3, [sp]
 801abda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801abdc:	2b00      	cmp	r3, #0
 801abde:	f2c0 8150 	blt.w	801ae82 <_dtoa_r+0x6ea>
 801abe2:	f1bb 0f0e 	cmp.w	fp, #14
 801abe6:	f300 814c 	bgt.w	801ae82 <_dtoa_r+0x6ea>
 801abea:	4b6a      	ldr	r3, [pc, #424]	; (801ad94 <_dtoa_r+0x5fc>)
 801abec:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801abf0:	e9d3 8900 	ldrd	r8, r9, [r3]
 801abf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801abf6:	2b00      	cmp	r3, #0
 801abf8:	f280 80da 	bge.w	801adb0 <_dtoa_r+0x618>
 801abfc:	9b03      	ldr	r3, [sp, #12]
 801abfe:	2b00      	cmp	r3, #0
 801ac00:	f300 80d6 	bgt.w	801adb0 <_dtoa_r+0x618>
 801ac04:	f040 8273 	bne.w	801b0ee <_dtoa_r+0x956>
 801ac08:	2200      	movs	r2, #0
 801ac0a:	4b67      	ldr	r3, [pc, #412]	; (801ada8 <_dtoa_r+0x610>)
 801ac0c:	4640      	mov	r0, r8
 801ac0e:	4649      	mov	r1, r9
 801ac10:	f7ed fc26 	bl	8008460 <__aeabi_dmul>
 801ac14:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ac18:	f7ed fea8 	bl	800896c <__aeabi_dcmpge>
 801ac1c:	9e03      	ldr	r6, [sp, #12]
 801ac1e:	4637      	mov	r7, r6
 801ac20:	2800      	cmp	r0, #0
 801ac22:	f040 824a 	bne.w	801b0ba <_dtoa_r+0x922>
 801ac26:	9b02      	ldr	r3, [sp, #8]
 801ac28:	9a02      	ldr	r2, [sp, #8]
 801ac2a:	1c5d      	adds	r5, r3, #1
 801ac2c:	2331      	movs	r3, #49	; 0x31
 801ac2e:	7013      	strb	r3, [r2, #0]
 801ac30:	f10b 0b01 	add.w	fp, fp, #1
 801ac34:	e245      	b.n	801b0c2 <_dtoa_r+0x92a>
 801ac36:	07f2      	lsls	r2, r6, #31
 801ac38:	d505      	bpl.n	801ac46 <_dtoa_r+0x4ae>
 801ac3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ac3e:	f7ed fc0f 	bl	8008460 <__aeabi_dmul>
 801ac42:	3501      	adds	r5, #1
 801ac44:	2301      	movs	r3, #1
 801ac46:	1076      	asrs	r6, r6, #1
 801ac48:	3708      	adds	r7, #8
 801ac4a:	e775      	b.n	801ab38 <_dtoa_r+0x3a0>
 801ac4c:	2502      	movs	r5, #2
 801ac4e:	e777      	b.n	801ab40 <_dtoa_r+0x3a8>
 801ac50:	465f      	mov	r7, fp
 801ac52:	9e03      	ldr	r6, [sp, #12]
 801ac54:	e794      	b.n	801ab80 <_dtoa_r+0x3e8>
 801ac56:	9a02      	ldr	r2, [sp, #8]
 801ac58:	4b4e      	ldr	r3, [pc, #312]	; (801ad94 <_dtoa_r+0x5fc>)
 801ac5a:	4432      	add	r2, r6
 801ac5c:	9213      	str	r2, [sp, #76]	; 0x4c
 801ac5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ac60:	1e71      	subs	r1, r6, #1
 801ac62:	2a00      	cmp	r2, #0
 801ac64:	d048      	beq.n	801acf8 <_dtoa_r+0x560>
 801ac66:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801ac6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac6e:	2000      	movs	r0, #0
 801ac70:	494e      	ldr	r1, [pc, #312]	; (801adac <_dtoa_r+0x614>)
 801ac72:	f7ed fd1f 	bl	80086b4 <__aeabi_ddiv>
 801ac76:	4642      	mov	r2, r8
 801ac78:	464b      	mov	r3, r9
 801ac7a:	f7ed fa3d 	bl	80080f8 <__aeabi_dsub>
 801ac7e:	9d02      	ldr	r5, [sp, #8]
 801ac80:	4680      	mov	r8, r0
 801ac82:	4689      	mov	r9, r1
 801ac84:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ac88:	f7ed fe9a 	bl	80089c0 <__aeabi_d2iz>
 801ac8c:	4606      	mov	r6, r0
 801ac8e:	f7ed fb81 	bl	8008394 <__aeabi_i2d>
 801ac92:	4602      	mov	r2, r0
 801ac94:	460b      	mov	r3, r1
 801ac96:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ac9a:	f7ed fa2d 	bl	80080f8 <__aeabi_dsub>
 801ac9e:	3630      	adds	r6, #48	; 0x30
 801aca0:	f805 6b01 	strb.w	r6, [r5], #1
 801aca4:	4642      	mov	r2, r8
 801aca6:	464b      	mov	r3, r9
 801aca8:	e9cd 0100 	strd	r0, r1, [sp]
 801acac:	f7ed fe4a 	bl	8008944 <__aeabi_dcmplt>
 801acb0:	2800      	cmp	r0, #0
 801acb2:	d165      	bne.n	801ad80 <_dtoa_r+0x5e8>
 801acb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801acb8:	2000      	movs	r0, #0
 801acba:	4938      	ldr	r1, [pc, #224]	; (801ad9c <_dtoa_r+0x604>)
 801acbc:	f7ed fa1c 	bl	80080f8 <__aeabi_dsub>
 801acc0:	4642      	mov	r2, r8
 801acc2:	464b      	mov	r3, r9
 801acc4:	f7ed fe3e 	bl	8008944 <__aeabi_dcmplt>
 801acc8:	2800      	cmp	r0, #0
 801acca:	f040 80ba 	bne.w	801ae42 <_dtoa_r+0x6aa>
 801acce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801acd0:	429d      	cmp	r5, r3
 801acd2:	f43f af7e 	beq.w	801abd2 <_dtoa_r+0x43a>
 801acd6:	2200      	movs	r2, #0
 801acd8:	4b31      	ldr	r3, [pc, #196]	; (801ada0 <_dtoa_r+0x608>)
 801acda:	4640      	mov	r0, r8
 801acdc:	4649      	mov	r1, r9
 801acde:	f7ed fbbf 	bl	8008460 <__aeabi_dmul>
 801ace2:	2200      	movs	r2, #0
 801ace4:	4680      	mov	r8, r0
 801ace6:	4689      	mov	r9, r1
 801ace8:	4b2d      	ldr	r3, [pc, #180]	; (801ada0 <_dtoa_r+0x608>)
 801acea:	e9dd 0100 	ldrd	r0, r1, [sp]
 801acee:	f7ed fbb7 	bl	8008460 <__aeabi_dmul>
 801acf2:	e9cd 0100 	strd	r0, r1, [sp]
 801acf6:	e7c5      	b.n	801ac84 <_dtoa_r+0x4ec>
 801acf8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801acfc:	4642      	mov	r2, r8
 801acfe:	464b      	mov	r3, r9
 801ad00:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad04:	f7ed fbac 	bl	8008460 <__aeabi_dmul>
 801ad08:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801ad0c:	9d02      	ldr	r5, [sp, #8]
 801ad0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ad12:	f7ed fe55 	bl	80089c0 <__aeabi_d2iz>
 801ad16:	4606      	mov	r6, r0
 801ad18:	f7ed fb3c 	bl	8008394 <__aeabi_i2d>
 801ad1c:	3630      	adds	r6, #48	; 0x30
 801ad1e:	4602      	mov	r2, r0
 801ad20:	460b      	mov	r3, r1
 801ad22:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ad26:	f7ed f9e7 	bl	80080f8 <__aeabi_dsub>
 801ad2a:	f805 6b01 	strb.w	r6, [r5], #1
 801ad2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801ad30:	42ab      	cmp	r3, r5
 801ad32:	4680      	mov	r8, r0
 801ad34:	4689      	mov	r9, r1
 801ad36:	f04f 0200 	mov.w	r2, #0
 801ad3a:	d125      	bne.n	801ad88 <_dtoa_r+0x5f0>
 801ad3c:	4b1b      	ldr	r3, [pc, #108]	; (801adac <_dtoa_r+0x614>)
 801ad3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801ad42:	f7ed f9db 	bl	80080fc <__adddf3>
 801ad46:	4602      	mov	r2, r0
 801ad48:	460b      	mov	r3, r1
 801ad4a:	4640      	mov	r0, r8
 801ad4c:	4649      	mov	r1, r9
 801ad4e:	f7ed fe17 	bl	8008980 <__aeabi_dcmpgt>
 801ad52:	2800      	cmp	r0, #0
 801ad54:	d175      	bne.n	801ae42 <_dtoa_r+0x6aa>
 801ad56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801ad5a:	2000      	movs	r0, #0
 801ad5c:	4913      	ldr	r1, [pc, #76]	; (801adac <_dtoa_r+0x614>)
 801ad5e:	f7ed f9cb 	bl	80080f8 <__aeabi_dsub>
 801ad62:	4602      	mov	r2, r0
 801ad64:	460b      	mov	r3, r1
 801ad66:	4640      	mov	r0, r8
 801ad68:	4649      	mov	r1, r9
 801ad6a:	f7ed fdeb 	bl	8008944 <__aeabi_dcmplt>
 801ad6e:	2800      	cmp	r0, #0
 801ad70:	f43f af2f 	beq.w	801abd2 <_dtoa_r+0x43a>
 801ad74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801ad78:	2b30      	cmp	r3, #48	; 0x30
 801ad7a:	f105 32ff 	add.w	r2, r5, #4294967295
 801ad7e:	d001      	beq.n	801ad84 <_dtoa_r+0x5ec>
 801ad80:	46bb      	mov	fp, r7
 801ad82:	e04d      	b.n	801ae20 <_dtoa_r+0x688>
 801ad84:	4615      	mov	r5, r2
 801ad86:	e7f5      	b.n	801ad74 <_dtoa_r+0x5dc>
 801ad88:	4b05      	ldr	r3, [pc, #20]	; (801ada0 <_dtoa_r+0x608>)
 801ad8a:	f7ed fb69 	bl	8008460 <__aeabi_dmul>
 801ad8e:	e9cd 0100 	strd	r0, r1, [sp]
 801ad92:	e7bc      	b.n	801ad0e <_dtoa_r+0x576>
 801ad94:	0801d588 	.word	0x0801d588
 801ad98:	0801d560 	.word	0x0801d560
 801ad9c:	3ff00000 	.word	0x3ff00000
 801ada0:	40240000 	.word	0x40240000
 801ada4:	401c0000 	.word	0x401c0000
 801ada8:	40140000 	.word	0x40140000
 801adac:	3fe00000 	.word	0x3fe00000
 801adb0:	e9dd 6700 	ldrd	r6, r7, [sp]
 801adb4:	9d02      	ldr	r5, [sp, #8]
 801adb6:	4642      	mov	r2, r8
 801adb8:	464b      	mov	r3, r9
 801adba:	4630      	mov	r0, r6
 801adbc:	4639      	mov	r1, r7
 801adbe:	f7ed fc79 	bl	80086b4 <__aeabi_ddiv>
 801adc2:	f7ed fdfd 	bl	80089c0 <__aeabi_d2iz>
 801adc6:	9000      	str	r0, [sp, #0]
 801adc8:	f7ed fae4 	bl	8008394 <__aeabi_i2d>
 801adcc:	4642      	mov	r2, r8
 801adce:	464b      	mov	r3, r9
 801add0:	f7ed fb46 	bl	8008460 <__aeabi_dmul>
 801add4:	4602      	mov	r2, r0
 801add6:	460b      	mov	r3, r1
 801add8:	4630      	mov	r0, r6
 801adda:	4639      	mov	r1, r7
 801addc:	f7ed f98c 	bl	80080f8 <__aeabi_dsub>
 801ade0:	9e00      	ldr	r6, [sp, #0]
 801ade2:	9f03      	ldr	r7, [sp, #12]
 801ade4:	3630      	adds	r6, #48	; 0x30
 801ade6:	f805 6b01 	strb.w	r6, [r5], #1
 801adea:	9e02      	ldr	r6, [sp, #8]
 801adec:	1bae      	subs	r6, r5, r6
 801adee:	42b7      	cmp	r7, r6
 801adf0:	4602      	mov	r2, r0
 801adf2:	460b      	mov	r3, r1
 801adf4:	d138      	bne.n	801ae68 <_dtoa_r+0x6d0>
 801adf6:	f7ed f981 	bl	80080fc <__adddf3>
 801adfa:	4606      	mov	r6, r0
 801adfc:	460f      	mov	r7, r1
 801adfe:	4602      	mov	r2, r0
 801ae00:	460b      	mov	r3, r1
 801ae02:	4640      	mov	r0, r8
 801ae04:	4649      	mov	r1, r9
 801ae06:	f7ed fd9d 	bl	8008944 <__aeabi_dcmplt>
 801ae0a:	b9c8      	cbnz	r0, 801ae40 <_dtoa_r+0x6a8>
 801ae0c:	4632      	mov	r2, r6
 801ae0e:	463b      	mov	r3, r7
 801ae10:	4640      	mov	r0, r8
 801ae12:	4649      	mov	r1, r9
 801ae14:	f7ed fd8c 	bl	8008930 <__aeabi_dcmpeq>
 801ae18:	b110      	cbz	r0, 801ae20 <_dtoa_r+0x688>
 801ae1a:	9b00      	ldr	r3, [sp, #0]
 801ae1c:	07db      	lsls	r3, r3, #31
 801ae1e:	d40f      	bmi.n	801ae40 <_dtoa_r+0x6a8>
 801ae20:	4651      	mov	r1, sl
 801ae22:	4620      	mov	r0, r4
 801ae24:	f000 fcc3 	bl	801b7ae <_Bfree>
 801ae28:	2300      	movs	r3, #0
 801ae2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801ae2c:	702b      	strb	r3, [r5, #0]
 801ae2e:	f10b 0301 	add.w	r3, fp, #1
 801ae32:	6013      	str	r3, [r2, #0]
 801ae34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ae36:	2b00      	cmp	r3, #0
 801ae38:	f43f acf8 	beq.w	801a82c <_dtoa_r+0x94>
 801ae3c:	601d      	str	r5, [r3, #0]
 801ae3e:	e4f5      	b.n	801a82c <_dtoa_r+0x94>
 801ae40:	465f      	mov	r7, fp
 801ae42:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801ae46:	2a39      	cmp	r2, #57	; 0x39
 801ae48:	f105 33ff 	add.w	r3, r5, #4294967295
 801ae4c:	d106      	bne.n	801ae5c <_dtoa_r+0x6c4>
 801ae4e:	9a02      	ldr	r2, [sp, #8]
 801ae50:	429a      	cmp	r2, r3
 801ae52:	d107      	bne.n	801ae64 <_dtoa_r+0x6cc>
 801ae54:	2330      	movs	r3, #48	; 0x30
 801ae56:	7013      	strb	r3, [r2, #0]
 801ae58:	3701      	adds	r7, #1
 801ae5a:	4613      	mov	r3, r2
 801ae5c:	781a      	ldrb	r2, [r3, #0]
 801ae5e:	3201      	adds	r2, #1
 801ae60:	701a      	strb	r2, [r3, #0]
 801ae62:	e78d      	b.n	801ad80 <_dtoa_r+0x5e8>
 801ae64:	461d      	mov	r5, r3
 801ae66:	e7ec      	b.n	801ae42 <_dtoa_r+0x6aa>
 801ae68:	2200      	movs	r2, #0
 801ae6a:	4ba4      	ldr	r3, [pc, #656]	; (801b0fc <_dtoa_r+0x964>)
 801ae6c:	f7ed faf8 	bl	8008460 <__aeabi_dmul>
 801ae70:	2200      	movs	r2, #0
 801ae72:	2300      	movs	r3, #0
 801ae74:	4606      	mov	r6, r0
 801ae76:	460f      	mov	r7, r1
 801ae78:	f7ed fd5a 	bl	8008930 <__aeabi_dcmpeq>
 801ae7c:	2800      	cmp	r0, #0
 801ae7e:	d09a      	beq.n	801adb6 <_dtoa_r+0x61e>
 801ae80:	e7ce      	b.n	801ae20 <_dtoa_r+0x688>
 801ae82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ae84:	2a00      	cmp	r2, #0
 801ae86:	f000 80cd 	beq.w	801b024 <_dtoa_r+0x88c>
 801ae8a:	9a07      	ldr	r2, [sp, #28]
 801ae8c:	2a01      	cmp	r2, #1
 801ae8e:	f300 80af 	bgt.w	801aff0 <_dtoa_r+0x858>
 801ae92:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801ae94:	2a00      	cmp	r2, #0
 801ae96:	f000 80a7 	beq.w	801afe8 <_dtoa_r+0x850>
 801ae9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801ae9e:	9e08      	ldr	r6, [sp, #32]
 801aea0:	9d05      	ldr	r5, [sp, #20]
 801aea2:	9a05      	ldr	r2, [sp, #20]
 801aea4:	441a      	add	r2, r3
 801aea6:	9205      	str	r2, [sp, #20]
 801aea8:	9a06      	ldr	r2, [sp, #24]
 801aeaa:	2101      	movs	r1, #1
 801aeac:	441a      	add	r2, r3
 801aeae:	4620      	mov	r0, r4
 801aeb0:	9206      	str	r2, [sp, #24]
 801aeb2:	f000 fd1c 	bl	801b8ee <__i2b>
 801aeb6:	4607      	mov	r7, r0
 801aeb8:	2d00      	cmp	r5, #0
 801aeba:	dd0c      	ble.n	801aed6 <_dtoa_r+0x73e>
 801aebc:	9b06      	ldr	r3, [sp, #24]
 801aebe:	2b00      	cmp	r3, #0
 801aec0:	dd09      	ble.n	801aed6 <_dtoa_r+0x73e>
 801aec2:	42ab      	cmp	r3, r5
 801aec4:	9a05      	ldr	r2, [sp, #20]
 801aec6:	bfa8      	it	ge
 801aec8:	462b      	movge	r3, r5
 801aeca:	1ad2      	subs	r2, r2, r3
 801aecc:	9205      	str	r2, [sp, #20]
 801aece:	9a06      	ldr	r2, [sp, #24]
 801aed0:	1aed      	subs	r5, r5, r3
 801aed2:	1ad3      	subs	r3, r2, r3
 801aed4:	9306      	str	r3, [sp, #24]
 801aed6:	9b08      	ldr	r3, [sp, #32]
 801aed8:	b1f3      	cbz	r3, 801af18 <_dtoa_r+0x780>
 801aeda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801aedc:	2b00      	cmp	r3, #0
 801aede:	f000 80a5 	beq.w	801b02c <_dtoa_r+0x894>
 801aee2:	2e00      	cmp	r6, #0
 801aee4:	dd10      	ble.n	801af08 <_dtoa_r+0x770>
 801aee6:	4639      	mov	r1, r7
 801aee8:	4632      	mov	r2, r6
 801aeea:	4620      	mov	r0, r4
 801aeec:	f000 fd96 	bl	801ba1c <__pow5mult>
 801aef0:	4652      	mov	r2, sl
 801aef2:	4601      	mov	r1, r0
 801aef4:	4607      	mov	r7, r0
 801aef6:	4620      	mov	r0, r4
 801aef8:	f000 fd02 	bl	801b900 <__multiply>
 801aefc:	4651      	mov	r1, sl
 801aefe:	4680      	mov	r8, r0
 801af00:	4620      	mov	r0, r4
 801af02:	f000 fc54 	bl	801b7ae <_Bfree>
 801af06:	46c2      	mov	sl, r8
 801af08:	9b08      	ldr	r3, [sp, #32]
 801af0a:	1b9a      	subs	r2, r3, r6
 801af0c:	d004      	beq.n	801af18 <_dtoa_r+0x780>
 801af0e:	4651      	mov	r1, sl
 801af10:	4620      	mov	r0, r4
 801af12:	f000 fd83 	bl	801ba1c <__pow5mult>
 801af16:	4682      	mov	sl, r0
 801af18:	2101      	movs	r1, #1
 801af1a:	4620      	mov	r0, r4
 801af1c:	f000 fce7 	bl	801b8ee <__i2b>
 801af20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801af22:	2b00      	cmp	r3, #0
 801af24:	4606      	mov	r6, r0
 801af26:	f340 8083 	ble.w	801b030 <_dtoa_r+0x898>
 801af2a:	461a      	mov	r2, r3
 801af2c:	4601      	mov	r1, r0
 801af2e:	4620      	mov	r0, r4
 801af30:	f000 fd74 	bl	801ba1c <__pow5mult>
 801af34:	9b07      	ldr	r3, [sp, #28]
 801af36:	2b01      	cmp	r3, #1
 801af38:	4606      	mov	r6, r0
 801af3a:	dd7c      	ble.n	801b036 <_dtoa_r+0x89e>
 801af3c:	f04f 0800 	mov.w	r8, #0
 801af40:	6933      	ldr	r3, [r6, #16]
 801af42:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801af46:	6918      	ldr	r0, [r3, #16]
 801af48:	f000 fc83 	bl	801b852 <__hi0bits>
 801af4c:	f1c0 0020 	rsb	r0, r0, #32
 801af50:	9b06      	ldr	r3, [sp, #24]
 801af52:	4418      	add	r0, r3
 801af54:	f010 001f 	ands.w	r0, r0, #31
 801af58:	f000 8096 	beq.w	801b088 <_dtoa_r+0x8f0>
 801af5c:	f1c0 0320 	rsb	r3, r0, #32
 801af60:	2b04      	cmp	r3, #4
 801af62:	f340 8087 	ble.w	801b074 <_dtoa_r+0x8dc>
 801af66:	9b05      	ldr	r3, [sp, #20]
 801af68:	f1c0 001c 	rsb	r0, r0, #28
 801af6c:	4403      	add	r3, r0
 801af6e:	9305      	str	r3, [sp, #20]
 801af70:	9b06      	ldr	r3, [sp, #24]
 801af72:	4405      	add	r5, r0
 801af74:	4403      	add	r3, r0
 801af76:	9306      	str	r3, [sp, #24]
 801af78:	9b05      	ldr	r3, [sp, #20]
 801af7a:	2b00      	cmp	r3, #0
 801af7c:	dd05      	ble.n	801af8a <_dtoa_r+0x7f2>
 801af7e:	4651      	mov	r1, sl
 801af80:	461a      	mov	r2, r3
 801af82:	4620      	mov	r0, r4
 801af84:	f000 fd98 	bl	801bab8 <__lshift>
 801af88:	4682      	mov	sl, r0
 801af8a:	9b06      	ldr	r3, [sp, #24]
 801af8c:	2b00      	cmp	r3, #0
 801af8e:	dd05      	ble.n	801af9c <_dtoa_r+0x804>
 801af90:	4631      	mov	r1, r6
 801af92:	461a      	mov	r2, r3
 801af94:	4620      	mov	r0, r4
 801af96:	f000 fd8f 	bl	801bab8 <__lshift>
 801af9a:	4606      	mov	r6, r0
 801af9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801af9e:	2b00      	cmp	r3, #0
 801afa0:	d074      	beq.n	801b08c <_dtoa_r+0x8f4>
 801afa2:	4631      	mov	r1, r6
 801afa4:	4650      	mov	r0, sl
 801afa6:	f000 fdd8 	bl	801bb5a <__mcmp>
 801afaa:	2800      	cmp	r0, #0
 801afac:	da6e      	bge.n	801b08c <_dtoa_r+0x8f4>
 801afae:	2300      	movs	r3, #0
 801afb0:	4651      	mov	r1, sl
 801afb2:	220a      	movs	r2, #10
 801afb4:	4620      	mov	r0, r4
 801afb6:	f000 fc11 	bl	801b7dc <__multadd>
 801afba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801afbc:	f10b 3bff 	add.w	fp, fp, #4294967295
 801afc0:	4682      	mov	sl, r0
 801afc2:	2b00      	cmp	r3, #0
 801afc4:	f000 81a8 	beq.w	801b318 <_dtoa_r+0xb80>
 801afc8:	2300      	movs	r3, #0
 801afca:	4639      	mov	r1, r7
 801afcc:	220a      	movs	r2, #10
 801afce:	4620      	mov	r0, r4
 801afd0:	f000 fc04 	bl	801b7dc <__multadd>
 801afd4:	9b04      	ldr	r3, [sp, #16]
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	4607      	mov	r7, r0
 801afda:	f300 80c8 	bgt.w	801b16e <_dtoa_r+0x9d6>
 801afde:	9b07      	ldr	r3, [sp, #28]
 801afe0:	2b02      	cmp	r3, #2
 801afe2:	f340 80c4 	ble.w	801b16e <_dtoa_r+0x9d6>
 801afe6:	e059      	b.n	801b09c <_dtoa_r+0x904>
 801afe8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801afea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801afee:	e756      	b.n	801ae9e <_dtoa_r+0x706>
 801aff0:	9b03      	ldr	r3, [sp, #12]
 801aff2:	1e5e      	subs	r6, r3, #1
 801aff4:	9b08      	ldr	r3, [sp, #32]
 801aff6:	42b3      	cmp	r3, r6
 801aff8:	bfbf      	itttt	lt
 801affa:	9b08      	ldrlt	r3, [sp, #32]
 801affc:	9608      	strlt	r6, [sp, #32]
 801affe:	1af2      	sublt	r2, r6, r3
 801b000:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801b002:	bfb6      	itet	lt
 801b004:	189b      	addlt	r3, r3, r2
 801b006:	1b9e      	subge	r6, r3, r6
 801b008:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801b00a:	9b03      	ldr	r3, [sp, #12]
 801b00c:	bfb8      	it	lt
 801b00e:	2600      	movlt	r6, #0
 801b010:	2b00      	cmp	r3, #0
 801b012:	bfb9      	ittee	lt
 801b014:	9b05      	ldrlt	r3, [sp, #20]
 801b016:	9a03      	ldrlt	r2, [sp, #12]
 801b018:	9d05      	ldrge	r5, [sp, #20]
 801b01a:	9b03      	ldrge	r3, [sp, #12]
 801b01c:	bfbc      	itt	lt
 801b01e:	1a9d      	sublt	r5, r3, r2
 801b020:	2300      	movlt	r3, #0
 801b022:	e73e      	b.n	801aea2 <_dtoa_r+0x70a>
 801b024:	9e08      	ldr	r6, [sp, #32]
 801b026:	9d05      	ldr	r5, [sp, #20]
 801b028:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801b02a:	e745      	b.n	801aeb8 <_dtoa_r+0x720>
 801b02c:	9a08      	ldr	r2, [sp, #32]
 801b02e:	e76e      	b.n	801af0e <_dtoa_r+0x776>
 801b030:	9b07      	ldr	r3, [sp, #28]
 801b032:	2b01      	cmp	r3, #1
 801b034:	dc19      	bgt.n	801b06a <_dtoa_r+0x8d2>
 801b036:	9b00      	ldr	r3, [sp, #0]
 801b038:	b9bb      	cbnz	r3, 801b06a <_dtoa_r+0x8d2>
 801b03a:	9b01      	ldr	r3, [sp, #4]
 801b03c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b040:	b99b      	cbnz	r3, 801b06a <_dtoa_r+0x8d2>
 801b042:	9b01      	ldr	r3, [sp, #4]
 801b044:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b048:	0d1b      	lsrs	r3, r3, #20
 801b04a:	051b      	lsls	r3, r3, #20
 801b04c:	b183      	cbz	r3, 801b070 <_dtoa_r+0x8d8>
 801b04e:	9b05      	ldr	r3, [sp, #20]
 801b050:	3301      	adds	r3, #1
 801b052:	9305      	str	r3, [sp, #20]
 801b054:	9b06      	ldr	r3, [sp, #24]
 801b056:	3301      	adds	r3, #1
 801b058:	9306      	str	r3, [sp, #24]
 801b05a:	f04f 0801 	mov.w	r8, #1
 801b05e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b060:	2b00      	cmp	r3, #0
 801b062:	f47f af6d 	bne.w	801af40 <_dtoa_r+0x7a8>
 801b066:	2001      	movs	r0, #1
 801b068:	e772      	b.n	801af50 <_dtoa_r+0x7b8>
 801b06a:	f04f 0800 	mov.w	r8, #0
 801b06e:	e7f6      	b.n	801b05e <_dtoa_r+0x8c6>
 801b070:	4698      	mov	r8, r3
 801b072:	e7f4      	b.n	801b05e <_dtoa_r+0x8c6>
 801b074:	d080      	beq.n	801af78 <_dtoa_r+0x7e0>
 801b076:	9a05      	ldr	r2, [sp, #20]
 801b078:	331c      	adds	r3, #28
 801b07a:	441a      	add	r2, r3
 801b07c:	9205      	str	r2, [sp, #20]
 801b07e:	9a06      	ldr	r2, [sp, #24]
 801b080:	441a      	add	r2, r3
 801b082:	441d      	add	r5, r3
 801b084:	4613      	mov	r3, r2
 801b086:	e776      	b.n	801af76 <_dtoa_r+0x7de>
 801b088:	4603      	mov	r3, r0
 801b08a:	e7f4      	b.n	801b076 <_dtoa_r+0x8de>
 801b08c:	9b03      	ldr	r3, [sp, #12]
 801b08e:	2b00      	cmp	r3, #0
 801b090:	dc36      	bgt.n	801b100 <_dtoa_r+0x968>
 801b092:	9b07      	ldr	r3, [sp, #28]
 801b094:	2b02      	cmp	r3, #2
 801b096:	dd33      	ble.n	801b100 <_dtoa_r+0x968>
 801b098:	9b03      	ldr	r3, [sp, #12]
 801b09a:	9304      	str	r3, [sp, #16]
 801b09c:	9b04      	ldr	r3, [sp, #16]
 801b09e:	b963      	cbnz	r3, 801b0ba <_dtoa_r+0x922>
 801b0a0:	4631      	mov	r1, r6
 801b0a2:	2205      	movs	r2, #5
 801b0a4:	4620      	mov	r0, r4
 801b0a6:	f000 fb99 	bl	801b7dc <__multadd>
 801b0aa:	4601      	mov	r1, r0
 801b0ac:	4606      	mov	r6, r0
 801b0ae:	4650      	mov	r0, sl
 801b0b0:	f000 fd53 	bl	801bb5a <__mcmp>
 801b0b4:	2800      	cmp	r0, #0
 801b0b6:	f73f adb6 	bgt.w	801ac26 <_dtoa_r+0x48e>
 801b0ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801b0bc:	9d02      	ldr	r5, [sp, #8]
 801b0be:	ea6f 0b03 	mvn.w	fp, r3
 801b0c2:	2300      	movs	r3, #0
 801b0c4:	9303      	str	r3, [sp, #12]
 801b0c6:	4631      	mov	r1, r6
 801b0c8:	4620      	mov	r0, r4
 801b0ca:	f000 fb70 	bl	801b7ae <_Bfree>
 801b0ce:	2f00      	cmp	r7, #0
 801b0d0:	f43f aea6 	beq.w	801ae20 <_dtoa_r+0x688>
 801b0d4:	9b03      	ldr	r3, [sp, #12]
 801b0d6:	b12b      	cbz	r3, 801b0e4 <_dtoa_r+0x94c>
 801b0d8:	42bb      	cmp	r3, r7
 801b0da:	d003      	beq.n	801b0e4 <_dtoa_r+0x94c>
 801b0dc:	4619      	mov	r1, r3
 801b0de:	4620      	mov	r0, r4
 801b0e0:	f000 fb65 	bl	801b7ae <_Bfree>
 801b0e4:	4639      	mov	r1, r7
 801b0e6:	4620      	mov	r0, r4
 801b0e8:	f000 fb61 	bl	801b7ae <_Bfree>
 801b0ec:	e698      	b.n	801ae20 <_dtoa_r+0x688>
 801b0ee:	2600      	movs	r6, #0
 801b0f0:	4637      	mov	r7, r6
 801b0f2:	e7e2      	b.n	801b0ba <_dtoa_r+0x922>
 801b0f4:	46bb      	mov	fp, r7
 801b0f6:	4637      	mov	r7, r6
 801b0f8:	e595      	b.n	801ac26 <_dtoa_r+0x48e>
 801b0fa:	bf00      	nop
 801b0fc:	40240000 	.word	0x40240000
 801b100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b102:	bb93      	cbnz	r3, 801b16a <_dtoa_r+0x9d2>
 801b104:	9b03      	ldr	r3, [sp, #12]
 801b106:	9304      	str	r3, [sp, #16]
 801b108:	9d02      	ldr	r5, [sp, #8]
 801b10a:	4631      	mov	r1, r6
 801b10c:	4650      	mov	r0, sl
 801b10e:	f7ff fab5 	bl	801a67c <quorem>
 801b112:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801b116:	f805 9b01 	strb.w	r9, [r5], #1
 801b11a:	9b02      	ldr	r3, [sp, #8]
 801b11c:	9a04      	ldr	r2, [sp, #16]
 801b11e:	1aeb      	subs	r3, r5, r3
 801b120:	429a      	cmp	r2, r3
 801b122:	f300 80dc 	bgt.w	801b2de <_dtoa_r+0xb46>
 801b126:	9b02      	ldr	r3, [sp, #8]
 801b128:	2a01      	cmp	r2, #1
 801b12a:	bfac      	ite	ge
 801b12c:	189b      	addge	r3, r3, r2
 801b12e:	3301      	addlt	r3, #1
 801b130:	4698      	mov	r8, r3
 801b132:	2300      	movs	r3, #0
 801b134:	9303      	str	r3, [sp, #12]
 801b136:	4651      	mov	r1, sl
 801b138:	2201      	movs	r2, #1
 801b13a:	4620      	mov	r0, r4
 801b13c:	f000 fcbc 	bl	801bab8 <__lshift>
 801b140:	4631      	mov	r1, r6
 801b142:	4682      	mov	sl, r0
 801b144:	f000 fd09 	bl	801bb5a <__mcmp>
 801b148:	2800      	cmp	r0, #0
 801b14a:	f300 808d 	bgt.w	801b268 <_dtoa_r+0xad0>
 801b14e:	d103      	bne.n	801b158 <_dtoa_r+0x9c0>
 801b150:	f019 0f01 	tst.w	r9, #1
 801b154:	f040 8088 	bne.w	801b268 <_dtoa_r+0xad0>
 801b158:	4645      	mov	r5, r8
 801b15a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801b15e:	2b30      	cmp	r3, #48	; 0x30
 801b160:	f105 32ff 	add.w	r2, r5, #4294967295
 801b164:	d1af      	bne.n	801b0c6 <_dtoa_r+0x92e>
 801b166:	4615      	mov	r5, r2
 801b168:	e7f7      	b.n	801b15a <_dtoa_r+0x9c2>
 801b16a:	9b03      	ldr	r3, [sp, #12]
 801b16c:	9304      	str	r3, [sp, #16]
 801b16e:	2d00      	cmp	r5, #0
 801b170:	dd05      	ble.n	801b17e <_dtoa_r+0x9e6>
 801b172:	4639      	mov	r1, r7
 801b174:	462a      	mov	r2, r5
 801b176:	4620      	mov	r0, r4
 801b178:	f000 fc9e 	bl	801bab8 <__lshift>
 801b17c:	4607      	mov	r7, r0
 801b17e:	f1b8 0f00 	cmp.w	r8, #0
 801b182:	d04c      	beq.n	801b21e <_dtoa_r+0xa86>
 801b184:	6879      	ldr	r1, [r7, #4]
 801b186:	4620      	mov	r0, r4
 801b188:	f000 fadd 	bl	801b746 <_Balloc>
 801b18c:	693a      	ldr	r2, [r7, #16]
 801b18e:	3202      	adds	r2, #2
 801b190:	4605      	mov	r5, r0
 801b192:	0092      	lsls	r2, r2, #2
 801b194:	f107 010c 	add.w	r1, r7, #12
 801b198:	300c      	adds	r0, #12
 801b19a:	f000 fac1 	bl	801b720 <memcpy>
 801b19e:	2201      	movs	r2, #1
 801b1a0:	4629      	mov	r1, r5
 801b1a2:	4620      	mov	r0, r4
 801b1a4:	f000 fc88 	bl	801bab8 <__lshift>
 801b1a8:	9b00      	ldr	r3, [sp, #0]
 801b1aa:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801b1ae:	9703      	str	r7, [sp, #12]
 801b1b0:	f003 0301 	and.w	r3, r3, #1
 801b1b4:	4607      	mov	r7, r0
 801b1b6:	9305      	str	r3, [sp, #20]
 801b1b8:	4631      	mov	r1, r6
 801b1ba:	4650      	mov	r0, sl
 801b1bc:	f7ff fa5e 	bl	801a67c <quorem>
 801b1c0:	9903      	ldr	r1, [sp, #12]
 801b1c2:	4605      	mov	r5, r0
 801b1c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801b1c8:	4650      	mov	r0, sl
 801b1ca:	f000 fcc6 	bl	801bb5a <__mcmp>
 801b1ce:	463a      	mov	r2, r7
 801b1d0:	9000      	str	r0, [sp, #0]
 801b1d2:	4631      	mov	r1, r6
 801b1d4:	4620      	mov	r0, r4
 801b1d6:	f000 fcda 	bl	801bb8e <__mdiff>
 801b1da:	68c3      	ldr	r3, [r0, #12]
 801b1dc:	4602      	mov	r2, r0
 801b1de:	bb03      	cbnz	r3, 801b222 <_dtoa_r+0xa8a>
 801b1e0:	4601      	mov	r1, r0
 801b1e2:	9006      	str	r0, [sp, #24]
 801b1e4:	4650      	mov	r0, sl
 801b1e6:	f000 fcb8 	bl	801bb5a <__mcmp>
 801b1ea:	9a06      	ldr	r2, [sp, #24]
 801b1ec:	4603      	mov	r3, r0
 801b1ee:	4611      	mov	r1, r2
 801b1f0:	4620      	mov	r0, r4
 801b1f2:	9306      	str	r3, [sp, #24]
 801b1f4:	f000 fadb 	bl	801b7ae <_Bfree>
 801b1f8:	9b06      	ldr	r3, [sp, #24]
 801b1fa:	b9a3      	cbnz	r3, 801b226 <_dtoa_r+0xa8e>
 801b1fc:	9a07      	ldr	r2, [sp, #28]
 801b1fe:	b992      	cbnz	r2, 801b226 <_dtoa_r+0xa8e>
 801b200:	9a05      	ldr	r2, [sp, #20]
 801b202:	b982      	cbnz	r2, 801b226 <_dtoa_r+0xa8e>
 801b204:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801b208:	d029      	beq.n	801b25e <_dtoa_r+0xac6>
 801b20a:	9b00      	ldr	r3, [sp, #0]
 801b20c:	2b00      	cmp	r3, #0
 801b20e:	dd01      	ble.n	801b214 <_dtoa_r+0xa7c>
 801b210:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801b214:	f108 0501 	add.w	r5, r8, #1
 801b218:	f888 9000 	strb.w	r9, [r8]
 801b21c:	e753      	b.n	801b0c6 <_dtoa_r+0x92e>
 801b21e:	4638      	mov	r0, r7
 801b220:	e7c2      	b.n	801b1a8 <_dtoa_r+0xa10>
 801b222:	2301      	movs	r3, #1
 801b224:	e7e3      	b.n	801b1ee <_dtoa_r+0xa56>
 801b226:	9a00      	ldr	r2, [sp, #0]
 801b228:	2a00      	cmp	r2, #0
 801b22a:	db04      	blt.n	801b236 <_dtoa_r+0xa9e>
 801b22c:	d125      	bne.n	801b27a <_dtoa_r+0xae2>
 801b22e:	9a07      	ldr	r2, [sp, #28]
 801b230:	bb1a      	cbnz	r2, 801b27a <_dtoa_r+0xae2>
 801b232:	9a05      	ldr	r2, [sp, #20]
 801b234:	bb0a      	cbnz	r2, 801b27a <_dtoa_r+0xae2>
 801b236:	2b00      	cmp	r3, #0
 801b238:	ddec      	ble.n	801b214 <_dtoa_r+0xa7c>
 801b23a:	4651      	mov	r1, sl
 801b23c:	2201      	movs	r2, #1
 801b23e:	4620      	mov	r0, r4
 801b240:	f000 fc3a 	bl	801bab8 <__lshift>
 801b244:	4631      	mov	r1, r6
 801b246:	4682      	mov	sl, r0
 801b248:	f000 fc87 	bl	801bb5a <__mcmp>
 801b24c:	2800      	cmp	r0, #0
 801b24e:	dc03      	bgt.n	801b258 <_dtoa_r+0xac0>
 801b250:	d1e0      	bne.n	801b214 <_dtoa_r+0xa7c>
 801b252:	f019 0f01 	tst.w	r9, #1
 801b256:	d0dd      	beq.n	801b214 <_dtoa_r+0xa7c>
 801b258:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801b25c:	d1d8      	bne.n	801b210 <_dtoa_r+0xa78>
 801b25e:	2339      	movs	r3, #57	; 0x39
 801b260:	f888 3000 	strb.w	r3, [r8]
 801b264:	f108 0801 	add.w	r8, r8, #1
 801b268:	4645      	mov	r5, r8
 801b26a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801b26e:	2b39      	cmp	r3, #57	; 0x39
 801b270:	f105 32ff 	add.w	r2, r5, #4294967295
 801b274:	d03b      	beq.n	801b2ee <_dtoa_r+0xb56>
 801b276:	3301      	adds	r3, #1
 801b278:	e040      	b.n	801b2fc <_dtoa_r+0xb64>
 801b27a:	2b00      	cmp	r3, #0
 801b27c:	f108 0501 	add.w	r5, r8, #1
 801b280:	dd05      	ble.n	801b28e <_dtoa_r+0xaf6>
 801b282:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801b286:	d0ea      	beq.n	801b25e <_dtoa_r+0xac6>
 801b288:	f109 0901 	add.w	r9, r9, #1
 801b28c:	e7c4      	b.n	801b218 <_dtoa_r+0xa80>
 801b28e:	9b02      	ldr	r3, [sp, #8]
 801b290:	9a04      	ldr	r2, [sp, #16]
 801b292:	f805 9c01 	strb.w	r9, [r5, #-1]
 801b296:	1aeb      	subs	r3, r5, r3
 801b298:	4293      	cmp	r3, r2
 801b29a:	46a8      	mov	r8, r5
 801b29c:	f43f af4b 	beq.w	801b136 <_dtoa_r+0x99e>
 801b2a0:	4651      	mov	r1, sl
 801b2a2:	2300      	movs	r3, #0
 801b2a4:	220a      	movs	r2, #10
 801b2a6:	4620      	mov	r0, r4
 801b2a8:	f000 fa98 	bl	801b7dc <__multadd>
 801b2ac:	9b03      	ldr	r3, [sp, #12]
 801b2ae:	9903      	ldr	r1, [sp, #12]
 801b2b0:	42bb      	cmp	r3, r7
 801b2b2:	4682      	mov	sl, r0
 801b2b4:	f04f 0300 	mov.w	r3, #0
 801b2b8:	f04f 020a 	mov.w	r2, #10
 801b2bc:	4620      	mov	r0, r4
 801b2be:	d104      	bne.n	801b2ca <_dtoa_r+0xb32>
 801b2c0:	f000 fa8c 	bl	801b7dc <__multadd>
 801b2c4:	9003      	str	r0, [sp, #12]
 801b2c6:	4607      	mov	r7, r0
 801b2c8:	e776      	b.n	801b1b8 <_dtoa_r+0xa20>
 801b2ca:	f000 fa87 	bl	801b7dc <__multadd>
 801b2ce:	2300      	movs	r3, #0
 801b2d0:	9003      	str	r0, [sp, #12]
 801b2d2:	220a      	movs	r2, #10
 801b2d4:	4639      	mov	r1, r7
 801b2d6:	4620      	mov	r0, r4
 801b2d8:	f000 fa80 	bl	801b7dc <__multadd>
 801b2dc:	e7f3      	b.n	801b2c6 <_dtoa_r+0xb2e>
 801b2de:	4651      	mov	r1, sl
 801b2e0:	2300      	movs	r3, #0
 801b2e2:	220a      	movs	r2, #10
 801b2e4:	4620      	mov	r0, r4
 801b2e6:	f000 fa79 	bl	801b7dc <__multadd>
 801b2ea:	4682      	mov	sl, r0
 801b2ec:	e70d      	b.n	801b10a <_dtoa_r+0x972>
 801b2ee:	9b02      	ldr	r3, [sp, #8]
 801b2f0:	4293      	cmp	r3, r2
 801b2f2:	d105      	bne.n	801b300 <_dtoa_r+0xb68>
 801b2f4:	9a02      	ldr	r2, [sp, #8]
 801b2f6:	f10b 0b01 	add.w	fp, fp, #1
 801b2fa:	2331      	movs	r3, #49	; 0x31
 801b2fc:	7013      	strb	r3, [r2, #0]
 801b2fe:	e6e2      	b.n	801b0c6 <_dtoa_r+0x92e>
 801b300:	4615      	mov	r5, r2
 801b302:	e7b2      	b.n	801b26a <_dtoa_r+0xad2>
 801b304:	4b09      	ldr	r3, [pc, #36]	; (801b32c <_dtoa_r+0xb94>)
 801b306:	f7ff baae 	b.w	801a866 <_dtoa_r+0xce>
 801b30a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b30c:	2b00      	cmp	r3, #0
 801b30e:	f47f aa88 	bne.w	801a822 <_dtoa_r+0x8a>
 801b312:	4b07      	ldr	r3, [pc, #28]	; (801b330 <_dtoa_r+0xb98>)
 801b314:	f7ff baa7 	b.w	801a866 <_dtoa_r+0xce>
 801b318:	9b04      	ldr	r3, [sp, #16]
 801b31a:	2b00      	cmp	r3, #0
 801b31c:	f73f aef4 	bgt.w	801b108 <_dtoa_r+0x970>
 801b320:	9b07      	ldr	r3, [sp, #28]
 801b322:	2b02      	cmp	r3, #2
 801b324:	f77f aef0 	ble.w	801b108 <_dtoa_r+0x970>
 801b328:	e6b8      	b.n	801b09c <_dtoa_r+0x904>
 801b32a:	bf00      	nop
 801b32c:	0801d4cc 	.word	0x0801d4cc
 801b330:	0801d4f0 	.word	0x0801d4f0

0801b334 <__sflush_r>:
 801b334:	898a      	ldrh	r2, [r1, #12]
 801b336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b33a:	4605      	mov	r5, r0
 801b33c:	0710      	lsls	r0, r2, #28
 801b33e:	460c      	mov	r4, r1
 801b340:	d45a      	bmi.n	801b3f8 <__sflush_r+0xc4>
 801b342:	684b      	ldr	r3, [r1, #4]
 801b344:	2b00      	cmp	r3, #0
 801b346:	dc05      	bgt.n	801b354 <__sflush_r+0x20>
 801b348:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b34a:	2b00      	cmp	r3, #0
 801b34c:	dc02      	bgt.n	801b354 <__sflush_r+0x20>
 801b34e:	2000      	movs	r0, #0
 801b350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b354:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b356:	2e00      	cmp	r6, #0
 801b358:	d0f9      	beq.n	801b34e <__sflush_r+0x1a>
 801b35a:	2300      	movs	r3, #0
 801b35c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b360:	682f      	ldr	r7, [r5, #0]
 801b362:	602b      	str	r3, [r5, #0]
 801b364:	d033      	beq.n	801b3ce <__sflush_r+0x9a>
 801b366:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b368:	89a3      	ldrh	r3, [r4, #12]
 801b36a:	075a      	lsls	r2, r3, #29
 801b36c:	d505      	bpl.n	801b37a <__sflush_r+0x46>
 801b36e:	6863      	ldr	r3, [r4, #4]
 801b370:	1ac0      	subs	r0, r0, r3
 801b372:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b374:	b10b      	cbz	r3, 801b37a <__sflush_r+0x46>
 801b376:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b378:	1ac0      	subs	r0, r0, r3
 801b37a:	2300      	movs	r3, #0
 801b37c:	4602      	mov	r2, r0
 801b37e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b380:	6a21      	ldr	r1, [r4, #32]
 801b382:	4628      	mov	r0, r5
 801b384:	47b0      	blx	r6
 801b386:	1c43      	adds	r3, r0, #1
 801b388:	89a3      	ldrh	r3, [r4, #12]
 801b38a:	d106      	bne.n	801b39a <__sflush_r+0x66>
 801b38c:	6829      	ldr	r1, [r5, #0]
 801b38e:	291d      	cmp	r1, #29
 801b390:	d84b      	bhi.n	801b42a <__sflush_r+0xf6>
 801b392:	4a2b      	ldr	r2, [pc, #172]	; (801b440 <__sflush_r+0x10c>)
 801b394:	40ca      	lsrs	r2, r1
 801b396:	07d6      	lsls	r6, r2, #31
 801b398:	d547      	bpl.n	801b42a <__sflush_r+0xf6>
 801b39a:	2200      	movs	r2, #0
 801b39c:	6062      	str	r2, [r4, #4]
 801b39e:	04d9      	lsls	r1, r3, #19
 801b3a0:	6922      	ldr	r2, [r4, #16]
 801b3a2:	6022      	str	r2, [r4, #0]
 801b3a4:	d504      	bpl.n	801b3b0 <__sflush_r+0x7c>
 801b3a6:	1c42      	adds	r2, r0, #1
 801b3a8:	d101      	bne.n	801b3ae <__sflush_r+0x7a>
 801b3aa:	682b      	ldr	r3, [r5, #0]
 801b3ac:	b903      	cbnz	r3, 801b3b0 <__sflush_r+0x7c>
 801b3ae:	6560      	str	r0, [r4, #84]	; 0x54
 801b3b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b3b2:	602f      	str	r7, [r5, #0]
 801b3b4:	2900      	cmp	r1, #0
 801b3b6:	d0ca      	beq.n	801b34e <__sflush_r+0x1a>
 801b3b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b3bc:	4299      	cmp	r1, r3
 801b3be:	d002      	beq.n	801b3c6 <__sflush_r+0x92>
 801b3c0:	4628      	mov	r0, r5
 801b3c2:	f000 fc9f 	bl	801bd04 <_free_r>
 801b3c6:	2000      	movs	r0, #0
 801b3c8:	6360      	str	r0, [r4, #52]	; 0x34
 801b3ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b3ce:	6a21      	ldr	r1, [r4, #32]
 801b3d0:	2301      	movs	r3, #1
 801b3d2:	4628      	mov	r0, r5
 801b3d4:	47b0      	blx	r6
 801b3d6:	1c41      	adds	r1, r0, #1
 801b3d8:	d1c6      	bne.n	801b368 <__sflush_r+0x34>
 801b3da:	682b      	ldr	r3, [r5, #0]
 801b3dc:	2b00      	cmp	r3, #0
 801b3de:	d0c3      	beq.n	801b368 <__sflush_r+0x34>
 801b3e0:	2b1d      	cmp	r3, #29
 801b3e2:	d001      	beq.n	801b3e8 <__sflush_r+0xb4>
 801b3e4:	2b16      	cmp	r3, #22
 801b3e6:	d101      	bne.n	801b3ec <__sflush_r+0xb8>
 801b3e8:	602f      	str	r7, [r5, #0]
 801b3ea:	e7b0      	b.n	801b34e <__sflush_r+0x1a>
 801b3ec:	89a3      	ldrh	r3, [r4, #12]
 801b3ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b3f2:	81a3      	strh	r3, [r4, #12]
 801b3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b3f8:	690f      	ldr	r7, [r1, #16]
 801b3fa:	2f00      	cmp	r7, #0
 801b3fc:	d0a7      	beq.n	801b34e <__sflush_r+0x1a>
 801b3fe:	0793      	lsls	r3, r2, #30
 801b400:	680e      	ldr	r6, [r1, #0]
 801b402:	bf08      	it	eq
 801b404:	694b      	ldreq	r3, [r1, #20]
 801b406:	600f      	str	r7, [r1, #0]
 801b408:	bf18      	it	ne
 801b40a:	2300      	movne	r3, #0
 801b40c:	eba6 0807 	sub.w	r8, r6, r7
 801b410:	608b      	str	r3, [r1, #8]
 801b412:	f1b8 0f00 	cmp.w	r8, #0
 801b416:	dd9a      	ble.n	801b34e <__sflush_r+0x1a>
 801b418:	4643      	mov	r3, r8
 801b41a:	463a      	mov	r2, r7
 801b41c:	6a21      	ldr	r1, [r4, #32]
 801b41e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b420:	4628      	mov	r0, r5
 801b422:	47b0      	blx	r6
 801b424:	2800      	cmp	r0, #0
 801b426:	dc07      	bgt.n	801b438 <__sflush_r+0x104>
 801b428:	89a3      	ldrh	r3, [r4, #12]
 801b42a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b42e:	81a3      	strh	r3, [r4, #12]
 801b430:	f04f 30ff 	mov.w	r0, #4294967295
 801b434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b438:	4407      	add	r7, r0
 801b43a:	eba8 0800 	sub.w	r8, r8, r0
 801b43e:	e7e8      	b.n	801b412 <__sflush_r+0xde>
 801b440:	20400001 	.word	0x20400001

0801b444 <_fflush_r>:
 801b444:	b538      	push	{r3, r4, r5, lr}
 801b446:	690b      	ldr	r3, [r1, #16]
 801b448:	4605      	mov	r5, r0
 801b44a:	460c      	mov	r4, r1
 801b44c:	b1db      	cbz	r3, 801b486 <_fflush_r+0x42>
 801b44e:	b118      	cbz	r0, 801b458 <_fflush_r+0x14>
 801b450:	6983      	ldr	r3, [r0, #24]
 801b452:	b90b      	cbnz	r3, 801b458 <_fflush_r+0x14>
 801b454:	f000 f860 	bl	801b518 <__sinit>
 801b458:	4b0c      	ldr	r3, [pc, #48]	; (801b48c <_fflush_r+0x48>)
 801b45a:	429c      	cmp	r4, r3
 801b45c:	d109      	bne.n	801b472 <_fflush_r+0x2e>
 801b45e:	686c      	ldr	r4, [r5, #4]
 801b460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b464:	b17b      	cbz	r3, 801b486 <_fflush_r+0x42>
 801b466:	4621      	mov	r1, r4
 801b468:	4628      	mov	r0, r5
 801b46a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b46e:	f7ff bf61 	b.w	801b334 <__sflush_r>
 801b472:	4b07      	ldr	r3, [pc, #28]	; (801b490 <_fflush_r+0x4c>)
 801b474:	429c      	cmp	r4, r3
 801b476:	d101      	bne.n	801b47c <_fflush_r+0x38>
 801b478:	68ac      	ldr	r4, [r5, #8]
 801b47a:	e7f1      	b.n	801b460 <_fflush_r+0x1c>
 801b47c:	4b05      	ldr	r3, [pc, #20]	; (801b494 <_fflush_r+0x50>)
 801b47e:	429c      	cmp	r4, r3
 801b480:	bf08      	it	eq
 801b482:	68ec      	ldreq	r4, [r5, #12]
 801b484:	e7ec      	b.n	801b460 <_fflush_r+0x1c>
 801b486:	2000      	movs	r0, #0
 801b488:	bd38      	pop	{r3, r4, r5, pc}
 801b48a:	bf00      	nop
 801b48c:	0801d520 	.word	0x0801d520
 801b490:	0801d540 	.word	0x0801d540
 801b494:	0801d500 	.word	0x0801d500

0801b498 <_cleanup_r>:
 801b498:	4901      	ldr	r1, [pc, #4]	; (801b4a0 <_cleanup_r+0x8>)
 801b49a:	f000 b8a9 	b.w	801b5f0 <_fwalk_reent>
 801b49e:	bf00      	nop
 801b4a0:	0801b445 	.word	0x0801b445

0801b4a4 <std.isra.0>:
 801b4a4:	2300      	movs	r3, #0
 801b4a6:	b510      	push	{r4, lr}
 801b4a8:	4604      	mov	r4, r0
 801b4aa:	6003      	str	r3, [r0, #0]
 801b4ac:	6043      	str	r3, [r0, #4]
 801b4ae:	6083      	str	r3, [r0, #8]
 801b4b0:	8181      	strh	r1, [r0, #12]
 801b4b2:	6643      	str	r3, [r0, #100]	; 0x64
 801b4b4:	81c2      	strh	r2, [r0, #14]
 801b4b6:	6103      	str	r3, [r0, #16]
 801b4b8:	6143      	str	r3, [r0, #20]
 801b4ba:	6183      	str	r3, [r0, #24]
 801b4bc:	4619      	mov	r1, r3
 801b4be:	2208      	movs	r2, #8
 801b4c0:	305c      	adds	r0, #92	; 0x5c
 801b4c2:	f000 f938 	bl	801b736 <memset>
 801b4c6:	4b05      	ldr	r3, [pc, #20]	; (801b4dc <std.isra.0+0x38>)
 801b4c8:	6263      	str	r3, [r4, #36]	; 0x24
 801b4ca:	4b05      	ldr	r3, [pc, #20]	; (801b4e0 <std.isra.0+0x3c>)
 801b4cc:	62a3      	str	r3, [r4, #40]	; 0x28
 801b4ce:	4b05      	ldr	r3, [pc, #20]	; (801b4e4 <std.isra.0+0x40>)
 801b4d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b4d2:	4b05      	ldr	r3, [pc, #20]	; (801b4e8 <std.isra.0+0x44>)
 801b4d4:	6224      	str	r4, [r4, #32]
 801b4d6:	6323      	str	r3, [r4, #48]	; 0x30
 801b4d8:	bd10      	pop	{r4, pc}
 801b4da:	bf00      	nop
 801b4dc:	0801c169 	.word	0x0801c169
 801b4e0:	0801c18b 	.word	0x0801c18b
 801b4e4:	0801c1c3 	.word	0x0801c1c3
 801b4e8:	0801c1e7 	.word	0x0801c1e7

0801b4ec <__sfmoreglue>:
 801b4ec:	b570      	push	{r4, r5, r6, lr}
 801b4ee:	1e4a      	subs	r2, r1, #1
 801b4f0:	2568      	movs	r5, #104	; 0x68
 801b4f2:	4355      	muls	r5, r2
 801b4f4:	460e      	mov	r6, r1
 801b4f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b4fa:	f000 fc51 	bl	801bda0 <_malloc_r>
 801b4fe:	4604      	mov	r4, r0
 801b500:	b140      	cbz	r0, 801b514 <__sfmoreglue+0x28>
 801b502:	2100      	movs	r1, #0
 801b504:	e880 0042 	stmia.w	r0, {r1, r6}
 801b508:	300c      	adds	r0, #12
 801b50a:	60a0      	str	r0, [r4, #8]
 801b50c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b510:	f000 f911 	bl	801b736 <memset>
 801b514:	4620      	mov	r0, r4
 801b516:	bd70      	pop	{r4, r5, r6, pc}

0801b518 <__sinit>:
 801b518:	6983      	ldr	r3, [r0, #24]
 801b51a:	b510      	push	{r4, lr}
 801b51c:	4604      	mov	r4, r0
 801b51e:	bb33      	cbnz	r3, 801b56e <__sinit+0x56>
 801b520:	6483      	str	r3, [r0, #72]	; 0x48
 801b522:	64c3      	str	r3, [r0, #76]	; 0x4c
 801b524:	6503      	str	r3, [r0, #80]	; 0x50
 801b526:	4b12      	ldr	r3, [pc, #72]	; (801b570 <__sinit+0x58>)
 801b528:	4a12      	ldr	r2, [pc, #72]	; (801b574 <__sinit+0x5c>)
 801b52a:	681b      	ldr	r3, [r3, #0]
 801b52c:	6282      	str	r2, [r0, #40]	; 0x28
 801b52e:	4298      	cmp	r0, r3
 801b530:	bf04      	itt	eq
 801b532:	2301      	moveq	r3, #1
 801b534:	6183      	streq	r3, [r0, #24]
 801b536:	f000 f81f 	bl	801b578 <__sfp>
 801b53a:	6060      	str	r0, [r4, #4]
 801b53c:	4620      	mov	r0, r4
 801b53e:	f000 f81b 	bl	801b578 <__sfp>
 801b542:	60a0      	str	r0, [r4, #8]
 801b544:	4620      	mov	r0, r4
 801b546:	f000 f817 	bl	801b578 <__sfp>
 801b54a:	2200      	movs	r2, #0
 801b54c:	60e0      	str	r0, [r4, #12]
 801b54e:	2104      	movs	r1, #4
 801b550:	6860      	ldr	r0, [r4, #4]
 801b552:	f7ff ffa7 	bl	801b4a4 <std.isra.0>
 801b556:	2201      	movs	r2, #1
 801b558:	2109      	movs	r1, #9
 801b55a:	68a0      	ldr	r0, [r4, #8]
 801b55c:	f7ff ffa2 	bl	801b4a4 <std.isra.0>
 801b560:	2202      	movs	r2, #2
 801b562:	2112      	movs	r1, #18
 801b564:	68e0      	ldr	r0, [r4, #12]
 801b566:	f7ff ff9d 	bl	801b4a4 <std.isra.0>
 801b56a:	2301      	movs	r3, #1
 801b56c:	61a3      	str	r3, [r4, #24]
 801b56e:	bd10      	pop	{r4, pc}
 801b570:	0801d4b8 	.word	0x0801d4b8
 801b574:	0801b499 	.word	0x0801b499

0801b578 <__sfp>:
 801b578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b57a:	4b1c      	ldr	r3, [pc, #112]	; (801b5ec <__sfp+0x74>)
 801b57c:	681e      	ldr	r6, [r3, #0]
 801b57e:	69b3      	ldr	r3, [r6, #24]
 801b580:	4607      	mov	r7, r0
 801b582:	b913      	cbnz	r3, 801b58a <__sfp+0x12>
 801b584:	4630      	mov	r0, r6
 801b586:	f7ff ffc7 	bl	801b518 <__sinit>
 801b58a:	3648      	adds	r6, #72	; 0x48
 801b58c:	68b4      	ldr	r4, [r6, #8]
 801b58e:	6873      	ldr	r3, [r6, #4]
 801b590:	3b01      	subs	r3, #1
 801b592:	d503      	bpl.n	801b59c <__sfp+0x24>
 801b594:	6833      	ldr	r3, [r6, #0]
 801b596:	b133      	cbz	r3, 801b5a6 <__sfp+0x2e>
 801b598:	6836      	ldr	r6, [r6, #0]
 801b59a:	e7f7      	b.n	801b58c <__sfp+0x14>
 801b59c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b5a0:	b16d      	cbz	r5, 801b5be <__sfp+0x46>
 801b5a2:	3468      	adds	r4, #104	; 0x68
 801b5a4:	e7f4      	b.n	801b590 <__sfp+0x18>
 801b5a6:	2104      	movs	r1, #4
 801b5a8:	4638      	mov	r0, r7
 801b5aa:	f7ff ff9f 	bl	801b4ec <__sfmoreglue>
 801b5ae:	6030      	str	r0, [r6, #0]
 801b5b0:	2800      	cmp	r0, #0
 801b5b2:	d1f1      	bne.n	801b598 <__sfp+0x20>
 801b5b4:	230c      	movs	r3, #12
 801b5b6:	603b      	str	r3, [r7, #0]
 801b5b8:	4604      	mov	r4, r0
 801b5ba:	4620      	mov	r0, r4
 801b5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b5be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b5c2:	81e3      	strh	r3, [r4, #14]
 801b5c4:	2301      	movs	r3, #1
 801b5c6:	81a3      	strh	r3, [r4, #12]
 801b5c8:	6665      	str	r5, [r4, #100]	; 0x64
 801b5ca:	6025      	str	r5, [r4, #0]
 801b5cc:	60a5      	str	r5, [r4, #8]
 801b5ce:	6065      	str	r5, [r4, #4]
 801b5d0:	6125      	str	r5, [r4, #16]
 801b5d2:	6165      	str	r5, [r4, #20]
 801b5d4:	61a5      	str	r5, [r4, #24]
 801b5d6:	2208      	movs	r2, #8
 801b5d8:	4629      	mov	r1, r5
 801b5da:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b5de:	f000 f8aa 	bl	801b736 <memset>
 801b5e2:	6365      	str	r5, [r4, #52]	; 0x34
 801b5e4:	63a5      	str	r5, [r4, #56]	; 0x38
 801b5e6:	64a5      	str	r5, [r4, #72]	; 0x48
 801b5e8:	64e5      	str	r5, [r4, #76]	; 0x4c
 801b5ea:	e7e6      	b.n	801b5ba <__sfp+0x42>
 801b5ec:	0801d4b8 	.word	0x0801d4b8

0801b5f0 <_fwalk_reent>:
 801b5f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b5f4:	4680      	mov	r8, r0
 801b5f6:	4689      	mov	r9, r1
 801b5f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b5fc:	2600      	movs	r6, #0
 801b5fe:	b914      	cbnz	r4, 801b606 <_fwalk_reent+0x16>
 801b600:	4630      	mov	r0, r6
 801b602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b606:	68a5      	ldr	r5, [r4, #8]
 801b608:	6867      	ldr	r7, [r4, #4]
 801b60a:	3f01      	subs	r7, #1
 801b60c:	d501      	bpl.n	801b612 <_fwalk_reent+0x22>
 801b60e:	6824      	ldr	r4, [r4, #0]
 801b610:	e7f5      	b.n	801b5fe <_fwalk_reent+0xe>
 801b612:	89ab      	ldrh	r3, [r5, #12]
 801b614:	2b01      	cmp	r3, #1
 801b616:	d907      	bls.n	801b628 <_fwalk_reent+0x38>
 801b618:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b61c:	3301      	adds	r3, #1
 801b61e:	d003      	beq.n	801b628 <_fwalk_reent+0x38>
 801b620:	4629      	mov	r1, r5
 801b622:	4640      	mov	r0, r8
 801b624:	47c8      	blx	r9
 801b626:	4306      	orrs	r6, r0
 801b628:	3568      	adds	r5, #104	; 0x68
 801b62a:	e7ee      	b.n	801b60a <_fwalk_reent+0x1a>

0801b62c <_localeconv_r>:
 801b62c:	4b04      	ldr	r3, [pc, #16]	; (801b640 <_localeconv_r+0x14>)
 801b62e:	681b      	ldr	r3, [r3, #0]
 801b630:	6a18      	ldr	r0, [r3, #32]
 801b632:	4b04      	ldr	r3, [pc, #16]	; (801b644 <_localeconv_r+0x18>)
 801b634:	2800      	cmp	r0, #0
 801b636:	bf08      	it	eq
 801b638:	4618      	moveq	r0, r3
 801b63a:	30f0      	adds	r0, #240	; 0xf0
 801b63c:	4770      	bx	lr
 801b63e:	bf00      	nop
 801b640:	20000660 	.word	0x20000660
 801b644:	200006c4 	.word	0x200006c4

0801b648 <__swhatbuf_r>:
 801b648:	b570      	push	{r4, r5, r6, lr}
 801b64a:	460e      	mov	r6, r1
 801b64c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b650:	2900      	cmp	r1, #0
 801b652:	b090      	sub	sp, #64	; 0x40
 801b654:	4614      	mov	r4, r2
 801b656:	461d      	mov	r5, r3
 801b658:	da07      	bge.n	801b66a <__swhatbuf_r+0x22>
 801b65a:	2300      	movs	r3, #0
 801b65c:	602b      	str	r3, [r5, #0]
 801b65e:	89b3      	ldrh	r3, [r6, #12]
 801b660:	061a      	lsls	r2, r3, #24
 801b662:	d410      	bmi.n	801b686 <__swhatbuf_r+0x3e>
 801b664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b668:	e00e      	b.n	801b688 <__swhatbuf_r+0x40>
 801b66a:	aa01      	add	r2, sp, #4
 801b66c:	f000 fde2 	bl	801c234 <_fstat_r>
 801b670:	2800      	cmp	r0, #0
 801b672:	dbf2      	blt.n	801b65a <__swhatbuf_r+0x12>
 801b674:	9a02      	ldr	r2, [sp, #8]
 801b676:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801b67a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801b67e:	425a      	negs	r2, r3
 801b680:	415a      	adcs	r2, r3
 801b682:	602a      	str	r2, [r5, #0]
 801b684:	e7ee      	b.n	801b664 <__swhatbuf_r+0x1c>
 801b686:	2340      	movs	r3, #64	; 0x40
 801b688:	2000      	movs	r0, #0
 801b68a:	6023      	str	r3, [r4, #0]
 801b68c:	b010      	add	sp, #64	; 0x40
 801b68e:	bd70      	pop	{r4, r5, r6, pc}

0801b690 <__smakebuf_r>:
 801b690:	898b      	ldrh	r3, [r1, #12]
 801b692:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b694:	079d      	lsls	r5, r3, #30
 801b696:	4606      	mov	r6, r0
 801b698:	460c      	mov	r4, r1
 801b69a:	d507      	bpl.n	801b6ac <__smakebuf_r+0x1c>
 801b69c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b6a0:	6023      	str	r3, [r4, #0]
 801b6a2:	6123      	str	r3, [r4, #16]
 801b6a4:	2301      	movs	r3, #1
 801b6a6:	6163      	str	r3, [r4, #20]
 801b6a8:	b002      	add	sp, #8
 801b6aa:	bd70      	pop	{r4, r5, r6, pc}
 801b6ac:	ab01      	add	r3, sp, #4
 801b6ae:	466a      	mov	r2, sp
 801b6b0:	f7ff ffca 	bl	801b648 <__swhatbuf_r>
 801b6b4:	9900      	ldr	r1, [sp, #0]
 801b6b6:	4605      	mov	r5, r0
 801b6b8:	4630      	mov	r0, r6
 801b6ba:	f000 fb71 	bl	801bda0 <_malloc_r>
 801b6be:	b948      	cbnz	r0, 801b6d4 <__smakebuf_r+0x44>
 801b6c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b6c4:	059a      	lsls	r2, r3, #22
 801b6c6:	d4ef      	bmi.n	801b6a8 <__smakebuf_r+0x18>
 801b6c8:	f023 0303 	bic.w	r3, r3, #3
 801b6cc:	f043 0302 	orr.w	r3, r3, #2
 801b6d0:	81a3      	strh	r3, [r4, #12]
 801b6d2:	e7e3      	b.n	801b69c <__smakebuf_r+0xc>
 801b6d4:	4b0d      	ldr	r3, [pc, #52]	; (801b70c <__smakebuf_r+0x7c>)
 801b6d6:	62b3      	str	r3, [r6, #40]	; 0x28
 801b6d8:	89a3      	ldrh	r3, [r4, #12]
 801b6da:	6020      	str	r0, [r4, #0]
 801b6dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b6e0:	81a3      	strh	r3, [r4, #12]
 801b6e2:	9b00      	ldr	r3, [sp, #0]
 801b6e4:	6163      	str	r3, [r4, #20]
 801b6e6:	9b01      	ldr	r3, [sp, #4]
 801b6e8:	6120      	str	r0, [r4, #16]
 801b6ea:	b15b      	cbz	r3, 801b704 <__smakebuf_r+0x74>
 801b6ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b6f0:	4630      	mov	r0, r6
 801b6f2:	f000 fdb1 	bl	801c258 <_isatty_r>
 801b6f6:	b128      	cbz	r0, 801b704 <__smakebuf_r+0x74>
 801b6f8:	89a3      	ldrh	r3, [r4, #12]
 801b6fa:	f023 0303 	bic.w	r3, r3, #3
 801b6fe:	f043 0301 	orr.w	r3, r3, #1
 801b702:	81a3      	strh	r3, [r4, #12]
 801b704:	89a3      	ldrh	r3, [r4, #12]
 801b706:	431d      	orrs	r5, r3
 801b708:	81a5      	strh	r5, [r4, #12]
 801b70a:	e7cd      	b.n	801b6a8 <__smakebuf_r+0x18>
 801b70c:	0801b499 	.word	0x0801b499

0801b710 <malloc>:
 801b710:	4b02      	ldr	r3, [pc, #8]	; (801b71c <malloc+0xc>)
 801b712:	4601      	mov	r1, r0
 801b714:	6818      	ldr	r0, [r3, #0]
 801b716:	f000 bb43 	b.w	801bda0 <_malloc_r>
 801b71a:	bf00      	nop
 801b71c:	20000660 	.word	0x20000660

0801b720 <memcpy>:
 801b720:	b510      	push	{r4, lr}
 801b722:	1e43      	subs	r3, r0, #1
 801b724:	440a      	add	r2, r1
 801b726:	4291      	cmp	r1, r2
 801b728:	d100      	bne.n	801b72c <memcpy+0xc>
 801b72a:	bd10      	pop	{r4, pc}
 801b72c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b730:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b734:	e7f7      	b.n	801b726 <memcpy+0x6>

0801b736 <memset>:
 801b736:	4402      	add	r2, r0
 801b738:	4603      	mov	r3, r0
 801b73a:	4293      	cmp	r3, r2
 801b73c:	d100      	bne.n	801b740 <memset+0xa>
 801b73e:	4770      	bx	lr
 801b740:	f803 1b01 	strb.w	r1, [r3], #1
 801b744:	e7f9      	b.n	801b73a <memset+0x4>

0801b746 <_Balloc>:
 801b746:	b570      	push	{r4, r5, r6, lr}
 801b748:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801b74a:	4604      	mov	r4, r0
 801b74c:	460e      	mov	r6, r1
 801b74e:	b93d      	cbnz	r5, 801b760 <_Balloc+0x1a>
 801b750:	2010      	movs	r0, #16
 801b752:	f7ff ffdd 	bl	801b710 <malloc>
 801b756:	6260      	str	r0, [r4, #36]	; 0x24
 801b758:	6045      	str	r5, [r0, #4]
 801b75a:	6085      	str	r5, [r0, #8]
 801b75c:	6005      	str	r5, [r0, #0]
 801b75e:	60c5      	str	r5, [r0, #12]
 801b760:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801b762:	68eb      	ldr	r3, [r5, #12]
 801b764:	b183      	cbz	r3, 801b788 <_Balloc+0x42>
 801b766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b768:	68db      	ldr	r3, [r3, #12]
 801b76a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801b76e:	b9b8      	cbnz	r0, 801b7a0 <_Balloc+0x5a>
 801b770:	2101      	movs	r1, #1
 801b772:	fa01 f506 	lsl.w	r5, r1, r6
 801b776:	1d6a      	adds	r2, r5, #5
 801b778:	0092      	lsls	r2, r2, #2
 801b77a:	4620      	mov	r0, r4
 801b77c:	f000 fab4 	bl	801bce8 <_calloc_r>
 801b780:	b160      	cbz	r0, 801b79c <_Balloc+0x56>
 801b782:	6046      	str	r6, [r0, #4]
 801b784:	6085      	str	r5, [r0, #8]
 801b786:	e00e      	b.n	801b7a6 <_Balloc+0x60>
 801b788:	2221      	movs	r2, #33	; 0x21
 801b78a:	2104      	movs	r1, #4
 801b78c:	4620      	mov	r0, r4
 801b78e:	f000 faab 	bl	801bce8 <_calloc_r>
 801b792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b794:	60e8      	str	r0, [r5, #12]
 801b796:	68db      	ldr	r3, [r3, #12]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d1e4      	bne.n	801b766 <_Balloc+0x20>
 801b79c:	2000      	movs	r0, #0
 801b79e:	bd70      	pop	{r4, r5, r6, pc}
 801b7a0:	6802      	ldr	r2, [r0, #0]
 801b7a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801b7a6:	2300      	movs	r3, #0
 801b7a8:	6103      	str	r3, [r0, #16]
 801b7aa:	60c3      	str	r3, [r0, #12]
 801b7ac:	bd70      	pop	{r4, r5, r6, pc}

0801b7ae <_Bfree>:
 801b7ae:	b570      	push	{r4, r5, r6, lr}
 801b7b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801b7b2:	4606      	mov	r6, r0
 801b7b4:	460d      	mov	r5, r1
 801b7b6:	b93c      	cbnz	r4, 801b7c8 <_Bfree+0x1a>
 801b7b8:	2010      	movs	r0, #16
 801b7ba:	f7ff ffa9 	bl	801b710 <malloc>
 801b7be:	6270      	str	r0, [r6, #36]	; 0x24
 801b7c0:	6044      	str	r4, [r0, #4]
 801b7c2:	6084      	str	r4, [r0, #8]
 801b7c4:	6004      	str	r4, [r0, #0]
 801b7c6:	60c4      	str	r4, [r0, #12]
 801b7c8:	b13d      	cbz	r5, 801b7da <_Bfree+0x2c>
 801b7ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801b7cc:	686a      	ldr	r2, [r5, #4]
 801b7ce:	68db      	ldr	r3, [r3, #12]
 801b7d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b7d4:	6029      	str	r1, [r5, #0]
 801b7d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801b7da:	bd70      	pop	{r4, r5, r6, pc}

0801b7dc <__multadd>:
 801b7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b7e0:	690d      	ldr	r5, [r1, #16]
 801b7e2:	461f      	mov	r7, r3
 801b7e4:	4606      	mov	r6, r0
 801b7e6:	460c      	mov	r4, r1
 801b7e8:	f101 0e14 	add.w	lr, r1, #20
 801b7ec:	2300      	movs	r3, #0
 801b7ee:	f8de 0000 	ldr.w	r0, [lr]
 801b7f2:	b281      	uxth	r1, r0
 801b7f4:	fb02 7101 	mla	r1, r2, r1, r7
 801b7f8:	0c0f      	lsrs	r7, r1, #16
 801b7fa:	0c00      	lsrs	r0, r0, #16
 801b7fc:	fb02 7000 	mla	r0, r2, r0, r7
 801b800:	b289      	uxth	r1, r1
 801b802:	3301      	adds	r3, #1
 801b804:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801b808:	429d      	cmp	r5, r3
 801b80a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801b80e:	f84e 1b04 	str.w	r1, [lr], #4
 801b812:	dcec      	bgt.n	801b7ee <__multadd+0x12>
 801b814:	b1d7      	cbz	r7, 801b84c <__multadd+0x70>
 801b816:	68a3      	ldr	r3, [r4, #8]
 801b818:	429d      	cmp	r5, r3
 801b81a:	db12      	blt.n	801b842 <__multadd+0x66>
 801b81c:	6861      	ldr	r1, [r4, #4]
 801b81e:	4630      	mov	r0, r6
 801b820:	3101      	adds	r1, #1
 801b822:	f7ff ff90 	bl	801b746 <_Balloc>
 801b826:	6922      	ldr	r2, [r4, #16]
 801b828:	3202      	adds	r2, #2
 801b82a:	f104 010c 	add.w	r1, r4, #12
 801b82e:	4680      	mov	r8, r0
 801b830:	0092      	lsls	r2, r2, #2
 801b832:	300c      	adds	r0, #12
 801b834:	f7ff ff74 	bl	801b720 <memcpy>
 801b838:	4621      	mov	r1, r4
 801b83a:	4630      	mov	r0, r6
 801b83c:	f7ff ffb7 	bl	801b7ae <_Bfree>
 801b840:	4644      	mov	r4, r8
 801b842:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b846:	3501      	adds	r5, #1
 801b848:	615f      	str	r7, [r3, #20]
 801b84a:	6125      	str	r5, [r4, #16]
 801b84c:	4620      	mov	r0, r4
 801b84e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801b852 <__hi0bits>:
 801b852:	0c02      	lsrs	r2, r0, #16
 801b854:	0412      	lsls	r2, r2, #16
 801b856:	4603      	mov	r3, r0
 801b858:	b9b2      	cbnz	r2, 801b888 <__hi0bits+0x36>
 801b85a:	0403      	lsls	r3, r0, #16
 801b85c:	2010      	movs	r0, #16
 801b85e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801b862:	bf04      	itt	eq
 801b864:	021b      	lsleq	r3, r3, #8
 801b866:	3008      	addeq	r0, #8
 801b868:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801b86c:	bf04      	itt	eq
 801b86e:	011b      	lsleq	r3, r3, #4
 801b870:	3004      	addeq	r0, #4
 801b872:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801b876:	bf04      	itt	eq
 801b878:	009b      	lsleq	r3, r3, #2
 801b87a:	3002      	addeq	r0, #2
 801b87c:	2b00      	cmp	r3, #0
 801b87e:	db06      	blt.n	801b88e <__hi0bits+0x3c>
 801b880:	005b      	lsls	r3, r3, #1
 801b882:	d503      	bpl.n	801b88c <__hi0bits+0x3a>
 801b884:	3001      	adds	r0, #1
 801b886:	4770      	bx	lr
 801b888:	2000      	movs	r0, #0
 801b88a:	e7e8      	b.n	801b85e <__hi0bits+0xc>
 801b88c:	2020      	movs	r0, #32
 801b88e:	4770      	bx	lr

0801b890 <__lo0bits>:
 801b890:	6803      	ldr	r3, [r0, #0]
 801b892:	f013 0207 	ands.w	r2, r3, #7
 801b896:	4601      	mov	r1, r0
 801b898:	d00b      	beq.n	801b8b2 <__lo0bits+0x22>
 801b89a:	07da      	lsls	r2, r3, #31
 801b89c:	d423      	bmi.n	801b8e6 <__lo0bits+0x56>
 801b89e:	0798      	lsls	r0, r3, #30
 801b8a0:	bf49      	itett	mi
 801b8a2:	085b      	lsrmi	r3, r3, #1
 801b8a4:	089b      	lsrpl	r3, r3, #2
 801b8a6:	2001      	movmi	r0, #1
 801b8a8:	600b      	strmi	r3, [r1, #0]
 801b8aa:	bf5c      	itt	pl
 801b8ac:	600b      	strpl	r3, [r1, #0]
 801b8ae:	2002      	movpl	r0, #2
 801b8b0:	4770      	bx	lr
 801b8b2:	b298      	uxth	r0, r3
 801b8b4:	b9a8      	cbnz	r0, 801b8e2 <__lo0bits+0x52>
 801b8b6:	0c1b      	lsrs	r3, r3, #16
 801b8b8:	2010      	movs	r0, #16
 801b8ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 801b8be:	bf04      	itt	eq
 801b8c0:	0a1b      	lsreq	r3, r3, #8
 801b8c2:	3008      	addeq	r0, #8
 801b8c4:	071a      	lsls	r2, r3, #28
 801b8c6:	bf04      	itt	eq
 801b8c8:	091b      	lsreq	r3, r3, #4
 801b8ca:	3004      	addeq	r0, #4
 801b8cc:	079a      	lsls	r2, r3, #30
 801b8ce:	bf04      	itt	eq
 801b8d0:	089b      	lsreq	r3, r3, #2
 801b8d2:	3002      	addeq	r0, #2
 801b8d4:	07da      	lsls	r2, r3, #31
 801b8d6:	d402      	bmi.n	801b8de <__lo0bits+0x4e>
 801b8d8:	085b      	lsrs	r3, r3, #1
 801b8da:	d006      	beq.n	801b8ea <__lo0bits+0x5a>
 801b8dc:	3001      	adds	r0, #1
 801b8de:	600b      	str	r3, [r1, #0]
 801b8e0:	4770      	bx	lr
 801b8e2:	4610      	mov	r0, r2
 801b8e4:	e7e9      	b.n	801b8ba <__lo0bits+0x2a>
 801b8e6:	2000      	movs	r0, #0
 801b8e8:	4770      	bx	lr
 801b8ea:	2020      	movs	r0, #32
 801b8ec:	4770      	bx	lr

0801b8ee <__i2b>:
 801b8ee:	b510      	push	{r4, lr}
 801b8f0:	460c      	mov	r4, r1
 801b8f2:	2101      	movs	r1, #1
 801b8f4:	f7ff ff27 	bl	801b746 <_Balloc>
 801b8f8:	2201      	movs	r2, #1
 801b8fa:	6144      	str	r4, [r0, #20]
 801b8fc:	6102      	str	r2, [r0, #16]
 801b8fe:	bd10      	pop	{r4, pc}

0801b900 <__multiply>:
 801b900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b904:	4614      	mov	r4, r2
 801b906:	690a      	ldr	r2, [r1, #16]
 801b908:	6923      	ldr	r3, [r4, #16]
 801b90a:	429a      	cmp	r2, r3
 801b90c:	bfb8      	it	lt
 801b90e:	460b      	movlt	r3, r1
 801b910:	4689      	mov	r9, r1
 801b912:	bfbc      	itt	lt
 801b914:	46a1      	movlt	r9, r4
 801b916:	461c      	movlt	r4, r3
 801b918:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b91c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801b920:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801b924:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b928:	eb07 060a 	add.w	r6, r7, sl
 801b92c:	429e      	cmp	r6, r3
 801b92e:	bfc8      	it	gt
 801b930:	3101      	addgt	r1, #1
 801b932:	f7ff ff08 	bl	801b746 <_Balloc>
 801b936:	f100 0514 	add.w	r5, r0, #20
 801b93a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b93e:	462b      	mov	r3, r5
 801b940:	2200      	movs	r2, #0
 801b942:	4543      	cmp	r3, r8
 801b944:	d316      	bcc.n	801b974 <__multiply+0x74>
 801b946:	f104 0214 	add.w	r2, r4, #20
 801b94a:	f109 0114 	add.w	r1, r9, #20
 801b94e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801b952:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801b956:	9301      	str	r3, [sp, #4]
 801b958:	9c01      	ldr	r4, [sp, #4]
 801b95a:	4294      	cmp	r4, r2
 801b95c:	4613      	mov	r3, r2
 801b95e:	d80c      	bhi.n	801b97a <__multiply+0x7a>
 801b960:	2e00      	cmp	r6, #0
 801b962:	dd03      	ble.n	801b96c <__multiply+0x6c>
 801b964:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b968:	2b00      	cmp	r3, #0
 801b96a:	d054      	beq.n	801ba16 <__multiply+0x116>
 801b96c:	6106      	str	r6, [r0, #16]
 801b96e:	b003      	add	sp, #12
 801b970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b974:	f843 2b04 	str.w	r2, [r3], #4
 801b978:	e7e3      	b.n	801b942 <__multiply+0x42>
 801b97a:	f8b3 a000 	ldrh.w	sl, [r3]
 801b97e:	3204      	adds	r2, #4
 801b980:	f1ba 0f00 	cmp.w	sl, #0
 801b984:	d020      	beq.n	801b9c8 <__multiply+0xc8>
 801b986:	46ae      	mov	lr, r5
 801b988:	4689      	mov	r9, r1
 801b98a:	f04f 0c00 	mov.w	ip, #0
 801b98e:	f859 4b04 	ldr.w	r4, [r9], #4
 801b992:	f8be b000 	ldrh.w	fp, [lr]
 801b996:	b2a3      	uxth	r3, r4
 801b998:	fb0a b303 	mla	r3, sl, r3, fp
 801b99c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801b9a0:	f8de 4000 	ldr.w	r4, [lr]
 801b9a4:	4463      	add	r3, ip
 801b9a6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801b9aa:	fb0a c40b 	mla	r4, sl, fp, ip
 801b9ae:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801b9b2:	b29b      	uxth	r3, r3
 801b9b4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801b9b8:	454f      	cmp	r7, r9
 801b9ba:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801b9be:	f84e 3b04 	str.w	r3, [lr], #4
 801b9c2:	d8e4      	bhi.n	801b98e <__multiply+0x8e>
 801b9c4:	f8ce c000 	str.w	ip, [lr]
 801b9c8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 801b9cc:	f1b9 0f00 	cmp.w	r9, #0
 801b9d0:	d01f      	beq.n	801ba12 <__multiply+0x112>
 801b9d2:	682b      	ldr	r3, [r5, #0]
 801b9d4:	46ae      	mov	lr, r5
 801b9d6:	468c      	mov	ip, r1
 801b9d8:	f04f 0a00 	mov.w	sl, #0
 801b9dc:	f8bc 4000 	ldrh.w	r4, [ip]
 801b9e0:	f8be b002 	ldrh.w	fp, [lr, #2]
 801b9e4:	fb09 b404 	mla	r4, r9, r4, fp
 801b9e8:	44a2      	add	sl, r4
 801b9ea:	b29b      	uxth	r3, r3
 801b9ec:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 801b9f0:	f84e 3b04 	str.w	r3, [lr], #4
 801b9f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b9f8:	f8be 4000 	ldrh.w	r4, [lr]
 801b9fc:	0c1b      	lsrs	r3, r3, #16
 801b9fe:	fb09 4303 	mla	r3, r9, r3, r4
 801ba02:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 801ba06:	4567      	cmp	r7, ip
 801ba08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ba0c:	d8e6      	bhi.n	801b9dc <__multiply+0xdc>
 801ba0e:	f8ce 3000 	str.w	r3, [lr]
 801ba12:	3504      	adds	r5, #4
 801ba14:	e7a0      	b.n	801b958 <__multiply+0x58>
 801ba16:	3e01      	subs	r6, #1
 801ba18:	e7a2      	b.n	801b960 <__multiply+0x60>
	...

0801ba1c <__pow5mult>:
 801ba1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ba20:	4615      	mov	r5, r2
 801ba22:	f012 0203 	ands.w	r2, r2, #3
 801ba26:	4606      	mov	r6, r0
 801ba28:	460f      	mov	r7, r1
 801ba2a:	d007      	beq.n	801ba3c <__pow5mult+0x20>
 801ba2c:	3a01      	subs	r2, #1
 801ba2e:	4c21      	ldr	r4, [pc, #132]	; (801bab4 <__pow5mult+0x98>)
 801ba30:	2300      	movs	r3, #0
 801ba32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ba36:	f7ff fed1 	bl	801b7dc <__multadd>
 801ba3a:	4607      	mov	r7, r0
 801ba3c:	10ad      	asrs	r5, r5, #2
 801ba3e:	d035      	beq.n	801baac <__pow5mult+0x90>
 801ba40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801ba42:	b93c      	cbnz	r4, 801ba54 <__pow5mult+0x38>
 801ba44:	2010      	movs	r0, #16
 801ba46:	f7ff fe63 	bl	801b710 <malloc>
 801ba4a:	6270      	str	r0, [r6, #36]	; 0x24
 801ba4c:	6044      	str	r4, [r0, #4]
 801ba4e:	6084      	str	r4, [r0, #8]
 801ba50:	6004      	str	r4, [r0, #0]
 801ba52:	60c4      	str	r4, [r0, #12]
 801ba54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801ba58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ba5c:	b94c      	cbnz	r4, 801ba72 <__pow5mult+0x56>
 801ba5e:	f240 2171 	movw	r1, #625	; 0x271
 801ba62:	4630      	mov	r0, r6
 801ba64:	f7ff ff43 	bl	801b8ee <__i2b>
 801ba68:	2300      	movs	r3, #0
 801ba6a:	f8c8 0008 	str.w	r0, [r8, #8]
 801ba6e:	4604      	mov	r4, r0
 801ba70:	6003      	str	r3, [r0, #0]
 801ba72:	f04f 0800 	mov.w	r8, #0
 801ba76:	07eb      	lsls	r3, r5, #31
 801ba78:	d50a      	bpl.n	801ba90 <__pow5mult+0x74>
 801ba7a:	4639      	mov	r1, r7
 801ba7c:	4622      	mov	r2, r4
 801ba7e:	4630      	mov	r0, r6
 801ba80:	f7ff ff3e 	bl	801b900 <__multiply>
 801ba84:	4639      	mov	r1, r7
 801ba86:	4681      	mov	r9, r0
 801ba88:	4630      	mov	r0, r6
 801ba8a:	f7ff fe90 	bl	801b7ae <_Bfree>
 801ba8e:	464f      	mov	r7, r9
 801ba90:	106d      	asrs	r5, r5, #1
 801ba92:	d00b      	beq.n	801baac <__pow5mult+0x90>
 801ba94:	6820      	ldr	r0, [r4, #0]
 801ba96:	b938      	cbnz	r0, 801baa8 <__pow5mult+0x8c>
 801ba98:	4622      	mov	r2, r4
 801ba9a:	4621      	mov	r1, r4
 801ba9c:	4630      	mov	r0, r6
 801ba9e:	f7ff ff2f 	bl	801b900 <__multiply>
 801baa2:	6020      	str	r0, [r4, #0]
 801baa4:	f8c0 8000 	str.w	r8, [r0]
 801baa8:	4604      	mov	r4, r0
 801baaa:	e7e4      	b.n	801ba76 <__pow5mult+0x5a>
 801baac:	4638      	mov	r0, r7
 801baae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bab2:	bf00      	nop
 801bab4:	0801d650 	.word	0x0801d650

0801bab8 <__lshift>:
 801bab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801babc:	460c      	mov	r4, r1
 801babe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801bac2:	6923      	ldr	r3, [r4, #16]
 801bac4:	6849      	ldr	r1, [r1, #4]
 801bac6:	eb0a 0903 	add.w	r9, sl, r3
 801baca:	68a3      	ldr	r3, [r4, #8]
 801bacc:	4607      	mov	r7, r0
 801bace:	4616      	mov	r6, r2
 801bad0:	f109 0501 	add.w	r5, r9, #1
 801bad4:	42ab      	cmp	r3, r5
 801bad6:	db31      	blt.n	801bb3c <__lshift+0x84>
 801bad8:	4638      	mov	r0, r7
 801bada:	f7ff fe34 	bl	801b746 <_Balloc>
 801bade:	2200      	movs	r2, #0
 801bae0:	4680      	mov	r8, r0
 801bae2:	f100 0314 	add.w	r3, r0, #20
 801bae6:	4611      	mov	r1, r2
 801bae8:	4552      	cmp	r2, sl
 801baea:	db2a      	blt.n	801bb42 <__lshift+0x8a>
 801baec:	6920      	ldr	r0, [r4, #16]
 801baee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801baf2:	f104 0114 	add.w	r1, r4, #20
 801baf6:	f016 021f 	ands.w	r2, r6, #31
 801bafa:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801bafe:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 801bb02:	d022      	beq.n	801bb4a <__lshift+0x92>
 801bb04:	f1c2 0c20 	rsb	ip, r2, #32
 801bb08:	2000      	movs	r0, #0
 801bb0a:	680e      	ldr	r6, [r1, #0]
 801bb0c:	4096      	lsls	r6, r2
 801bb0e:	4330      	orrs	r0, r6
 801bb10:	f843 0b04 	str.w	r0, [r3], #4
 801bb14:	f851 0b04 	ldr.w	r0, [r1], #4
 801bb18:	458e      	cmp	lr, r1
 801bb1a:	fa20 f00c 	lsr.w	r0, r0, ip
 801bb1e:	d8f4      	bhi.n	801bb0a <__lshift+0x52>
 801bb20:	6018      	str	r0, [r3, #0]
 801bb22:	b108      	cbz	r0, 801bb28 <__lshift+0x70>
 801bb24:	f109 0502 	add.w	r5, r9, #2
 801bb28:	3d01      	subs	r5, #1
 801bb2a:	4638      	mov	r0, r7
 801bb2c:	f8c8 5010 	str.w	r5, [r8, #16]
 801bb30:	4621      	mov	r1, r4
 801bb32:	f7ff fe3c 	bl	801b7ae <_Bfree>
 801bb36:	4640      	mov	r0, r8
 801bb38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bb3c:	3101      	adds	r1, #1
 801bb3e:	005b      	lsls	r3, r3, #1
 801bb40:	e7c8      	b.n	801bad4 <__lshift+0x1c>
 801bb42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801bb46:	3201      	adds	r2, #1
 801bb48:	e7ce      	b.n	801bae8 <__lshift+0x30>
 801bb4a:	3b04      	subs	r3, #4
 801bb4c:	f851 2b04 	ldr.w	r2, [r1], #4
 801bb50:	f843 2f04 	str.w	r2, [r3, #4]!
 801bb54:	458e      	cmp	lr, r1
 801bb56:	d8f9      	bhi.n	801bb4c <__lshift+0x94>
 801bb58:	e7e6      	b.n	801bb28 <__lshift+0x70>

0801bb5a <__mcmp>:
 801bb5a:	6903      	ldr	r3, [r0, #16]
 801bb5c:	690a      	ldr	r2, [r1, #16]
 801bb5e:	1a9b      	subs	r3, r3, r2
 801bb60:	b530      	push	{r4, r5, lr}
 801bb62:	d10c      	bne.n	801bb7e <__mcmp+0x24>
 801bb64:	0092      	lsls	r2, r2, #2
 801bb66:	3014      	adds	r0, #20
 801bb68:	3114      	adds	r1, #20
 801bb6a:	1884      	adds	r4, r0, r2
 801bb6c:	4411      	add	r1, r2
 801bb6e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801bb72:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801bb76:	4295      	cmp	r5, r2
 801bb78:	d003      	beq.n	801bb82 <__mcmp+0x28>
 801bb7a:	d305      	bcc.n	801bb88 <__mcmp+0x2e>
 801bb7c:	2301      	movs	r3, #1
 801bb7e:	4618      	mov	r0, r3
 801bb80:	bd30      	pop	{r4, r5, pc}
 801bb82:	42a0      	cmp	r0, r4
 801bb84:	d3f3      	bcc.n	801bb6e <__mcmp+0x14>
 801bb86:	e7fa      	b.n	801bb7e <__mcmp+0x24>
 801bb88:	f04f 33ff 	mov.w	r3, #4294967295
 801bb8c:	e7f7      	b.n	801bb7e <__mcmp+0x24>

0801bb8e <__mdiff>:
 801bb8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bb92:	460d      	mov	r5, r1
 801bb94:	4607      	mov	r7, r0
 801bb96:	4611      	mov	r1, r2
 801bb98:	4628      	mov	r0, r5
 801bb9a:	4614      	mov	r4, r2
 801bb9c:	f7ff ffdd 	bl	801bb5a <__mcmp>
 801bba0:	1e06      	subs	r6, r0, #0
 801bba2:	d108      	bne.n	801bbb6 <__mdiff+0x28>
 801bba4:	4631      	mov	r1, r6
 801bba6:	4638      	mov	r0, r7
 801bba8:	f7ff fdcd 	bl	801b746 <_Balloc>
 801bbac:	2301      	movs	r3, #1
 801bbae:	6103      	str	r3, [r0, #16]
 801bbb0:	6146      	str	r6, [r0, #20]
 801bbb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bbb6:	bfa4      	itt	ge
 801bbb8:	4623      	movge	r3, r4
 801bbba:	462c      	movge	r4, r5
 801bbbc:	4638      	mov	r0, r7
 801bbbe:	6861      	ldr	r1, [r4, #4]
 801bbc0:	bfa6      	itte	ge
 801bbc2:	461d      	movge	r5, r3
 801bbc4:	2600      	movge	r6, #0
 801bbc6:	2601      	movlt	r6, #1
 801bbc8:	f7ff fdbd 	bl	801b746 <_Balloc>
 801bbcc:	692b      	ldr	r3, [r5, #16]
 801bbce:	60c6      	str	r6, [r0, #12]
 801bbd0:	6926      	ldr	r6, [r4, #16]
 801bbd2:	f105 0914 	add.w	r9, r5, #20
 801bbd6:	f104 0214 	add.w	r2, r4, #20
 801bbda:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801bbde:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801bbe2:	f100 0514 	add.w	r5, r0, #20
 801bbe6:	f04f 0c00 	mov.w	ip, #0
 801bbea:	f852 ab04 	ldr.w	sl, [r2], #4
 801bbee:	f859 4b04 	ldr.w	r4, [r9], #4
 801bbf2:	fa1c f18a 	uxtah	r1, ip, sl
 801bbf6:	b2a3      	uxth	r3, r4
 801bbf8:	1ac9      	subs	r1, r1, r3
 801bbfa:	0c23      	lsrs	r3, r4, #16
 801bbfc:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801bc00:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801bc04:	b289      	uxth	r1, r1
 801bc06:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801bc0a:	45c8      	cmp	r8, r9
 801bc0c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801bc10:	4696      	mov	lr, r2
 801bc12:	f845 3b04 	str.w	r3, [r5], #4
 801bc16:	d8e8      	bhi.n	801bbea <__mdiff+0x5c>
 801bc18:	45be      	cmp	lr, r7
 801bc1a:	d305      	bcc.n	801bc28 <__mdiff+0x9a>
 801bc1c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801bc20:	b18b      	cbz	r3, 801bc46 <__mdiff+0xb8>
 801bc22:	6106      	str	r6, [r0, #16]
 801bc24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bc28:	f85e 1b04 	ldr.w	r1, [lr], #4
 801bc2c:	fa1c f381 	uxtah	r3, ip, r1
 801bc30:	141a      	asrs	r2, r3, #16
 801bc32:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801bc36:	b29b      	uxth	r3, r3
 801bc38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bc3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801bc40:	f845 3b04 	str.w	r3, [r5], #4
 801bc44:	e7e8      	b.n	801bc18 <__mdiff+0x8a>
 801bc46:	3e01      	subs	r6, #1
 801bc48:	e7e8      	b.n	801bc1c <__mdiff+0x8e>

0801bc4a <__d2b>:
 801bc4a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bc4e:	460e      	mov	r6, r1
 801bc50:	2101      	movs	r1, #1
 801bc52:	ec59 8b10 	vmov	r8, r9, d0
 801bc56:	4615      	mov	r5, r2
 801bc58:	f7ff fd75 	bl	801b746 <_Balloc>
 801bc5c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801bc60:	4607      	mov	r7, r0
 801bc62:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801bc66:	bb34      	cbnz	r4, 801bcb6 <__d2b+0x6c>
 801bc68:	9301      	str	r3, [sp, #4]
 801bc6a:	f1b8 0f00 	cmp.w	r8, #0
 801bc6e:	d027      	beq.n	801bcc0 <__d2b+0x76>
 801bc70:	a802      	add	r0, sp, #8
 801bc72:	f840 8d08 	str.w	r8, [r0, #-8]!
 801bc76:	f7ff fe0b 	bl	801b890 <__lo0bits>
 801bc7a:	9900      	ldr	r1, [sp, #0]
 801bc7c:	b1f0      	cbz	r0, 801bcbc <__d2b+0x72>
 801bc7e:	9a01      	ldr	r2, [sp, #4]
 801bc80:	f1c0 0320 	rsb	r3, r0, #32
 801bc84:	fa02 f303 	lsl.w	r3, r2, r3
 801bc88:	430b      	orrs	r3, r1
 801bc8a:	40c2      	lsrs	r2, r0
 801bc8c:	617b      	str	r3, [r7, #20]
 801bc8e:	9201      	str	r2, [sp, #4]
 801bc90:	9b01      	ldr	r3, [sp, #4]
 801bc92:	61bb      	str	r3, [r7, #24]
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	bf14      	ite	ne
 801bc98:	2102      	movne	r1, #2
 801bc9a:	2101      	moveq	r1, #1
 801bc9c:	6139      	str	r1, [r7, #16]
 801bc9e:	b1c4      	cbz	r4, 801bcd2 <__d2b+0x88>
 801bca0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801bca4:	4404      	add	r4, r0
 801bca6:	6034      	str	r4, [r6, #0]
 801bca8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801bcac:	6028      	str	r0, [r5, #0]
 801bcae:	4638      	mov	r0, r7
 801bcb0:	b003      	add	sp, #12
 801bcb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bcb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801bcba:	e7d5      	b.n	801bc68 <__d2b+0x1e>
 801bcbc:	6179      	str	r1, [r7, #20]
 801bcbe:	e7e7      	b.n	801bc90 <__d2b+0x46>
 801bcc0:	a801      	add	r0, sp, #4
 801bcc2:	f7ff fde5 	bl	801b890 <__lo0bits>
 801bcc6:	9b01      	ldr	r3, [sp, #4]
 801bcc8:	617b      	str	r3, [r7, #20]
 801bcca:	2101      	movs	r1, #1
 801bccc:	6139      	str	r1, [r7, #16]
 801bcce:	3020      	adds	r0, #32
 801bcd0:	e7e5      	b.n	801bc9e <__d2b+0x54>
 801bcd2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801bcd6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801bcda:	6030      	str	r0, [r6, #0]
 801bcdc:	6918      	ldr	r0, [r3, #16]
 801bcde:	f7ff fdb8 	bl	801b852 <__hi0bits>
 801bce2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801bce6:	e7e1      	b.n	801bcac <__d2b+0x62>

0801bce8 <_calloc_r>:
 801bce8:	b538      	push	{r3, r4, r5, lr}
 801bcea:	fb02 f401 	mul.w	r4, r2, r1
 801bcee:	4621      	mov	r1, r4
 801bcf0:	f000 f856 	bl	801bda0 <_malloc_r>
 801bcf4:	4605      	mov	r5, r0
 801bcf6:	b118      	cbz	r0, 801bd00 <_calloc_r+0x18>
 801bcf8:	4622      	mov	r2, r4
 801bcfa:	2100      	movs	r1, #0
 801bcfc:	f7ff fd1b 	bl	801b736 <memset>
 801bd00:	4628      	mov	r0, r5
 801bd02:	bd38      	pop	{r3, r4, r5, pc}

0801bd04 <_free_r>:
 801bd04:	b538      	push	{r3, r4, r5, lr}
 801bd06:	4605      	mov	r5, r0
 801bd08:	2900      	cmp	r1, #0
 801bd0a:	d045      	beq.n	801bd98 <_free_r+0x94>
 801bd0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bd10:	1f0c      	subs	r4, r1, #4
 801bd12:	2b00      	cmp	r3, #0
 801bd14:	bfb8      	it	lt
 801bd16:	18e4      	addlt	r4, r4, r3
 801bd18:	f000 fad2 	bl	801c2c0 <__malloc_lock>
 801bd1c:	4a1f      	ldr	r2, [pc, #124]	; (801bd9c <_free_r+0x98>)
 801bd1e:	6813      	ldr	r3, [r2, #0]
 801bd20:	4610      	mov	r0, r2
 801bd22:	b933      	cbnz	r3, 801bd32 <_free_r+0x2e>
 801bd24:	6063      	str	r3, [r4, #4]
 801bd26:	6014      	str	r4, [r2, #0]
 801bd28:	4628      	mov	r0, r5
 801bd2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bd2e:	f000 bac8 	b.w	801c2c2 <__malloc_unlock>
 801bd32:	42a3      	cmp	r3, r4
 801bd34:	d90c      	bls.n	801bd50 <_free_r+0x4c>
 801bd36:	6821      	ldr	r1, [r4, #0]
 801bd38:	1862      	adds	r2, r4, r1
 801bd3a:	4293      	cmp	r3, r2
 801bd3c:	bf04      	itt	eq
 801bd3e:	681a      	ldreq	r2, [r3, #0]
 801bd40:	685b      	ldreq	r3, [r3, #4]
 801bd42:	6063      	str	r3, [r4, #4]
 801bd44:	bf04      	itt	eq
 801bd46:	1852      	addeq	r2, r2, r1
 801bd48:	6022      	streq	r2, [r4, #0]
 801bd4a:	6004      	str	r4, [r0, #0]
 801bd4c:	e7ec      	b.n	801bd28 <_free_r+0x24>
 801bd4e:	4613      	mov	r3, r2
 801bd50:	685a      	ldr	r2, [r3, #4]
 801bd52:	b10a      	cbz	r2, 801bd58 <_free_r+0x54>
 801bd54:	42a2      	cmp	r2, r4
 801bd56:	d9fa      	bls.n	801bd4e <_free_r+0x4a>
 801bd58:	6819      	ldr	r1, [r3, #0]
 801bd5a:	1858      	adds	r0, r3, r1
 801bd5c:	42a0      	cmp	r0, r4
 801bd5e:	d10b      	bne.n	801bd78 <_free_r+0x74>
 801bd60:	6820      	ldr	r0, [r4, #0]
 801bd62:	4401      	add	r1, r0
 801bd64:	1858      	adds	r0, r3, r1
 801bd66:	4282      	cmp	r2, r0
 801bd68:	6019      	str	r1, [r3, #0]
 801bd6a:	d1dd      	bne.n	801bd28 <_free_r+0x24>
 801bd6c:	6810      	ldr	r0, [r2, #0]
 801bd6e:	6852      	ldr	r2, [r2, #4]
 801bd70:	605a      	str	r2, [r3, #4]
 801bd72:	4401      	add	r1, r0
 801bd74:	6019      	str	r1, [r3, #0]
 801bd76:	e7d7      	b.n	801bd28 <_free_r+0x24>
 801bd78:	d902      	bls.n	801bd80 <_free_r+0x7c>
 801bd7a:	230c      	movs	r3, #12
 801bd7c:	602b      	str	r3, [r5, #0]
 801bd7e:	e7d3      	b.n	801bd28 <_free_r+0x24>
 801bd80:	6820      	ldr	r0, [r4, #0]
 801bd82:	1821      	adds	r1, r4, r0
 801bd84:	428a      	cmp	r2, r1
 801bd86:	bf04      	itt	eq
 801bd88:	6811      	ldreq	r1, [r2, #0]
 801bd8a:	6852      	ldreq	r2, [r2, #4]
 801bd8c:	6062      	str	r2, [r4, #4]
 801bd8e:	bf04      	itt	eq
 801bd90:	1809      	addeq	r1, r1, r0
 801bd92:	6021      	streq	r1, [r4, #0]
 801bd94:	605c      	str	r4, [r3, #4]
 801bd96:	e7c7      	b.n	801bd28 <_free_r+0x24>
 801bd98:	bd38      	pop	{r3, r4, r5, pc}
 801bd9a:	bf00      	nop
 801bd9c:	200008a8 	.word	0x200008a8

0801bda0 <_malloc_r>:
 801bda0:	b570      	push	{r4, r5, r6, lr}
 801bda2:	1ccd      	adds	r5, r1, #3
 801bda4:	f025 0503 	bic.w	r5, r5, #3
 801bda8:	3508      	adds	r5, #8
 801bdaa:	2d0c      	cmp	r5, #12
 801bdac:	bf38      	it	cc
 801bdae:	250c      	movcc	r5, #12
 801bdb0:	2d00      	cmp	r5, #0
 801bdb2:	4606      	mov	r6, r0
 801bdb4:	db01      	blt.n	801bdba <_malloc_r+0x1a>
 801bdb6:	42a9      	cmp	r1, r5
 801bdb8:	d903      	bls.n	801bdc2 <_malloc_r+0x22>
 801bdba:	230c      	movs	r3, #12
 801bdbc:	6033      	str	r3, [r6, #0]
 801bdbe:	2000      	movs	r0, #0
 801bdc0:	bd70      	pop	{r4, r5, r6, pc}
 801bdc2:	f000 fa7d 	bl	801c2c0 <__malloc_lock>
 801bdc6:	4a23      	ldr	r2, [pc, #140]	; (801be54 <_malloc_r+0xb4>)
 801bdc8:	6814      	ldr	r4, [r2, #0]
 801bdca:	4621      	mov	r1, r4
 801bdcc:	b991      	cbnz	r1, 801bdf4 <_malloc_r+0x54>
 801bdce:	4c22      	ldr	r4, [pc, #136]	; (801be58 <_malloc_r+0xb8>)
 801bdd0:	6823      	ldr	r3, [r4, #0]
 801bdd2:	b91b      	cbnz	r3, 801bddc <_malloc_r+0x3c>
 801bdd4:	4630      	mov	r0, r6
 801bdd6:	f000 f9b7 	bl	801c148 <_sbrk_r>
 801bdda:	6020      	str	r0, [r4, #0]
 801bddc:	4629      	mov	r1, r5
 801bdde:	4630      	mov	r0, r6
 801bde0:	f000 f9b2 	bl	801c148 <_sbrk_r>
 801bde4:	1c43      	adds	r3, r0, #1
 801bde6:	d126      	bne.n	801be36 <_malloc_r+0x96>
 801bde8:	230c      	movs	r3, #12
 801bdea:	6033      	str	r3, [r6, #0]
 801bdec:	4630      	mov	r0, r6
 801bdee:	f000 fa68 	bl	801c2c2 <__malloc_unlock>
 801bdf2:	e7e4      	b.n	801bdbe <_malloc_r+0x1e>
 801bdf4:	680b      	ldr	r3, [r1, #0]
 801bdf6:	1b5b      	subs	r3, r3, r5
 801bdf8:	d41a      	bmi.n	801be30 <_malloc_r+0x90>
 801bdfa:	2b0b      	cmp	r3, #11
 801bdfc:	d90f      	bls.n	801be1e <_malloc_r+0x7e>
 801bdfe:	600b      	str	r3, [r1, #0]
 801be00:	50cd      	str	r5, [r1, r3]
 801be02:	18cc      	adds	r4, r1, r3
 801be04:	4630      	mov	r0, r6
 801be06:	f000 fa5c 	bl	801c2c2 <__malloc_unlock>
 801be0a:	f104 000b 	add.w	r0, r4, #11
 801be0e:	1d23      	adds	r3, r4, #4
 801be10:	f020 0007 	bic.w	r0, r0, #7
 801be14:	1ac3      	subs	r3, r0, r3
 801be16:	d01b      	beq.n	801be50 <_malloc_r+0xb0>
 801be18:	425a      	negs	r2, r3
 801be1a:	50e2      	str	r2, [r4, r3]
 801be1c:	bd70      	pop	{r4, r5, r6, pc}
 801be1e:	428c      	cmp	r4, r1
 801be20:	bf0d      	iteet	eq
 801be22:	6863      	ldreq	r3, [r4, #4]
 801be24:	684b      	ldrne	r3, [r1, #4]
 801be26:	6063      	strne	r3, [r4, #4]
 801be28:	6013      	streq	r3, [r2, #0]
 801be2a:	bf18      	it	ne
 801be2c:	460c      	movne	r4, r1
 801be2e:	e7e9      	b.n	801be04 <_malloc_r+0x64>
 801be30:	460c      	mov	r4, r1
 801be32:	6849      	ldr	r1, [r1, #4]
 801be34:	e7ca      	b.n	801bdcc <_malloc_r+0x2c>
 801be36:	1cc4      	adds	r4, r0, #3
 801be38:	f024 0403 	bic.w	r4, r4, #3
 801be3c:	42a0      	cmp	r0, r4
 801be3e:	d005      	beq.n	801be4c <_malloc_r+0xac>
 801be40:	1a21      	subs	r1, r4, r0
 801be42:	4630      	mov	r0, r6
 801be44:	f000 f980 	bl	801c148 <_sbrk_r>
 801be48:	3001      	adds	r0, #1
 801be4a:	d0cd      	beq.n	801bde8 <_malloc_r+0x48>
 801be4c:	6025      	str	r5, [r4, #0]
 801be4e:	e7d9      	b.n	801be04 <_malloc_r+0x64>
 801be50:	bd70      	pop	{r4, r5, r6, pc}
 801be52:	bf00      	nop
 801be54:	200008a8 	.word	0x200008a8
 801be58:	200008ac 	.word	0x200008ac

0801be5c <__sfputc_r>:
 801be5c:	6893      	ldr	r3, [r2, #8]
 801be5e:	3b01      	subs	r3, #1
 801be60:	2b00      	cmp	r3, #0
 801be62:	b410      	push	{r4}
 801be64:	6093      	str	r3, [r2, #8]
 801be66:	da09      	bge.n	801be7c <__sfputc_r+0x20>
 801be68:	6994      	ldr	r4, [r2, #24]
 801be6a:	42a3      	cmp	r3, r4
 801be6c:	db02      	blt.n	801be74 <__sfputc_r+0x18>
 801be6e:	b2cb      	uxtb	r3, r1
 801be70:	2b0a      	cmp	r3, #10
 801be72:	d103      	bne.n	801be7c <__sfputc_r+0x20>
 801be74:	f85d 4b04 	ldr.w	r4, [sp], #4
 801be78:	f7fe bb40 	b.w	801a4fc <__swbuf_r>
 801be7c:	6813      	ldr	r3, [r2, #0]
 801be7e:	1c58      	adds	r0, r3, #1
 801be80:	6010      	str	r0, [r2, #0]
 801be82:	7019      	strb	r1, [r3, #0]
 801be84:	b2c8      	uxtb	r0, r1
 801be86:	f85d 4b04 	ldr.w	r4, [sp], #4
 801be8a:	4770      	bx	lr

0801be8c <__sfputs_r>:
 801be8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801be8e:	4606      	mov	r6, r0
 801be90:	460f      	mov	r7, r1
 801be92:	4614      	mov	r4, r2
 801be94:	18d5      	adds	r5, r2, r3
 801be96:	42ac      	cmp	r4, r5
 801be98:	d101      	bne.n	801be9e <__sfputs_r+0x12>
 801be9a:	2000      	movs	r0, #0
 801be9c:	e007      	b.n	801beae <__sfputs_r+0x22>
 801be9e:	463a      	mov	r2, r7
 801bea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bea4:	4630      	mov	r0, r6
 801bea6:	f7ff ffd9 	bl	801be5c <__sfputc_r>
 801beaa:	1c43      	adds	r3, r0, #1
 801beac:	d1f3      	bne.n	801be96 <__sfputs_r+0xa>
 801beae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801beb0 <_vfiprintf_r>:
 801beb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801beb4:	b09d      	sub	sp, #116	; 0x74
 801beb6:	460c      	mov	r4, r1
 801beb8:	4617      	mov	r7, r2
 801beba:	9303      	str	r3, [sp, #12]
 801bebc:	4606      	mov	r6, r0
 801bebe:	b118      	cbz	r0, 801bec8 <_vfiprintf_r+0x18>
 801bec0:	6983      	ldr	r3, [r0, #24]
 801bec2:	b90b      	cbnz	r3, 801bec8 <_vfiprintf_r+0x18>
 801bec4:	f7ff fb28 	bl	801b518 <__sinit>
 801bec8:	4b7c      	ldr	r3, [pc, #496]	; (801c0bc <_vfiprintf_r+0x20c>)
 801beca:	429c      	cmp	r4, r3
 801becc:	d157      	bne.n	801bf7e <_vfiprintf_r+0xce>
 801bece:	6874      	ldr	r4, [r6, #4]
 801bed0:	89a3      	ldrh	r3, [r4, #12]
 801bed2:	0718      	lsls	r0, r3, #28
 801bed4:	d55d      	bpl.n	801bf92 <_vfiprintf_r+0xe2>
 801bed6:	6923      	ldr	r3, [r4, #16]
 801bed8:	2b00      	cmp	r3, #0
 801beda:	d05a      	beq.n	801bf92 <_vfiprintf_r+0xe2>
 801bedc:	2300      	movs	r3, #0
 801bede:	9309      	str	r3, [sp, #36]	; 0x24
 801bee0:	2320      	movs	r3, #32
 801bee2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bee6:	2330      	movs	r3, #48	; 0x30
 801bee8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801beec:	f04f 0b01 	mov.w	fp, #1
 801bef0:	46b8      	mov	r8, r7
 801bef2:	4645      	mov	r5, r8
 801bef4:	f815 3b01 	ldrb.w	r3, [r5], #1
 801bef8:	2b00      	cmp	r3, #0
 801befa:	d155      	bne.n	801bfa8 <_vfiprintf_r+0xf8>
 801befc:	ebb8 0a07 	subs.w	sl, r8, r7
 801bf00:	d00b      	beq.n	801bf1a <_vfiprintf_r+0x6a>
 801bf02:	4653      	mov	r3, sl
 801bf04:	463a      	mov	r2, r7
 801bf06:	4621      	mov	r1, r4
 801bf08:	4630      	mov	r0, r6
 801bf0a:	f7ff ffbf 	bl	801be8c <__sfputs_r>
 801bf0e:	3001      	adds	r0, #1
 801bf10:	f000 80c4 	beq.w	801c09c <_vfiprintf_r+0x1ec>
 801bf14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf16:	4453      	add	r3, sl
 801bf18:	9309      	str	r3, [sp, #36]	; 0x24
 801bf1a:	f898 3000 	ldrb.w	r3, [r8]
 801bf1e:	2b00      	cmp	r3, #0
 801bf20:	f000 80bc 	beq.w	801c09c <_vfiprintf_r+0x1ec>
 801bf24:	2300      	movs	r3, #0
 801bf26:	f04f 32ff 	mov.w	r2, #4294967295
 801bf2a:	9304      	str	r3, [sp, #16]
 801bf2c:	9307      	str	r3, [sp, #28]
 801bf2e:	9205      	str	r2, [sp, #20]
 801bf30:	9306      	str	r3, [sp, #24]
 801bf32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bf36:	931a      	str	r3, [sp, #104]	; 0x68
 801bf38:	2205      	movs	r2, #5
 801bf3a:	7829      	ldrb	r1, [r5, #0]
 801bf3c:	4860      	ldr	r0, [pc, #384]	; (801c0c0 <_vfiprintf_r+0x210>)
 801bf3e:	f7ec f887 	bl	8008050 <memchr>
 801bf42:	f105 0801 	add.w	r8, r5, #1
 801bf46:	9b04      	ldr	r3, [sp, #16]
 801bf48:	2800      	cmp	r0, #0
 801bf4a:	d131      	bne.n	801bfb0 <_vfiprintf_r+0x100>
 801bf4c:	06d9      	lsls	r1, r3, #27
 801bf4e:	bf44      	itt	mi
 801bf50:	2220      	movmi	r2, #32
 801bf52:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801bf56:	071a      	lsls	r2, r3, #28
 801bf58:	bf44      	itt	mi
 801bf5a:	222b      	movmi	r2, #43	; 0x2b
 801bf5c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801bf60:	782a      	ldrb	r2, [r5, #0]
 801bf62:	2a2a      	cmp	r2, #42	; 0x2a
 801bf64:	d02c      	beq.n	801bfc0 <_vfiprintf_r+0x110>
 801bf66:	9a07      	ldr	r2, [sp, #28]
 801bf68:	2100      	movs	r1, #0
 801bf6a:	200a      	movs	r0, #10
 801bf6c:	46a8      	mov	r8, r5
 801bf6e:	3501      	adds	r5, #1
 801bf70:	f898 3000 	ldrb.w	r3, [r8]
 801bf74:	3b30      	subs	r3, #48	; 0x30
 801bf76:	2b09      	cmp	r3, #9
 801bf78:	d96d      	bls.n	801c056 <_vfiprintf_r+0x1a6>
 801bf7a:	b371      	cbz	r1, 801bfda <_vfiprintf_r+0x12a>
 801bf7c:	e026      	b.n	801bfcc <_vfiprintf_r+0x11c>
 801bf7e:	4b51      	ldr	r3, [pc, #324]	; (801c0c4 <_vfiprintf_r+0x214>)
 801bf80:	429c      	cmp	r4, r3
 801bf82:	d101      	bne.n	801bf88 <_vfiprintf_r+0xd8>
 801bf84:	68b4      	ldr	r4, [r6, #8]
 801bf86:	e7a3      	b.n	801bed0 <_vfiprintf_r+0x20>
 801bf88:	4b4f      	ldr	r3, [pc, #316]	; (801c0c8 <_vfiprintf_r+0x218>)
 801bf8a:	429c      	cmp	r4, r3
 801bf8c:	bf08      	it	eq
 801bf8e:	68f4      	ldreq	r4, [r6, #12]
 801bf90:	e79e      	b.n	801bed0 <_vfiprintf_r+0x20>
 801bf92:	4621      	mov	r1, r4
 801bf94:	4630      	mov	r0, r6
 801bf96:	f7fe fb03 	bl	801a5a0 <__swsetup_r>
 801bf9a:	2800      	cmp	r0, #0
 801bf9c:	d09e      	beq.n	801bedc <_vfiprintf_r+0x2c>
 801bf9e:	f04f 30ff 	mov.w	r0, #4294967295
 801bfa2:	b01d      	add	sp, #116	; 0x74
 801bfa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bfa8:	2b25      	cmp	r3, #37	; 0x25
 801bfaa:	d0a7      	beq.n	801befc <_vfiprintf_r+0x4c>
 801bfac:	46a8      	mov	r8, r5
 801bfae:	e7a0      	b.n	801bef2 <_vfiprintf_r+0x42>
 801bfb0:	4a43      	ldr	r2, [pc, #268]	; (801c0c0 <_vfiprintf_r+0x210>)
 801bfb2:	1a80      	subs	r0, r0, r2
 801bfb4:	fa0b f000 	lsl.w	r0, fp, r0
 801bfb8:	4318      	orrs	r0, r3
 801bfba:	9004      	str	r0, [sp, #16]
 801bfbc:	4645      	mov	r5, r8
 801bfbe:	e7bb      	b.n	801bf38 <_vfiprintf_r+0x88>
 801bfc0:	9a03      	ldr	r2, [sp, #12]
 801bfc2:	1d11      	adds	r1, r2, #4
 801bfc4:	6812      	ldr	r2, [r2, #0]
 801bfc6:	9103      	str	r1, [sp, #12]
 801bfc8:	2a00      	cmp	r2, #0
 801bfca:	db01      	blt.n	801bfd0 <_vfiprintf_r+0x120>
 801bfcc:	9207      	str	r2, [sp, #28]
 801bfce:	e004      	b.n	801bfda <_vfiprintf_r+0x12a>
 801bfd0:	4252      	negs	r2, r2
 801bfd2:	f043 0302 	orr.w	r3, r3, #2
 801bfd6:	9207      	str	r2, [sp, #28]
 801bfd8:	9304      	str	r3, [sp, #16]
 801bfda:	f898 3000 	ldrb.w	r3, [r8]
 801bfde:	2b2e      	cmp	r3, #46	; 0x2e
 801bfe0:	d110      	bne.n	801c004 <_vfiprintf_r+0x154>
 801bfe2:	f898 3001 	ldrb.w	r3, [r8, #1]
 801bfe6:	2b2a      	cmp	r3, #42	; 0x2a
 801bfe8:	f108 0101 	add.w	r1, r8, #1
 801bfec:	d137      	bne.n	801c05e <_vfiprintf_r+0x1ae>
 801bfee:	9b03      	ldr	r3, [sp, #12]
 801bff0:	1d1a      	adds	r2, r3, #4
 801bff2:	681b      	ldr	r3, [r3, #0]
 801bff4:	9203      	str	r2, [sp, #12]
 801bff6:	2b00      	cmp	r3, #0
 801bff8:	bfb8      	it	lt
 801bffa:	f04f 33ff 	movlt.w	r3, #4294967295
 801bffe:	f108 0802 	add.w	r8, r8, #2
 801c002:	9305      	str	r3, [sp, #20]
 801c004:	4d31      	ldr	r5, [pc, #196]	; (801c0cc <_vfiprintf_r+0x21c>)
 801c006:	f898 1000 	ldrb.w	r1, [r8]
 801c00a:	2203      	movs	r2, #3
 801c00c:	4628      	mov	r0, r5
 801c00e:	f7ec f81f 	bl	8008050 <memchr>
 801c012:	b140      	cbz	r0, 801c026 <_vfiprintf_r+0x176>
 801c014:	2340      	movs	r3, #64	; 0x40
 801c016:	1b40      	subs	r0, r0, r5
 801c018:	fa03 f000 	lsl.w	r0, r3, r0
 801c01c:	9b04      	ldr	r3, [sp, #16]
 801c01e:	4303      	orrs	r3, r0
 801c020:	9304      	str	r3, [sp, #16]
 801c022:	f108 0801 	add.w	r8, r8, #1
 801c026:	f898 1000 	ldrb.w	r1, [r8]
 801c02a:	4829      	ldr	r0, [pc, #164]	; (801c0d0 <_vfiprintf_r+0x220>)
 801c02c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c030:	2206      	movs	r2, #6
 801c032:	f108 0701 	add.w	r7, r8, #1
 801c036:	f7ec f80b 	bl	8008050 <memchr>
 801c03a:	2800      	cmp	r0, #0
 801c03c:	d034      	beq.n	801c0a8 <_vfiprintf_r+0x1f8>
 801c03e:	4b25      	ldr	r3, [pc, #148]	; (801c0d4 <_vfiprintf_r+0x224>)
 801c040:	bb03      	cbnz	r3, 801c084 <_vfiprintf_r+0x1d4>
 801c042:	9b03      	ldr	r3, [sp, #12]
 801c044:	3307      	adds	r3, #7
 801c046:	f023 0307 	bic.w	r3, r3, #7
 801c04a:	3308      	adds	r3, #8
 801c04c:	9303      	str	r3, [sp, #12]
 801c04e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c050:	444b      	add	r3, r9
 801c052:	9309      	str	r3, [sp, #36]	; 0x24
 801c054:	e74c      	b.n	801bef0 <_vfiprintf_r+0x40>
 801c056:	fb00 3202 	mla	r2, r0, r2, r3
 801c05a:	2101      	movs	r1, #1
 801c05c:	e786      	b.n	801bf6c <_vfiprintf_r+0xbc>
 801c05e:	2300      	movs	r3, #0
 801c060:	9305      	str	r3, [sp, #20]
 801c062:	4618      	mov	r0, r3
 801c064:	250a      	movs	r5, #10
 801c066:	4688      	mov	r8, r1
 801c068:	3101      	adds	r1, #1
 801c06a:	f898 2000 	ldrb.w	r2, [r8]
 801c06e:	3a30      	subs	r2, #48	; 0x30
 801c070:	2a09      	cmp	r2, #9
 801c072:	d903      	bls.n	801c07c <_vfiprintf_r+0x1cc>
 801c074:	2b00      	cmp	r3, #0
 801c076:	d0c5      	beq.n	801c004 <_vfiprintf_r+0x154>
 801c078:	9005      	str	r0, [sp, #20]
 801c07a:	e7c3      	b.n	801c004 <_vfiprintf_r+0x154>
 801c07c:	fb05 2000 	mla	r0, r5, r0, r2
 801c080:	2301      	movs	r3, #1
 801c082:	e7f0      	b.n	801c066 <_vfiprintf_r+0x1b6>
 801c084:	ab03      	add	r3, sp, #12
 801c086:	9300      	str	r3, [sp, #0]
 801c088:	4622      	mov	r2, r4
 801c08a:	4b13      	ldr	r3, [pc, #76]	; (801c0d8 <_vfiprintf_r+0x228>)
 801c08c:	a904      	add	r1, sp, #16
 801c08e:	4630      	mov	r0, r6
 801c090:	f7fd fd18 	bl	8019ac4 <_printf_float>
 801c094:	f1b0 3fff 	cmp.w	r0, #4294967295
 801c098:	4681      	mov	r9, r0
 801c09a:	d1d8      	bne.n	801c04e <_vfiprintf_r+0x19e>
 801c09c:	89a3      	ldrh	r3, [r4, #12]
 801c09e:	065b      	lsls	r3, r3, #25
 801c0a0:	f53f af7d 	bmi.w	801bf9e <_vfiprintf_r+0xee>
 801c0a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c0a6:	e77c      	b.n	801bfa2 <_vfiprintf_r+0xf2>
 801c0a8:	ab03      	add	r3, sp, #12
 801c0aa:	9300      	str	r3, [sp, #0]
 801c0ac:	4622      	mov	r2, r4
 801c0ae:	4b0a      	ldr	r3, [pc, #40]	; (801c0d8 <_vfiprintf_r+0x228>)
 801c0b0:	a904      	add	r1, sp, #16
 801c0b2:	4630      	mov	r0, r6
 801c0b4:	f7fd ffbc 	bl	801a030 <_printf_i>
 801c0b8:	e7ec      	b.n	801c094 <_vfiprintf_r+0x1e4>
 801c0ba:	bf00      	nop
 801c0bc:	0801d520 	.word	0x0801d520
 801c0c0:	0801d65c 	.word	0x0801d65c
 801c0c4:	0801d540 	.word	0x0801d540
 801c0c8:	0801d500 	.word	0x0801d500
 801c0cc:	0801d662 	.word	0x0801d662
 801c0d0:	0801d666 	.word	0x0801d666
 801c0d4:	08019ac5 	.word	0x08019ac5
 801c0d8:	0801be8d 	.word	0x0801be8d

0801c0dc <_putc_r>:
 801c0dc:	b570      	push	{r4, r5, r6, lr}
 801c0de:	460d      	mov	r5, r1
 801c0e0:	4614      	mov	r4, r2
 801c0e2:	4606      	mov	r6, r0
 801c0e4:	b118      	cbz	r0, 801c0ee <_putc_r+0x12>
 801c0e6:	6983      	ldr	r3, [r0, #24]
 801c0e8:	b90b      	cbnz	r3, 801c0ee <_putc_r+0x12>
 801c0ea:	f7ff fa15 	bl	801b518 <__sinit>
 801c0ee:	4b13      	ldr	r3, [pc, #76]	; (801c13c <_putc_r+0x60>)
 801c0f0:	429c      	cmp	r4, r3
 801c0f2:	d112      	bne.n	801c11a <_putc_r+0x3e>
 801c0f4:	6874      	ldr	r4, [r6, #4]
 801c0f6:	68a3      	ldr	r3, [r4, #8]
 801c0f8:	3b01      	subs	r3, #1
 801c0fa:	2b00      	cmp	r3, #0
 801c0fc:	60a3      	str	r3, [r4, #8]
 801c0fe:	da16      	bge.n	801c12e <_putc_r+0x52>
 801c100:	69a2      	ldr	r2, [r4, #24]
 801c102:	4293      	cmp	r3, r2
 801c104:	db02      	blt.n	801c10c <_putc_r+0x30>
 801c106:	b2eb      	uxtb	r3, r5
 801c108:	2b0a      	cmp	r3, #10
 801c10a:	d110      	bne.n	801c12e <_putc_r+0x52>
 801c10c:	4622      	mov	r2, r4
 801c10e:	4629      	mov	r1, r5
 801c110:	4630      	mov	r0, r6
 801c112:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c116:	f7fe b9f1 	b.w	801a4fc <__swbuf_r>
 801c11a:	4b09      	ldr	r3, [pc, #36]	; (801c140 <_putc_r+0x64>)
 801c11c:	429c      	cmp	r4, r3
 801c11e:	d101      	bne.n	801c124 <_putc_r+0x48>
 801c120:	68b4      	ldr	r4, [r6, #8]
 801c122:	e7e8      	b.n	801c0f6 <_putc_r+0x1a>
 801c124:	4b07      	ldr	r3, [pc, #28]	; (801c144 <_putc_r+0x68>)
 801c126:	429c      	cmp	r4, r3
 801c128:	bf08      	it	eq
 801c12a:	68f4      	ldreq	r4, [r6, #12]
 801c12c:	e7e3      	b.n	801c0f6 <_putc_r+0x1a>
 801c12e:	6823      	ldr	r3, [r4, #0]
 801c130:	1c5a      	adds	r2, r3, #1
 801c132:	6022      	str	r2, [r4, #0]
 801c134:	701d      	strb	r5, [r3, #0]
 801c136:	b2e8      	uxtb	r0, r5
 801c138:	bd70      	pop	{r4, r5, r6, pc}
 801c13a:	bf00      	nop
 801c13c:	0801d520 	.word	0x0801d520
 801c140:	0801d540 	.word	0x0801d540
 801c144:	0801d500 	.word	0x0801d500

0801c148 <_sbrk_r>:
 801c148:	b538      	push	{r3, r4, r5, lr}
 801c14a:	4c06      	ldr	r4, [pc, #24]	; (801c164 <_sbrk_r+0x1c>)
 801c14c:	2300      	movs	r3, #0
 801c14e:	4605      	mov	r5, r0
 801c150:	4608      	mov	r0, r1
 801c152:	6023      	str	r3, [r4, #0]
 801c154:	f7fc fed4 	bl	8018f00 <_sbrk>
 801c158:	1c43      	adds	r3, r0, #1
 801c15a:	d102      	bne.n	801c162 <_sbrk_r+0x1a>
 801c15c:	6823      	ldr	r3, [r4, #0]
 801c15e:	b103      	cbz	r3, 801c162 <_sbrk_r+0x1a>
 801c160:	602b      	str	r3, [r5, #0]
 801c162:	bd38      	pop	{r3, r4, r5, pc}
 801c164:	2001670c 	.word	0x2001670c

0801c168 <__sread>:
 801c168:	b510      	push	{r4, lr}
 801c16a:	460c      	mov	r4, r1
 801c16c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c170:	f000 f8a8 	bl	801c2c4 <_read_r>
 801c174:	2800      	cmp	r0, #0
 801c176:	bfab      	itete	ge
 801c178:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c17a:	89a3      	ldrhlt	r3, [r4, #12]
 801c17c:	181b      	addge	r3, r3, r0
 801c17e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c182:	bfac      	ite	ge
 801c184:	6563      	strge	r3, [r4, #84]	; 0x54
 801c186:	81a3      	strhlt	r3, [r4, #12]
 801c188:	bd10      	pop	{r4, pc}

0801c18a <__swrite>:
 801c18a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c18e:	461f      	mov	r7, r3
 801c190:	898b      	ldrh	r3, [r1, #12]
 801c192:	05db      	lsls	r3, r3, #23
 801c194:	4605      	mov	r5, r0
 801c196:	460c      	mov	r4, r1
 801c198:	4616      	mov	r6, r2
 801c19a:	d505      	bpl.n	801c1a8 <__swrite+0x1e>
 801c19c:	2302      	movs	r3, #2
 801c19e:	2200      	movs	r2, #0
 801c1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1a4:	f000 f868 	bl	801c278 <_lseek_r>
 801c1a8:	89a3      	ldrh	r3, [r4, #12]
 801c1aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c1ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c1b2:	81a3      	strh	r3, [r4, #12]
 801c1b4:	4632      	mov	r2, r6
 801c1b6:	463b      	mov	r3, r7
 801c1b8:	4628      	mov	r0, r5
 801c1ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c1be:	f000 b817 	b.w	801c1f0 <_write_r>

0801c1c2 <__sseek>:
 801c1c2:	b510      	push	{r4, lr}
 801c1c4:	460c      	mov	r4, r1
 801c1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1ca:	f000 f855 	bl	801c278 <_lseek_r>
 801c1ce:	1c43      	adds	r3, r0, #1
 801c1d0:	89a3      	ldrh	r3, [r4, #12]
 801c1d2:	bf15      	itete	ne
 801c1d4:	6560      	strne	r0, [r4, #84]	; 0x54
 801c1d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c1da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c1de:	81a3      	strheq	r3, [r4, #12]
 801c1e0:	bf18      	it	ne
 801c1e2:	81a3      	strhne	r3, [r4, #12]
 801c1e4:	bd10      	pop	{r4, pc}

0801c1e6 <__sclose>:
 801c1e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c1ea:	f000 b813 	b.w	801c214 <_close_r>
	...

0801c1f0 <_write_r>:
 801c1f0:	b538      	push	{r3, r4, r5, lr}
 801c1f2:	4c07      	ldr	r4, [pc, #28]	; (801c210 <_write_r+0x20>)
 801c1f4:	4605      	mov	r5, r0
 801c1f6:	4608      	mov	r0, r1
 801c1f8:	4611      	mov	r1, r2
 801c1fa:	2200      	movs	r2, #0
 801c1fc:	6022      	str	r2, [r4, #0]
 801c1fe:	461a      	mov	r2, r3
 801c200:	f7fc fe70 	bl	8018ee4 <_write>
 801c204:	1c43      	adds	r3, r0, #1
 801c206:	d102      	bne.n	801c20e <_write_r+0x1e>
 801c208:	6823      	ldr	r3, [r4, #0]
 801c20a:	b103      	cbz	r3, 801c20e <_write_r+0x1e>
 801c20c:	602b      	str	r3, [r5, #0]
 801c20e:	bd38      	pop	{r3, r4, r5, pc}
 801c210:	2001670c 	.word	0x2001670c

0801c214 <_close_r>:
 801c214:	b538      	push	{r3, r4, r5, lr}
 801c216:	4c06      	ldr	r4, [pc, #24]	; (801c230 <_close_r+0x1c>)
 801c218:	2300      	movs	r3, #0
 801c21a:	4605      	mov	r5, r0
 801c21c:	4608      	mov	r0, r1
 801c21e:	6023      	str	r3, [r4, #0]
 801c220:	f7fc fe88 	bl	8018f34 <_close>
 801c224:	1c43      	adds	r3, r0, #1
 801c226:	d102      	bne.n	801c22e <_close_r+0x1a>
 801c228:	6823      	ldr	r3, [r4, #0]
 801c22a:	b103      	cbz	r3, 801c22e <_close_r+0x1a>
 801c22c:	602b      	str	r3, [r5, #0]
 801c22e:	bd38      	pop	{r3, r4, r5, pc}
 801c230:	2001670c 	.word	0x2001670c

0801c234 <_fstat_r>:
 801c234:	b538      	push	{r3, r4, r5, lr}
 801c236:	4c07      	ldr	r4, [pc, #28]	; (801c254 <_fstat_r+0x20>)
 801c238:	2300      	movs	r3, #0
 801c23a:	4605      	mov	r5, r0
 801c23c:	4608      	mov	r0, r1
 801c23e:	4611      	mov	r1, r2
 801c240:	6023      	str	r3, [r4, #0]
 801c242:	f7fc fe7b 	bl	8018f3c <_fstat>
 801c246:	1c43      	adds	r3, r0, #1
 801c248:	d102      	bne.n	801c250 <_fstat_r+0x1c>
 801c24a:	6823      	ldr	r3, [r4, #0]
 801c24c:	b103      	cbz	r3, 801c250 <_fstat_r+0x1c>
 801c24e:	602b      	str	r3, [r5, #0]
 801c250:	bd38      	pop	{r3, r4, r5, pc}
 801c252:	bf00      	nop
 801c254:	2001670c 	.word	0x2001670c

0801c258 <_isatty_r>:
 801c258:	b538      	push	{r3, r4, r5, lr}
 801c25a:	4c06      	ldr	r4, [pc, #24]	; (801c274 <_isatty_r+0x1c>)
 801c25c:	2300      	movs	r3, #0
 801c25e:	4605      	mov	r5, r0
 801c260:	4608      	mov	r0, r1
 801c262:	6023      	str	r3, [r4, #0]
 801c264:	f7fc fe70 	bl	8018f48 <_isatty>
 801c268:	1c43      	adds	r3, r0, #1
 801c26a:	d102      	bne.n	801c272 <_isatty_r+0x1a>
 801c26c:	6823      	ldr	r3, [r4, #0]
 801c26e:	b103      	cbz	r3, 801c272 <_isatty_r+0x1a>
 801c270:	602b      	str	r3, [r5, #0]
 801c272:	bd38      	pop	{r3, r4, r5, pc}
 801c274:	2001670c 	.word	0x2001670c

0801c278 <_lseek_r>:
 801c278:	b538      	push	{r3, r4, r5, lr}
 801c27a:	4c07      	ldr	r4, [pc, #28]	; (801c298 <_lseek_r+0x20>)
 801c27c:	4605      	mov	r5, r0
 801c27e:	4608      	mov	r0, r1
 801c280:	4611      	mov	r1, r2
 801c282:	2200      	movs	r2, #0
 801c284:	6022      	str	r2, [r4, #0]
 801c286:	461a      	mov	r2, r3
 801c288:	f7fc fe60 	bl	8018f4c <_lseek>
 801c28c:	1c43      	adds	r3, r0, #1
 801c28e:	d102      	bne.n	801c296 <_lseek_r+0x1e>
 801c290:	6823      	ldr	r3, [r4, #0]
 801c292:	b103      	cbz	r3, 801c296 <_lseek_r+0x1e>
 801c294:	602b      	str	r3, [r5, #0]
 801c296:	bd38      	pop	{r3, r4, r5, pc}
 801c298:	2001670c 	.word	0x2001670c

0801c29c <__ascii_mbtowc>:
 801c29c:	b082      	sub	sp, #8
 801c29e:	b901      	cbnz	r1, 801c2a2 <__ascii_mbtowc+0x6>
 801c2a0:	a901      	add	r1, sp, #4
 801c2a2:	b142      	cbz	r2, 801c2b6 <__ascii_mbtowc+0x1a>
 801c2a4:	b14b      	cbz	r3, 801c2ba <__ascii_mbtowc+0x1e>
 801c2a6:	7813      	ldrb	r3, [r2, #0]
 801c2a8:	600b      	str	r3, [r1, #0]
 801c2aa:	7812      	ldrb	r2, [r2, #0]
 801c2ac:	1c10      	adds	r0, r2, #0
 801c2ae:	bf18      	it	ne
 801c2b0:	2001      	movne	r0, #1
 801c2b2:	b002      	add	sp, #8
 801c2b4:	4770      	bx	lr
 801c2b6:	4610      	mov	r0, r2
 801c2b8:	e7fb      	b.n	801c2b2 <__ascii_mbtowc+0x16>
 801c2ba:	f06f 0001 	mvn.w	r0, #1
 801c2be:	e7f8      	b.n	801c2b2 <__ascii_mbtowc+0x16>

0801c2c0 <__malloc_lock>:
 801c2c0:	4770      	bx	lr

0801c2c2 <__malloc_unlock>:
 801c2c2:	4770      	bx	lr

0801c2c4 <_read_r>:
 801c2c4:	b538      	push	{r3, r4, r5, lr}
 801c2c6:	4c07      	ldr	r4, [pc, #28]	; (801c2e4 <_read_r+0x20>)
 801c2c8:	4605      	mov	r5, r0
 801c2ca:	4608      	mov	r0, r1
 801c2cc:	4611      	mov	r1, r2
 801c2ce:	2200      	movs	r2, #0
 801c2d0:	6022      	str	r2, [r4, #0]
 801c2d2:	461a      	mov	r2, r3
 801c2d4:	f7fc fe3c 	bl	8018f50 <_read>
 801c2d8:	1c43      	adds	r3, r0, #1
 801c2da:	d102      	bne.n	801c2e2 <_read_r+0x1e>
 801c2dc:	6823      	ldr	r3, [r4, #0]
 801c2de:	b103      	cbz	r3, 801c2e2 <_read_r+0x1e>
 801c2e0:	602b      	str	r3, [r5, #0]
 801c2e2:	bd38      	pop	{r3, r4, r5, pc}
 801c2e4:	2001670c 	.word	0x2001670c

0801c2e8 <__ascii_wctomb>:
 801c2e8:	b149      	cbz	r1, 801c2fe <__ascii_wctomb+0x16>
 801c2ea:	2aff      	cmp	r2, #255	; 0xff
 801c2ec:	bf85      	ittet	hi
 801c2ee:	238a      	movhi	r3, #138	; 0x8a
 801c2f0:	6003      	strhi	r3, [r0, #0]
 801c2f2:	700a      	strbls	r2, [r1, #0]
 801c2f4:	f04f 30ff 	movhi.w	r0, #4294967295
 801c2f8:	bf98      	it	ls
 801c2fa:	2001      	movls	r0, #1
 801c2fc:	4770      	bx	lr
 801c2fe:	4608      	mov	r0, r1
 801c300:	4770      	bx	lr
	...

0801c304 <logf>:
 801c304:	b510      	push	{r4, lr}
 801c306:	ed2d 8b02 	vpush	{d8}
 801c30a:	b08a      	sub	sp, #40	; 0x28
 801c30c:	eeb0 8a40 	vmov.f32	s16, s0
 801c310:	f000 f9ea 	bl	801c6e8 <__ieee754_logf>
 801c314:	4b31      	ldr	r3, [pc, #196]	; (801c3dc <logf+0xd8>)
 801c316:	f993 4000 	ldrsb.w	r4, [r3]
 801c31a:	1c63      	adds	r3, r4, #1
 801c31c:	d059      	beq.n	801c3d2 <logf+0xce>
 801c31e:	eeb4 8a48 	vcmp.f32	s16, s16
 801c322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c326:	d654      	bvs.n	801c3d2 <logf+0xce>
 801c328:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801c32c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c330:	dc4f      	bgt.n	801c3d2 <logf+0xce>
 801c332:	4b2b      	ldr	r3, [pc, #172]	; (801c3e0 <logf+0xdc>)
 801c334:	9301      	str	r3, [sp, #4]
 801c336:	ee18 0a10 	vmov	r0, s16
 801c33a:	2300      	movs	r3, #0
 801c33c:	9308      	str	r3, [sp, #32]
 801c33e:	f7ec f83b 	bl	80083b8 <__aeabi_f2d>
 801c342:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c346:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c34a:	b994      	cbnz	r4, 801c372 <logf+0x6e>
 801c34c:	4b25      	ldr	r3, [pc, #148]	; (801c3e4 <logf+0xe0>)
 801c34e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c352:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801c356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c35a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c35e:	d025      	beq.n	801c3ac <logf+0xa8>
 801c360:	2301      	movs	r3, #1
 801c362:	2c02      	cmp	r4, #2
 801c364:	9300      	str	r3, [sp, #0]
 801c366:	d116      	bne.n	801c396 <logf+0x92>
 801c368:	f000 fed2 	bl	801d110 <__errno>
 801c36c:	2321      	movs	r3, #33	; 0x21
 801c36e:	6003      	str	r3, [r0, #0]
 801c370:	e016      	b.n	801c3a0 <logf+0x9c>
 801c372:	4b1d      	ldr	r3, [pc, #116]	; (801c3e8 <logf+0xe4>)
 801c374:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c378:	2200      	movs	r2, #0
 801c37a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c37e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c382:	d1ed      	bne.n	801c360 <logf+0x5c>
 801c384:	2302      	movs	r3, #2
 801c386:	429c      	cmp	r4, r3
 801c388:	9300      	str	r3, [sp, #0]
 801c38a:	d111      	bne.n	801c3b0 <logf+0xac>
 801c38c:	f000 fec0 	bl	801d110 <__errno>
 801c390:	2322      	movs	r3, #34	; 0x22
 801c392:	6003      	str	r3, [r0, #0]
 801c394:	e011      	b.n	801c3ba <logf+0xb6>
 801c396:	4668      	mov	r0, sp
 801c398:	f000 fda1 	bl	801cede <matherr>
 801c39c:	2800      	cmp	r0, #0
 801c39e:	d0e3      	beq.n	801c368 <logf+0x64>
 801c3a0:	4812      	ldr	r0, [pc, #72]	; (801c3ec <logf+0xe8>)
 801c3a2:	f000 fda1 	bl	801cee8 <nan>
 801c3a6:	ed8d 0b06 	vstr	d0, [sp, #24]
 801c3aa:	e006      	b.n	801c3ba <logf+0xb6>
 801c3ac:	2302      	movs	r3, #2
 801c3ae:	9300      	str	r3, [sp, #0]
 801c3b0:	4668      	mov	r0, sp
 801c3b2:	f000 fd94 	bl	801cede <matherr>
 801c3b6:	2800      	cmp	r0, #0
 801c3b8:	d0e8      	beq.n	801c38c <logf+0x88>
 801c3ba:	9b08      	ldr	r3, [sp, #32]
 801c3bc:	b11b      	cbz	r3, 801c3c6 <logf+0xc2>
 801c3be:	f000 fea7 	bl	801d110 <__errno>
 801c3c2:	9b08      	ldr	r3, [sp, #32]
 801c3c4:	6003      	str	r3, [r0, #0]
 801c3c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c3ca:	f7ec fb21 	bl	8008a10 <__aeabi_d2f>
 801c3ce:	ee00 0a10 	vmov	s0, r0
 801c3d2:	b00a      	add	sp, #40	; 0x28
 801c3d4:	ecbd 8b02 	vpop	{d8}
 801c3d8:	bd10      	pop	{r4, pc}
 801c3da:	bf00      	nop
 801c3dc:	20000830 	.word	0x20000830
 801c3e0:	0801d778 	.word	0x0801d778
 801c3e4:	c7efffff 	.word	0xc7efffff
 801c3e8:	fff00000 	.word	0xfff00000
 801c3ec:	0801d661 	.word	0x0801d661

0801c3f0 <powf>:
 801c3f0:	b570      	push	{r4, r5, r6, lr}
 801c3f2:	ed2d 8b04 	vpush	{d8-d9}
 801c3f6:	4cb5      	ldr	r4, [pc, #724]	; (801c6cc <powf+0x2dc>)
 801c3f8:	b08a      	sub	sp, #40	; 0x28
 801c3fa:	eef0 8a40 	vmov.f32	s17, s0
 801c3fe:	eeb0 8a60 	vmov.f32	s16, s1
 801c402:	f000 fa63 	bl	801c8cc <__ieee754_powf>
 801c406:	f994 5000 	ldrsb.w	r5, [r4]
 801c40a:	1c6b      	adds	r3, r5, #1
 801c40c:	eeb0 9a40 	vmov.f32	s18, s0
 801c410:	4626      	mov	r6, r4
 801c412:	d05d      	beq.n	801c4d0 <powf+0xe0>
 801c414:	eeb4 8a48 	vcmp.f32	s16, s16
 801c418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c41c:	d658      	bvs.n	801c4d0 <powf+0xe0>
 801c41e:	eef4 8a68 	vcmp.f32	s17, s17
 801c422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c426:	d721      	bvc.n	801c46c <powf+0x7c>
 801c428:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c430:	d14e      	bne.n	801c4d0 <powf+0xe0>
 801c432:	2301      	movs	r3, #1
 801c434:	9300      	str	r3, [sp, #0]
 801c436:	4ba6      	ldr	r3, [pc, #664]	; (801c6d0 <powf+0x2e0>)
 801c438:	9301      	str	r3, [sp, #4]
 801c43a:	ee18 0a90 	vmov	r0, s17
 801c43e:	2300      	movs	r3, #0
 801c440:	9308      	str	r3, [sp, #32]
 801c442:	f7eb ffb9 	bl	80083b8 <__aeabi_f2d>
 801c446:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c44a:	ee18 0a10 	vmov	r0, s16
 801c44e:	f7eb ffb3 	bl	80083b8 <__aeabi_f2d>
 801c452:	4ba0      	ldr	r3, [pc, #640]	; (801c6d4 <powf+0x2e4>)
 801c454:	2200      	movs	r2, #0
 801c456:	2d02      	cmp	r5, #2
 801c458:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c45c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c460:	d030      	beq.n	801c4c4 <powf+0xd4>
 801c462:	4668      	mov	r0, sp
 801c464:	f000 fd3b 	bl	801cede <matherr>
 801c468:	bb30      	cbnz	r0, 801c4b8 <powf+0xc8>
 801c46a:	e062      	b.n	801c532 <powf+0x142>
 801c46c:	eef5 8a40 	vcmp.f32	s17, #0.0
 801c470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c474:	d162      	bne.n	801c53c <powf+0x14c>
 801c476:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c47a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c47e:	d12d      	bne.n	801c4dc <powf+0xec>
 801c480:	2301      	movs	r3, #1
 801c482:	9300      	str	r3, [sp, #0]
 801c484:	4b92      	ldr	r3, [pc, #584]	; (801c6d0 <powf+0x2e0>)
 801c486:	9301      	str	r3, [sp, #4]
 801c488:	ee18 0a90 	vmov	r0, s17
 801c48c:	2300      	movs	r3, #0
 801c48e:	9308      	str	r3, [sp, #32]
 801c490:	f7eb ff92 	bl	80083b8 <__aeabi_f2d>
 801c494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c498:	ee18 0a10 	vmov	r0, s16
 801c49c:	f7eb ff8c 	bl	80083b8 <__aeabi_f2d>
 801c4a0:	2200      	movs	r2, #0
 801c4a2:	2300      	movs	r3, #0
 801c4a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c4a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c4ac:	2d00      	cmp	r5, #0
 801c4ae:	d0d8      	beq.n	801c462 <powf+0x72>
 801c4b0:	4b88      	ldr	r3, [pc, #544]	; (801c6d4 <powf+0x2e4>)
 801c4b2:	2200      	movs	r2, #0
 801c4b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c4b8:	9b08      	ldr	r3, [sp, #32]
 801c4ba:	b11b      	cbz	r3, 801c4c4 <powf+0xd4>
 801c4bc:	f000 fe28 	bl	801d110 <__errno>
 801c4c0:	9b08      	ldr	r3, [sp, #32]
 801c4c2:	6003      	str	r3, [r0, #0]
 801c4c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c4c8:	f7ec faa2 	bl	8008a10 <__aeabi_d2f>
 801c4cc:	ee09 0a10 	vmov	s18, r0
 801c4d0:	eeb0 0a49 	vmov.f32	s0, s18
 801c4d4:	b00a      	add	sp, #40	; 0x28
 801c4d6:	ecbd 8b04 	vpop	{d8-d9}
 801c4da:	bd70      	pop	{r4, r5, r6, pc}
 801c4dc:	eeb0 0a48 	vmov.f32	s0, s16
 801c4e0:	f000 fd99 	bl	801d016 <finitef>
 801c4e4:	2800      	cmp	r0, #0
 801c4e6:	d0f3      	beq.n	801c4d0 <powf+0xe0>
 801c4e8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801c4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4f0:	d5ee      	bpl.n	801c4d0 <powf+0xe0>
 801c4f2:	2301      	movs	r3, #1
 801c4f4:	9300      	str	r3, [sp, #0]
 801c4f6:	4b76      	ldr	r3, [pc, #472]	; (801c6d0 <powf+0x2e0>)
 801c4f8:	9301      	str	r3, [sp, #4]
 801c4fa:	ee18 0a90 	vmov	r0, s17
 801c4fe:	2300      	movs	r3, #0
 801c500:	9308      	str	r3, [sp, #32]
 801c502:	f7eb ff59 	bl	80083b8 <__aeabi_f2d>
 801c506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c50a:	ee18 0a10 	vmov	r0, s16
 801c50e:	f7eb ff53 	bl	80083b8 <__aeabi_f2d>
 801c512:	f994 3000 	ldrsb.w	r3, [r4]
 801c516:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c51a:	b923      	cbnz	r3, 801c526 <powf+0x136>
 801c51c:	2200      	movs	r2, #0
 801c51e:	2300      	movs	r3, #0
 801c520:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c524:	e79d      	b.n	801c462 <powf+0x72>
 801c526:	496c      	ldr	r1, [pc, #432]	; (801c6d8 <powf+0x2e8>)
 801c528:	2000      	movs	r0, #0
 801c52a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801c52e:	2b02      	cmp	r3, #2
 801c530:	d197      	bne.n	801c462 <powf+0x72>
 801c532:	f000 fded 	bl	801d110 <__errno>
 801c536:	2321      	movs	r3, #33	; 0x21
 801c538:	6003      	str	r3, [r0, #0]
 801c53a:	e7bd      	b.n	801c4b8 <powf+0xc8>
 801c53c:	f000 fd6b 	bl	801d016 <finitef>
 801c540:	4605      	mov	r5, r0
 801c542:	2800      	cmp	r0, #0
 801c544:	f040 8091 	bne.w	801c66a <powf+0x27a>
 801c548:	eeb0 0a68 	vmov.f32	s0, s17
 801c54c:	f000 fd63 	bl	801d016 <finitef>
 801c550:	2800      	cmp	r0, #0
 801c552:	f000 808a 	beq.w	801c66a <powf+0x27a>
 801c556:	eeb0 0a48 	vmov.f32	s0, s16
 801c55a:	f000 fd5c 	bl	801d016 <finitef>
 801c55e:	2800      	cmp	r0, #0
 801c560:	f000 8083 	beq.w	801c66a <powf+0x27a>
 801c564:	eeb4 9a49 	vcmp.f32	s18, s18
 801c568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c56c:	f994 4000 	ldrsb.w	r4, [r4]
 801c570:	4b57      	ldr	r3, [pc, #348]	; (801c6d0 <powf+0x2e0>)
 801c572:	d71b      	bvc.n	801c5ac <powf+0x1bc>
 801c574:	2201      	movs	r2, #1
 801c576:	ee18 0a90 	vmov	r0, s17
 801c57a:	e88d 000c 	stmia.w	sp, {r2, r3}
 801c57e:	9508      	str	r5, [sp, #32]
 801c580:	f7eb ff1a 	bl	80083b8 <__aeabi_f2d>
 801c584:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c588:	ee18 0a10 	vmov	r0, s16
 801c58c:	f7eb ff14 	bl	80083b8 <__aeabi_f2d>
 801c590:	2200      	movs	r2, #0
 801c592:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c596:	2300      	movs	r3, #0
 801c598:	2c00      	cmp	r4, #0
 801c59a:	d0c1      	beq.n	801c520 <powf+0x130>
 801c59c:	4610      	mov	r0, r2
 801c59e:	4619      	mov	r1, r3
 801c5a0:	f7ec f888 	bl	80086b4 <__aeabi_ddiv>
 801c5a4:	2c02      	cmp	r4, #2
 801c5a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801c5aa:	e7c1      	b.n	801c530 <powf+0x140>
 801c5ac:	2203      	movs	r2, #3
 801c5ae:	ee18 0a90 	vmov	r0, s17
 801c5b2:	e88d 000c 	stmia.w	sp, {r2, r3}
 801c5b6:	9508      	str	r5, [sp, #32]
 801c5b8:	f7eb fefe 	bl	80083b8 <__aeabi_f2d>
 801c5bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c5c0:	ee18 0a10 	vmov	r0, s16
 801c5c4:	f7eb fef8 	bl	80083b8 <__aeabi_f2d>
 801c5c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c5cc:	bb5c      	cbnz	r4, 801c626 <powf+0x236>
 801c5ce:	4b43      	ldr	r3, [pc, #268]	; (801c6dc <powf+0x2ec>)
 801c5d0:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801c5d4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801c5d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c5e0:	d56c      	bpl.n	801c6bc <powf+0x2cc>
 801c5e2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801c5e6:	ee68 7a27 	vmul.f32	s15, s16, s15
 801c5ea:	ee17 0a90 	vmov	r0, s15
 801c5ee:	f7eb fee3 	bl	80083b8 <__aeabi_f2d>
 801c5f2:	4604      	mov	r4, r0
 801c5f4:	460d      	mov	r5, r1
 801c5f6:	ec45 4b10 	vmov	d0, r4, r5
 801c5fa:	f000 fc7d 	bl	801cef8 <rint>
 801c5fe:	4620      	mov	r0, r4
 801c600:	ec53 2b10 	vmov	r2, r3, d0
 801c604:	4629      	mov	r1, r5
 801c606:	f7ec f993 	bl	8008930 <__aeabi_dcmpeq>
 801c60a:	b920      	cbnz	r0, 801c616 <powf+0x226>
 801c60c:	4b34      	ldr	r3, [pc, #208]	; (801c6e0 <powf+0x2f0>)
 801c60e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801c612:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c616:	f996 3000 	ldrsb.w	r3, [r6]
 801c61a:	2b02      	cmp	r3, #2
 801c61c:	d14e      	bne.n	801c6bc <powf+0x2cc>
 801c61e:	f000 fd77 	bl	801d110 <__errno>
 801c622:	2322      	movs	r3, #34	; 0x22
 801c624:	e788      	b.n	801c538 <powf+0x148>
 801c626:	4b2f      	ldr	r3, [pc, #188]	; (801c6e4 <powf+0x2f4>)
 801c628:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801c62c:	2200      	movs	r2, #0
 801c62e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c632:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c636:	d5ee      	bpl.n	801c616 <powf+0x226>
 801c638:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801c63c:	ee68 7a27 	vmul.f32	s15, s16, s15
 801c640:	ee17 0a90 	vmov	r0, s15
 801c644:	f7eb feb8 	bl	80083b8 <__aeabi_f2d>
 801c648:	4604      	mov	r4, r0
 801c64a:	460d      	mov	r5, r1
 801c64c:	ec45 4b10 	vmov	d0, r4, r5
 801c650:	f000 fc52 	bl	801cef8 <rint>
 801c654:	4620      	mov	r0, r4
 801c656:	ec53 2b10 	vmov	r2, r3, d0
 801c65a:	4629      	mov	r1, r5
 801c65c:	f7ec f968 	bl	8008930 <__aeabi_dcmpeq>
 801c660:	2800      	cmp	r0, #0
 801c662:	d1d8      	bne.n	801c616 <powf+0x226>
 801c664:	2200      	movs	r2, #0
 801c666:	4b1c      	ldr	r3, [pc, #112]	; (801c6d8 <powf+0x2e8>)
 801c668:	e7d3      	b.n	801c612 <powf+0x222>
 801c66a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801c66e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c672:	f47f af2d 	bne.w	801c4d0 <powf+0xe0>
 801c676:	eeb0 0a68 	vmov.f32	s0, s17
 801c67a:	f000 fccc 	bl	801d016 <finitef>
 801c67e:	2800      	cmp	r0, #0
 801c680:	f43f af26 	beq.w	801c4d0 <powf+0xe0>
 801c684:	eeb0 0a48 	vmov.f32	s0, s16
 801c688:	f000 fcc5 	bl	801d016 <finitef>
 801c68c:	2800      	cmp	r0, #0
 801c68e:	f43f af1f 	beq.w	801c4d0 <powf+0xe0>
 801c692:	2304      	movs	r3, #4
 801c694:	9300      	str	r3, [sp, #0]
 801c696:	4b0e      	ldr	r3, [pc, #56]	; (801c6d0 <powf+0x2e0>)
 801c698:	9301      	str	r3, [sp, #4]
 801c69a:	ee18 0a90 	vmov	r0, s17
 801c69e:	2300      	movs	r3, #0
 801c6a0:	9308      	str	r3, [sp, #32]
 801c6a2:	f7eb fe89 	bl	80083b8 <__aeabi_f2d>
 801c6a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c6aa:	ee18 0a10 	vmov	r0, s16
 801c6ae:	f7eb fe83 	bl	80083b8 <__aeabi_f2d>
 801c6b2:	2200      	movs	r2, #0
 801c6b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c6b8:	2300      	movs	r3, #0
 801c6ba:	e7aa      	b.n	801c612 <powf+0x222>
 801c6bc:	4668      	mov	r0, sp
 801c6be:	f000 fc0e 	bl	801cede <matherr>
 801c6c2:	2800      	cmp	r0, #0
 801c6c4:	f47f aef8 	bne.w	801c4b8 <powf+0xc8>
 801c6c8:	e7a9      	b.n	801c61e <powf+0x22e>
 801c6ca:	bf00      	nop
 801c6cc:	20000830 	.word	0x20000830
 801c6d0:	0801d77d 	.word	0x0801d77d
 801c6d4:	3ff00000 	.word	0x3ff00000
 801c6d8:	fff00000 	.word	0xfff00000
 801c6dc:	47efffff 	.word	0x47efffff
 801c6e0:	c7efffff 	.word	0xc7efffff
 801c6e4:	7ff00000 	.word	0x7ff00000

0801c6e8 <__ieee754_logf>:
 801c6e8:	ee10 3a10 	vmov	r3, s0
 801c6ec:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801c6f0:	d106      	bne.n	801c700 <__ieee754_logf+0x18>
 801c6f2:	eddf 7a67 	vldr	s15, [pc, #412]	; 801c890 <__ieee754_logf+0x1a8>
 801c6f6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801c894 <__ieee754_logf+0x1ac>
 801c6fa:	ee87 0a27 	vdiv.f32	s0, s14, s15
 801c6fe:	4770      	bx	lr
 801c700:	2b00      	cmp	r3, #0
 801c702:	da04      	bge.n	801c70e <__ieee754_logf+0x26>
 801c704:	ee30 7a40 	vsub.f32	s14, s0, s0
 801c708:	eddf 7a61 	vldr	s15, [pc, #388]	; 801c890 <__ieee754_logf+0x1a8>
 801c70c:	e7f5      	b.n	801c6fa <__ieee754_logf+0x12>
 801c70e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c712:	db02      	blt.n	801c71a <__ieee754_logf+0x32>
 801c714:	ee30 0a00 	vadd.f32	s0, s0, s0
 801c718:	4770      	bx	lr
 801c71a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801c71e:	bfbf      	itttt	lt
 801c720:	eddf 7a5d 	vldrlt	s15, [pc, #372]	; 801c898 <__ieee754_logf+0x1b0>
 801c724:	ee60 7a27 	vmullt.f32	s15, s0, s15
 801c728:	f06f 0118 	mvnlt.w	r1, #24
 801c72c:	ee17 3a90 	vmovlt	r3, s15
 801c730:	ea4f 52e3 	mov.w	r2, r3, asr #23
 801c734:	bfa8      	it	ge
 801c736:	2100      	movge	r1, #0
 801c738:	3a7f      	subs	r2, #127	; 0x7f
 801c73a:	440a      	add	r2, r1
 801c73c:	4957      	ldr	r1, [pc, #348]	; (801c89c <__ieee754_logf+0x1b4>)
 801c73e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801c742:	4419      	add	r1, r3
 801c744:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
 801c748:	eb02 52d1 	add.w	r2, r2, r1, lsr #23
 801c74c:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 801c750:	4319      	orrs	r1, r3
 801c752:	ee07 1a90 	vmov	s15, r1
 801c756:	f103 010f 	add.w	r1, r3, #15
 801c75a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 801c75e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801c762:	290f      	cmp	r1, #15
 801c764:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801c768:	dc31      	bgt.n	801c7ce <__ieee754_logf+0xe6>
 801c76a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 801c76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c772:	d10f      	bne.n	801c794 <__ieee754_logf+0xac>
 801c774:	2a00      	cmp	r2, #0
 801c776:	f000 8087 	beq.w	801c888 <__ieee754_logf+0x1a0>
 801c77a:	ee07 2a90 	vmov	s15, r2
 801c77e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 801c8a0 <__ieee754_logf+0x1b8>
 801c782:	ed9f 7a48 	vldr	s14, [pc, #288]	; 801c8a4 <__ieee754_logf+0x1bc>
 801c786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c78a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801c78e:	eea7 0a87 	vfma.f32	s0, s15, s14
 801c792:	4770      	bx	lr
 801c794:	eddf 7a44 	vldr	s15, [pc, #272]	; 801c8a8 <__ieee754_logf+0x1c0>
 801c798:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801c79c:	eea0 7a67 	vfms.f32	s14, s0, s15
 801c7a0:	ee60 7a00 	vmul.f32	s15, s0, s0
 801c7a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c7a8:	b912      	cbnz	r2, 801c7b0 <__ieee754_logf+0xc8>
 801c7aa:	ee30 0a47 	vsub.f32	s0, s0, s14
 801c7ae:	4770      	bx	lr
 801c7b0:	ee07 2a90 	vmov	s15, r2
 801c7b4:	eddf 6a3a 	vldr	s13, [pc, #232]	; 801c8a0 <__ieee754_logf+0x1b8>
 801c7b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c7bc:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801c7c0:	ee37 0a40 	vsub.f32	s0, s14, s0
 801c7c4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 801c8a4 <__ieee754_logf+0x1bc>
 801c7c8:	ee97 0a87 	vfnms.f32	s0, s15, s14
 801c7cc:	4770      	bx	lr
 801c7ce:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 801c7d2:	ee70 7a27 	vadd.f32	s15, s0, s15
 801c7d6:	ed9f 5a35 	vldr	s10, [pc, #212]	; 801c8ac <__ieee754_logf+0x1c4>
 801c7da:	4935      	ldr	r1, [pc, #212]	; (801c8b0 <__ieee754_logf+0x1c8>)
 801c7dc:	eec0 6a27 	vdiv.f32	s13, s0, s15
 801c7e0:	4419      	add	r1, r3
 801c7e2:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 801c7e6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 801c7ea:	430b      	orrs	r3, r1
 801c7ec:	2b00      	cmp	r3, #0
 801c7ee:	ee07 2a90 	vmov	s15, r2
 801c7f2:	ee26 6aa6 	vmul.f32	s12, s13, s13
 801c7f6:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 801c7fa:	ee26 7a06 	vmul.f32	s14, s12, s12
 801c7fe:	eddf 7a2d 	vldr	s15, [pc, #180]	; 801c8b4 <__ieee754_logf+0x1cc>
 801c802:	eee7 7a05 	vfma.f32	s15, s14, s10
 801c806:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 801c8b8 <__ieee754_logf+0x1d0>
 801c80a:	eea7 5a27 	vfma.f32	s10, s14, s15
 801c80e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801c8bc <__ieee754_logf+0x1d4>
 801c812:	eee7 7a05 	vfma.f32	s15, s14, s10
 801c816:	ed9f 5a2a 	vldr	s10, [pc, #168]	; 801c8c0 <__ieee754_logf+0x1d8>
 801c81a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801c81e:	ed9f 6a29 	vldr	s12, [pc, #164]	; 801c8c4 <__ieee754_logf+0x1dc>
 801c822:	eea7 5a06 	vfma.f32	s10, s14, s12
 801c826:	ed9f 6a28 	vldr	s12, [pc, #160]	; 801c8c8 <__ieee754_logf+0x1e0>
 801c82a:	eea7 6a05 	vfma.f32	s12, s14, s10
 801c82e:	eee7 7a06 	vfma.f32	s15, s14, s12
 801c832:	dd1a      	ble.n	801c86a <__ieee754_logf+0x182>
 801c834:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801c838:	ee20 7a07 	vmul.f32	s14, s0, s14
 801c83c:	ee27 7a00 	vmul.f32	s14, s14, s0
 801c840:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c844:	b912      	cbnz	r2, 801c84c <__ieee754_logf+0x164>
 801c846:	eea6 7ae7 	vfms.f32	s14, s13, s15
 801c84a:	e7ae      	b.n	801c7aa <__ieee754_logf+0xc2>
 801c84c:	ed9f 6a14 	vldr	s12, [pc, #80]	; 801c8a0 <__ieee754_logf+0x1b8>
 801c850:	ee25 6a86 	vmul.f32	s12, s11, s12
 801c854:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801c858:	ee37 7a46 	vsub.f32	s14, s14, s12
 801c85c:	ee37 0a40 	vsub.f32	s0, s14, s0
 801c860:	eddf 7a10 	vldr	s15, [pc, #64]	; 801c8a4 <__ieee754_logf+0x1bc>
 801c864:	ee95 0aa7 	vfnms.f32	s0, s11, s15
 801c868:	4770      	bx	lr
 801c86a:	ee70 7a67 	vsub.f32	s15, s0, s15
 801c86e:	b912      	cbnz	r2, 801c876 <__ieee754_logf+0x18e>
 801c870:	eea6 0ae7 	vfms.f32	s0, s13, s15
 801c874:	4770      	bx	lr
 801c876:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 801c8a0 <__ieee754_logf+0x1b8>
 801c87a:	ee27 7a65 	vnmul.f32	s14, s14, s11
 801c87e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801c882:	ee37 0a40 	vsub.f32	s0, s14, s0
 801c886:	e7eb      	b.n	801c860 <__ieee754_logf+0x178>
 801c888:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801c890 <__ieee754_logf+0x1a8>
 801c88c:	4770      	bx	lr
 801c88e:	bf00      	nop
 801c890:	00000000 	.word	0x00000000
 801c894:	cc000000 	.word	0xcc000000
 801c898:	4c000000 	.word	0x4c000000
 801c89c:	004afb20 	.word	0x004afb20
 801c8a0:	3717f7d1 	.word	0x3717f7d1
 801c8a4:	3f317180 	.word	0x3f317180
 801c8a8:	3eaaaaab 	.word	0x3eaaaaab
 801c8ac:	3e178897 	.word	0x3e178897
 801c8b0:	ffcf5c30 	.word	0xffcf5c30
 801c8b4:	3e3a3325 	.word	0x3e3a3325
 801c8b8:	3e924925 	.word	0x3e924925
 801c8bc:	3f2aaaab 	.word	0x3f2aaaab
 801c8c0:	3e638e29 	.word	0x3e638e29
 801c8c4:	3e1cd04f 	.word	0x3e1cd04f
 801c8c8:	3ecccccd 	.word	0x3ecccccd

0801c8cc <__ieee754_powf>:
 801c8cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c8d0:	ee10 5a90 	vmov	r5, s1
 801c8d4:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 801c8d8:	ed2d 8b02 	vpush	{d8}
 801c8dc:	eeb0 8a40 	vmov.f32	s16, s0
 801c8e0:	eef0 8a60 	vmov.f32	s17, s1
 801c8e4:	f000 8295 	beq.w	801ce12 <__ieee754_powf+0x546>
 801c8e8:	ee10 8a10 	vmov	r8, s0
 801c8ec:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 801c8f0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801c8f4:	dc06      	bgt.n	801c904 <__ieee754_powf+0x38>
 801c8f6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801c8fa:	dd0a      	ble.n	801c912 <__ieee754_powf+0x46>
 801c8fc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801c900:	f000 8287 	beq.w	801ce12 <__ieee754_powf+0x546>
 801c904:	ecbd 8b02 	vpop	{d8}
 801c908:	48d9      	ldr	r0, [pc, #868]	; (801cc70 <__ieee754_powf+0x3a4>)
 801c90a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c90e:	f000 bb8d 	b.w	801d02c <nanf>
 801c912:	f1b8 0f00 	cmp.w	r8, #0
 801c916:	da1d      	bge.n	801c954 <__ieee754_powf+0x88>
 801c918:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 801c91c:	da2c      	bge.n	801c978 <__ieee754_powf+0xac>
 801c91e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801c922:	db30      	blt.n	801c986 <__ieee754_powf+0xba>
 801c924:	15fb      	asrs	r3, r7, #23
 801c926:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801c92a:	fa47 f603 	asr.w	r6, r7, r3
 801c92e:	fa06 f303 	lsl.w	r3, r6, r3
 801c932:	429f      	cmp	r7, r3
 801c934:	d127      	bne.n	801c986 <__ieee754_powf+0xba>
 801c936:	f006 0601 	and.w	r6, r6, #1
 801c93a:	f1c6 0602 	rsb	r6, r6, #2
 801c93e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801c942:	d122      	bne.n	801c98a <__ieee754_powf+0xbe>
 801c944:	2d00      	cmp	r5, #0
 801c946:	f280 826a 	bge.w	801ce1e <__ieee754_powf+0x552>
 801c94a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801c94e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801c952:	e00d      	b.n	801c970 <__ieee754_powf+0xa4>
 801c954:	2600      	movs	r6, #0
 801c956:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801c95a:	d1f0      	bne.n	801c93e <__ieee754_powf+0x72>
 801c95c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801c960:	f000 8257 	beq.w	801ce12 <__ieee754_powf+0x546>
 801c964:	dd0a      	ble.n	801c97c <__ieee754_powf+0xb0>
 801c966:	2d00      	cmp	r5, #0
 801c968:	f280 8256 	bge.w	801ce18 <__ieee754_powf+0x54c>
 801c96c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 801cc74 <__ieee754_powf+0x3a8>
 801c970:	ecbd 8b02 	vpop	{d8}
 801c974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c978:	2602      	movs	r6, #2
 801c97a:	e7ec      	b.n	801c956 <__ieee754_powf+0x8a>
 801c97c:	2d00      	cmp	r5, #0
 801c97e:	daf5      	bge.n	801c96c <__ieee754_powf+0xa0>
 801c980:	eeb1 0a68 	vneg.f32	s0, s17
 801c984:	e7f4      	b.n	801c970 <__ieee754_powf+0xa4>
 801c986:	2600      	movs	r6, #0
 801c988:	e7d9      	b.n	801c93e <__ieee754_powf+0x72>
 801c98a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801c98e:	d102      	bne.n	801c996 <__ieee754_powf+0xca>
 801c990:	ee28 0a08 	vmul.f32	s0, s16, s16
 801c994:	e7ec      	b.n	801c970 <__ieee754_powf+0xa4>
 801c996:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 801c99a:	eeb0 0a48 	vmov.f32	s0, s16
 801c99e:	d108      	bne.n	801c9b2 <__ieee754_powf+0xe6>
 801c9a0:	f1b8 0f00 	cmp.w	r8, #0
 801c9a4:	db05      	blt.n	801c9b2 <__ieee754_powf+0xe6>
 801c9a6:	ecbd 8b02 	vpop	{d8}
 801c9aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c9ae:	f000 ba4f 	b.w	801ce50 <__ieee754_sqrtf>
 801c9b2:	f000 fb29 	bl	801d008 <fabsf>
 801c9b6:	b124      	cbz	r4, 801c9c2 <__ieee754_powf+0xf6>
 801c9b8:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 801c9bc:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 801c9c0:	d117      	bne.n	801c9f2 <__ieee754_powf+0x126>
 801c9c2:	2d00      	cmp	r5, #0
 801c9c4:	bfbc      	itt	lt
 801c9c6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 801c9ca:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801c9ce:	f1b8 0f00 	cmp.w	r8, #0
 801c9d2:	dacd      	bge.n	801c970 <__ieee754_powf+0xa4>
 801c9d4:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 801c9d8:	ea54 0306 	orrs.w	r3, r4, r6
 801c9dc:	d104      	bne.n	801c9e8 <__ieee754_powf+0x11c>
 801c9de:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c9e2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801c9e6:	e7c3      	b.n	801c970 <__ieee754_powf+0xa4>
 801c9e8:	2e01      	cmp	r6, #1
 801c9ea:	d1c1      	bne.n	801c970 <__ieee754_powf+0xa4>
 801c9ec:	eeb1 0a40 	vneg.f32	s0, s0
 801c9f0:	e7be      	b.n	801c970 <__ieee754_powf+0xa4>
 801c9f2:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801c9f6:	3801      	subs	r0, #1
 801c9f8:	ea56 0300 	orrs.w	r3, r6, r0
 801c9fc:	d104      	bne.n	801ca08 <__ieee754_powf+0x13c>
 801c9fe:	ee38 8a48 	vsub.f32	s16, s16, s16
 801ca02:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801ca06:	e7b3      	b.n	801c970 <__ieee754_powf+0xa4>
 801ca08:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 801ca0c:	dd6d      	ble.n	801caea <__ieee754_powf+0x21e>
 801ca0e:	4b9a      	ldr	r3, [pc, #616]	; (801cc78 <__ieee754_powf+0x3ac>)
 801ca10:	429c      	cmp	r4, r3
 801ca12:	dc06      	bgt.n	801ca22 <__ieee754_powf+0x156>
 801ca14:	2d00      	cmp	r5, #0
 801ca16:	daa9      	bge.n	801c96c <__ieee754_powf+0xa0>
 801ca18:	ed9f 0a98 	vldr	s0, [pc, #608]	; 801cc7c <__ieee754_powf+0x3b0>
 801ca1c:	ee20 0a00 	vmul.f32	s0, s0, s0
 801ca20:	e7a6      	b.n	801c970 <__ieee754_powf+0xa4>
 801ca22:	4b97      	ldr	r3, [pc, #604]	; (801cc80 <__ieee754_powf+0x3b4>)
 801ca24:	429c      	cmp	r4, r3
 801ca26:	dd02      	ble.n	801ca2e <__ieee754_powf+0x162>
 801ca28:	2d00      	cmp	r5, #0
 801ca2a:	dcf5      	bgt.n	801ca18 <__ieee754_powf+0x14c>
 801ca2c:	e79e      	b.n	801c96c <__ieee754_powf+0xa0>
 801ca2e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801ca32:	ee30 0a67 	vsub.f32	s0, s0, s15
 801ca36:	ed9f 7a93 	vldr	s14, [pc, #588]	; 801cc84 <__ieee754_powf+0x3b8>
 801ca3a:	ed9f 6a93 	vldr	s12, [pc, #588]	; 801cc88 <__ieee754_powf+0x3bc>
 801ca3e:	eef1 6a40 	vneg.f32	s13, s0
 801ca42:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801ca46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801ca4a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801ca4e:	eee6 7a87 	vfma.f32	s15, s13, s14
 801ca52:	ee20 7a00 	vmul.f32	s14, s0, s0
 801ca56:	ee27 7a87 	vmul.f32	s14, s15, s14
 801ca5a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 801cc8c <__ieee754_powf+0x3c0>
 801ca5e:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 801ca62:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 801cc90 <__ieee754_powf+0x3c4>
 801ca66:	eee0 7a07 	vfma.f32	s15, s0, s14
 801ca6a:	eeb0 7a67 	vmov.f32	s14, s15
 801ca6e:	eea0 7a06 	vfma.f32	s14, s0, s12
 801ca72:	ee17 3a10 	vmov	r3, s14
 801ca76:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801ca7a:	f023 030f 	bic.w	r3, r3, #15
 801ca7e:	ee07 3a10 	vmov	s14, r3
 801ca82:	eea6 7a86 	vfma.f32	s14, s13, s12
 801ca86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ca8a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 801ca8e:	f025 050f 	bic.w	r5, r5, #15
 801ca92:	ee07 5a10 	vmov	s14, r5
 801ca96:	ee67 7aa8 	vmul.f32	s15, s15, s17
 801ca9a:	ee78 8ac7 	vsub.f32	s17, s17, s14
 801ca9e:	ee07 3a10 	vmov	s14, r3
 801caa2:	ee06 5a90 	vmov	s13, r5
 801caa6:	eee7 7a28 	vfma.f32	s15, s14, s17
 801caaa:	3e01      	subs	r6, #1
 801caac:	ea56 0200 	orrs.w	r2, r6, r0
 801cab0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cab4:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 801cab8:	ee77 6a87 	vadd.f32	s13, s15, s14
 801cabc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801cac0:	ee16 4a90 	vmov	r4, s13
 801cac4:	bf08      	it	eq
 801cac6:	eeb0 8a40 	vmoveq.f32	s16, s0
 801caca:	2c00      	cmp	r4, #0
 801cacc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801cad0:	f340 8186 	ble.w	801cde0 <__ieee754_powf+0x514>
 801cad4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 801cad8:	f340 80fc 	ble.w	801ccd4 <__ieee754_powf+0x408>
 801cadc:	eddf 7a67 	vldr	s15, [pc, #412]	; 801cc7c <__ieee754_powf+0x3b0>
 801cae0:	ee28 0a27 	vmul.f32	s0, s16, s15
 801cae4:	ee20 0a27 	vmul.f32	s0, s0, s15
 801cae8:	e742      	b.n	801c970 <__ieee754_powf+0xa4>
 801caea:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 801caee:	bfbf      	itttt	lt
 801caf0:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 801cc94 <__ieee754_powf+0x3c8>
 801caf4:	ee60 7a27 	vmullt.f32	s15, s0, s15
 801caf8:	f06f 0217 	mvnlt.w	r2, #23
 801cafc:	ee17 4a90 	vmovlt	r4, s15
 801cb00:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801cb04:	bfa8      	it	ge
 801cb06:	2200      	movge	r2, #0
 801cb08:	3b7f      	subs	r3, #127	; 0x7f
 801cb0a:	4413      	add	r3, r2
 801cb0c:	4a62      	ldr	r2, [pc, #392]	; (801cc98 <__ieee754_powf+0x3cc>)
 801cb0e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801cb12:	4294      	cmp	r4, r2
 801cb14:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 801cb18:	dd06      	ble.n	801cb28 <__ieee754_powf+0x25c>
 801cb1a:	4a60      	ldr	r2, [pc, #384]	; (801cc9c <__ieee754_powf+0x3d0>)
 801cb1c:	4294      	cmp	r4, r2
 801cb1e:	f340 80a5 	ble.w	801cc6c <__ieee754_powf+0x3a0>
 801cb22:	3301      	adds	r3, #1
 801cb24:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801cb28:	2400      	movs	r4, #0
 801cb2a:	4a5d      	ldr	r2, [pc, #372]	; (801cca0 <__ieee754_powf+0x3d4>)
 801cb2c:	00a7      	lsls	r7, r4, #2
 801cb2e:	443a      	add	r2, r7
 801cb30:	ee07 1a90 	vmov	s15, r1
 801cb34:	ed92 7a00 	vldr	s14, [r2]
 801cb38:	4a5a      	ldr	r2, [pc, #360]	; (801cca4 <__ieee754_powf+0x3d8>)
 801cb3a:	ee77 6a87 	vadd.f32	s13, s15, s14
 801cb3e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 801cb42:	ee85 5aa6 	vdiv.f32	s10, s11, s13
 801cb46:	1049      	asrs	r1, r1, #1
 801cb48:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801cb4c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 801cb50:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 801cb54:	ee37 6ac7 	vsub.f32	s12, s15, s14
 801cb58:	ee06 1a90 	vmov	s13, r1
 801cb5c:	ee66 4a05 	vmul.f32	s9, s12, s10
 801cb60:	ee14 ea90 	vmov	lr, s9
 801cb64:	ea02 0e0e 	and.w	lr, r2, lr
 801cb68:	ee05 ea90 	vmov	s11, lr
 801cb6c:	eeb1 4a65 	vneg.f32	s8, s11
 801cb70:	eea4 6a26 	vfma.f32	s12, s8, s13
 801cb74:	ee76 6ac7 	vsub.f32	s13, s13, s14
 801cb78:	ee35 7aa4 	vadd.f32	s14, s11, s9
 801cb7c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 801cb80:	eddf 7a49 	vldr	s15, [pc, #292]	; 801cca8 <__ieee754_powf+0x3dc>
 801cb84:	eea4 6a26 	vfma.f32	s12, s8, s13
 801cb88:	ee66 6a05 	vmul.f32	s13, s12, s10
 801cb8c:	ee24 6aa4 	vmul.f32	s12, s9, s9
 801cb90:	ed9f 5a46 	vldr	s10, [pc, #280]	; 801ccac <__ieee754_powf+0x3e0>
 801cb94:	eee6 7a05 	vfma.f32	s15, s12, s10
 801cb98:	ed9f 5a45 	vldr	s10, [pc, #276]	; 801ccb0 <__ieee754_powf+0x3e4>
 801cb9c:	eea6 5a27 	vfma.f32	s10, s12, s15
 801cba0:	eddf 7a38 	vldr	s15, [pc, #224]	; 801cc84 <__ieee754_powf+0x3b8>
 801cba4:	eee6 7a05 	vfma.f32	s15, s12, s10
 801cba8:	ed9f 5a42 	vldr	s10, [pc, #264]	; 801ccb4 <__ieee754_powf+0x3e8>
 801cbac:	eea6 5a27 	vfma.f32	s10, s12, s15
 801cbb0:	eddf 7a41 	vldr	s15, [pc, #260]	; 801ccb8 <__ieee754_powf+0x3ec>
 801cbb4:	eee6 7a05 	vfma.f32	s15, s12, s10
 801cbb8:	ee66 3a06 	vmul.f32	s7, s12, s12
 801cbbc:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 801cbc0:	ee27 7a26 	vmul.f32	s14, s14, s13
 801cbc4:	eeb0 6a45 	vmov.f32	s12, s10
 801cbc8:	eea3 7aa7 	vfma.f32	s14, s7, s15
 801cbcc:	eea5 6aa5 	vfma.f32	s12, s11, s11
 801cbd0:	ee36 6a07 	vadd.f32	s12, s12, s14
 801cbd4:	ee16 1a10 	vmov	r1, s12
 801cbd8:	4011      	ands	r1, r2
 801cbda:	ee06 1a10 	vmov	s12, r1
 801cbde:	ee76 7a45 	vsub.f32	s15, s12, s10
 801cbe2:	ed9f 5a36 	vldr	s10, [pc, #216]	; 801ccbc <__ieee754_powf+0x3f0>
 801cbe6:	eee4 7a25 	vfma.f32	s15, s8, s11
 801cbea:	ee77 7a67 	vsub.f32	s15, s14, s15
 801cbee:	ee67 7aa4 	vmul.f32	s15, s15, s9
 801cbf2:	eee6 7a26 	vfma.f32	s15, s12, s13
 801cbf6:	eeb0 7a67 	vmov.f32	s14, s15
 801cbfa:	eea5 7a86 	vfma.f32	s14, s11, s12
 801cbfe:	ee17 1a10 	vmov	r1, s14
 801cc02:	4011      	ands	r1, r2
 801cc04:	ee07 1a10 	vmov	s14, r1
 801cc08:	eea4 7a06 	vfma.f32	s14, s8, s12
 801cc0c:	ee05 1a90 	vmov	s11, r1
 801cc10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cc14:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 801ccc0 <__ieee754_powf+0x3f4>
 801cc18:	492a      	ldr	r1, [pc, #168]	; (801ccc4 <__ieee754_powf+0x3f8>)
 801cc1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801cc1e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 801ccc8 <__ieee754_powf+0x3fc>
 801cc22:	eee5 7a87 	vfma.f32	s15, s11, s14
 801cc26:	4439      	add	r1, r7
 801cc28:	ed91 7a00 	vldr	s14, [r1]
 801cc2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 801cc30:	ee07 3a90 	vmov	s15, r3
 801cc34:	eeb0 6a47 	vmov.f32	s12, s14
 801cc38:	4b24      	ldr	r3, [pc, #144]	; (801cccc <__ieee754_powf+0x400>)
 801cc3a:	eea5 6a85 	vfma.f32	s12, s11, s10
 801cc3e:	443b      	add	r3, r7
 801cc40:	edd3 4a00 	vldr	s9, [r3]
 801cc44:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801cc48:	ee36 6a24 	vadd.f32	s12, s12, s9
 801cc4c:	ee76 7a26 	vadd.f32	s15, s12, s13
 801cc50:	ee17 3a90 	vmov	r3, s15
 801cc54:	4013      	ands	r3, r2
 801cc56:	ee07 3a90 	vmov	s15, r3
 801cc5a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801cc5e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 801cc62:	eee5 7ac5 	vfms.f32	s15, s11, s10
 801cc66:	ee77 7a67 	vsub.f32	s15, s14, s15
 801cc6a:	e70e      	b.n	801ca8a <__ieee754_powf+0x1be>
 801cc6c:	2401      	movs	r4, #1
 801cc6e:	e75c      	b.n	801cb2a <__ieee754_powf+0x25e>
 801cc70:	0801d661 	.word	0x0801d661
 801cc74:	00000000 	.word	0x00000000
 801cc78:	3f7ffff7 	.word	0x3f7ffff7
 801cc7c:	7149f2ca 	.word	0x7149f2ca
 801cc80:	3f800007 	.word	0x3f800007
 801cc84:	3eaaaaab 	.word	0x3eaaaaab
 801cc88:	3fb8aa00 	.word	0x3fb8aa00
 801cc8c:	3fb8aa3b 	.word	0x3fb8aa3b
 801cc90:	36eca570 	.word	0x36eca570
 801cc94:	4b800000 	.word	0x4b800000
 801cc98:	001cc471 	.word	0x001cc471
 801cc9c:	005db3d6 	.word	0x005db3d6
 801cca0:	0801d784 	.word	0x0801d784
 801cca4:	fffff000 	.word	0xfffff000
 801cca8:	3e6c3255 	.word	0x3e6c3255
 801ccac:	3e53f142 	.word	0x3e53f142
 801ccb0:	3e8ba305 	.word	0x3e8ba305
 801ccb4:	3edb6db7 	.word	0x3edb6db7
 801ccb8:	3f19999a 	.word	0x3f19999a
 801ccbc:	3f763800 	.word	0x3f763800
 801ccc0:	3f76384f 	.word	0x3f76384f
 801ccc4:	0801d794 	.word	0x0801d794
 801ccc8:	369dc3a0 	.word	0x369dc3a0
 801cccc:	0801d78c 	.word	0x0801d78c
 801ccd0:	3338aa3c 	.word	0x3338aa3c
 801ccd4:	f040 8094 	bne.w	801ce00 <__ieee754_powf+0x534>
 801ccd8:	ed1f 6a03 	vldr	s12, [pc, #-12]	; 801ccd0 <__ieee754_powf+0x404>
 801ccdc:	ee76 6ac7 	vsub.f32	s13, s13, s14
 801cce0:	ee37 6a86 	vadd.f32	s12, s15, s12
 801cce4:	eeb4 6ae6 	vcmpe.f32	s12, s13
 801cce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ccec:	f73f aef6 	bgt.w	801cadc <__ieee754_powf+0x210>
 801ccf0:	15db      	asrs	r3, r3, #23
 801ccf2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801ccf6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801ccfa:	4103      	asrs	r3, r0
 801ccfc:	4423      	add	r3, r4
 801ccfe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801cd02:	4948      	ldr	r1, [pc, #288]	; (801ce24 <__ieee754_powf+0x558>)
 801cd04:	3a7f      	subs	r2, #127	; 0x7f
 801cd06:	4111      	asrs	r1, r2
 801cd08:	ea23 0101 	bic.w	r1, r3, r1
 801cd0c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801cd10:	ee06 1a90 	vmov	s13, r1
 801cd14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801cd18:	f1c2 0217 	rsb	r2, r2, #23
 801cd1c:	4110      	asrs	r0, r2
 801cd1e:	2c00      	cmp	r4, #0
 801cd20:	ee37 7a66 	vsub.f32	s14, s14, s13
 801cd24:	bfb8      	it	lt
 801cd26:	4240      	neglt	r0, r0
 801cd28:	ee77 6a27 	vadd.f32	s13, s14, s15
 801cd2c:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 801ce28 <__ieee754_powf+0x55c>
 801cd30:	ee16 3a90 	vmov	r3, s13
 801cd34:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801cd38:	f023 030f 	bic.w	r3, r3, #15
 801cd3c:	ee06 3a90 	vmov	s13, r3
 801cd40:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801cd44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cd48:	ed9f 7a38 	vldr	s14, [pc, #224]	; 801ce2c <__ieee754_powf+0x560>
 801cd4c:	ee26 7a87 	vmul.f32	s14, s13, s14
 801cd50:	eea7 7a86 	vfma.f32	s14, s15, s12
 801cd54:	eef0 7a47 	vmov.f32	s15, s14
 801cd58:	ed9f 7a35 	vldr	s14, [pc, #212]	; 801ce30 <__ieee754_powf+0x564>
 801cd5c:	eeb0 0a67 	vmov.f32	s0, s15
 801cd60:	eea6 0a87 	vfma.f32	s0, s13, s14
 801cd64:	eeb0 6a40 	vmov.f32	s12, s0
 801cd68:	eea6 6ac7 	vfms.f32	s12, s13, s14
 801cd6c:	ee20 7a00 	vmul.f32	s14, s0, s0
 801cd70:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801cd74:	eddf 6a2f 	vldr	s13, [pc, #188]	; 801ce34 <__ieee754_powf+0x568>
 801cd78:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 801ce38 <__ieee754_powf+0x56c>
 801cd7c:	eea7 6a26 	vfma.f32	s12, s14, s13
 801cd80:	eddf 6a2e 	vldr	s13, [pc, #184]	; 801ce3c <__ieee754_powf+0x570>
 801cd84:	eee7 6a06 	vfma.f32	s13, s14, s12
 801cd88:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 801ce40 <__ieee754_powf+0x574>
 801cd8c:	eea7 6a26 	vfma.f32	s12, s14, s13
 801cd90:	eddf 6a2c 	vldr	s13, [pc, #176]	; 801ce44 <__ieee754_powf+0x578>
 801cd94:	eee7 6a06 	vfma.f32	s13, s14, s12
 801cd98:	eeb0 6a40 	vmov.f32	s12, s0
 801cd9c:	eea7 6a66 	vfms.f32	s12, s14, s13
 801cda0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801cda4:	eeb0 7a46 	vmov.f32	s14, s12
 801cda8:	ee77 6a66 	vsub.f32	s13, s14, s13
 801cdac:	ee20 6a06 	vmul.f32	s12, s0, s12
 801cdb0:	eee0 7a27 	vfma.f32	s15, s0, s15
 801cdb4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801cdb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 801cdbc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801cdc0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cdc4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801cdc8:	ee10 3a10 	vmov	r3, s0
 801cdcc:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801cdd0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801cdd4:	da1a      	bge.n	801ce0c <__ieee754_powf+0x540>
 801cdd6:	f000 f92f 	bl	801d038 <scalbnf>
 801cdda:	ee20 0a08 	vmul.f32	s0, s0, s16
 801cdde:	e5c7      	b.n	801c970 <__ieee754_powf+0xa4>
 801cde0:	4a19      	ldr	r2, [pc, #100]	; (801ce48 <__ieee754_powf+0x57c>)
 801cde2:	4293      	cmp	r3, r2
 801cde4:	dd02      	ble.n	801cdec <__ieee754_powf+0x520>
 801cde6:	eddf 7a19 	vldr	s15, [pc, #100]	; 801ce4c <__ieee754_powf+0x580>
 801cdea:	e679      	b.n	801cae0 <__ieee754_powf+0x214>
 801cdec:	d108      	bne.n	801ce00 <__ieee754_powf+0x534>
 801cdee:	ee76 6ac7 	vsub.f32	s13, s13, s14
 801cdf2:	eef4 7ae6 	vcmpe.f32	s15, s13
 801cdf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cdfa:	f63f af79 	bhi.w	801ccf0 <__ieee754_powf+0x424>
 801cdfe:	e7f2      	b.n	801cde6 <__ieee754_powf+0x51a>
 801ce00:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801ce04:	f73f af74 	bgt.w	801ccf0 <__ieee754_powf+0x424>
 801ce08:	2000      	movs	r0, #0
 801ce0a:	e78d      	b.n	801cd28 <__ieee754_powf+0x45c>
 801ce0c:	ee00 3a10 	vmov	s0, r3
 801ce10:	e7e3      	b.n	801cdda <__ieee754_powf+0x50e>
 801ce12:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801ce16:	e5ab      	b.n	801c970 <__ieee754_powf+0xa4>
 801ce18:	eeb0 0a68 	vmov.f32	s0, s17
 801ce1c:	e5a8      	b.n	801c970 <__ieee754_powf+0xa4>
 801ce1e:	eeb0 0a48 	vmov.f32	s0, s16
 801ce22:	e5a5      	b.n	801c970 <__ieee754_powf+0xa4>
 801ce24:	007fffff 	.word	0x007fffff
 801ce28:	3f317218 	.word	0x3f317218
 801ce2c:	35bfbe8c 	.word	0x35bfbe8c
 801ce30:	3f317200 	.word	0x3f317200
 801ce34:	3331bb4c 	.word	0x3331bb4c
 801ce38:	b5ddea0e 	.word	0xb5ddea0e
 801ce3c:	388ab355 	.word	0x388ab355
 801ce40:	bb360b61 	.word	0xbb360b61
 801ce44:	3e2aaaab 	.word	0x3e2aaaab
 801ce48:	43160000 	.word	0x43160000
 801ce4c:	0da24260 	.word	0x0da24260

0801ce50 <__ieee754_sqrtf>:
 801ce50:	ee10 2a10 	vmov	r2, s0
 801ce54:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 801ce58:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801ce5c:	b570      	push	{r4, r5, r6, lr}
 801ce5e:	d302      	bcc.n	801ce66 <__ieee754_sqrtf+0x16>
 801ce60:	eea0 0a00 	vfma.f32	s0, s0, s0
 801ce64:	bd70      	pop	{r4, r5, r6, pc}
 801ce66:	b3b1      	cbz	r1, 801ced6 <__ieee754_sqrtf+0x86>
 801ce68:	2a00      	cmp	r2, #0
 801ce6a:	da04      	bge.n	801ce76 <__ieee754_sqrtf+0x26>
 801ce6c:	ee70 7a40 	vsub.f32	s15, s0, s0
 801ce70:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801ce74:	bd70      	pop	{r4, r5, r6, pc}
 801ce76:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 801ce7a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 801ce7e:	d204      	bcs.n	801ce8a <__ieee754_sqrtf+0x3a>
 801ce80:	2100      	movs	r1, #0
 801ce82:	0210      	lsls	r0, r2, #8
 801ce84:	d528      	bpl.n	801ced8 <__ieee754_sqrtf+0x88>
 801ce86:	3901      	subs	r1, #1
 801ce88:	1a5b      	subs	r3, r3, r1
 801ce8a:	3b7f      	subs	r3, #127	; 0x7f
 801ce8c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 801ce90:	07d9      	lsls	r1, r3, #31
 801ce92:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801ce96:	bf48      	it	mi
 801ce98:	0052      	lslmi	r2, r2, #1
 801ce9a:	1059      	asrs	r1, r3, #1
 801ce9c:	2300      	movs	r3, #0
 801ce9e:	0052      	lsls	r2, r2, #1
 801cea0:	2419      	movs	r4, #25
 801cea2:	461e      	mov	r6, r3
 801cea4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 801cea8:	1835      	adds	r5, r6, r0
 801ceaa:	4295      	cmp	r5, r2
 801ceac:	bfde      	ittt	le
 801ceae:	182e      	addle	r6, r5, r0
 801ceb0:	1b52      	suble	r2, r2, r5
 801ceb2:	181b      	addle	r3, r3, r0
 801ceb4:	3c01      	subs	r4, #1
 801ceb6:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801ceba:	ea4f 0050 	mov.w	r0, r0, lsr #1
 801cebe:	d1f3      	bne.n	801cea8 <__ieee754_sqrtf+0x58>
 801cec0:	b112      	cbz	r2, 801cec8 <__ieee754_sqrtf+0x78>
 801cec2:	3301      	adds	r3, #1
 801cec4:	f023 0301 	bic.w	r3, r3, #1
 801cec8:	105b      	asrs	r3, r3, #1
 801ceca:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 801cece:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 801ced2:	ee00 3a10 	vmov	s0, r3
 801ced6:	bd70      	pop	{r4, r5, r6, pc}
 801ced8:	0052      	lsls	r2, r2, #1
 801ceda:	3101      	adds	r1, #1
 801cedc:	e7d1      	b.n	801ce82 <__ieee754_sqrtf+0x32>

0801cede <matherr>:
 801cede:	2000      	movs	r0, #0
 801cee0:	4770      	bx	lr
 801cee2:	0000      	movs	r0, r0
 801cee4:	0000      	movs	r0, r0
	...

0801cee8 <nan>:
 801cee8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801cef0 <nan+0x8>
 801ceec:	4770      	bx	lr
 801ceee:	bf00      	nop
 801cef0:	00000000 	.word	0x00000000
 801cef4:	7ff80000 	.word	0x7ff80000

0801cef8 <rint>:
 801cef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cefa:	ec51 0b10 	vmov	r0, r1, d0
 801cefe:	f3c1 540a 	ubfx	r4, r1, #20, #11
 801cf02:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 801cf06:	2e13      	cmp	r6, #19
 801cf08:	ee10 7a10 	vmov	r7, s0
 801cf0c:	460b      	mov	r3, r1
 801cf0e:	4602      	mov	r2, r0
 801cf10:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801cf14:	dc58      	bgt.n	801cfc8 <rint+0xd0>
 801cf16:	2e00      	cmp	r6, #0
 801cf18:	da2b      	bge.n	801cf72 <rint+0x7a>
 801cf1a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801cf1e:	4302      	orrs	r2, r0
 801cf20:	d023      	beq.n	801cf6a <rint+0x72>
 801cf22:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801cf26:	4302      	orrs	r2, r0
 801cf28:	4251      	negs	r1, r2
 801cf2a:	4311      	orrs	r1, r2
 801cf2c:	0b09      	lsrs	r1, r1, #12
 801cf2e:	0c5b      	lsrs	r3, r3, #17
 801cf30:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 801cf34:	045b      	lsls	r3, r3, #17
 801cf36:	ea41 0703 	orr.w	r7, r1, r3
 801cf3a:	4b31      	ldr	r3, [pc, #196]	; (801d000 <rint+0x108>)
 801cf3c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801cf40:	4639      	mov	r1, r7
 801cf42:	e9d3 6700 	ldrd	r6, r7, [r3]
 801cf46:	ee10 0a10 	vmov	r0, s0
 801cf4a:	4632      	mov	r2, r6
 801cf4c:	463b      	mov	r3, r7
 801cf4e:	f7eb f8d5 	bl	80080fc <__adddf3>
 801cf52:	e9cd 0100 	strd	r0, r1, [sp]
 801cf56:	463b      	mov	r3, r7
 801cf58:	4632      	mov	r2, r6
 801cf5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cf5e:	f7eb f8cb 	bl	80080f8 <__aeabi_dsub>
 801cf62:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801cf66:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 801cf6a:	ec41 0b10 	vmov	d0, r0, r1
 801cf6e:	b003      	add	sp, #12
 801cf70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cf72:	4c24      	ldr	r4, [pc, #144]	; (801d004 <rint+0x10c>)
 801cf74:	4134      	asrs	r4, r6
 801cf76:	ea01 0704 	and.w	r7, r1, r4
 801cf7a:	4307      	orrs	r7, r0
 801cf7c:	d0f5      	beq.n	801cf6a <rint+0x72>
 801cf7e:	0861      	lsrs	r1, r4, #1
 801cf80:	ea03 0001 	and.w	r0, r3, r1
 801cf84:	4302      	orrs	r2, r0
 801cf86:	d00b      	beq.n	801cfa0 <rint+0xa8>
 801cf88:	ea23 0101 	bic.w	r1, r3, r1
 801cf8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801cf90:	2e13      	cmp	r6, #19
 801cf92:	fa43 f306 	asr.w	r3, r3, r6
 801cf96:	bf0c      	ite	eq
 801cf98:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 801cf9c:	2200      	movne	r2, #0
 801cf9e:	430b      	orrs	r3, r1
 801cfa0:	4619      	mov	r1, r3
 801cfa2:	4b17      	ldr	r3, [pc, #92]	; (801d000 <rint+0x108>)
 801cfa4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801cfa8:	e9d5 4500 	ldrd	r4, r5, [r5]
 801cfac:	4610      	mov	r0, r2
 801cfae:	462b      	mov	r3, r5
 801cfb0:	4622      	mov	r2, r4
 801cfb2:	f7eb f8a3 	bl	80080fc <__adddf3>
 801cfb6:	e9cd 0100 	strd	r0, r1, [sp]
 801cfba:	4622      	mov	r2, r4
 801cfbc:	462b      	mov	r3, r5
 801cfbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cfc2:	f7eb f899 	bl	80080f8 <__aeabi_dsub>
 801cfc6:	e7d0      	b.n	801cf6a <rint+0x72>
 801cfc8:	2e33      	cmp	r6, #51	; 0x33
 801cfca:	dd08      	ble.n	801cfde <rint+0xe6>
 801cfcc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801cfd0:	d1cb      	bne.n	801cf6a <rint+0x72>
 801cfd2:	ee10 2a10 	vmov	r2, s0
 801cfd6:	460b      	mov	r3, r1
 801cfd8:	f7eb f890 	bl	80080fc <__adddf3>
 801cfdc:	e7c5      	b.n	801cf6a <rint+0x72>
 801cfde:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 801cfe2:	f04f 34ff 	mov.w	r4, #4294967295
 801cfe6:	40f4      	lsrs	r4, r6
 801cfe8:	4220      	tst	r0, r4
 801cfea:	d0be      	beq.n	801cf6a <rint+0x72>
 801cfec:	0861      	lsrs	r1, r4, #1
 801cfee:	420f      	tst	r7, r1
 801cff0:	bf1f      	itttt	ne
 801cff2:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 801cff6:	ea27 0101 	bicne.w	r1, r7, r1
 801cffa:	4132      	asrne	r2, r6
 801cffc:	430a      	orrne	r2, r1
 801cffe:	e7cf      	b.n	801cfa0 <rint+0xa8>
 801d000:	0801d7a0 	.word	0x0801d7a0
 801d004:	000fffff 	.word	0x000fffff

0801d008 <fabsf>:
 801d008:	ee10 3a10 	vmov	r3, s0
 801d00c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d010:	ee00 3a10 	vmov	s0, r3
 801d014:	4770      	bx	lr

0801d016 <finitef>:
 801d016:	ee10 3a10 	vmov	r3, s0
 801d01a:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 801d01e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801d022:	bfac      	ite	ge
 801d024:	2000      	movge	r0, #0
 801d026:	2001      	movlt	r0, #1
 801d028:	4770      	bx	lr
	...

0801d02c <nanf>:
 801d02c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d034 <nanf+0x8>
 801d030:	4770      	bx	lr
 801d032:	bf00      	nop
 801d034:	7fc00000 	.word	0x7fc00000

0801d038 <scalbnf>:
 801d038:	b508      	push	{r3, lr}
 801d03a:	ee10 2a10 	vmov	r2, s0
 801d03e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 801d042:	ed2d 8b02 	vpush	{d8}
 801d046:	eef0 0a40 	vmov.f32	s1, s0
 801d04a:	d004      	beq.n	801d056 <scalbnf+0x1e>
 801d04c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801d050:	d306      	bcc.n	801d060 <scalbnf+0x28>
 801d052:	ee70 0a00 	vadd.f32	s1, s0, s0
 801d056:	ecbd 8b02 	vpop	{d8}
 801d05a:	eeb0 0a60 	vmov.f32	s0, s1
 801d05e:	bd08      	pop	{r3, pc}
 801d060:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801d064:	d21c      	bcs.n	801d0a0 <scalbnf+0x68>
 801d066:	4b1f      	ldr	r3, [pc, #124]	; (801d0e4 <scalbnf+0xac>)
 801d068:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801d0e8 <scalbnf+0xb0>
 801d06c:	4298      	cmp	r0, r3
 801d06e:	ee60 0a27 	vmul.f32	s1, s0, s15
 801d072:	db10      	blt.n	801d096 <scalbnf+0x5e>
 801d074:	ee10 2a90 	vmov	r2, s1
 801d078:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 801d07c:	3b19      	subs	r3, #25
 801d07e:	4403      	add	r3, r0
 801d080:	2bfe      	cmp	r3, #254	; 0xfe
 801d082:	dd0f      	ble.n	801d0a4 <scalbnf+0x6c>
 801d084:	ed9f 8a19 	vldr	s16, [pc, #100]	; 801d0ec <scalbnf+0xb4>
 801d088:	eeb0 0a48 	vmov.f32	s0, s16
 801d08c:	f000 f834 	bl	801d0f8 <copysignf>
 801d090:	ee60 0a08 	vmul.f32	s1, s0, s16
 801d094:	e7df      	b.n	801d056 <scalbnf+0x1e>
 801d096:	eddf 7a16 	vldr	s15, [pc, #88]	; 801d0f0 <scalbnf+0xb8>
 801d09a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 801d09e:	e7da      	b.n	801d056 <scalbnf+0x1e>
 801d0a0:	0ddb      	lsrs	r3, r3, #23
 801d0a2:	e7ec      	b.n	801d07e <scalbnf+0x46>
 801d0a4:	2b00      	cmp	r3, #0
 801d0a6:	dd06      	ble.n	801d0b6 <scalbnf+0x7e>
 801d0a8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801d0ac:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801d0b0:	ee00 3a90 	vmov	s1, r3
 801d0b4:	e7cf      	b.n	801d056 <scalbnf+0x1e>
 801d0b6:	f113 0f16 	cmn.w	r3, #22
 801d0ba:	da06      	bge.n	801d0ca <scalbnf+0x92>
 801d0bc:	f24c 3350 	movw	r3, #50000	; 0xc350
 801d0c0:	4298      	cmp	r0, r3
 801d0c2:	dcdf      	bgt.n	801d084 <scalbnf+0x4c>
 801d0c4:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 801d0f0 <scalbnf+0xb8>
 801d0c8:	e7de      	b.n	801d088 <scalbnf+0x50>
 801d0ca:	3319      	adds	r3, #25
 801d0cc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801d0d0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 801d0d4:	eddf 7a07 	vldr	s15, [pc, #28]	; 801d0f4 <scalbnf+0xbc>
 801d0d8:	ee07 3a10 	vmov	s14, r3
 801d0dc:	ee67 0a27 	vmul.f32	s1, s14, s15
 801d0e0:	e7b9      	b.n	801d056 <scalbnf+0x1e>
 801d0e2:	bf00      	nop
 801d0e4:	ffff3cb0 	.word	0xffff3cb0
 801d0e8:	4c000000 	.word	0x4c000000
 801d0ec:	7149f2ca 	.word	0x7149f2ca
 801d0f0:	0da24260 	.word	0x0da24260
 801d0f4:	33000000 	.word	0x33000000

0801d0f8 <copysignf>:
 801d0f8:	ee10 3a10 	vmov	r3, s0
 801d0fc:	ee10 2a90 	vmov	r2, s1
 801d100:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d104:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 801d108:	4313      	orrs	r3, r2
 801d10a:	ee00 3a10 	vmov	s0, r3
 801d10e:	4770      	bx	lr

0801d110 <__errno>:
 801d110:	4b01      	ldr	r3, [pc, #4]	; (801d118 <__errno+0x8>)
 801d112:	6818      	ldr	r0, [r3, #0]
 801d114:	4770      	bx	lr
 801d116:	bf00      	nop
 801d118:	20000660 	.word	0x20000660

0801d11c <_init>:
 801d11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d11e:	bf00      	nop
 801d120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d122:	bc08      	pop	{r3}
 801d124:	469e      	mov	lr, r3
 801d126:	4770      	bx	lr

0801d128 <_fini>:
 801d128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d12a:	bf00      	nop
 801d12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d12e:	bc08      	pop	{r3}
 801d130:	469e      	mov	lr, r3
 801d132:	4770      	bx	lr
