INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
