// Seed: 4115938726
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  logic id_3;
  ;
  assign module_1.id_3 = 0;
  assign id_3.id_3 = id_3;
  assign module_2.id_2 = 0;
endmodule : SymbolIdentifier
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output logic id_2,
    input  uwire id_3
);
  always begin : LABEL_0
    @((id_1 <-> id_3)) id_2 <= -1;
    disable id_5[1];
  end
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  logic id_7;
  ;
  logic id_8;
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1
    , id_18,
    input supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    output wand id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri0 id_14,
    output wor id_15,
    output wor id_16
);
  logic id_19;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
