vhdtdtfi -lang verilog -prj Project3 -o /home/ise/Xilinx_VM/Project3/clock_div_five.tfi -lib work /home/ise/Xilinx_VM/Project3//clock_div_five.v -module clock_div_five -template /opt/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work /home/ise/Xilinx_VM/Project3/clock_div_five.v -lang verilog -prj Project3 -o clock_div_five.spl -module clock_div_five -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 clock_div_five.spl /home/ise/Xilinx_VM/Project3/clock_div_five.sym 
