--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml MHVPIS.twx MHVPIS.ncd -o MHVPIS.twr MHVPIS.pcf

Design file:              MHVPIS.ncd
Physical constraint file: MHVPIS.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
itr_clr     |    1.366(R)|      SLOW  |    0.806(R)|      SLOW  |clk_BUFGP         |   0.000|
itr_en      |    1.130(R)|      SLOW  |    0.587(R)|      SLOW  |clk_BUFGP         |   0.000|
itr_in<0>   |   -0.317(R)|      FAST  |    2.117(R)|      SLOW  |clk_BUFGP         |   0.000|
itr_in<1>   |   -0.348(R)|      FAST  |    2.183(R)|      SLOW  |clk_BUFGP         |   0.000|
itr_in<2>   |   -0.377(R)|      FAST  |    2.177(R)|      SLOW  |clk_BUFGP         |   0.000|
itr_in<3>   |   -0.408(R)|      FAST  |    2.243(R)|      SLOW  |clk_BUFGP         |   0.000|
mask_in<0>  |   -0.317(R)|      FAST  |    2.117(R)|      SLOW  |clk_BUFGP         |   0.000|
mask_in<1>  |   -0.348(R)|      FAST  |    2.183(R)|      SLOW  |clk_BUFGP         |   0.000|
mask_in<2>  |   -0.377(R)|      FAST  |    2.177(R)|      SLOW  |clk_BUFGP         |   0.000|
mask_in<3>  |   -0.408(R)|      FAST  |    2.243(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
PC_out<0>   |        12.560(R)|      SLOW  |         4.703(R)|      FAST  |clk_BUFGP         |   0.000|
PC_out<1>   |        12.324(R)|      SLOW  |         4.700(R)|      FAST  |clk_BUFGP         |   0.000|
PC_out<2>   |        12.689(R)|      SLOW  |         4.898(R)|      FAST  |clk_BUFGP         |   0.000|
PC_out<3>   |        13.038(R)|      SLOW  |         4.835(R)|      FAST  |clk_BUFGP         |   0.000|
PC_out<4>   |        12.771(R)|      SLOW  |         4.818(R)|      FAST  |clk_BUFGP         |   0.000|
PC_out<5>   |        12.771(R)|      SLOW  |         4.818(R)|      FAST  |clk_BUFGP         |   0.000|
i_pending   |        13.134(R)|      SLOW  |         4.680(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
itr_en         |i_pending      |    8.392|
---------------+---------------+---------+


Analysis completed Wed Mar 27 05:48:30 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 273 MB



