[{"id": "1", "qid": "Q291904", "label": "x87"}, {"id": "2", "qid": "Q900402", "label": "SSE2"}, {"id": "3", "qid": "Q916994", "label": "IA-64"}, {"id": "4", "qid": "Q1366124", "label": "SSSE3"}, {"id": "5", "qid": "Q1389239", "label": "FMA instruction set"}, {"id": "6", "qid": "Q904336", "label": "MMX"}, {"id": "7", "qid": "Q1881518", "label": "MIPSel"}, {"id": "8", "qid": "Q229427", "label": "3DNow!"}, {"id": "9", "qid": "Q527464", "label": "MIPS"}, {"id": "10", "qid": "Q858065", "label": "DEC Alpha"}, {"id": "11", "qid": "Q1201158", "label": "explicitly parallel instruction computing"}, {"id": "12", "qid": "Q2207859", "label": "SSE4a"}, {"id": "13", "qid": "Q209860", "label": "PowerPC"}, {"id": "14", "qid": "Q512980", "label": "Power Architecture"}, {"id": "15", "qid": "Q933989", "label": "SSE5"}, {"id": "16", "qid": "Q5012774", "label": "CLMUL instruction set"}, {"id": "17", "qid": "Q182933", "label": "x86"}, {"id": "18", "qid": "Q960616", "label": "VAX"}, {"id": "19", "qid": "Q972581", "label": "Motorola 88000"}, {"id": "20", "qid": "Q1259157", "label": "HP 3000"}, {"id": "21", "qid": "Q137496", "label": "Java bytecode"}, {"id": "22", "qid": "Q272629", "label": "x86-64"}, {"id": "23", "qid": "Q284810", "label": "NXP ColdFire"}, {"id": "24", "qid": "Q761898", "label": "SSE4"}, {"id": "25", "qid": "Q16965123", "label": "Intel SHA extensions"}, {"id": "26", "qid": "Q16987723", "label": "AVX-512"}, {"id": "27", "qid": "Q1205020", "label": "SuperH"}, {"id": "28", "qid": "Q13637178", "label": "IBM POWER Instruction Set Architecture"}, {"id": "29", "qid": "Q15692065", "label": "SPARC Version 9"}, {"id": "30", "qid": "Q304443", "label": "Clipper architecture"}, {"id": "31", "qid": "Q16997088", "label": "Intel MPX"}, {"id": "32", "qid": "Q1152888", "label": "SSE3"}, {"id": "33", "qid": "Q17637401", "label": "RISC-V"}, {"id": "34", "qid": "Q15632965", "label": "SSE4.1"}, {"id": "35", "qid": "Q189120", "label": "Complex instruction set computer"}, {"id": "36", "qid": "Q291503", "label": "AES instruction set"}, {"id": "37", "qid": "Q8042372", "label": "XOP instruction set"}, {"id": "38", "qid": "Q25991341", "label": "A64"}, {"id": "39", "qid": "Q29167149", "label": "Q29167149"}, {"id": "40", "qid": "Q262238", "label": "IA-32"}, {"id": "41", "qid": "Q4041810", "label": "Jazelle"}, {"id": "42", "qid": "Q16936905", "label": "Intel ADX"}, {"id": "43", "qid": "Q7237181", "label": "ppc64"}, {"id": "44", "qid": "Q15632966", "label": "SSE4.2"}, {"id": "45", "qid": "Q5014786", "label": "CVT16 instruction set"}, {"id": "46", "qid": "Q16997078", "label": "Intel BCD opcode"}, {"id": "47", "qid": "Q7833723", "label": "Transactional Synchronization Extensions"}, {"id": "48", "qid": "Q16525023", "label": "NEON"}, {"id": "49", "qid": "Q15692032", "label": "ARMv7-A"}, {"id": "50", "qid": "Q16001905", "label": "Advanced Synchronization Facility"}, {"id": "51", "qid": "Q20155677", "label": "WebAssembly"}, {"id": "52", "qid": "Q16987893", "label": "Bit Manipulation Instruction Sets"}, {"id": "53", "qid": "Q48998903", "label": "Quil"}, {"id": "54", "qid": "Q17600", "label": "Advanced Vector Extensions"}]
