library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DEC7SEGVHDL is 
   port(
		aMSB : in std_logic;
		b : in std_logic;
		c : in std_logic;
		dLSB : in std_logic;					
		output: out std_logic_vector(6 downto 0); 
   );
end DEC7SEG;

architecture Behavioral of DEC7SEGVHDL is 

component DEC7SEG is 
   port(
		aMSB : in std_logic;
		b : in std_logic;
		c : in std_logic;
		dLSB : in std_logic;					
		output: out std_logic_vector(6 downto 0); 
   );
end component;

begin  

DECO : DEC7SEG port map(aMSB, b, c, dLSB, output(6 downto 0);

end Behavioral;
