module and_gate (
    input logic a,
    input logic b,
    output logic y
);
    // Combinational logic for AND gate
    assign y = a & b;
endmodule
