$date
	Mon Oct 21 15:19:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0904 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo_0904 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#15
0"
#18
1"
#21
0"
#24
0!
#36
1"
1!
#39
0"
#42
1"
#45
0"
#48
0!
#60
1"
1!
#63
0"
#66
1"
#69
0"
#72
0!
#84
1"
1!
#87
0"
#90
1"
#93
0"
#96
0!
#108
1"
1!
#111
0"
#114
1"
#117
0"
#120
0!
#132
1"
1!
#135
0"
#138
1"
#141
0"
#144
0!
#156
1"
1!
#159
0"
#162
1"
#165
0"
#168
0!
#180
1"
1!
#183
0"
#186
1"
#189
0"
#192
0!
#204
1"
1!
#207
0"
#210
1"
#213
0"
#216
0!
#228
1"
1!
#231
0"
#234
1"
#237
0"
#240
0!
#252
1"
1!
#255
0"
#258
1"
#261
0"
#264
0!
#276
1"
1!
#279
0"
#282
1"
#285
0"
#288
0!
#300
1"
1!
#303
0"
#306
1"
#309
0"
#312
0!
#324
1"
1!
#327
0"
#330
1"
#333
0"
#336
0!
#348
1"
1!
#351
0"
#354
1"
#357
0"
#360
0!
#372
1"
1!
#375
0"
#378
1"
#381
0"
#384
0!
#396
1"
1!
#399
0"
#402
1"
#405
0"
#408
0!
#420
1"
1!
#423
0"
#426
1"
#429
0"
#432
0!
#444
1"
1!
#447
0"
#450
1"
#453
0"
#456
0!
#468
1"
1!
#471
0"
#474
1"
#477
0"
#480
0!
