<html><body><samp><pre>
<!@TC:1504806855>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: GCALLSEN

# Thu Sep 07 13:54:15 2017

#Implementation: rev_8

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1504806857> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1504806857> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1504806857> | Setting time resolution to ps
@N: : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N::@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1504806857> | Top entity is set to m2s010_som.
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1504806857> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:CD630:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1504806857> | Synthesizing work.m2s010_som.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\m2s010_som_sb.vhd:17:7:17:20:@N:CD630:@XP_MSG">m2s010_som_sb.vhd(17)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:434:10:434:15:@N:CD630:@XP_MSG">smartfusion2.vhd(434)</a><!@TM:1504806857> | Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:413:10:413:16:@N:CD630:@XP_MSG">smartfusion2.vhd(413)</a><!@TM:1504806857> | Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1504806857> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:276:10:276:13:@N:CD630:@XP_MSG">smartfusion2.vhd(276)</a><!@TM:1504806857> | Synthesizing smartfusion2.mx2.syn_black_box.
Post processing for smartfusion2.mx2.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch.
Post processing for work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd:17:7:17:24:@N:CD630:@XP_MSG">m2s010_som_sb_MSS.vhd(17)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_mss.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:503:10:503:21:@N:CD630:@XP_MSG">smartfusion2.vhd(503)</a><!@TM:1504806857> | Synthesizing smartfusion2.outbuf_diff.syn_black_box.
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:403:10:403:15:@N:CD630:@XP_MSG">smartfusion2.vhd(403)</a><!@TM:1504806857> | Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:423:10:423:17:@N:CD630:@XP_MSG">smartfusion2.vhd(423)</a><!@TM:1504806857> | Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">m2s010_som_sb_MSS_syn.vhd(10)</a><!@TM:1504806857> | Synthesizing work.mss_060.def_arch.
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_7_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_gpio_7_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_7_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_6_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_gpio_6_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_6_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd:8:7:8:30:@N:CD630:@XP_MSG">m2s010_som_sb_GPIO_1_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_gpio_1_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_1_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:8:7:8:33:@N:CD630:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1504806857> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:39:7:39:13:@N:CD630:@XP_MSG">osc_comps.vhd(39)</a><!@TM:1504806857> | Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1504806857> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1504806857> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1504806857> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1504806857> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1504806857> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(11)</a><!@TM:1504806857> | Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1504806857> | Synthesizing work.coreresetp.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1504806857> | Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1504806857> | Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1504806857> | Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1504806857> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1504806857> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1504806857> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1504806857> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1504806857> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1504806857> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1504806857> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1504806857> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1504806857> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1504806857> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1504806857> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1504806857> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1504806857> | Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1504806857> | Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1504806857> | Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1504806857> | Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1504806857> | Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1504806857> | Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1504806857> | Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1504806857> | Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1504806857> | Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1504806857> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:26:7:26:18:@N:CD630:@XP_MSG">coreconfigp.vhd(26)</a><!@TM:1504806857> | Synthesizing work.coreconfigp.rtl.
Post processing for work.coreconfigp.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd:8:7:8:31:@N:CD630:@XP_MSG">m2s010_som_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1504806857> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1504806857> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1504806857> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch.
Post processing for work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd:8:7:8:37:@N:CD630:@XP_MSG">m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_sb_cam_spi_1_clk_io.def_arch.
Post processing for work.m2s010_som_sb_cam_spi_1_clk_io.def_arch
Post processing for work.m2s010_som_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd:8:7:8:29:@N:CD630:@XP_MSG">m2s010_som_ID_RES_0_IO.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_id_res_0_io.def_arch.
Post processing for work.m2s010_som_id_res_0_io.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1504806857> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1504806857> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1504806857> | Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1504806857> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1504806857> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CommsFPGA_top.vhd:75:7:75:20:@N:CD630:@XP_MSG">CommsFPGA_top.vhd(75)</a><!@TM:1504806857> | Synthesizing work.commsfpga_top.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CommsFPGA_top.vhd:227:10:227:25:@N:CD364:@XP_MSG">CommsFPGA_top.vhd(227)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CommsFPGA_top.vhd:178:9:178:19:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(178)</a><!@TM:1504806857> | Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder.vhd:41:7:41:21:@N:CD630:@XP_MSG">ManchesDecoder.vhd(41)</a><!@TM:1504806857> | Synthesizing work.manchesdecoder.v1.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:49:7:49:24:@N:CD630:@XP_MSG">ReadFIFO_Write_SM.vhd(49)</a><!@TM:1504806857> | Synthesizing work.readfifo_write_sm.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:113:30:113:32:@N:CD231:@XP_MSG">ReadFIFO_Write_SM.vhd(113)</a><!@TM:1504806857> | Using onehot encoding for type readfifo_wr_state_type. For example, enumeration idle is mapped to "10000000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:148:6:148:20:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(148)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:175:3:175:17:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(175)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:252:8:252:25:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(252)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:260:27:260:34:@W:CG296:@XP_MSG">ReadFIFO_Write_SM.vhd(260)</a><!@TM:1504806857> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:266:35:266:45:@W:CG290:@XP_MSG">ReadFIFO_Write_SM.vhd(266)</a><!@TM:1504806857> | Referenced variable sm_advance is not in sensitivity list.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:305:14:305:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(305)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:343:14:343:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(343)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:372:14:372:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(372)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:373:14:373:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(373)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:396:14:396:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(396)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:433:14:433:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(433)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:435:14:435:30:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(435)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:452:14:452:27:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(452)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:454:14:454:30:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(454)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:513:14:513:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(513)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:531:14:531:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(531)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:550:14:550:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(550)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:564:14:564:26:@N:CD364:@XP_MSG">ReadFIFO_Write_SM.vhd(564)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CRC16_Generator.vhd:43:7:43:22:@N:CD630:@XP_MSG">CRC16_Generator.vhd(43)</a><!@TM:1504806857> | Synthesizing work.crc16_generator.imp_crc.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CRC16_Generator.vhd:85:4:85:10:@N:CD364:@XP_MSG">CRC16_Generator.vhd(85)</a><!@TM:1504806857> | Removing redundant assignment.
Post processing for work.crc16_generator.imp_crc
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CRC16_Generator.vhd:79:6:79:8:@W:CL113:@XP_MSG">CRC16_Generator.vhd(79)</a><!@TM:1504806857> | Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Post processing for work.readfifo_write_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:170:4:170:6:@W:CL169:@XP_MSG">ReadFIFO_Write_SM.vhd(170)</a><!@TM:1504806857> | Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:207:4:207:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(207)</a><!@TM:1504806857> | Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:207:4:207:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(207)</a><!@TM:1504806857> | Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:143:4:143:6:@W:CL117:@XP_MSG">ReadFIFO_Write_SM.vhd(143)</a><!@TM:1504806857> | Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:262:4:262:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(262)</a><!@TM:1504806857> | Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:262:4:262:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(262)</a><!@TM:1504806857> | Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:262:4:262:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(262)</a><!@TM:1504806857> | Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:186:4:186:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(186)</a><!@TM:1504806857> | Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:186:4:186:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(186)</a><!@TM:1504806857> | Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:242:4:242:6:@W:CL113:@XP_MSG">ReadFIFO_Write_SM.vhd(242)</a><!@TM:1504806857> | Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:278:6:278:8:@W:CL190:@XP_MSG">ReadFIFO_Write_SM.vhd(278)</a><!@TM:1504806857> | Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:278:6:278:8:@W:CL260:@XP_MSG">ReadFIFO_Write_SM.vhd(278)</a><!@TM:1504806857> | Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:34:7:34:16:@N:CD630:@XP_MSG">AFE_RX_SM.vhd(34)</a><!@TM:1504806857> | Synthesizing work.afe_rx_sm.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:73:25:73:27:@N:CD231:@XP_MSG">AFE_RX_SM.vhd(73)</a><!@TM:1504806857> | Using onehot encoding for type afe_rx_state_type. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:119:8:119:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(119)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:122:8:122:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(122)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:123:8:123:22:@N:CD364:@XP_MSG">AFE_RX_SM.vhd(123)</a><!@TM:1504806857> | Removing redundant assignment.
Post processing for work.afe_rx_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:91:4:91:6:@W:CL169:@XP_MSG">AFE_RX_SM.vhd(91)</a><!@TM:1504806857> | Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:42:7:42:29:@N:CD630:@XP_MSG">ManchesDecoder_Adapter.vhd(42)</a><!@TM:1504806857> | Synthesizing work.manchesdecoder_adapter.v1.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:214:2:214:9:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(214)</a><!@TM:1504806857> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:218:36:218:48:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(218)</a><!@TM:1504806857> | Referenced variable clock_adjust is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:231:25:231:32:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(231)</a><!@TM:1504806857> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:235:38:235:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(235)</a><!@TM:1504806857> | Referenced variable clock_adjust is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:243:26:243:33:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(243)</a><!@TM:1504806857> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:247:38:247:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(247)</a><!@TM:1504806857> | Referenced variable clock_adjust is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:76:9:76:23:@W:CD638:@XP_MSG">ManchesDecoder_Adapter.vhd(76)</a><!@TM:1504806857> | Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:87:9:87:20:@W:CD638:@XP_MSG">ManchesDecoder_Adapter.vhd(87)</a><!@TM:1504806857> | Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:39:7:39:23:@N:CD630:@XP_MSG">IdleLineDetector.vhd(39)</a><!@TM:1504806857> | Synthesizing work.idlelinedetector.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:84:10:84:24:@N:CD364:@XP_MSG">IdleLineDetector.vhd(84)</a><!@TM:1504806857> | Removing redundant assignment.
Post processing for work.idlelinedetector.behavioral
Post processing for work.manchesdecoder_adapter.v1
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:102:4:102:6:@W:CL169:@XP_MSG">ManchesDecoder_Adapter.vhd(102)</a><!@TM:1504806857> | Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:102:4:102:6:@W:CL265:@XP_MSG">ManchesDecoder_Adapter.vhd(102)</a><!@TM:1504806857> | Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:102:4:102:6:@W:CL271:@XP_MSG">ManchesDecoder_Adapter.vhd(102)</a><!@TM:1504806857> | Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:102:4:102:6:@W:CL271:@XP_MSG">ManchesDecoder_Adapter.vhd(102)</a><!@TM:1504806857> | Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:245:4:245:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(245)</a><!@TM:1504806857> | Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:233:4:233:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(233)</a><!@TM:1504806857> | Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesDecoder_Adapter.vhd:216:4:216:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(216)</a><!@TM:1504806857> | Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Post processing for work.manchesdecoder.v1
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesEncoder.vhd:40:7:40:21:@N:CD630:@XP_MSG">ManchesEncoder.vhd(40)</a><!@TM:1504806857> | Synthesizing work.manchesencoder.behavioral.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesEncoder.vhd:77:7:77:15:@W:CD638:@XP_MSG">ManchesEncoder.vhd(77)</a><!@TM:1504806857> | Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ManchesEncoder.vhd:85:7:85:20:@W:CD638:@XP_MSG">ManchesEncoder.vhd(85)</a><!@TM:1504806857> | Signal tx_preamble_d is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:48:7:48:12:@N:CD630:@XP_MSG">TX_SM.vhd(48)</a><!@TM:1504806857> | Synthesizing work.tx_sm.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:101:21:101:23:@N:CD231:@XP_MSG">TX_SM.vhd(101)</a><!@TM:1504806857> | Using onehot encoding for type tx_state_type. For example, enumeration idle is mapped to "100000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:287:14:287:27:@N:CD364:@XP_MSG">TX_SM.vhd(287)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:316:14:316:30:@N:CD364:@XP_MSG">TX_SM.vhd(316)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:372:14:372:30:@N:CD364:@XP_MSG">TX_SM.vhd(372)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:389:14:389:30:@N:CD364:@XP_MSG">TX_SM.vhd(389)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:409:14:409:30:@N:CD364:@XP_MSG">TX_SM.vhd(409)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:429:14:429:30:@N:CD364:@XP_MSG">TX_SM.vhd(429)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:95:9:95:26:@W:CD638:@XP_MSG">TX_SM.vhd(95)</a><!@TM:1504806857> | Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.tx_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL111:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL113:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:120:4:120:6:@W:CL113:@XP_MSG">TX_SM.vhd(120)</a><!@TM:1504806857> | Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:120:4:120:6:@W:CL113:@XP_MSG">TX_SM.vhd(120)</a><!@TM:1504806857> | Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL190:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@W:CL260:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:41:7:41:28:@N:CD630:@XP_MSG">TX_Collision_Detector.vhd(41)</a><!@TM:1504806857> | Synthesizing work.tx_collision_detector.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:134:8:134:23:@N:CD364:@XP_MSG">TX_Collision_Detector.vhd(134)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:135:8:135:23:@N:CD364:@XP_MSG">TX_Collision_Detector.vhd(135)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:136:8:136:23:@N:CD364:@XP_MSG">TX_Collision_Detector.vhd(136)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:137:8:137:23:@N:CD364:@XP_MSG">TX_Collision_Detector.vhd(137)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:138:8:138:23:@N:CD364:@XP_MSG">TX_Collision_Detector.vhd(138)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:202:8:202:27:@N:CD364:@XP_MSG">TX_Collision_Detector.vhd(202)</a><!@TM:1504806857> | Removing redundant assignment.
Post processing for work.tx_collision_detector.behavioral
Post processing for work.manchesencoder.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:48:7:48:12:@N:CD630:@XP_MSG">FIFOs.vhd(48)</a><!@TM:1504806857> | Synthesizing work.fifos.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:231:5:231:23:@N:CD364:@XP_MSG">FIFOs.vhd(231)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:244:5:244:22:@N:CD364:@XP_MSG">FIFOs.vhd(244)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:269:3:269:29:@N:CD364:@XP_MSG">FIFOs.vhd(269)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:92:9:92:19:@W:CD638:@XP_MSG">FIFOs.vhd(92)</a><!@TM:1504806857> | Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:93:9:93:19:@W:CD638:@XP_MSG">FIFOs.vhd(93)</a><!@TM:1504806857> | Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd:19:7:19:16:@N:CD630:@XP_MSG">FIFO_8Kx9.vhd(19)</a><!@TM:1504806857> | Synthesizing work.fifo_8kx9.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:37:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1504806857> | Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1504806857> | Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1504806857> | Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1504806857> | Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1504806857> | Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1504806857> | Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1504806857> | Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1504806857> | Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1504806857> | Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1504806857> | Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1504806857> | Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1504806857> | Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1504806857> | Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1504806857> | Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1504806857> | Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1504806857> | Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1504806857> | Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1504806857> | Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1504806857> | Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1504806857> | Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1504806857> | Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1504806857> | Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1504806857> | Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1504806857> | Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1504806857> | Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1504806857> | Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:8:7:8:40:@N:CD630:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(8)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd:8:7:8:38:@N:CD630:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd(8)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:588:10:588:17:@N:CD630:@XP_MSG">smartfusion2.vhd(588)</a><!@TM:1504806857> | Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29)</a><!@TM:1504806857> | Signal B_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28)</a><!@TM:1504806857> | Signal A_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27)</a><!@TM:1504806857> | Signal B_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26)</a><!@TM:1504806857> | Signal A_SB_CORRECT is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:43:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:629:33:629:47:@W:CD434:@XP_MSG">corefifo_async.vhd(629)</a><!@TM:1504806857> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:821:14:821:21:@N:CD364:@XP_MSG">corefifo_async.vhd(821)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:866:12:866:19:@N:CD364:@XP_MSG">corefifo_async.vhd(866)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CD638:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1504806857> | Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:177:10:177:21:@W:CD638:@XP_MSG">corefifo_async.vhd(177)</a><!@TM:1504806857> | Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:185:10:185:25:@W:CD638:@XP_MSG">corefifo_async.vhd(185)</a><!@TM:1504806857> | Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CD638:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1504806857> | Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:51:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1504806857> | Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1504806857> | Signal i is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:48:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CL240:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1504806857> | Signal re_top_p is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CL240:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1504806857> | Signal almostemptyi_fwft is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1504806857> | Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1504806857> | Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1504806857> | Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1504806857> | Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1504806857> | Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1504806857> | Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:645:6:645:8:@W:CL169:@XP_MSG">corefifo_async.vhd(645)</a><!@TM:1504806857> | Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:595:6:595:8:@W:CL169:@XP_MSG">corefifo_async.vhd(595)</a><!@TM:1504806857> | Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:582:3:582:24:@W:CL168:@XP_MSG">corefifo_async.vhd(582)</a><!@TM:1504806857> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:568:3:568:21:@W:CL168:@XP_MSG">corefifo_async.vhd(568)</a><!@TM:1504806857> | Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1504806857> | Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1504806857> | Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1504806857> | Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1504806857> | Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1504806857> | Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1504806857> | Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1504806857> | Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1504806857> | Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1240:6:1240:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1240)</a><!@TM:1504806857> | Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1226:6:1226:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1226)</a><!@TM:1504806857> | Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1129:6:1129:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1129)</a><!@TM:1504806857> | Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1114:6:1114:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1114)</a><!@TM:1504806857> | Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1100:6:1100:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1100)</a><!@TM:1504806857> | Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1087:6:1087:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1087)</a><!@TM:1504806857> | Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1504806857> | Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1504806857> | Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1504806857> | Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1504806857> | Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1504806857> | Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.</font>
Post processing for work.fifo_8kx9.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd:19:7:19:16:@N:CD630:@XP_MSG">FIFO_2Kx8.vhd(19)</a><!@TM:1504806857> | Synthesizing work.fifo_2kx8.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:37:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1504806857> | Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1504806857> | Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1504806857> | Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1504806857> | Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1504806857> | Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1504806857> | Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1504806857> | Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1504806857> | Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1504806857> | Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1504806857> | Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1504806857> | Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1504806857> | Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1504806857> | Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1504806857> | Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1504806857> | Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1504806857> | Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1504806857> | Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1504806857> | Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1504806857> | Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1504806857> | Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1504806857> | Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1504806857> | Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1504806857> | Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1504806857> | Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1504806857> | Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1504806857> | Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:8:7:8:40:@N:CD630:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(8)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd:8:7:8:38:@N:CD630:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd(8)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29)</a><!@TM:1504806857> | Signal B_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28)</a><!@TM:1504806857> | Signal A_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27)</a><!@TM:1504806857> | Signal B_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26)</a><!@TM:1504806857> | Signal A_SB_CORRECT is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:43:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:629:33:629:47:@W:CD434:@XP_MSG">corefifo_async.vhd(629)</a><!@TM:1504806857> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:821:14:821:21:@N:CD364:@XP_MSG">corefifo_async.vhd(821)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:866:12:866:19:@N:CD364:@XP_MSG">corefifo_async.vhd(866)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CD638:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1504806857> | Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:177:10:177:21:@W:CD638:@XP_MSG">corefifo_async.vhd(177)</a><!@TM:1504806857> | Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:185:10:185:25:@W:CD638:@XP_MSG">corefifo_async.vhd(185)</a><!@TM:1504806857> | Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CD638:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1504806857> | Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:51:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1504806857> | Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1504806857> | Signal i is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:48:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1504806857> | Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:186:10:186:18:@W:CL240:@XP_MSG">corefifo_async.vhd(186)</a><!@TM:1504806857> | Signal re_top_p is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:174:10:174:27:@W:CL240:@XP_MSG">corefifo_async.vhd(174)</a><!@TM:1504806857> | Signal almostemptyi_fwft is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL169:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1504806857> | Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:751:6:751:8:@W:CL169:@XP_MSG">corefifo_async.vhd(751)</a><!@TM:1504806857> | Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1504806857> | Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:673:6:673:8:@W:CL169:@XP_MSG">corefifo_async.vhd(673)</a><!@TM:1504806857> | Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1504806857> | Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:658:6:658:8:@W:CL169:@XP_MSG">corefifo_async.vhd(658)</a><!@TM:1504806857> | Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:645:6:645:8:@W:CL169:@XP_MSG">corefifo_async.vhd(645)</a><!@TM:1504806857> | Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:595:6:595:8:@W:CL169:@XP_MSG">corefifo_async.vhd(595)</a><!@TM:1504806857> | Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:582:3:582:24:@W:CL168:@XP_MSG">corefifo_async.vhd(582)</a><!@TM:1504806857> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:568:3:568:21:@W:CL168:@XP_MSG">corefifo_async.vhd(568)</a><!@TM:1504806857> | Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@W:CL111:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806857> | All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@W:CL111:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806857> | All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1504806857> | Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1504806857> | Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1504806857> | Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1504806857> | Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1504806857> | Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1504806857> | Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1504806857> | Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1504806857> | Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1240:6:1240:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1240)</a><!@TM:1504806857> | Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1226:6:1226:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1226)</a><!@TM:1504806857> | Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1142:6:1142:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1142)</a><!@TM:1504806857> | Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1129:6:1129:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1129)</a><!@TM:1504806857> | Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1114:6:1114:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1114)</a><!@TM:1504806857> | Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1100:6:1100:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1100)</a><!@TM:1504806857> | Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1087:6:1087:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1087)</a><!@TM:1504806857> | Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1504806857> | Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:1042:6:1042:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1042)</a><!@TM:1504806857> | Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1504806857> | Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1504806857> | Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:642:6:642:8:@W:CL169:@XP_MSG">COREFIFO.vhd(642)</a><!@TM:1504806857> | Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.</font>
Post processing for work.fifo_2kx8.rtl
Post processing for work.fifos.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:264:4:264:6:@W:CL169:@XP_MSG">FIFOs.vhd(264)</a><!@TM:1504806857> | Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:56:7:56:12:@N:CD630:@XP_MSG">uP_if.vhd(56)</a><!@TM:1504806857> | Synthesizing work.up_if.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:322:8:322:20:@N:CD364:@XP_MSG">uP_if.vhd(322)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:424:10:424:30:@N:CD364:@XP_MSG">uP_if.vhd(424)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:425:10:425:24:@N:CD364:@XP_MSG">uP_if.vhd(425)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:426:10:426:24:@N:CD364:@XP_MSG">uP_if.vhd(426)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:427:10:427:25:@N:CD364:@XP_MSG">uP_if.vhd(427)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:428:10:428:29:@N:CD364:@XP_MSG">uP_if.vhd(428)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:429:10:429:29:@N:CD364:@XP_MSG">uP_if.vhd(429)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:430:10:430:29:@N:CD364:@XP_MSG">uP_if.vhd(430)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:431:10:431:29:@N:CD364:@XP_MSG">uP_if.vhd(431)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:432:10:432:29:@N:CD364:@XP_MSG">uP_if.vhd(432)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:433:10:433:29:@N:CD364:@XP_MSG">uP_if.vhd(433)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:434:10:434:29:@N:CD364:@XP_MSG">uP_if.vhd(434)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:435:10:435:29:@N:CD364:@XP_MSG">uP_if.vhd(435)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:436:10:436:29:@N:CD364:@XP_MSG">uP_if.vhd(436)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:437:10:437:29:@N:CD364:@XP_MSG">uP_if.vhd(437)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:438:10:438:29:@N:CD364:@XP_MSG">uP_if.vhd(438)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:439:10:439:29:@N:CD364:@XP_MSG">uP_if.vhd(439)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:440:10:440:29:@N:CD364:@XP_MSG">uP_if.vhd(440)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:441:10:441:29:@N:CD364:@XP_MSG">uP_if.vhd(441)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:442:10:442:29:@N:CD364:@XP_MSG">uP_if.vhd(442)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:443:10:443:29:@N:CD364:@XP_MSG">uP_if.vhd(443)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:444:10:444:29:@N:CD364:@XP_MSG">uP_if.vhd(444)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:445:10:445:29:@N:CD364:@XP_MSG">uP_if.vhd(445)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:446:10:446:29:@N:CD364:@XP_MSG">uP_if.vhd(446)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:447:10:447:29:@N:CD364:@XP_MSG">uP_if.vhd(447)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:448:10:448:29:@N:CD364:@XP_MSG">uP_if.vhd(448)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:449:10:449:29:@N:CD364:@XP_MSG">uP_if.vhd(449)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:450:10:450:29:@N:CD364:@XP_MSG">uP_if.vhd(450)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:451:10:451:29:@N:CD364:@XP_MSG">uP_if.vhd(451)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:545:12:545:27:@N:CD364:@XP_MSG">uP_if.vhd(545)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:549:14:549:25:@N:CD364:@XP_MSG">uP_if.vhd(549)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:571:8:571:19:@N:CD364:@XP_MSG">uP_if.vhd(571)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:586:10:586:24:@N:CD364:@XP_MSG">uP_if.vhd(586)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:595:28:595:43:@W:CD434:@XP_MSG">uP_if.vhd(595)</a><!@TM:1504806857> | Signal scratch_pad_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:594:19:594:26:@W:CG296:@XP_MSG">uP_if.vhd(594)</a><!@TM:1504806857> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:651:28:651:44:@W:CG290:@XP_MSG">uP_if.vhd(651)</a><!@TM:1504806857> | Referenced variable mac_3_byte_6_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:619:28:619:44:@W:CG290:@XP_MSG">uP_if.vhd(619)</a><!@TM:1504806857> | Referenced variable mac_1_byte_2_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:649:28:649:44:@W:CG290:@XP_MSG">uP_if.vhd(649)</a><!@TM:1504806857> | Referenced variable mac_3_byte_5_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:617:28:617:44:@W:CG290:@XP_MSG">uP_if.vhd(617)</a><!@TM:1504806857> | Referenced variable mac_1_byte_1_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:647:28:647:44:@W:CG290:@XP_MSG">uP_if.vhd(647)</a><!@TM:1504806857> | Referenced variable mac_3_byte_4_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:613:28:613:42:@W:CG290:@XP_MSG">uP_if.vhd(613)</a><!@TM:1504806857> | Referenced variable i_int_mask_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:645:28:645:44:@W:CG290:@XP_MSG">uP_if.vhd(645)</a><!@TM:1504806857> | Referenced variable mac_3_byte_3_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:643:28:643:44:@W:CG290:@XP_MSG">uP_if.vhd(643)</a><!@TM:1504806857> | Referenced variable mac_3_byte_2_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:641:28:641:44:@W:CG290:@XP_MSG">uP_if.vhd(641)</a><!@TM:1504806857> | Referenced variable mac_3_byte_1_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:615:28:615:38:@W:CG290:@XP_MSG">uP_if.vhd(615)</a><!@TM:1504806857> | Referenced variable status_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:639:28:639:44:@W:CG290:@XP_MSG">uP_if.vhd(639)</a><!@TM:1504806857> | Referenced variable mac_2_byte_6_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:609:28:609:39:@W:CG290:@XP_MSG">uP_if.vhd(609)</a><!@TM:1504806857> | Referenced variable control_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:637:28:637:44:@W:CG290:@XP_MSG">uP_if.vhd(637)</a><!@TM:1504806857> | Referenced variable mac_2_byte_5_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:635:28:635:44:@W:CG290:@XP_MSG">uP_if.vhd(635)</a><!@TM:1504806857> | Referenced variable mac_2_byte_4_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:604:28:604:43:@W:CG290:@XP_MSG">uP_if.vhd(604)</a><!@TM:1504806857> | Referenced variable rx_packet_depth is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:633:28:633:44:@W:CG290:@XP_MSG">uP_if.vhd(633)</a><!@TM:1504806857> | Referenced variable mac_2_byte_3_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:663:28:663:44:@W:CG290:@XP_MSG">uP_if.vhd(663)</a><!@TM:1504806857> | Referenced variable mac_4_byte_6_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:631:28:631:44:@W:CG290:@XP_MSG">uP_if.vhd(631)</a><!@TM:1504806857> | Referenced variable mac_2_byte_2_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:661:28:661:44:@W:CG290:@XP_MSG">uP_if.vhd(661)</a><!@TM:1504806857> | Referenced variable mac_4_byte_5_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:629:28:629:44:@W:CG290:@XP_MSG">uP_if.vhd(629)</a><!@TM:1504806857> | Referenced variable mac_2_byte_1_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:659:28:659:44:@W:CG290:@XP_MSG">uP_if.vhd(659)</a><!@TM:1504806857> | Referenced variable mac_4_byte_4_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:627:28:627:44:@W:CG290:@XP_MSG">uP_if.vhd(627)</a><!@TM:1504806857> | Referenced variable mac_1_byte_6_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:657:28:657:44:@W:CG290:@XP_MSG">uP_if.vhd(657)</a><!@TM:1504806857> | Referenced variable mac_4_byte_3_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:625:28:625:44:@W:CG290:@XP_MSG">uP_if.vhd(625)</a><!@TM:1504806857> | Referenced variable mac_1_byte_5_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:655:28:655:44:@W:CG290:@XP_MSG">uP_if.vhd(655)</a><!@TM:1504806857> | Referenced variable mac_4_byte_2_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:623:28:623:44:@W:CG290:@XP_MSG">uP_if.vhd(623)</a><!@TM:1504806857> | Referenced variable mac_1_byte_4_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:653:28:653:44:@W:CG290:@XP_MSG">uP_if.vhd(653)</a><!@TM:1504806857> | Referenced variable mac_4_byte_1_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:621:28:621:44:@W:CG290:@XP_MSG">uP_if.vhd(621)</a><!@TM:1504806857> | Referenced variable mac_1_byte_3_reg is not in sensitivity list.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:712:10:712:25:@N:CD364:@XP_MSG">uP_if.vhd(712)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:718:10:718:25:@N:CD364:@XP_MSG">uP_if.vhd(718)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:50:7:50:17:@N:CD630:@XP_MSG">Interrupts.vhd(50)</a><!@TM:1504806857> | Synthesizing work.interrupts.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:191:10:191:30:@N:CD364:@XP_MSG">Interrupts.vhd(191)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:194:8:194:28:@N:CD364:@XP_MSG">Interrupts.vhd(194)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:224:4:224:24:@N:CD364:@XP_MSG">Interrupts.vhd(224)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:225:4:225:22:@N:CD364:@XP_MSG">Interrupts.vhd(225)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:228:2:228:22:@N:CD364:@XP_MSG">Interrupts.vhd(228)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:229:2:229:20:@N:CD364:@XP_MSG">Interrupts.vhd(229)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:204:62:204:78:@W:CD434:@XP_MSG">Interrupts.vhd(204)</a><!@TM:1504806857> | Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:205:38:205:58:@W:CD434:@XP_MSG">Interrupts.vhd(205)</a><!@TM:1504806857> | Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:205:60:205:80:@W:CD434:@XP_MSG">Interrupts.vhd(205)</a><!@TM:1504806857> | Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:260:4:260:24:@N:CD364:@XP_MSG">Interrupts.vhd(260)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:263:8:263:28:@N:CD364:@XP_MSG">Interrupts.vhd(263)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:281:10:281:30:@N:CD364:@XP_MSG">Interrupts.vhd(281)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:284:8:284:28:@N:CD364:@XP_MSG">Interrupts.vhd(284)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:302:4:302:24:@N:CD364:@XP_MSG">Interrupts.vhd(302)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:305:8:305:28:@N:CD364:@XP_MSG">Interrupts.vhd(305)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:323:10:323:30:@N:CD364:@XP_MSG">Interrupts.vhd(323)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:326:8:326:28:@N:CD364:@XP_MSG">Interrupts.vhd(326)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:344:4:344:20:@N:CD364:@XP_MSG">Interrupts.vhd(344)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:347:8:347:24:@N:CD364:@XP_MSG">Interrupts.vhd(347)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:365:4:365:18:@N:CD364:@XP_MSG">Interrupts.vhd(365)</a><!@TM:1504806857> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:368:8:368:22:@N:CD364:@XP_MSG">Interrupts.vhd(368)</a><!@TM:1504806857> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:106:9:106:27:@W:CD638:@XP_MSG">Interrupts.vhd(106)</a><!@TM:1504806857> | Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:108:9:108:27:@W:CD638:@XP_MSG">Interrupts.vhd(108)</a><!@TM:1504806857> | Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:110:9:110:27:@W:CD638:@XP_MSG">Interrupts.vhd(110)</a><!@TM:1504806857> | Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.interrupts.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:110:9:110:27:@W:CL240:@XP_MSG">Interrupts.vhd(110)</a><!@TM:1504806857> | Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:108:9:108:27:@W:CL240:@XP_MSG">Interrupts.vhd(108)</a><!@TM:1504806857> | Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:106:9:106:27:@W:CL240:@XP_MSG">Interrupts.vhd(106)</a><!@TM:1504806857> | Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL169:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL169:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL169:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@A:CL282:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Feedback mux created for signal tx_FIFO_UNDERRUN_int_d[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@A:CL282:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Feedback mux created for signal col_detect_int_d[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:252:6:252:8:@W:CL190:@XP_MSG">Interrupts.vhd(252)</a><!@TM:1504806857> | Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:273:6:273:8:@W:CL190:@XP_MSG">Interrupts.vhd(273)</a><!@TM:1504806857> | Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:315:6:315:8:@W:CL190:@XP_MSG">Interrupts.vhd(315)</a><!@TM:1504806857> | Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL190:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:252:6:252:8:@W:CL169:@XP_MSG">Interrupts.vhd(252)</a><!@TM:1504806857> | Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:273:6:273:8:@W:CL169:@XP_MSG">Interrupts.vhd(273)</a><!@TM:1504806857> | Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:315:6:315:8:@W:CL169:@XP_MSG">Interrupts.vhd(315)</a><!@TM:1504806857> | Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL260:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.up_if.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:461:8:461:10:@W:CL169:@XP_MSG">uP_if.vhd(461)</a><!@TM:1504806857> | Pruning unused register scratch_pad_reg_4(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\uP_if.vhd:597:8:597:10:@W:CL117:@XP_MSG">uP_if.vhd(597)</a><!@TM:1504806857> | Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TriDebounce.vhd:22:7:22:18:@N:CD630:@XP_MSG">TriDebounce.vhd(22)</a><!@TM:1504806857> | Synthesizing work.tridebounce.behavioral.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Debounce.vhd:22:7:22:15:@N:CD630:@XP_MSG">Debounce.vhd(22)</a><!@TM:1504806857> | Synthesizing work.debounce.behavioral.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Debounce.vhd:47:17:47:24:@W:CG296:@XP_MSG">Debounce.vhd(47)</a><!@TM:1504806857> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Debounce.vhd:52:11:52:22:@W:CG290:@XP_MSG">Debounce.vhd(52)</a><!@TM:1504806857> | Referenced variable debounce_in is not in sensitivity list.</font>
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CommsFPGA_top.vhd:178:9:178:19:@W:CL240:@XP_MSG">CommsFPGA_top.vhd(178)</a><!@TM:1504806857> | Signal iData_FAIL is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd:8:7:8:38:@N:CD630:@XP_MSG">m2s010_som_CommsFPGA_CCC_0_FCCC.vhd(8)</a><!@TM:1504806857> | Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch.
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@N:CL189:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Register bit tx_FIFO_UNDERRUN_int_d(0) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL260:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:411:6:411:8:@W:CL279:@XP_MSG">Interrupts.vhd(411)</a><!@TM:1504806857> | Pruning register bits 5 to 4 of iint_reg(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:411:6:411:8:@N:CL189:@XP_MSG">Interrupts.vhd(411)</a><!@TM:1504806857> | Register bit iint_reg(2) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:411:6:411:8:@W:CL260:@XP_MSG">Interrupts.vhd(411)</a><!@TM:1504806857> | Pruning register bit 2 of iint_reg(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL169:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:379:6:379:8:@W:CL169:@XP_MSG">Interrupts.vhd(379)</a><!@TM:1504806857> | Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:57:4:57:14:@W:CL246:@XP_MSG">Interrupts.vhd(57)</a><!@TM:1504806857> | Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:57:4:57:14:@W:CL247:@XP_MSG">Interrupts.vhd(57)</a><!@TM:1504806857> | Input port bit 2 of apb3_wdata(7 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:67:4:67:16:@W:CL246:@XP_MSG">Interrupts.vhd(67)</a><!@TM:1504806857> | Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:67:4:67:16:@W:CL247:@XP_MSG">Interrupts.vhd(67)</a><!@TM:1504806857> | Input port bit 2 of int_mask_reg(7 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:53:4:53:10:@N:CL159:@XP_MSG">Interrupts.vhd(53)</a><!@TM:1504806857> | Input clk16x is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:61:4:61:20:@N:CL159:@XP_MSG">Interrupts.vhd(61)</a><!@TM:1504806857> | Input TX_FIFO_UNDERRUN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:62:4:62:20:@N:CL159:@XP_MSG">Interrupts.vhd(62)</a><!@TM:1504806857> | Input TX_FIFO_OVERFLOW is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\Interrupts.vhd:64:4:64:20:@N:CL159:@XP_MSG">Interrupts.vhd(64)</a><!@TM:1504806857> | Input RX_FIFO_OVERFLOW is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd:81:6:81:12:@N:CL159:@XP_MSG">corefifo_async.vhd(81)</a><!@TM:1504806857> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:23:4:23:11:@N:CL159:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(23)</a><!@TM:1504806857> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd:24:4:24:9:@N:CL159:@XP_MSG">FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(24)</a><!@TM:1504806857> | Input CLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd:109:6:109:11:@N:CL159:@XP_MSG">COREFIFO.vhd(109)</a><!@TM:1504806857> | Input MEMRD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd:81:6:81:12:@N:CL159:@XP_MSG">corefifo_async.vhd(81)</a><!@TM:1504806857> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:23:4:23:11:@N:CL159:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(23)</a><!@TM:1504806857> | Input RESET_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd:24:4:24:9:@N:CL159:@XP_MSG">FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(24)</a><!@TM:1504806857> | Input CLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd:109:6:109:11:@N:CL159:@XP_MSG">COREFIFO.vhd(109)</a><!@TM:1504806857> | Input MEMRD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\FIFOs.vhd:77:1:77:20:@N:CL159:@XP_MSG">FIFOs.vhd(77)</a><!@TM:1504806857> | Input rx_packet_avail_int is unused.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:113:4:113:6:@N:CL135:@XP_MSG">TX_Collision_Detector.vhd(113)</a><!@TM:1504806857> | Found sequential shift TX_FIFO_DOUT_d5 with address depth of 5 words and data bit width of 8.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_Collision_Detector.vhd:154:4:154:6:@W:CL177:@XP_MSG">TX_Collision_Detector.vhd(154)</a><!@TM:1504806857> | Sharing sequential element tx_col_detect_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\TX_SM.vhd:149:6:149:8:@N:CL201:@XP_MSG">TX_SM.vhd(149)</a><!@TM:1504806857> | Trying to extract state machine for register TX_STATE.
Extracted state machine for register TX_STATE
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@N:CL201:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Trying to extract state machine for register Idle_Debug_SM.
Extracted state machine for register Idle_Debug_SM
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1504806857> | Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\IdleLineDetector.vhd:48:1:48:10:@N:CL159:@XP_MSG">IdleLineDetector.vhd(48)</a><!@TM:1504806857> | Input TX_Enable is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:149:6:149:8:@N:CL201:@XP_MSG">AFE_RX_SM.vhd(149)</a><!@TM:1504806857> | Trying to extract state machine for register AFE_RX_STATE.
Extracted state machine for register AFE_RX_STATE
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   100000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:44:4:44:17:@N:CL159:@XP_MSG">AFE_RX_SM.vhd(44)</a><!@TM:1504806857> | Input RX_FIFO_Empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\AFE_RX_SM.vhd:48:4:48:17:@N:CL159:@XP_MSG">AFE_RX_SM.vhd(48)</a><!@TM:1504806857> | Input rx_packet_end is unused.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:262:4:262:6:@N:CL135:@XP_MSG">ReadFIFO_Write_SM.vhd(262)</a><!@TM:1504806857> | Found sequential shift rx_fifo_din_d3 with address depth of 3 words and data bit width of 8.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:278:6:278:8:@N:CL201:@XP_MSG">ReadFIFO_Write_SM.vhd(278)</a><!@TM:1504806857> | Trying to extract state machine for register ReadFIFO_WR_STATE.
Extracted state machine for register ReadFIFO_WR_STATE
State machine has 10 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\ReadFIFO_Write_SM.vhd:72:4:72:13:@N:CL159:@XP_MSG">ReadFIFO_Write_SM.vhd(72)</a><!@TM:1504806857> | Input TX_Enable is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\hdl\CommsFPGA_top.vhd:94:6:94:12:@W:CL247:@XP_MSG">CommsFPGA_top.vhd(94)</a><!@TM:1504806857> | Input port bit 0 of id_res(3 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1504806857> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1504806857> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1504806857> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:108:0:108:8:@N:CL159:@XP_MSG">coreapb3.vhd(108)</a><!@TM:1504806857> | Input PRDATAS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:109:0:109:8:@N:CL159:@XP_MSG">coreapb3.vhd(109)</a><!@TM:1504806857> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@N:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1504806857> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@N:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1504806857> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@N:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1504806857> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@N:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1504806857> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1504806857> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1504806857> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1504806857> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1504806857> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1504806857> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1504806857> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1504806857> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1504806857> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1504806857> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:125:0:125:8:@N:CL159:@XP_MSG">coreapb3.vhd(125)</a><!@TM:1504806857> | Input PREADYS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:126:0:126:8:@N:CL159:@XP_MSG">coreapb3.vhd(126)</a><!@TM:1504806857> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@N:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1504806857> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@N:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1504806857> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@N:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1504806857> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@N:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1504806857> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1504806857> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1504806857> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1504806857> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1504806857> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1504806857> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1504806857> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1504806857> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1504806857> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1504806857> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:142:0:142:9:@N:CL159:@XP_MSG">coreapb3.vhd(142)</a><!@TM:1504806857> | Input PSLVERRS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:143:0:143:9:@N:CL159:@XP_MSG">coreapb3.vhd(143)</a><!@TM:1504806857> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@N:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1504806857> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@N:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1504806857> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@N:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1504806857> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@N:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1504806857> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1504806857> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1504806857> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1504806857> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1504806857> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1504806857> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1504806857> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1504806857> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1504806857> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1504806857> | Input PSLVERRS15 is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:517:8:517:10:@N:CL201:@XP_MSG">coreconfigp.vhd(517)</a><!@TM:1504806857> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1504806857> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:CL201:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1504806857> | Trying to extract state machine for register sm2_state.
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1504806857> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1504806857> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1504806857> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1504806857> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806857> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@N:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1504806857> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@N:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1504806857> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@N:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1504806857> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@N:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1504806857> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@N:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1504806857> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@N:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1504806857> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@N:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1504806857> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@N:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1504806857> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@N:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1504806857> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@N:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1504806857> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@N:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1504806857> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@N:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1504806857> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@N:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1504806857> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@N:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1504806857> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@N:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1504806857> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@N:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1504806857> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@N:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1504806857> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@N:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1504806857> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@N:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1504806857> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@N:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1504806857> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@N:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1504806857> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@N:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1504806857> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@N:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1504806857> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@N:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1504806857> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@N:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1504806857> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@N:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1504806857> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@N:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1504806857> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@N:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1504806857> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@N:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1504806857> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@N:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1504806857> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@N:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1504806857> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@N:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1504806857> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@N:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1504806857> | Input SOFT_SDIF0_1_CORE_RESET is unused.
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:88:8:88:19:@W:CL158:@XP_MSG">m2s010_som.vhd(88)</a><!@TM:1504806857> | Inout GPIO_1_BIDI is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 07 13:54:17 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1504806857> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:NF107:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1504806857> | Selected library: work cell: m2s010_som view rtl as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:NF107:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1504806857> | Selected library: work cell: m2s010_som view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 07 13:54:17 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 07 13:54:17 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1504806859> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:NF107:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1504806859> | Selected library: work cell: m2s010_som view rtl as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:NF107:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1504806859> | Selected library: work cell: m2s010_som view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 07 13:54:19 2017

###########################################################]
Pre-mapping Report

# Thu Sep 07 13:54:19 2017

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1504806860> | No constraint file specified. 
Linked File: <a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som_scck.rpt:@XP_FILE">m2s010_som_scck.rpt</a>
Printing clock  summary report in "C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1504806860> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1504806860> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806860> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806860> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1504806860> | Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1504806860> | Removing sequential instance FDDR_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1504806860> | Removing sequential instance SDIF0_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1504806860> | Removing sequential instance SDIF1_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1504806860> | Removing sequential instance SDIF2_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1504806860> | Removing sequential instance SDIF3_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:BN362:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1504806860> | Removing sequential instance EXT_RESET_OUT_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806860> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806860> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806860> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1504806860> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1504806860> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1504806860> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1504806860> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1504806860> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1504806860> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1504806860> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1504806860> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\afe_rx_sm.vhd:149:6:149:8:@N:BN362:@XP_MSG">afe_rx_sm.vhd(149)</a><!@TM:1504806860> | Removing sequential instance rx_packet_avail (in view: work.AFE_RX_SM(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_1(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_2(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance afull_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_3(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:BN362:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1504806860> | Removing sequential instance sm2_state[0:1] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1504806860> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1504806860> | Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1504806860> | Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1504806860> | Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1504806860> | Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance afull_r (in view: corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@N:BN362:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1504806860> | Removing sequential instance sm2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1504806860> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1504806860> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1504806860> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1504806860> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806860> | Removing sequential instance underflow_r (in view: corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance overflow_r (in view: corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@N:BN362:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1504806860> | Removing sequential instance sm2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1504806860> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1504806860> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1504806860> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1504806860> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance overflow_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_3(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance overflow_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_2(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance overflow_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_1(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:844:6:844:8:@N:BN362:@XP_MSG">corefifo_async.vhd(844)</a><!@TM:1504806860> | Removing sequential instance overflow_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=69  set on top level netlist m2s010_som

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                                 Requested     Requested     Clock        Clock                   Clock
Clock                                                                 Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     10.000        inferred     Inferred_clkgroup_7     294  
System                                                                100.0 MHz     10.000        system       system_clkgroup         9    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_5     609  
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_6     2    
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     10.000        inferred     Inferred_clkgroup_8     1    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_1     769  
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_4     31   
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     109  
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     10.000        inferred     Inferred_clkgroup_3     1    
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
============================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\up_if.vhd:597:8:597:10:@W:MT532:@XP_MSG">up_if.vhd(597)</a><!@TM:1504806860> | Found signal identified as System clock which controls 9 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:517:8:517:10:@W:MT530:@XP_MSG">coreconfigp.vhd(517)</a><!@TM:1504806860> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\interrupts.vhd:411:6:411:8:@W:MT530:@XP_MSG">interrupts.vhd(411)</a><!@TM:1504806860> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 769 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.iINT. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2268:0:2268:14:@W:MT530:@XP_MSG">m2s010_som_sb_mss.vhd(2268)</a><!@TM:1504806860> | Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2268:0:2268:14:@W:MT530:@XP_MSG">m2s010_som_sb_mss.vhd(2268)</a><!@TM:1504806860> | Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:MT530:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1504806860> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\up_if.vhd:708:6:708:8:@W:MT530:@XP_MSG">up_if.vhd(708)</a><!@TM:1504806860> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 609 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\manchesencoder.vhd:156:4:156:6:@W:MT530:@XP_MSG">manchesencoder.vhd(156)</a><!@TM:1504806860> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 2 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\debounce.vhd:49:4:49:6:@W:MT530:@XP_MSG">debounce.vhd(49)</a><!@TM:1504806860> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 294 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2268:0:2268:14:@W:MT530:@XP_MSG">m2s010_som_sb_mss.vhd(2268)</a><!@TM:1504806860> | Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1504806860> | Writing default property annotation file C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 148MB)

Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806860> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 61MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 07 13:54:20 2017

###########################################################]
Map & Optimize Report

# Thu Sep 07 13:54:20 2017

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1504806873> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1504806873> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@W:BN132:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@W:BN132:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:BN132:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:BN132:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806873> | Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:775:6:775:8:@N:BN362:@XP_MSG">corefifo_async.vhd(775)</a><!@TM:1504806873> | Removing sequential instance aempty_r (in view: corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated)) of type view:PrimLib.dffse(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\up_if.vhd:708:6:708:8:@N:MO230:@XP_MSG">up_if.vhd(708)</a><!@TM:1504806873> | Found up-down counter in view:work.uP_if(behavioral) instance RX_packet_depth[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:730:6:730:8:@N:MO231:@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance rptr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:910:6:910:8:@N:MO231:@XP_MSG">corefifo_async.vhd(910)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:888:6:888:8:@N:MO231:@XP_MSG">corefifo_async.vhd(888)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_2kx8\fifo_2kx8_0\rtl\vhdl\core\corefifo_async.vhd:706:6:706:8:@N:MO231:@XP_MSG">corefifo_async.vhd(706)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_2Kx8_FIFO_2Kx8_0_corefifo_async(translated) instance wptr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:706:6:706:8:@N:MO231:@XP_MSG">corefifo_async.vhd(706)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance wptr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:910:6:910:8:@N:MO231:@XP_MSG">corefifo_async.vhd(910)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memraddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:888:6:888:8:@N:MO231:@XP_MSG">corefifo_async.vhd(888)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance memwaddr_r[10:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_async.vhd:730:6:730:8:@N:MO231:@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1504806873> | Found counter in view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_corefifo_async(translated) instance rptr[11:0] 
Encoding state machine TX_STATE[0:8] (in view: work.TX_SM(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504806873> | Found counter in view:work.TX_SM(behavioral) instance PostAmble_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504806873> | Found counter in view:work.TX_SM(behavioral) instance txen_early_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504806873> | Found counter in view:work.TX_SM(behavioral) instance tx_byte_cntr[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\tx_sm.vhd:149:6:149:8:@N:MO231:@XP_MSG">tx_sm.vhd(149)</a><!@TM:1504806873> | Found counter in view:work.TX_SM(behavioral) instance PreAmble_cntr[6:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1504806873> | Found 12 by 12 bit equality operator ('==') TX_SM\.un25_tx_byte_cntr (in view: work.TX_SM(behavioral)) 
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:77:4:77:6:@N:MO231:@XP_MSG">idlelinedetector.vhd(77)</a><!@TM:1504806873> | Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:118:6:118:8:@N:MO231:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1504806873> | Found counter in view:work.IdleLineDetector_0(behavioral) instance prbs_gen_hold[11:0] 
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:77:4:77:6:@N:MO231:@XP_MSG">idlelinedetector.vhd(77)</a><!@TM:1504806873> | Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:118:6:118:8:@N:MO231:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1504806873> | Found counter in view:work.IdleLineDetector_1(behavioral) instance prbs_gen_hold[11:0] 
Encoding state machine AFE_RX_STATE[0:4] (in view: work.AFE_RX_SM(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   001000 -> 01000
   100000 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\afe_rx_sm.vhd:111:4:111:6:@N:MO231:@XP_MSG">afe_rx_sm.vhd(111)</a><!@TM:1504806873> | Found counter in view:work.AFE_RX_SM(behavioral) instance start_bit_cntr[7:0] 
Encoding state machine ReadFIFO_WR_STATE[0:9] (in view: work.ReadFIFO_Write_SM(behavioral))
original code -> new code
   00000000001 -> 0000000001
   00000000010 -> 0000000010
   00000000100 -> 0000000100
   00000001000 -> 0000001000
   00000100000 -> 0000010000
   00001000000 -> 0000100000
   00010000000 -> 0001000000
   00100000000 -> 0010000000
   01000000000 -> 0100000000
   10000000000 -> 1000000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:278:6:278:8:@N:MO231:@XP_MSG">readfifo_write_sm.vhd(278)</a><!@TM:1504806873> | Found counter in view:work.ReadFIFO_Write_SM(behavioral) instance rx_byte_cntr[11:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:362:29:362:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(362)</a><!@TM:1504806873> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un29_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:498:20:498:57:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(498)</a><!@TM:1504806873> | Found 16 by 16 bit equality operator ('==') ReadFIFO_WR_SM\.un1_sampler_clk1x_en (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:363:29:363:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(363)</a><!@TM:1504806873> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un32_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:364:29:364:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(364)</a><!@TM:1504806873> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un35_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:365:29:365:67:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(365)</a><!@TM:1504806873> | Found 10 by 10 bit equality operator ('==') ReadFIFO_WR_SM\.un38_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\readfifo_write_sm.vhd:418:22:418:58:@N:MF179:@XP_MSG">readfifo_write_sm.vhd(418)</a><!@TM:1504806873> | Found 12 by 12 bit equality operator ('==') ReadFIFO_WR_SM\.un56_sm_advance_i (in view: work.ReadFIFO_Write_SM(behavioral))
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@W:MO160:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1504806873> | Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:MO231:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1504806873> | Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_2.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))
Auto Dissolve of FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0 (inst of view:corefifo_lib.FIFO_8Kx9_FIFO_8Kx9_0_COREFIFO(translated))

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 172MB peak: 173MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 174MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 174MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 174MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 174MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\afe_rx_sm.vhd:149:6:149:8:@N:BN362:@XP_MSG">afe_rx_sm.vhd(149)</a><!@TM:1504806873> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.AFE_RX_STATE[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1504806873> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1504806873> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1504806873> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1504806873> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 174MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 175MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -4.44ns		2003 /      1778
   2		0h:00m:06s		    -4.44ns		1963 /      1785
   3		0h:00m:06s		    -4.44ns		1963 /      1785
   4		0h:00m:06s		    -4.44ns		1963 /      1785

   5		0h:00m:09s		    -4.44ns		1963 /      1785
   6		0h:00m:09s		    -4.44ns		1963 /      1785


   7		0h:00m:09s		    -4.44ns		1963 /      1785
   8		0h:00m:09s		    -4.44ns		1964 /      1785
@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1504806873> | Retiming summary: 1 registers retimed to 46  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 1 registers retimed to 46

Original and Pipelined registers replaced by retiming :
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en

New registers created by retiming :
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_0
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[8]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[9]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1[10]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[0]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[1]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[2]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[3]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[4]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[5]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[6]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[7]
		CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en_ret_0
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.iTX_FIFO_rd_en_ret_1
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[0]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[1]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[2]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[3]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[4]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[5]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[6]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[7]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[8]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[9]
		CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_packet_length_ret_0[10]
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret_2
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_2_reg_en_ret_4
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_1
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3
		CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4


		#####   END RETIMING REPORT  #####

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1504806873> | Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.FIFOS_INST.irx_fifo_rst_i on CLKINT  I_401  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.N_547_i on CLKINT  I_402  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_403  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_404  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.FIFOS_INST.itx_fifo_rst_i on CLKINT  I_405  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_406  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_407  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.N_581_i_i on CLKINT  I_408  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset on CLKINT  I_409  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_410  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_411  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.MANCHESTER_ENCODER_INST.tx_crc_reset_i on CLKINT  I_412  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_crc_reset_i on CLKINT  I_413  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1504806873> | Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_414  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 210MB peak: 213MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 211MB peak: 213MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 1811 clock pin(s) of sequential element(s)
0 instances converted, 1811 sequential instances remain driven by gated/generated clocks

====================================================== Non-Gated/Non-Generated Clocks =======================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                                   
---------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:MAC_MII_TX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path2==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       MAC_MII_TX_CLK                         port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
<a href="@|S:m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path3==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0     BIBUF                  1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
<a href="@|S:MAC_MII_RX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path4==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       MAC_MII_RX_CLK                         port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
=============================================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i                                          CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                    No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_a2_i@|E:CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_a2_i                              CFG2                   3          CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.CCC_0.CCC_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       m2s010_som_sb_0.CCC_0.CCC_INST                                                                           CCC                    772        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.RX_FIFO_RST@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    624        CommsFPGA_top_0.RX_FIFO_RST                                                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.BIT_CLK@|E:CommsFPGA_top_0.byte_clk_en@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    305        CommsFPGA_top_0.byte_clk_en                                                               No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                        No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:m2s010_som_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                                RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.BIT_CLK@|F:@syn_sample_clock_path1==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    2          CommsFPGA_top_0.BIT_CLK                                                                   No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.long_reset@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs@|F:@syn_sample_clock_path2==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                 No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect@|E:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision             No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 171MB peak: 213MB)

Writing Analyst data base C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\synwork\m2s010_som_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 213MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1504806873> | Writing EDF file: C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1504806873> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1504806873> | Synopsys Constraint File capacitance units using default value of 1pF  
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 203MB peak: 213MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 213MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd:66:4:66:12:@W:MT246:@XP_MSG">m2s010_som_sb_fabosc_0_osc.vhd(66)</a><!@TM:1504806873> | Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\gcallsen\documents\projects\fpga\v1_6-090217-debugcol-1x-gold\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">m2s010_som_sb_ccc_0_fccc.vhd(106)</a><!@TM:1504806873> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1504806873> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Sep 07 13:54:33 2017
#


Top view:               m2s010_som
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1504806873> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1504806873> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.300

                                                                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     144.5 MHz     10.000        6.921         3.079     inferred     Inferred_clkgroup_7
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     143.2 MHz     10.000        6.981         3.019     inferred     Inferred_clkgroup_5
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     426.1 MHz     10.000        2.347         7.653     inferred     Inferred_clkgroup_6
m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0]                    100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_8
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     118.3 MHz     10.000        8.453         1.547     inferred     Inferred_clkgroup_1
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317     inferred     Inferred_clkgroup_4
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     121.3 MHz     10.000        8.242         1.323     inferred     Inferred_clkgroup_0
m2s010_som|MAC_MII_RX_CLK                                             100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_3
m2s010_som|MAC_MII_TX_CLK                                             100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_2
System                                                                100.0 MHz     890.5 MHz     10.000        1.123         8.877     system       system_clkgroup    
========================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1504806873> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      8.877   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      5.408   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.477   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      5.904   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.758   |  No paths    -      |  5.000       2.688  |  5.000       1.323
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      -0.300  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.547   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             System                                                             |  10.000      4.137   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      3.019   |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      7.653   |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               System                                                             |  10.000      2.798   |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      3.079   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                    Starting                                                                               Arrival          
Instance                                                                                                                            Reference                                Type        Pin           Net                 Time        Slack
                                                                                                                                    Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                                                                          CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             long_reset_0        0.108       2.798
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[2]     RDATA_int[2]        2.263       3.079
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[1]     RDATA_int[1]        2.263       3.180
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[6]     RDATA_int[6]        2.263       3.227
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[4]     RDATA_int[4]        2.263       3.289
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[5]     RDATA_int[5]        2.263       3.328
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[3]     RDATA_int[3]        2.263       3.389
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[7]     RDATA_int[7]        2.263       3.560
CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top_R0C0     CommsFPGA_top|BIT_CLK_inferred_clock     RAM1K18     A_DOUT[0]     RDATA_int[0]        2.263       4.002
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.tx_byte_cntr[8]                                                                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE         Q             tx_byte_cntr[8]     0.087       4.574
============================================================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                                      Required          
Instance                                                               Reference                                Type     Pin     Net                 Time         Slack
                                                                       Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[0]     9.745        2.798
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[5]     9.745        2.798
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[7]     9.745        2.798
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[3]     9.745        2.905
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                 CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       APB3_RDATA_1[1]     9.745        2.992
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[0]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[0]           9.745        3.079
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[15]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[15]          9.745        3.079
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_CRC_GEN_INST.lfsr_q[1]      CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       lfsr_c[1]           9.745        3.402
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[1]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_599_i             9.745        3.456
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.p2s_data[3]                    CommsFPGA_top|BIT_CLK_inferred_clock     SLE      D       N_593_i             9.745        3.503
=======================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:257017:259894:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      6.947
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.798

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.long_reset / Q
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0] / D
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                       Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                 SLE        Q        Out     0.108     0.108       -         
long_reset_0                                                               Net        -        -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNIUA27                                         CLKINT     A        In      -         1.225       -         
CommsFPGA_top_0.long_reset_RNIUA27                                         CLKINT     Y        Out     0.375     1.601       -         
long_reset                                                                 Net        -        -       1.137     -           10        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4       B        In      -         2.737       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4       Y        Out     0.164     2.902       -         
N_514_i                                                                    Net        -        -       0.812     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4       B        In      -         3.713       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4       Y        Out     0.148     3.862       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net        -        -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[0]     ARI1       B        In      -         4.762       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[0]     ARI1       Y        Out     0.165     4.927       -         
APB3_RDATA_1_29_d_0_0_y0[0]                                                Net        -        -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[0]     ARI1       A        In      -         5.299       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[0]     ARI1       Y        Out     0.100     5.399       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[0]                                            Net        -        -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[0]                CFG4       D        In      -         6.517       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[0]                CFG4       Y        Out     0.271     6.788       -         
APB3_RDATA_1[0]                                                            Net        -        -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                     SLE        D        In      -         6.947       -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 7.202 is 1.588(22.0%) logic and 5.614(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                    Starting                                                                                          Arrival          
Instance                                                                                                            Reference                                                  Type     Pin     Net                   Time        Slack
                                                                                                                    Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en                           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       sampler_clk1x_en      0.087       3.019
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advance_i                                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       SM_advance_i          0.087       3.636
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[1]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[1]     0.087       4.055
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[1]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[1]     0.087       4.055
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[1]      0.108       4.137
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[2]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[2]     0.108       4.153
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[2]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[2]     0.108       4.153
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[9]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[9]     0.108       4.196
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[9]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[9]     0.108       4.196
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.full_r                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       iRX_FIFO_Full[0]      0.108       4.237
=======================================================================================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                     Starting                                                                                               Required          
Instance                                                                                                             Reference                                                  Type     Pin     Net                        Time         Slack
                                                                                                                     Clock                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[7]                           m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un63_sm_advance_i_i[2]     9.745        3.019
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[15]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]       9.745        4.055
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]       9.745        4.055
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[14]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]       9.745        4.071
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]       9.745        4.071
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[13]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]       9.745        4.087
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]       9.745        4.087
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[12]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[12]       9.745        4.104
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[12]       9.745        4.104
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.TX_IDLE_LINE_DETECTOR.idle_line_cntr[11]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[11]       9.745        4.120
==============================================================================================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:269185:272461:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      6.726
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.018

    Number of logic level(s):                6
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[7] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER_INST.MANCHESTER_DECODER_ADAPTER_INST.isampler_clk1x_en       SLE      Q        Out     0.087     0.087       -         
sampler_clk1x_en                                                                                Net      -        -       1.437     -           16        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advance_i_RNIAH4K             CFG2     A        In      -         1.525       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.SM_advance_i_RNIAH4K             CFG2     Y        Out     0.077     1.602       -         
N_266                                                                                           Net      -        -       1.258     -           43        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_13_i_o2[10]     CFG2     A        In      -         2.860       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_13_i_o2[10]     CFG2     Y        Out     0.100     2.961       -         
N_517                                                                                           Net      -        -       0.846     -           10        
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_cry_7          ARI1     D        In      -         3.807       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_cry_7          ARI1     FCO      Out     0.505     4.312       -         
un63_sm_advance_i_cry_7                                                                         Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_cry_8          ARI1     FCI      In      -         4.312       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_cry_8          ARI1     FCO      Out     0.016     4.328       -         
un63_sm_advance_i_cry_8                                                                         Net      -        -       1.007     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_s_9_399        ARI1     B        In      -         5.335       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_s_9_399        ARI1     FCO      Out     0.201     5.536       -         
un63_sm_advance_i_s_9_399_FCO                                                                   Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_s_9            ARI1     FCI      In      -         5.536       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.un63_sm_advance_i_s_9            ARI1     S        Out     0.073     5.609       -         
un63_sm_advance_i_i[2]                                                                          Net      -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_packet_length_ret_1_0[7]      SLE      D        In      -         6.726       -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 6.982 is 1.316(18.8%) logic and 5.666(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                                  Arrival          
Instance                    Reference                                                  Type     Pin     Net           Time        Slack
                            Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       BIT_CLK_i     0.108       7.653
=======================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                                         Required          
Instance                                                   Reference                                                  Type     Pin     Net                  Time         Slack
                                                           Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT_4     9.745        7.653
CommsFPGA_top_0.BIT_CLK                                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       BIT_CLK_i_i          9.745        8.255
==============================================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:276580:277840:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.653

    Number of logic level(s):                2
    Starting point:                          CommsFPGA_top_0.BIT_CLK / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                           Pin      Pin               Arrival     No. of    
Name                                                                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.BIT_CLK                                                       SLE        Q        Out     0.108     0.108       -         
BIT_CLK_i                                                                     Net        -        -       1.123     -           2         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                                CLKINT     A        In      -         1.231       -         
CommsFPGA_top_0.BIT_CLK_inferred_clock_RNIT9E2                                CLKINT     Y        Out     0.375     1.607       -         
BIT_CLK                                                                       Net        -        -       0.000     -           306       
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.m9_0_0     CFG4       D        In      -         1.607       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.m9_0_0     CFG4       Y        Out     0.326     1.933       -         
MANCHESTER_OUT_4                                                              Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT                        SLE        D        In      -         2.091       -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 2.347 is 1.065(45.4%) logic and 1.282(54.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25></a>Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                     Starting                                                                                                                          Arrival           
Instance                                                                                                                             Reference                                           Type        Pin                Net                                            Time        Slack 
                                                                                                                                     Clock                                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       -0.300
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       -0.252
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     2.892       0.258 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     2.884       0.362 
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                                   m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_SEL          m2s010_som_sb_0_FIC_0_APB_MASTER_PSELx         2.949       0.441 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[3]          RDATA_int[3]                                   2.263       0.497 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[3]          RDATA_int[3]                                   2.263       0.597 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[0]          RDATA_int[0]                                   2.263       0.961 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_3.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[3]          RDATA_int[3]                                   2.263       0.970 
CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_1.FIFO_8Kx9_0.RW1\.UI_ram_wrapper_1.L1_asyncnonpipe.FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top_R0C0     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     A_DOUT[1]          RDATA_int[1]                                   2.263       1.029 
=========================================================================================================================================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                                                               Required           
Instance                                                               Reference                                           Type     Pin     Net                               Time         Slack 
                                                                       Clock                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[0]                   9.745        -0.300
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[5]                   9.745        -0.300
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[7]                   9.745        -0.300
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[3]                   9.745        -0.193
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[1]                   9.745        -0.106
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[4]                   9.745        0.722 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[2]                   9.745        0.769 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                 m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       APB3_RDATA_1[6]                   9.745        0.871 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       un12_mac_2_byte_1_reg_en_16_1     9.745        1.547 
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0          m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       N_731                             9.745        1.614 
=================================================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:287120:290672:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.300

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        Y                  Out     0.226     6.000       -         
N_514_i                                                                    Net         -                  -       0.812     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        B                  In      -         6.811       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        Y                  Out     0.148     6.960       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[0]     ARI1        B                  In      -         7.860       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[0]     ARI1        Y                  Out     0.165     8.025       -         
APB3_RDATA_1_29_d_0_0_y0[0]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[0]     ARI1        A                  In      -         8.397       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[0]     ARI1        Y                  Out     0.100     8.498       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[0]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[0]                CFG4        D                  In      -         9.615       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[0]                CFG4        Y                  Out     0.271     9.886       -         
APB3_RDATA_1[0]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                     SLE         D                  In      -         10.045      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.300 is 4.379(42.5%) logic and 5.921(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.300

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        Y                  Out     0.226     6.000       -         
N_514_i                                                                    Net         -                  -       0.812     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        B                  In      -         6.811       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        Y                  Out     0.148     6.960       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[7]     ARI1        B                  In      -         7.860       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[7]     ARI1        Y                  Out     0.165     8.025       -         
APB3_RDATA_1_29_d_0_0_y0[7]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[7]     ARI1        A                  In      -         8.397       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[7]     ARI1        Y                  Out     0.100     8.498       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[7]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[7]                CFG4        D                  In      -         9.615       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[7]                CFG4        Y                  Out     0.271     9.886       -         
APB3_RDATA_1[7]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                     SLE         D                  In      -         10.045      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.300 is 4.379(42.5%) logic and 5.921(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      10.045
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.300

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[14]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[14]     Out     2.900     2.900       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        B                  In      -         4.017       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.148     4.166       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.721       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.886       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        C                  In      -         5.774       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        Y                  Out     0.226     6.000       -         
N_514_i                                                                    Net         -                  -       0.812     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        B                  In      -         6.811       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        Y                  Out     0.148     6.960       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[5]     ARI1        B                  In      -         7.860       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[5]     ARI1        Y                  Out     0.165     8.025       -         
APB3_RDATA_1_29_d_0_0_y0[5]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[5]     ARI1        A                  In      -         8.397       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[5]     ARI1        Y                  Out     0.100     8.498       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[5]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[5]                CFG4        D                  In      -         9.615       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[5]                CFG4        Y                  Out     0.271     9.886       -         
APB3_RDATA_1[5]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                     SLE         D                  In      -         10.045      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.300 is 4.379(42.5%) logic and 5.921(57.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.252

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.100     4.118       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.674       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.838       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        C                  In      -         5.726       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        Y                  Out     0.226     5.952       -         
N_514_i                                                                    Net         -                  -       0.812     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        B                  In      -         6.764       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        Y                  Out     0.148     6.912       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[0]     ARI1        B                  In      -         7.813       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[0]     ARI1        Y                  Out     0.165     7.977       -         
APB3_RDATA_1_29_d_0_0_y0[0]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[0]     ARI1        A                  In      -         8.350       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[0]     ARI1        Y                  Out     0.100     8.450       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[0]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[0]                CFG4        D                  In      -         9.567       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[0]                CFG4        Y                  Out     0.271     9.838       -         
APB3_RDATA_1[0]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                     SLE         D                  In      -         9.997       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.252 is 4.331(42.2%) logic and 5.921(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      9.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.252

    Number of logic level(s):                7
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7] / D
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                                         Pin                Pin               Arrival     No. of    
Name                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                         MSS_060     F_HM0_ADDR[15]     Out     2.901     2.901       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]                                 Net         -                  -       1.117     -           1         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        A                  In      -         4.018       -         
CoreAPB3_0.iPSELS_raw_1[0]                                                 CFG2        Y                  Out     0.100     4.118       -         
iPSELS_raw_1[0]                                                            Net         -                  -       0.556     -           1         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        B                  In      -         4.674       -         
CoreAPB3_0.iPSELS_raw[0]                                                   CFG4        Y                  Out     0.165     4.838       -         
CoreAPB3_0_APBmslave0_PSELx                                                Net         -                  -       0.888     -           13        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        C                  In      -         5.726       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.N_514_i                           CFG4        Y                  Out     0.226     5.952       -         
N_514_i                                                                    Net         -                  -       0.812     -           8         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        B                  In      -         6.764       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.read_reg_en_RNI6S4M2              CFG4        Y                  Out     0.148     6.912       -         
APB3_RDATA_1_sn_N_33_mux                                                   Net         -                  -       0.900     -           14        
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[7]     ARI1        B                  In      -         7.813       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_0_wmux[7]     ARI1        Y                  Out     0.165     7.977       -         
APB3_RDATA_1_29_d_0_0_y0[7]                                                Net         -                  -       0.372     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[7]     ARI1        A                  In      -         8.350       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_29_d_0_wmux_0[7]     ARI1        Y                  Out     0.100     8.450       -         
APB3_RDATA_1_29_d_0_wmux_0_Y[7]                                            Net         -                  -       1.117     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[7]                CFG4        D                  In      -         9.567       -         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_1_ns[7]                CFG4        Y                  Out     0.271     9.838       -         
APB3_RDATA_1[7]                                                            Net         -                  -       0.159     -           1         
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                     SLE         D                  In      -         9.997       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 10.252 is 4.331(42.2%) logic and 5.921(57.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29></a>Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:319066:324061:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_380       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_380       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_380_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.323
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      5.695       1.758
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       1.796
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       1.931
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       2.313
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       2.348
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       2.376
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[15]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[15]     5.729       2.469
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     5.666       2.532
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       2.622
=================================================================================================================================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                                                                      Required          
Instance                                                   Reference                                             Type        Pin                  Net                                    Time         Slack
                                                           Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     4.005        1.323
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[0]                              4.745        1.670
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[13]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[13]                             4.745        1.670
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.738
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[3]                              4.745        1.738
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[4]                              4.745        1.738
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[6]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[6]                              4.745        1.738
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[7]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[7]                              4.745        1.738
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[8]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[8]                              4.745        1.738
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[9]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[9]                              4.745        1.738
===========================================================================================================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:332307:333087:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.995
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.005

    - Propagation time:                      2.682
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.323

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PSEL
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB

Instance / Net                                                     Pin                  Pin               Arrival     No. of    
Name                                                   Type        Name                 Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     SLE         Q                    Out     0.108     0.108       -         
psel                                                   Net         -                    -       1.145     -           26        
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        D                    In      -         1.253       -         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        Y                    Out     0.288     1.541       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                     Net         -                    -       1.141     -           16        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     MSS_060     MDDR_FABRIC_PSEL     In      -         2.682       -         
================================================================================================================================
Total path delay (propagation time + setup) of 3.677 is 1.391(37.8%) logic and 2.286(62.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                                                                           Starting                                                            Arrival          
Instance                                                                                   Reference     Type     Pin      Net                                 Time        Slack
                                                                                           Clock                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                   System        CCC      LOCK     CommsFPGA_CCC_0_LOCK                0.000       4.477
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs                 System        SLE      Q        un5_apb3_rst_rs                     0.108       5.408
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE      Q        un3_debounce_in_rs                  0.108       5.904
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_1_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE      Q        un3_debounce_in_rs_0                0.108       5.904
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC\.un3_debounce_in_rs     System        SLE      Q        un3_debounce_in_rs_1                0.108       5.949
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision              System        SLE      Q        hold_collision                      0.087       6.818
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[2]     0.108       7.363
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[3]     0.108       7.370
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[7]     0.108       7.381
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                                     System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[1]     0.108       7.389
================================================================================================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                                                                                      Starting                                                            Required          
Instance                                                                                              Reference     Type     Pin     Net                                  Time         Slack
                                                                                                      Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[0]            System        SLE      D       Sync2RxClk_TX_Enable_0[0]            9.745        4.477
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[1]            System        SLE      D       Sync2RxClk_TX_Enable_0[1]            9.745        4.477
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_tx_packet_complt[0]     System        SLE      D       Sync2RxClk_tx_packet_complt_0[0]     9.745        4.477
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_tx_packet_complt[1]     System        SLE      D       Sync2RxClk_tx_packet_complt_0[1]     9.745        4.477
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.control_reg_en_ret_0                                         System        SLE      D       N_731                                9.745        5.408
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_1_byte_1_reg_en_ret_2                                    System        SLE      D       N_731                                9.745        5.408
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_3                                    System        SLE      D       un12_mac_2_byte_1_reg_en_16_0        9.745        5.555
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.mac_2_byte_1_reg_en_ret_4                                    System        SLE      D       un12_mac_2_byte_1_reg_en_16_1        9.745        5.555
CommsFPGA_top_0.MANCHESTER_DECODER_INST.AFE_RX_STATE_MACHINE.RX_EarlyTerm_s                           System        SLE      D       RX_EarlyTerm_s_0                     9.745        5.634
CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr[0]                                 System        SLE      D       debounce_cntr_4[0]                   9.745        5.904
============================================================================================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\Projects\FPGA\v1_6-090217-DebugCol-1x-Gold\synthesis\rev_8\m2s010_som.srs:fp:340701:343146:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.268
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.477

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_CCC_0.CCC_INST / LOCK
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                                             CCC        LOCK     Out     0.000     0.000       -         
CommsFPGA_CCC_0_LOCK                                                                                 Net        -        -       1.129     -           4         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_a2                            CFG2       A        In      -         1.129       -         
CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.RESET_i_a2                            CFG2       Y        Out     0.077     1.206       -         
RESET_i_a2                                                                                           Net        -        -       1.080     -           16        
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset             CFG2       A        In      -         2.286       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset             CFG2       Y        Out     0.100     2.386       -         
un4_reset_0                                                                                          Net        -        -       1.117     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset_RNIQ9H5     CLKINT     A        In      -         3.503       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.SYNCH_PROC\.un4_reset_RNIQ9H5     CLKINT     Y        Out     0.375     3.879       -         
un4_reset                                                                                            Net        -        -       1.131     -           5         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable_0[0]         CFG2       A        In      -         5.009       -         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable_0[0]         CFG2       Y        Out     0.100     5.109       -         
Sync2RxClk_TX_Enable_0[0]                                                                            Net        -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TX_COLLISION_DETECTOR_INST.Sync2RxClk_TX_Enable[0]           SLE        D        In      -         5.268       -         
=================================================================================================================================================================
Total path delay (propagation time + setup) of 5.523 is 0.908(16.4%) logic and 4.615(83.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 213MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 202MB peak: 213MB)

---------------------------------------
<a name=resourceUsage41></a>Resource Usage Report for m2s010_som </a>

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          18 uses
MSS_060         1 use
MX2             2 uses
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           29 uses
CFG2           288 uses
CFG3           328 uses
CFG4           543 uses

Carry cells:
ARI1            627 uses - used for arithmetic functions
ARI1            127 uses - used for Wide-Mux implementation
Total ARI1      754 uses


Sequential Cells: 
SLE            1799 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 126
I/O primitives: 122
BIBUF          43 uses
INBUF          25 uses
OUTBUF         50 uses
OUTBUF_DIFF    1 use
TRIBUFF        3 uses


Global Clock Buffers: 18 of 8 (225%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 5 of 69 (7%)

Total LUTs:    1942

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 180; LUTs = 180;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1799 + 0 + 180 + 0 = 1979;
Total number of LUTs after P&R:  1942 + 0 + 180 + 0 = 2122;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 39MB peak: 213MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Thu Sep 07 13:54:33 2017

###########################################################]

</pre></samp></body></html>
