// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DataSRAMBank(
  input         clock,
                reset,
                io_read_valid,	// src/main/scala/gpcdcache/DataArray.scala:21:14
  input  [6:0]  io_read_bits_setIdx,	// src/main/scala/gpcdcache/DataArray.scala:21:14
  input         io_write_valid,	// src/main/scala/gpcdcache/DataArray.scala:21:14
  input  [6:0]  io_write_bits_setIdx,	// src/main/scala/gpcdcache/DataArray.scala:21:14
  input  [3:0]  io_write_bits_wayEn,	// src/main/scala/gpcdcache/DataArray.scala:21:14
  input  [63:0] io_write_bits_data,	// src/main/scala/gpcdcache/DataArray.scala:21:14
  output [63:0] io_resp_0,	// src/main/scala/gpcdcache/DataArray.scala:21:14
                io_resp_1,	// src/main/scala/gpcdcache/DataArray.scala:21:14
                io_resp_2,	// src/main/scala/gpcdcache/DataArray.scala:21:14
                io_resp_3	// src/main/scala/gpcdcache/DataArray.scala:21:14
);

  wire wen = io_write_valid & io_write_bits_wayEn[0];	// src/main/scala/gpcdcache/DataArray.scala:41:{30,52}
  wire wen_1 = io_write_valid & io_write_bits_wayEn[1];	// src/main/scala/gpcdcache/DataArray.scala:41:{30,52}
  wire wen_2 = io_write_valid & io_write_bits_wayEn[2];	// src/main/scala/gpcdcache/DataArray.scala:41:{30,52}
  wire wen_3 = io_write_valid & io_write_bits_wayEn[3];	// src/main/scala/gpcdcache/DataArray.scala:41:{30,52}
  SRAMTemplate_1 SRAMTemplate (	// src/main/scala/gpcdcache/DataArray.scala:27:11
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (io_read_valid),
    .io_r_req_bits_setIdx (io_read_bits_setIdx),
    .io_w_req_valid       (wen),	// src/main/scala/gpcdcache/DataArray.scala:41:30
    .io_w_req_bits_setIdx (io_write_bits_setIdx),
    .io_w_req_bits_data_0 (io_write_bits_data),
    .io_r_resp_data_0     (io_resp_0)
  );
  SRAMTemplate_1 SRAMTemplate_1 (	// src/main/scala/gpcdcache/DataArray.scala:27:11
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (io_read_valid),
    .io_r_req_bits_setIdx (io_read_bits_setIdx),
    .io_w_req_valid       (wen_1),	// src/main/scala/gpcdcache/DataArray.scala:41:30
    .io_w_req_bits_setIdx (io_write_bits_setIdx),
    .io_w_req_bits_data_0 (io_write_bits_data),
    .io_r_resp_data_0     (io_resp_1)
  );
  SRAMTemplate_1 SRAMTemplate_2 (	// src/main/scala/gpcdcache/DataArray.scala:27:11
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (io_read_valid),
    .io_r_req_bits_setIdx (io_read_bits_setIdx),
    .io_w_req_valid       (wen_2),	// src/main/scala/gpcdcache/DataArray.scala:41:30
    .io_w_req_bits_setIdx (io_write_bits_setIdx),
    .io_w_req_bits_data_0 (io_write_bits_data),
    .io_r_resp_data_0     (io_resp_2)
  );
  SRAMTemplate_1 SRAMTemplate_3 (	// src/main/scala/gpcdcache/DataArray.scala:27:11
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (io_read_valid),
    .io_r_req_bits_setIdx (io_read_bits_setIdx),
    .io_w_req_valid       (wen_3),	// src/main/scala/gpcdcache/DataArray.scala:41:30
    .io_w_req_bits_setIdx (io_write_bits_setIdx),
    .io_w_req_bits_data_0 (io_write_bits_data),
    .io_r_resp_data_0     (io_resp_3)
  );
endmodule

