{"critical_paths": [{"from": "posedge counter_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_screen_gen.which_note_SB_DFFSR_Q_4_D_SB_LUT4_O_LC", "loc": [5, 3], "port": "O"}, "to": {"cell": "u_screen_gen.which_note_SB_DFFSR_Q_4_D_SB_LUT4_O_LC", "loc": [5, 3], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.which_note_SB_DFFSR_Q_4_D_SB_LUT4_O_LC", "loc": [5, 3], "port": "O"}, "net": "u_screen_gen.which_note[1]", "sources": ["screen_gen.sv:124.13-124.23"], "to": {"cell": "$nextpnr_ICESTORM_LC_88", "loc": [5, 2], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "$nextpnr_ICESTORM_LC_88", "loc": [5, 2], "port": "I1"}, "to": {"cell": "$nextpnr_ICESTORM_LC_88", "loc": [5, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "$nextpnr_ICESTORM_LC_88", "loc": [5, 2], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_88$O", "sources": [], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [5, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [5, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [5, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [5, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_LC", "loc": [5, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_LC", "loc": [5, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_LC", "loc": [5, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_LC", "loc": [5, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [5, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [5, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [5, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [5, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [5, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [5, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [5, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [5, 2], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_89$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_89", "loc": [5, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_89", "loc": [5, 2], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_89", "loc": [5, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_89", "loc": [5, 2], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [5, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [5, 2], "port": "I3"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [5, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [5, 2], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I1_LC", "loc": [4, 1], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I1_LC", "loc": [4, 1], "port": "I1"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I1_LC", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I1_LC", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I1[3]", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I1_SB_LUT4_I1_LC", "loc": [4, 1], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I1_SB_LUT4_I1_LC", "loc": [4, 1], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I1_SB_LUT4_I1_LC", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I1_SB_LUT4_I1_LC", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_LC", "loc": [4, 1], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_LC", "loc": [4, 1], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_LC", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_LC", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 1], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 2], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 3], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "type": "logic"}, {"delay": 1.218000054359436, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [4, 4], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_263$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_263", "loc": [4, 5], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_263", "loc": [4, 5], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_263", "loc": [4, 5], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "$nextpnr_ICESTORM_LC_263", "loc": [4, 5], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_1_I1[0]", "sources": ["screen_gen.sv:140.32-140.45", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "I0"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [4, 1], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R[0]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_2_LC", "loc": [3, 2], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_2_LC", "loc": [3, 2], "port": "I1"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_2_LC", "loc": [3, 2], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R_SB_LUT4_O_2_LC", "loc": [3, 2], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[0]_SB_DFFSR_Q_R[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_yellow_lane.shift_reg[0]_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [3, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.82400000095367432, "from": {"cell": "u_screen_gen.u_yellow_lane.shift_reg[0]_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [3, 2], "port": "I3"}, "to": {"cell": "u_screen_gen.u_yellow_lane.shift_reg[0]_SB_DFF_Q_D_SB_LUT4_O_LC", "loc": [3, 2], "port": "I3"}, "type": "setup"}], "to": "posedge counter_clk_$glb_clk"}, {"from": "posedge intermediate_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "type": "clk-to-q"}, {"delay": 2.9519999027252197, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "net": "VSYNC_SB_LUT4_O_I3[0]", "sources": ["vga.sv:7.27-7.35"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [14, 8], "port": "I2"}, "type": "routing"}, {"delay": 0.60900002717971802, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [14, 8], "port": "I2"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [14, 8], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [14, 8], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [14, 8], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC", "loc": [14, 8], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 8], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [14, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [14, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [14, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [14, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [14, 9], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_6$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_6", "loc": [14, 9], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_6", "loc": [14, 9], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_6", "loc": [14, 9], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_6", "loc": [14, 9], "port": "O"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO", "sources": ["vga.sv:20.30-20.42", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "I1"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 9], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 10], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "CIN"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "type": "logic"}, {"delay": 1.218000054359436, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [13, 11], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_63$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_63", "loc": [13, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_63", "loc": [13, 12], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_63", "loc": [13, 12], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "$nextpnr_ICESTORM_LC_63", "loc": [13, 12], "port": "O"}, "net": "u_vga.curr_row_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:332.28-332.64", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:369.4-374.3", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/techmap.v:429.4-433.3", "vga.sv:20.29-20.52", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_LC", "loc": [13, 8], "port": "I0"}, "type": "routing"}, {"delay": 1.2339999675750732, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_LC", "loc": [13, 8], "port": "I0"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_6_D_SB_LUT4_O_LC", "loc": [13, 8], "port": "I0"}, "type": "setup"}], "to": "posedge intermediate_clk_$glb_clk"}, {"from": "posedge counter_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_DFF_Q_DFFLC", "loc": [2, 5], "port": "O"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_DFF_Q_DFFLC", "loc": [2, 5], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_DFF_Q_DFFLC", "loc": [2, 5], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[2]", "sources": ["strum_lane.sv:25.7-25.16"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_LUT4_I1_LC", "loc": [3, 6], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_LUT4_I1_LC", "loc": [3, 6], "port": "I1"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_LUT4_I1_LC", "loc": [3, 6], "port": "O"}, "type": "logic"}, {"delay": 3.7049999237060547, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[2]_SB_LUT4_I1_LC", "loc": [3, 6], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[2]_SB_LUT4_I1_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[40]_SB_LUT4_I0_LC", "loc": [3, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[40]_SB_LUT4_I0_LC", "loc": [3, 15], "port": "I3"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[40]_SB_LUT4_I0_LC", "loc": [3, 15], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[40]_SB_LUT4_I0_LC", "loc": [3, 15], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[65]_SB_LUT4_I0_O[0]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[9]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 15], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[9]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 15], "port": "I0"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[9]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 15], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[9]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [3, 15], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[9]_SB_LUT4_I0_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[70]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [3, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[70]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [3, 13], "port": "I3"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[70]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [3, 13], "port": "O"}, "type": "logic"}, {"delay": 2.3039999008178711, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[70]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [3, 13], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[70]_SB_LUT4_I0_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[92]_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [1, 13], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[92]_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [1, 13], "port": "I3"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[92]_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [1, 13], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[92]_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [1, 13], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[92]_SB_LUT4_I1_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [1, 8], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [1, 8], "port": "I2"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [1, 8], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_O_2_LC", "loc": [1, 8], "port": "O"}, "net": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [1, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [1, 6], "port": "I3"}, "to": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [1, 6], "port": "O"}, "type": "logic"}, {"delay": 4.0380001068115234, "from": {"cell": "u_screen_gen.u_white_lane.shift_reg[84]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [1, 6], "port": "O"}, "net": "rgb_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [12, 7], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "rgb_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [12, 7], "port": "I1"}, "to": {"cell": "rgb_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [12, 7], "port": "O"}, "type": "logic"}, {"delay": 4.8959999084472656, "from": {"cell": "rgb_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [12, 7], "port": "O"}, "net": "rgb_SB_LUT4_O_3_I2[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "O"}, "type": "logic"}, {"delay": 3.7049999237060547, "from": {"cell": "rgb_SB_LUT4_O_2_LC", "loc": [13, 23], "port": "O"}, "net": "rgb[3]$SB_IO_OUT", "sources": ["screen_gen.sv:5.27-5.30"], "to": {"cell": "rgb[3]$sb_io", "loc": [13, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}, {"from": "posedge intermediate_clk_$glb_clk", "path": [{"delay": 1.3899999856948853, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "to": {"cell": "u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "type": "clk-to-q"}, {"delay": 3.5999999046325684, "from": {"cell": "u_vga.curr_row_SB_DFFE_Q_8_D_SB_LUT4_O_LC", "loc": [14, 9], "port": "O"}, "net": "curr_row[1]", "sources": ["vga.sv:7.27-7.35"], "to": {"cell": "$nextpnr_ICESTORM_LC_162", "loc": [18, 14], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "$nextpnr_ICESTORM_LC_162", "loc": [18, 14], "port": "I1"}, "to": {"cell": "$nextpnr_ICESTORM_LC_162", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "$nextpnr_ICESTORM_LC_162", "loc": [18, 14], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_162$O", "sources": [], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "type": "logic"}, {"delay": 0.5559999942779541, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [18, 14], "port": "COUT"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO_CI", "sources": ["button_lane.sv:20.38-20.48", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v:62.5-70.4", "/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO$CARRY", "loc": [18, 15], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO$CARRY", "loc": [18, 15], "port": "CIN"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO$CARRY", "loc": [18, 15], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2_SB_CARRY_CO$CARRY", "loc": [18, 15], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_163$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_163", "loc": [18, 15], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_163", "loc": [18, 15], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_163", "loc": [18, 15], "port": "O"}, "type": "logic"}, {"delay": 5.2290000915527344, "from": {"cell": "$nextpnr_ICESTORM_LC_163", "loc": [18, 15], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[29]_SB_LUT4_I1_I2", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[51]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [2, 11], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[51]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [2, 11], "port": "I2"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[51]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [2, 11], "port": "O"}, "type": "logic"}, {"delay": 5.3340001106262207, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[51]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [2, 11], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[51]_SB_LUT4_I0_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[30]_SB_LUT4_I0_LC", "loc": [13, 21], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[30]_SB_LUT4_I0_LC", "loc": [13, 21], "port": "I2"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[30]_SB_LUT4_I0_LC", "loc": [13, 21], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[30]_SB_LUT4_I0_LC", "loc": [13, 21], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[18]_SB_LUT4_I0_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[1]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [9, 20], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[1]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [9, 20], "port": "I2"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[1]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [9, 20], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[1]_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [9, 20], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[1]_SB_LUT4_I0_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[3]_SB_LUT4_I0_LC", "loc": [9, 17], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[3]_SB_LUT4_I0_LC", "loc": [9, 17], "port": "I2"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[3]_SB_LUT4_I0_LC", "loc": [9, 17], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[3]_SB_LUT4_I0_LC", "loc": [9, 17], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[3]_SB_LUT4_I0_O[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 17], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 17], "port": "I3"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 17], "port": "O"}, "type": "logic"}, {"delay": 3.7049999237060547, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [9, 17], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O[2]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [9, 7], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [9, 7], "port": "I2"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [9, 7], "port": "O"}, "type": "logic"}, {"delay": 2.8469998836517334, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[92]_SB_LUT4_I0_O_SB_LUT4_I0_LC", "loc": [9, 7], "port": "O"}, "net": "u_screen_gen.u_blue_lane.shift_reg[13]_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[13]_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 7], "port": "I1"}, "type": "routing"}, {"delay": 1.2309999465942383, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[13]_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 7], "port": "I1"}, "to": {"cell": "u_screen_gen.u_blue_lane.shift_reg[13]_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 7], "port": "O"}, "type": "logic"}, {"delay": 5.000999927520752, "from": {"cell": "u_screen_gen.u_blue_lane.shift_reg[13]_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_2_LC", "loc": [12, 7], "port": "O"}, "net": "rgb_SB_LUT4_O_4_I2[3]", "sources": ["/Users/ericahuang/.apio/packages/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [13, 23], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [13, 23], "port": "I3"}, "to": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [13, 23], "port": "O"}, "type": "logic"}, {"delay": 3.5999999046325684, "from": {"cell": "rgb_SB_LUT4_O_4_LC", "loc": [13, 23], "port": "O"}, "net": "rgb[1]$SB_IO_OUT", "sources": ["screen_gen.sv:5.27-5.30"], "to": {"cell": "rgb[1]$sb_io", "loc": [16, 31], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"counter_clk_$glb_clk": {"achieved": 29.888217926025391, "constraint": 12}, "intermediate_clk_$glb_clk": {"achieved": 40.563014984130859, "constraint": 12}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 0}, "ICESTORM_LC": {"available": 5280, "used": 2631}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 1}, "ICESTORM_RAM": {"available": 30, "used": 0}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 3}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 10}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 0}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
