
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max -32.63

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max -0.43

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.43

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 10.43 fmax = 95.86

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   9.87 source latency _22858_/CLK ^
  -1.30 target latency gen_regfile_ff.register_file_i.rf_reg[575]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   8.57 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.23 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.35 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.58 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.70 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.13    0.17    0.86 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.14    0.01    0.87 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.22    0.23    1.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.22    0.01    1.12 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.23    0.11    0.18    1.30 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.01    1.31 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.06    0.30    1.61 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    1.61 ^ hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    2.50 ^ hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.08    0.00    2.50 ^ hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    3.39 ^ hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.08    0.00    3.39 ^ hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    4.29 ^ hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.10    0.00    4.29 ^ hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    5.19 ^ hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.08    0.00    5.19 ^ hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.91    6.10 ^ hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.11    0.00    6.10 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  6.10   data arrival time

                          5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock source latency
     2    0.17    0.00    0.00    5.00 v clk_i (in)
                                         clk_i (net)
                  0.02    0.01    5.01 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    5.11 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    5.11 v clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.03    0.10    5.21 v clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.03    0.00    5.21 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.21   clock reconvergence pessimism
                          0.00    5.21   clock gating hold time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -6.10   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.22 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.15    0.53    0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.54    0.02    0.65 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.15    0.24    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.03    0.92 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.82    0.30    0.28    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.31    0.02    1.22 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.21    0.10    0.19    1.41 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.10    0.00    1.41 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.40    1.81 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10] (net)
                  0.08    0.00    1.81 v _21130_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.08    1.89 ^ _21130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06684_ (net)
                  0.10    0.00    1.89 ^ _21135_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    1.95 v _21135_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03012_ (net)
                  0.07    0.00    1.95 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.95   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.22 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.15    0.53    0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.54    0.02    0.65 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.15    0.24    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.03    0.92 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.82    0.30    0.28    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.31    0.02    1.22 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.21    0.10    0.19    1.41 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.10    0.00    1.41 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.41   clock reconvergence pessimism
                          0.09    1.50   library hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.95   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.23 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.35 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.58 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.70 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.13    0.17    0.86 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.14    0.01    0.87 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.22    0.23    1.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.22    0.01    1.12 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.23    0.11    0.18    1.30 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.01    1.31 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          2.85    4.16   time given to startpoint
                  0.12    0.00    4.16 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.39    4.55 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    4.55 v hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.02    5.57 v hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.15    0.00    5.57 v hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.62 v hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.15    0.00    6.62 v hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.06    7.69 v hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.17    0.00    7.69 v hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.06    8.75 v hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.15    0.00    8.75 v hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.18    1.08    9.83 v hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.18    0.00    9.83 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.17    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.12 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10   10.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.22 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.22   clock reconvergence pessimism
                          0.00   10.22   clock gating setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.22 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.15    0.53    0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.54    0.02    0.65 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.15    0.24    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.03    0.92 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.82    0.30    0.28    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.31    0.03    1.22 ^ clkbuf_leaf_35_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.20    0.10    0.19    1.41 ^ clkbuf_leaf_35_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_35_clk (net)
                  0.10    0.00    1.42 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.16    0.19    0.51    1.93 v if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.19    0.01    1.94 v rebuffer2157/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.04    0.07    0.17    2.11 v rebuffer2157/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2156 (net)
                  0.07    0.00    2.11 v rebuffer2059/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.21    0.13    0.17    2.28 v rebuffer2059/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net2058 (net)
                  0.13    0.00    2.28 v place1945/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     7    0.38    0.09    0.17    2.45 v place1945/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1944 (net)
                  0.14    0.04    2.49 v clone2189/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.18    0.12    0.19    2.68 v clone2189/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net2188 (net)
                  0.12    0.00    2.68 v _12888_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.14    0.31    3.00 v _12888_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08678_ (net)
                  0.14    0.00    3.00 v _12892_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.16    0.34    3.33 v _12892_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08682_ (net)
                  0.16    0.00    3.33 v _12900_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     2    0.12    0.22    0.40    3.73 v _12900_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _08690_ (net)
                  0.22    0.01    3.75 v place1773/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     3    0.12    0.09    0.18    3.93 v place1773/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1772 (net)
                  0.09    0.00    3.94 v _12903_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     3    0.07    0.17    0.35    4.29 v _12903_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _01243_ (net)
                  0.17    0.00    4.29 v _12928_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.25    4.54 v _12928_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08717_ (net)
                  0.13    0.00    4.54 v _12929_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.11    4.65 ^ _12929_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00875_ (net)
                  0.13    0.00    4.65 ^ _22671_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.12    0.33    4.98 v _22671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _00877_ (net)
                  0.12    0.00    4.98 v rebuffer2077/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.05    0.08    0.16    5.14 v rebuffer2077/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2076 (net)
                  0.08    0.00    5.14 v _13158_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.13    5.27 ^ _13158_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08923_ (net)
                  0.22    0.00    5.27 ^ _13159_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.04    0.19    0.14    5.41 v _13159_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08924_ (net)
                  0.19    0.00    5.41 v _13364_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.16    5.57 ^ _13364_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09109_ (net)
                  0.22    0.00    5.57 ^ _13365_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    5.67 v _13365_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09110_ (net)
                  0.14    0.00    5.67 v _13368_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     4    0.05    0.39    0.26    5.93 ^ _13368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09113_ (net)
                  0.39    0.00    5.93 ^ _13667_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.17    6.10 ^ _13667_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09382_ (net)
                  0.08    0.00    6.10 ^ _13668_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.11    6.20 v _13668_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09383_ (net)
                  0.14    0.00    6.20 v _13670_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.17    6.37 ^ _13670_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09385_ (net)
                  0.23    0.00    6.37 ^ _13678_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     3    0.05    0.27    0.20    6.57 v _13678_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         net174 (net)
                  0.27    0.00    6.57 v place1408/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.18    0.16    0.23    6.80 v place1408/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1407 (net)
                  0.18    0.03    6.83 v _20790_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.05    0.48    0.29    7.12 ^ _20790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _06391_ (net)
                  0.48    0.00    7.12 ^ _20791_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.05    0.12    0.16    7.29 ^ _20791_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _06392_ (net)
                  0.12    0.00    7.29 ^ _20792_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.37    0.13    7.42 v _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06393_ (net)
                  0.37    0.00    7.42 v _21475_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.10    0.29    7.71 v _21475_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net242 (net)
                  0.10    0.00    7.71 v output243/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.72    8.43 v output243/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[28] (net)
                  0.16    0.00    8.43 v instr_addr_o[28] (out)
                                  8.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.05    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.23 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.05    0.00    0.35 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.05    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.58 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.11    0.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.05    0.00    0.70 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.33    0.13    0.17    0.86 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.14    0.01    0.87 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.22    0.23    1.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.22    0.01    1.12 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.23    0.11    0.18    1.30 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.01    1.31 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          2.85    4.16   time given to startpoint
                  0.12    0.00    4.16 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.39    4.55 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    4.55 v hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.02    5.57 v hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.15    0.00    5.57 v hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.62 v hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.15    0.00    6.62 v hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.06    7.69 v hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.17    0.00    7.69 v hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.06    8.75 v hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.15    0.00    8.75 v hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.18    1.08    9.83 v hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.18    0.00    9.83 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.17    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11   10.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.12 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10   10.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.22 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.22   clock reconvergence pessimism
                          0.00   10.22   clock gating setup time
                                 10.22   data required time
-----------------------------------------------------------------------------
                                 10.22   data required time
                                 -9.83   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.17    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.11    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.22 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.15    0.53    0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.54    0.02    0.65 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.38    0.15    0.24    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.03    0.92 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.82    0.30    0.28    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.31    0.03    1.22 ^ clkbuf_leaf_35_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.20    0.10    0.19    1.41 ^ clkbuf_leaf_35_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_35_clk (net)
                  0.10    0.00    1.42 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.16    0.19    0.51    1.93 v if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.19    0.01    1.94 v rebuffer2157/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.04    0.07    0.17    2.11 v rebuffer2157/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2156 (net)
                  0.07    0.00    2.11 v rebuffer2059/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     4    0.21    0.13    0.17    2.28 v rebuffer2059/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net2058 (net)
                  0.13    0.00    2.28 v place1945/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     7    0.38    0.09    0.17    2.45 v place1945/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1944 (net)
                  0.14    0.04    2.49 v clone2189/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.18    0.12    0.19    2.68 v clone2189/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net2188 (net)
                  0.12    0.00    2.68 v _12888_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.14    0.31    3.00 v _12888_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08678_ (net)
                  0.14    0.00    3.00 v _12892_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.16    0.34    3.33 v _12892_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08682_ (net)
                  0.16    0.00    3.33 v _12900_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     2    0.12    0.22    0.40    3.73 v _12900_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _08690_ (net)
                  0.22    0.01    3.75 v place1773/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     3    0.12    0.09    0.18    3.93 v place1773/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1772 (net)
                  0.09    0.00    3.94 v _12903_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     3    0.07    0.17    0.35    4.29 v _12903_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _01243_ (net)
                  0.17    0.00    4.29 v _12928_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.25    4.54 v _12928_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08717_ (net)
                  0.13    0.00    4.54 v _12929_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.11    4.65 ^ _12929_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00875_ (net)
                  0.13    0.00    4.65 ^ _22671_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.12    0.33    4.98 v _22671_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _00877_ (net)
                  0.12    0.00    4.98 v rebuffer2077/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.05    0.08    0.16    5.14 v rebuffer2077/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2076 (net)
                  0.08    0.00    5.14 v _13158_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.13    5.27 ^ _13158_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _08923_ (net)
                  0.22    0.00    5.27 ^ _13159_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.04    0.19    0.14    5.41 v _13159_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _08924_ (net)
                  0.19    0.00    5.41 v _13364_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.16    5.57 ^ _13364_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09109_ (net)
                  0.22    0.00    5.57 ^ _13365_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    5.67 v _13365_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09110_ (net)
                  0.14    0.00    5.67 v _13368_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     4    0.05    0.39    0.26    5.93 ^ _13368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09113_ (net)
                  0.39    0.00    5.93 ^ _13667_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.17    6.10 ^ _13667_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09382_ (net)
                  0.08    0.00    6.10 ^ _13668_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.11    6.20 v _13668_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09383_ (net)
                  0.14    0.00    6.20 v _13670_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.17    6.37 ^ _13670_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09385_ (net)
                  0.23    0.00    6.37 ^ _13678_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     3    0.05    0.27    0.20    6.57 v _13678_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         net174 (net)
                  0.27    0.00    6.57 v place1408/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.18    0.16    0.23    6.80 v place1408/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1407 (net)
                  0.18    0.03    6.83 v _20790_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.05    0.48    0.29    7.12 ^ _20790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _06391_ (net)
                  0.48    0.00    7.12 ^ _20791_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     3    0.05    0.12    0.16    7.29 ^ _20791_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _06392_ (net)
                  0.12    0.00    7.29 ^ _20792_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.37    0.13    7.42 v _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06393_ (net)
                  0.37    0.00    7.42 v _21475_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.10    0.29    7.71 v _21475_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net242 (net)
                  0.10    0.00    7.71 v output243/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.72    8.43 v output243/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[28] (net)
                  0.16    0.00    8.43 v instr_addr_o[28] (out)
                                  8.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.43   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
cs_registers_i.mcycle_counter_i.counter_val_o[47]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[46]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[46]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[47]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[63]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[44]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[45]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[45]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[44]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[43]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[42]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[42]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[40]$_DFFE_PN0P_/RN    2.80    4.01   -1.21 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[41]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[40]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[39]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[35]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[41]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[43]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[39]$_DFFE_PN0P_/RN    2.80    4.00   -1.20 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[38]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[36]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[32]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[38]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[37]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[33]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[37]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[36]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[34]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[35]$_DFFE_PN0P_/RN    2.80    3.99   -1.19 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[32]$_DFFE_PN0P_/RN    2.80    3.98   -1.18 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[34]$_DFFE_PN0P_/RN    2.80    3.98   -1.18 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[33]$_DFFE_PN0P_/RN    2.80    3.98   -1.18 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[31]$_DFFE_PN0P_/RN    2.80    3.97   -1.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[1]$_DFFE_PN0P_/RN    2.80    3.97   -1.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[2]$_DFFE_PN0P_/RN    2.80    3.97   -1.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[28]$_DFFE_PN0P_/RN    2.80    3.97   -1.17 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[9]$_DFFE_PN0P_/RN    2.80    3.96   -1.16 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[15]$_DFFE_PN0P_/RN    2.80    3.95   -1.15 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[0]$_DFFE_PN0P_/RN    2.80    3.95   -1.15 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[19]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[10]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[3]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[8]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[11]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[4]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[6]$_DFFE_PN0P_/RN    2.80    3.94   -1.14 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[7]$_DFFE_PN0P_/RN    2.80    3.93   -1.13 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[23]$_DFFE_PN0P_/RN    2.80    3.89   -1.09 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[22]$_DFFE_PN0P_/RN    2.80    3.89   -1.09 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[20]$_DFFE_PN0P_/RN    2.80    3.89   -1.09 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[21]$_DFFE_PN0P_/RN    2.80    3.89   -1.09 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[24]$_DFFE_PN0P_/RN    2.80    3.89   -1.09 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[25]$_DFFE_PN0P_/RN    2.80    3.88   -1.08 (VIOLATED)
id_stage_i.imd_val_q_ex_o[58]$_DFFE_PN0P_/RN    2.80    3.87   -1.07 (VIOLATED)
id_stage_i.imd_val_q_ex_o[59]$_DFFE_PN0P_/RN    2.80    3.86   -1.06 (VIOLATED)
id_stage_i.imd_val_q_ex_o[55]$_DFFE_PN0P_/RN    2.80    3.85   -1.05 (VIOLATED)
id_stage_i.imd_val_q_ex_o[56]$_DFFE_PN0P_/RN    2.80    3.85   -1.05 (VIOLATED)
id_stage_i.imd_val_q_ex_o[57]$_DFFE_PN0P_/RN    2.80    3.83   -1.03 (VIOLATED)
id_stage_i.imd_val_q_ex_o[62]$_DFFE_PN0P_/RN    2.80    3.81   -1.01 (VIOLATED)
id_stage_i.imd_val_q_ex_o[60]$_DFFE_PN0P_/RN    2.80    3.81   -1.01 (VIOLATED)
id_stage_i.imd_val_q_ex_o[53]$_DFFE_PN0P_/RN    2.80    3.80   -1.00 (VIOLATED)
id_stage_i.imd_val_q_ex_o[52]$_DFFE_PN0P_/RN    2.80    3.79   -0.99 (VIOLATED)
id_stage_i.imd_val_q_ex_o[65]$_DFFE_PN0P_/RN    2.80    3.79   -0.99 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[31]$_DFFE_PN0P_/RN    2.80    3.79   -0.99 (VIOLATED)
_22862_/RN                              2.80    3.78   -0.98 (VIOLATED)
id_stage_i.imd_val_q_ex_o[51]$_DFFE_PN0P_/RN    2.80    3.78   -0.98 (VIOLATED)
id_stage_i.imd_val_q_ex_o[48]$_DFFE_PN0P_/RN    2.80    3.78   -0.98 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q[4]$_DFF_PN0_/RN    2.80    3.77   -0.97 (VIOLATED)
id_stage_i.imd_val_q_ex_o[39]$_DFFE_PN0P_/RN    2.80    3.76   -0.96 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.div_by_zero_q$_DFFE_PN0P_/RN    2.80    3.76   -0.96 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q[3]$_DFF_PN0_/RN    2.80    3.74   -0.94 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[26]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[30]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[27]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[29]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[1]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[2]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[16]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[11]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[12]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[4]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[0]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[5]$_DFFE_PN0P_/RN    2.80    3.73   -0.93 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[25]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[19]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[18]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[12]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[14]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[13]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[17]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[28]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[26]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[17]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[27]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[18]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[5]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[31]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[13]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[12]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[29]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[14]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[30]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
_22864_/SETN                            2.80    3.72   -0.92 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[30]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[28]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[27]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[26]$_DFFE_PN0P_/RN    2.80    3.72   -0.92 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[29]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[16]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[31]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[15]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[18]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[9]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[15]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[6]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[3]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[24]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[25]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[16]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[11]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[5]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[4]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[8]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[6]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[7]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[2]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[0]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[17]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[8]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[7]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[3]$_DFFE_PN0P_/RN    2.80    3.71   -0.91 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[10]$_DFFE_PN0P_/RN    2.80    3.70   -0.90 (VIOLATED)
cs_registers_i.mcountinhibit_q[0]$_DFFE_PN0P_/RN    2.80    3.70   -0.90 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[10]$_DFFE_PN0P_/RN    2.80    3.70   -0.90 (VIOLATED)
cs_registers_i.mcountinhibit_q[2]$_DFFE_PN0P_/RN    2.80    3.70   -0.90 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[1]$_DFFE_PN0P_/RN    2.80    3.70   -0.90 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q[1]$_DFF_PN0_/RN    2.80    3.70   -0.90 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[14]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q[6]$_DFF_PN0_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[23]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[21]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[22]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[30]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[29]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[11]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[16]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[17]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[28]$_DFFE_PN0P_/RN    2.80    3.69   -0.89 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.minstret_counter_i.counter_val_o[13]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.mcycle_counter_i.counter_val_o[20]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[0]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[2]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[6]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[2]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[0]$_DFFE_PN0P_/RN    2.80    3.68   -0.88 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[6]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q[2]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q[1]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q[4]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[27]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q[0]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[26]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.div_counter_q[3]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[31]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[24]$_DFFE_PN0P_/RN    2.80    3.67   -0.87 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[25]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[11]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q[9]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[18]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[31]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dcsr_csr.rd_data_o[2]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dcsr_csr.rd_data_o[6]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[2]$_DFFE_PN0P_/RN    2.80    3.66   -0.86 (VIOLATED)
cs_registers_i.u_dcsr_csr.rd_data_o[11]$_DFFE_PN0P_/RN    2.80    3.65   -0.85 (VIOLATED)
_22863_/RN                              2.80    3.65   -0.85 (VIOLATED)
cs_registers_i.u_dscratch0_csr.rd_data_o[1]$_DFFE_PN0P_/RN    2.80    3.65   -0.85 (VIOLATED)
cs_registers_i.u_dcsr_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.64   -0.84 (VIOLATED)
cs_registers_i.u_dscratch1_csr.rd_data_o[1]$_DFFE_PN0P_/RN    2.80    3.64   -0.84 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[19]$_DFFE_PN0P_/RN    2.80    3.63   -0.83 (VIOLATED)
cs_registers_i.u_dcsr_csr.rd_data_o[1]$_DFFE_PN1P_/SETN    2.80    3.63   -0.83 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[11]$_DFFE_PN0P_/RN    2.80    3.63   -0.83 (VIOLATED)
cs_registers_i.u_mstatus_csr.rd_data_o[2]$_DFFE_PN0N_/RN    2.80    3.63   -0.83 (VIOLATED)
cs_registers_i.u_mstack_csr.rd_data_o[0]$_DFFE_PN0P_/RN    2.80    3.63   -0.83 (VIOLATED)
cs_registers_i.u_dcsr_csr.rd_data_o[0]$_DFFE_PN1P_/SETN    2.80    3.63   -0.83 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[21]$_DFFE_PN0P_/RN    2.80    3.63   -0.83 (VIOLATED)
cs_registers_i.priv_mode_id_o[0]$_DFFE_PN1P_/SETN    2.80    3.62   -0.82 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[20]$_DFFE_PN0P_/RN    2.80    3.61   -0.81 (VIOLATED)
id_stage_i.imd_val_q_ex_o[66]$_DFFE_PN0P_/RN    2.80    3.58   -0.78 (VIOLATED)
id_stage_i.imd_val_q_ex_o[67]$_DFFE_PN0P_/RN    2.80    3.58   -0.78 (VIOLATED)
id_stage_i.imd_val_q_ex_o[63]$_DFFE_PN0P_/RN    2.80    3.58   -0.78 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[22]$_DFFE_PN0P_/RN    2.80    3.58   -0.78 (VIOLATED)
cs_registers_i.priv_mode_id_o[1]$_DFFE_PN1P_/SETN    2.80    3.58   -0.78 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[23]$_DFFE_PN0P_/RN    2.80    3.57   -0.77 (VIOLATED)
cs_registers_i.u_mstatus_csr.rd_data_o[3]$_DFFE_PN0N_/RN    2.80    3.57   -0.77 (VIOLATED)
id_stage_i.imd_val_q_ex_o[61]$_DFFE_PN0P_/RN    2.80    3.57   -0.77 (VIOLATED)
id_stage_i.imd_val_q_ex_o[64]$_DFFE_PN0P_/RN    2.80    3.57   -0.77 (VIOLATED)
id_stage_i.imd_val_q_ex_o[54]$_DFFE_PN0P_/RN    2.80    3.57   -0.77 (VIOLATED)
id_stage_i.imd_val_q_ex_o[50]$_DFFE_PN0P_/RN    2.80    3.57   -0.77 (VIOLATED)
cs_registers_i.u_mstack_csr.rd_data_o[1]$_DFFE_PN0P_/RN    2.80    3.56   -0.76 (VIOLATED)
cs_registers_i.u_mepc_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.54   -0.74 (VIOLATED)
cs_registers_i.u_depc_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.54   -0.74 (VIOLATED)
id_stage_i.imd_val_q_ex_o[34]$_DFFE_PN0P_/RN    2.80    3.53   -0.73 (VIOLATED)
cs_registers_i.u_mstack_epc_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.52   -0.72 (VIOLATED)
cs_registers_i.u_depc_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.49   -0.69 (VIOLATED)
id_stage_i.imd_val_q_ex_o[35]$_DFFE_PN0P_/RN    2.80    3.49   -0.69 (VIOLATED)
id_stage_i.imd_val_q_ex_o[43]$_DFFE_PN0P_/RN    2.80    3.48   -0.68 (VIOLATED)
cs_registers_i.u_mcause_csr.rd_data_o[0]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mstack_cause_csr.rd_data_o[0]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mepc_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mscratch_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mstack_epc_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_depc_csr.rd_data_o[4]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[2]$_DFFE_PN0P_/RN    2.80    3.46   -0.66 (VIOLATED)
cs_registers_i.u_mstack_epc_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.45   -0.65 (VIOLATED)
cs_registers_i.u_mepc_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.45   -0.65 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[3]$_DFFE_PN0P_/RN    2.80    3.45   -0.65 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[0]$_DFFE_PN0P_/RN    2.80    3.43   -0.63 (VIOLATED)
id_stage_i.imd_val_q_ex_o[49]$_DFFE_PN0P_/RN    2.80    3.42   -0.62 (VIOLATED)
id_stage_i.imd_val_q_ex_o[47]$_DFFE_PN0P_/RN    2.80    3.42   -0.62 (VIOLATED)
id_stage_i.imd_val_q_ex_o[42]$_DFFE_PN0P_/RN    2.80    3.42   -0.62 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[5]$_DFFE_PN0P_/RN    2.80    3.40   -0.60 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[31]$_DFFE_PN0P_/RN    2.80    3.40   -0.60 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[12]$_DFFE_PN0P_/RN    2.80    3.40   -0.60 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[11]$_DFFE_PN0P_/RN    2.80    3.40   -0.60 (VIOLATED)
id_stage_i.imd_val_q_ex_o[38]$_DFFE_PN0P_/RN    2.80    3.38   -0.58 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[934]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[902]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[966]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[998]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
load_store_unit_i.addr_last_o[22]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[70]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[38]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[102]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[230]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[358]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[198]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[294]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[262]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[166]$_DFFE_PN0P_/RN    2.80    3.37   -0.57 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[134]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[454]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[422]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[486]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[710]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[646]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[742]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[678]$_DFFE_PN0P_/RN    2.80    3.36   -0.56 (VIOLATED)
load_store_unit_i.addr_last_o[30]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
load_store_unit_i.addr_last_o[23]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
load_store_unit_i.addr_last_o[26]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
load_store_unit_i.addr_last_o[27]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[651]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[683]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
load_store_unit_i.addr_last_o[20]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
load_store_unit_i.addr_last_o[21]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[518]$_DFFE_PN0P_/RN    2.80    3.35   -0.55 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[550]$_DFFE_PN0P_/RN    2.80    3.34   -0.54 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[747]$_DFFE_PN0P_/RN    2.80    3.34   -0.54 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[715]$_DFFE_PN0P_/RN    2.80    3.34   -0.54 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[139]$_DFFE_PN0P_/RN    2.80    3.34   -0.54 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[171]$_DFFE_PN0P_/RN    2.80    3.33   -0.53 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[614]$_DFFE_PN0P_/RN    2.80    3.33   -0.53 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[582]$_DFFE_PN0P_/RN    2.80    3.33   -0.53 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[203]$_DFFE_PN0P_/RN    2.80    3.33   -0.53 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[235]$_DFFE_PN0P_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.valid_req_q$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.discard_req_q$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q[0]$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.branch_discard_q[1]$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q[0]$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[1]$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q[2]$_DFF_PN0_/RN    2.80    3.33   -0.53 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q[0]$_DFF_PN0_/RN    2.80    3.32   -0.52 (VIOLATED)
if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.valid_q[1]$_DFF_PN0_/RN    2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[75]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[107]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
load_store_unit_i.addr_last_o[16]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
load_store_unit_i.addr_last_o[31]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
fetch_enable_q$_DFFE_PN0P_/RN           2.80    3.32   -0.52 (VIOLATED)
load_store_unit_i.addr_last_o[29]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[523]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[555]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[587]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[619]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
core_busy_q$_DFF_PN0_/RN                2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[43]$_DFFE_PN0P_/RN    2.80    3.32   -0.52 (VIOLATED)
place2036/I                             2.80    3.32   -0.52 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[32]$_DFFE_PN0P_/RN    2.80    3.31   -0.51 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[96]$_DFFE_PN0P_/RN    2.80    3.31   -0.51 (VIOLATED)
if_stage_i.instr_valid_id_o$_DFF_PN0_/RN    2.80    3.30   -0.50 (VIOLATED)
load_store_unit_i.addr_last_o[18]$_DFFE_PN0P_/RN    2.80    3.30   -0.50 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[64]$_DFFE_PN0P_/RN    2.80    3.30   -0.50 (VIOLATED)
id_stage_i.controller_i.debug_mode_o$_DFFE_PN0P_/RN    2.80    3.30   -0.50 (VIOLATED)
id_stage_i.imd_val_q_ex_o[36]$_DFFE_PN0P_/RN    2.80    3.30   -0.50 (VIOLATED)
id_stage_i.controller_i.ctrl_fsm_cs[0]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
id_stage_i.controller_i.ctrl_fsm_cs[1]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
id_stage_i.controller_i.ctrl_fsm_cs[3]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
id_stage_i.controller_i.ctrl_fsm_cs[2]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[160]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
id_stage_i.imd_val_q_ex_o[37]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
load_store_unit_i.addr_last_o[28]$_DFFE_PN0P_/RN    2.80    3.29   -0.49 (VIOLATED)
id_stage_i.controller_i.exc_req_q$_DFF_PN0_/RN    2.80    3.28   -0.48 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[224]$_DFFE_PN0P_/RN    2.80    3.28   -0.48 (VIOLATED)
id_stage_i.controller_i.store_err_q$_DFF_PN0_/RN    2.80    3.28   -0.48 (VIOLATED)
id_stage_i.controller_i.load_err_q$_DFF_PN0_/RN    2.80    3.28   -0.48 (VIOLATED)
load_store_unit_i.addr_last_o[13]$_DFFE_PN0P_/RN    2.80    3.28   -0.48 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[192]$_DFFE_PN0P_/RN    2.80    3.28   -0.48 (VIOLATED)
id_stage_i.controller_i.illegal_insn_q$_DFF_PN0_/RN    2.80    3.28   -0.48 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[320]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[544]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[608]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[576]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[640]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[704]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
cs_registers_i.u_mtval_csr.rd_data_o[6]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[128]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[672]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[736]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[384]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[448]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[416]$_DFFE_PN0P_/RN    2.80    3.27   -0.47 (VIOLATED)
load_store_unit_i.addr_last_o[25]$_DFFE_PN0P_/RN    2.80    3.26   -0.46 (VIOLATED)
load_store_unit_i.addr_last_o[1]$_DFFE_PN0P_/RN    2.80    3.26   -0.46 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[480]$_DFFE_PN0P_/RN    2.80    3.26   -0.46 (VIOLATED)
load_store_unit_i.addr_last_o[2]$_DFFE_PN0P_/RN    2.80    3.26   -0.46 (VIOLATED)
load_store_unit_i.addr_last_o[4]$_DFFE_PN0P_/RN    2.80    3.25   -0.45 (VIOLATED)
load_store_unit_i.addr_last_o[7]$_DFFE_PN0P_/RN    2.80    3.25   -0.45 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[491]$_DFFE_PN0P_/RN    2.80    3.25   -0.45 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[459]$_DFFE_PN0P_/RN    2.80    3.25   -0.45 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[3]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[0]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[2]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[427]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[395]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[363]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
load_store_unit_i.addr_last_o[3]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
load_store_unit_i.addr_last_o[5]$_DFFE_PN0P_/RN    2.80    3.24   -0.44 (VIOLATED)
load_store_unit_i.addr_last_o[6]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
load_store_unit_i.addr_last_o[14]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
load_store_unit_i.addr_last_o[17]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
load_store_unit_i.addr_last_o[19]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[331]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
load_store_unit_i.addr_last_o[24]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
load_store_unit_i.addr_last_o[15]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
load_store_unit_i.addr_last_o[12]$_DFFE_PN0P_/RN    2.80    3.23   -0.43 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[939]$_DFFE_PN0P_/RN    2.80    3.22   -0.42 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[1003]$_DFFE_PN0P_/RN    2.80    3.22   -0.42 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[299]$_DFFE_PN0P_/RN    2.80    3.22   -0.42 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[971]$_DFFE_PN0P_/RN    2.80    3.22   -0.42 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[907]$_DFFE_PN0P_/RN    2.80    3.22   -0.42 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[267]$_DFFE_PN0P_/RN    2.80    3.22   -0.42 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[97]$_DFFE_PN0P_/RN    2.80    3.21   -0.41 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[1]$_DFFE_PN0P_/RN    2.80    3.20   -0.40 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[33]$_DFFE_PN0P_/RN    2.80    3.20   -0.40 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[481]$_DFFE_PN0P_/RN    2.80    3.19   -0.39 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[288]$_DFFE_PN0P_/RN    2.80    3.18   -0.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[417]$_DFFE_PN0P_/RN    2.80    3.18   -0.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[352]$_DFFE_PN0P_/RN    2.80    3.18   -0.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[256]$_DFFE_PN0P_/RN    2.80    3.18   -0.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[385]$_DFFE_PN0P_/RN    2.80    3.18   -0.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[449]$_DFFE_PN0P_/RN    2.80    3.18   -0.38 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[512]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[928]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[992]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[960]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[896]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[7]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[353]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[832]$_DFFE_PN0P_/RN    2.80    3.17   -0.37 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[864]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[800]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[768]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[897]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[801]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[769]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[865]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[833]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[993]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[961]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[929]$_DFFE_PN0P_/RN    2.80    3.16   -0.36 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[641]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[705]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[737]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[673]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[577]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[513]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[609]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[545]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[994]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[930]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[802]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[770]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[866]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[898]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[834]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[578]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[962]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[610]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[706]$_DFFE_PN0P_/RN    2.80    3.15   -0.35 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[321]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[514]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[546]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[738]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[642]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[674]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[258]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[290]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[257]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[130]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[354]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[322]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[289]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[418]$_DFFE_PN0P_/RN    2.80    3.14   -0.34 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[450]$_DFFE_PN0P_/RN    2.80    3.13   -0.33 (VIOLATED)
id_stage_i.imd_val_q_ex_o[46]$_DFFE_PN0P_/RN    2.80    3.13   -0.33 (VIOLATED)
id_stage_i.imd_val_q_ex_o[31]$_DFFE_PN0P_/RN    2.80    3.13   -0.33 (VIOLATED)
id_stage_i.imd_val_q_ex_o[45]$_DFFE_PN0P_/RN    2.80    3.13   -0.33 (VIOLATED)
id_stage_i.imd_val_q_ex_o[30]$_DFFE_PN0P_/RN    2.80    3.13   -0.33 (VIOLATED)
id_stage_i.imd_val_q_ex_o[28]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[4]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[26]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[19]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[13]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[24]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[17]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[18]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[23]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[27]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[22]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[40]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[41]$_DFFE_PN0P_/RN    2.80    3.12   -0.32 (VIOLATED)
id_stage_i.imd_val_q_ex_o[29]$_DFFE_PN0P_/RN    2.80    3.11   -0.31 (VIOLATED)
id_stage_i.imd_val_q_ex_o[44]$_DFFE_PN0P_/RN    2.80    3.11   -0.31 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[6]$_DFFE_PN0P_/RN    2.80    3.11   -0.31 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[5]$_DFFE_PN0P_/RN    2.80    3.11   -0.31 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[482]$_DFFE_PN0P_/RN    2.80    3.11   -0.31 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[386]$_DFFE_PN0P_/RN    2.80    3.09   -0.29 (VIOLATED)
load_store_unit_i.addr_last_o[10]$_DFFE_PN0P_/RN    2.80    3.07   -0.27 (VIOLATED)
load_store_unit_i.addr_last_o[8]$_DFFE_PN0P_/RN    2.80    3.07   -0.27 (VIOLATED)
load_store_unit_i.addr_last_o[0]$_DFFE_PN0P_/RN    2.80    3.07   -0.27 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[9]$_DFFE_PN0P_/RN    2.80    3.07   -0.27 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[226]$_DFFE_PN0P_/RN    2.80    3.07   -0.27 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[8]$_DFFE_PN0P_/RN    2.80    3.06   -0.26 (VIOLATED)
load_store_unit_i.addr_last_o[11]$_DFFE_PN0P_/RN    2.80    3.05   -0.25 (VIOLATED)
_22860_/RN                              2.80    3.04   -0.24 (VIOLATED)
_22861_/RN                              2.80    3.04   -0.24 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q[3]$_DFF_PN0_/RN    2.80    3.04   -0.24 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q[0]$_DFF_PN1_/SETN    2.80    3.04   -0.24 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[13]$_DFFE_PN0P_/RN    2.80    3.04   -0.24 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[194]$_DFFE_PN0P_/RN    2.80    3.04   -0.24 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[15]$_DFFE_PN0P_/RN    2.80    3.03   -0.23 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[14]$_DFFE_PN0P_/RN    2.80    3.03   -0.23 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[12]$_DFFE_PN0P_/RN    2.80    3.03   -0.23 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[10]$_DFFE_PN0P_/RN    2.80    3.03   -0.23 (VIOLATED)
ex_block_i.gen_multdiv_fast.multdiv_i.op_numerator_q[11]$_DFFE_PN0P_/RN    2.80    3.03   -0.23 (VIOLATED)
load_store_unit_i.addr_last_o[9]$_DFFE_PN0P_/RN    2.80    3.03   -0.23 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[162]$_DFFE_PN0P_/RN    2.80    3.02   -0.22 (VIOLATED)
id_stage_i.imd_val_q_ex_o[21]$_DFFE_PN0P_/RN    2.80    3.01   -0.21 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[129]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
id_stage_i.imd_val_q_ex_o[0]$_DFFE_PN0P_/RN    2.80    2.99   -0.19 (VIOLATED)
id_stage_i.branch_set$_DFF_PN0_/RN      2.80    2.95   -0.15 (VIOLATED)
id_stage_i.id_fsm_q$_DFFE_PN0P_/RN      2.80    2.94   -0.14 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[225]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[932]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[870]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[900]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[806]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[964]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[996]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[774]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[838]$_DFFE_PN0P_/RN    2.80    2.93   -0.13 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[875]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[811]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[779]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[843]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[65]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[193]$_DFFE_PN0P_/RN    2.80    2.92   -0.12 (VIOLATED)
id_stage_i.imd_val_q_ex_o[14]$_DFFE_PN0P_/RN    2.80    2.90   -0.10 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[161]$_DFFE_PN0P_/RN    2.80    2.89   -0.09 (VIOLATED)
id_stage_i.imd_val_q_ex_o[12]$_DFFE_PN0P_/RN    2.80    2.89   -0.09 (VIOLATED)
load_store_unit_i.data_we_q$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[836]$_DFFE_PN0P_/RN    2.80    2.86   -0.06 (VIOLATED)
id_stage_i.imd_val_q_ex_o[20]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[868]$_DFFE_PN0P_/RN    2.80    2.84   -0.04 (VIOLATED)
id_stage_i.imd_val_q_ex_o[11]$_DFFE_PN0P_/RN    2.80    2.83   -0.03 (VIOLATED)
id_stage_i.imd_val_q_ex_o[16]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
id_stage_i.imd_val_q_ex_o[25]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
load_store_unit_i.lsu_err_q$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[903]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[999]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[615]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[967]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[935]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
load_store_unit_i.ls_fsm_cs[2]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[583]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[647]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[711]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[743]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[679]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[772]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
load_store_unit_i.handle_misaligned_q$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
load_store_unit_i.ls_fsm_cs[0]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
load_store_unit_i.ls_fsm_cs[1]$_DFFE_PN0P_/RN    2.80    2.81   -0.01 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[455]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[487]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[423]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)
gen_regfile_ff.register_file_i.rf_reg[391]$_DFFE_PN0P_/RN    2.80    2.80   -0.00 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
-1.2135826349258423

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4334

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.10513117909431458

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4712

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 517

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 211

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[214]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.26    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    1.39 ^ clkbuf_leaf_34_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.39 ^ if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.47    1.86 v if_stage_i.instr_rdata_id_o[15]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.17    2.03 v rebuffer2094/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.16    2.20 v place1990/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.22    2.42 v place1991/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.25    2.67 v place1993/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.35    3.01 ^ _13391_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.39    3.40 ^ _13395_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.18    3.59 v _13405_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.45    4.04 v _14146_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.24    4.28 v place1647/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    4.48 v _14573_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.54    5.03 ^ _22415_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.48    5.50 v _22416_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.54    6.04 ^ _22417_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.46    6.50 v _22422_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.52    7.03 ^ _22423_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    7.11 v _15039_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.52    7.63 ^ _22424_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.32    7.95 v _22747_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.19    8.14 v _18296_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.15    8.29 ^ _18297_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    8.43 v _18298_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    8.70 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.11    8.81 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.16    8.97 v place1391/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    9.17 v _18475_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.12    9.29 ^ _18476_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    9.55 v _18477_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.31    9.86 v _18478_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.30   10.16 v _18479_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26   10.42 v _18480_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.37   10.79 ^ _18481_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.25   11.05 v _18484_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.28   11.32 v clone2473/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.21   11.54 v _19037_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   11.54 v gen_regfile_ff.register_file_i.rf_reg[214]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          11.54   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_i (in)
   0.11   10.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.23 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.58 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.70 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17   10.86 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26   11.12 ^ clkbuf_2_2__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21   11.33 ^ clkbuf_leaf_17_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   11.33 ^ gen_regfile_ff.register_file_i.rf_reg[214]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   11.33   clock reconvergence pessimism
  -0.11   11.22   library setup time
          11.22   data required time
---------------------------------------------------------
          11.22   data required time
         -11.54   data arrival time
---------------------------------------------------------
          -0.31   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.26    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    1.41 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.41 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.81 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    1.89 ^ _21130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    1.95 v _21135_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    1.95 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.95   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.12    0.12 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.22 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.41    0.62 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.26    0.89 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    1.20 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    1.41 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.41 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.41   clock reconvergence pessimism
   0.09    1.50   library hold time
           1.50   data required time
---------------------------------------------------------
           1.50   data required time
          -1.95   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
1.3096

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
1.4275

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
8.4323

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.4323

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-5.126715

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.53e-01   6.11e-02   1.13e-06   4.15e-01   9.3%
Combinational          2.31e+00   1.57e+00   2.97e-06   3.87e+00  87.0%
Clock                  9.21e-02   7.38e-02   1.68e-06   1.66e-01   3.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.75e+00   1.70e+00   5.78e-06   4.45e+00 100.0%
                          61.8%      38.2%       0.0%
